
AcrocanthoMD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d030  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800d208  0800d208  0000e208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d228  0800d228  0000f06c  2**0
                  CONTENTS
  4 .ARM          00000000  0800d228  0800d228  0000f06c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d228  0800d228  0000f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0800d228  0800d228  0000e228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000001c  0800d248  0800d248  0000e248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800d264  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  2000006c  0800d2d0  0000f06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  0800d2d0  0000f7a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00049504  00000000  00000000  0000f09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000080c4  00000000  00000000  000585a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002548  00000000  00000000  00060668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c71  00000000  00000000  00062bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003057e  00000000  00000000  00064821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028e6c  00000000  00000000  00094d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012cf5a  00000000  00000000  000bdc0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001eab65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8d4  00000000  00000000  001eaba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001f547c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000006c 	.word	0x2000006c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800d1f0 	.word	0x0800d1f0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000070 	.word	0x20000070
 8000214:	0800d1f0 	.word	0x0800d1f0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <_ZN3Ang7raw2radEt>:

  void elecAngVel();

  void mechAngleVelLPF();
  
  float raw2rad(uint16_t raw){
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
    return static_cast<float>(raw) * user2pi / 4096.0f;
 8000a60:	887b      	ldrh	r3, [r7, #2]
 8000a62:	ee07 3a90 	vmov	s15, r3
 8000a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a6a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000a8c <_ZN3Ang7raw2radEt+0x38>
 8000a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a72:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000a90 <_ZN3Ang7raw2radEt+0x3c>
 8000a76:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000a7a:	eef0 7a66 	vmov.f32	s15, s13
  }
 8000a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	40c90fdb 	.word	0x40c90fdb
 8000a90:	45800000 	.word	0x45800000
 8000a94:	00000000 	.word	0x00000000

08000a98 <_ZN3Ang8raw2radsEs>:
  
  float raw2rads(int16_t raw){
 8000a98:	b5b0      	push	{r4, r5, r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
    return static_cast<float>(raw) * user2pi / 4096.0f / (TASK_TIME * static_cast<float>(compTime));
 8000aa4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000aa8:	ee07 3a90 	vmov	s15, r3
 8000aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ab0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000b20 <_ZN3Ang8raw2radsEs+0x88>
 8000ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab8:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000b24 <_ZN3Ang8raw2radsEs+0x8c>
 8000abc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000ac0:	ee16 0a90 	vmov	r0, s13
 8000ac4:	f7ff fd0c 	bl	80004e0 <__aeabi_f2d>
 8000ac8:	4604      	mov	r4, r0
 8000aca:	460d      	mov	r5, r1
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7b9b      	ldrb	r3, [r3, #14]
 8000ad0:	ee07 3a90 	vmov	s15, r3
 8000ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ad8:	ee17 0a90 	vmov	r0, s15
 8000adc:	f7ff fd00 	bl	80004e0 <__aeabi_f2d>
 8000ae0:	a30d      	add	r3, pc, #52	@ (adr r3, 8000b18 <_ZN3Ang8raw2radsEs+0x80>)
 8000ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae6:	f7ff fd53 	bl	8000590 <__aeabi_dmul>
 8000aea:	4602      	mov	r2, r0
 8000aec:	460b      	mov	r3, r1
 8000aee:	4620      	mov	r0, r4
 8000af0:	4629      	mov	r1, r5
 8000af2:	f7ff fe77 	bl	80007e4 <__aeabi_ddiv>
 8000af6:	4602      	mov	r2, r0
 8000af8:	460b      	mov	r3, r1
 8000afa:	4610      	mov	r0, r2
 8000afc:	4619      	mov	r1, r3
 8000afe:	f7ff ff59 	bl	80009b4 <__aeabi_d2f>
 8000b02:	4603      	mov	r3, r0
 8000b04:	ee07 3a90 	vmov	s15, r3
  }
 8000b08:	eeb0 0a67 	vmov.f32	s0, s15
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bdb0      	pop	{r4, r5, r7, pc}
 8000b12:	bf00      	nop
 8000b14:	f3af 8000 	nop.w
 8000b18:	cd630163 	.word	0xcd630163
 8000b1c:	3f0a3618 	.word	0x3f0a3618
 8000b20:	40c90fdb 	.word	0x40c90fdb
 8000b24:	45800000 	.word	0x45800000

08000b28 <_ZN6CanCom7getDataEv>:
  void rxFifo0Callback(uint32_t RxFifo0ITs);
  void handleRxData();
  void rxTask();
  void txTask();

  CanData* getData() { return data.get(); }
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 faf9 	bl	800112a <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EE3getEv>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <_ZN3AngC1ER19__I2C_HandleTypeDef>:
#include "can_communication.h"

extern Ang ang;
extern CanCom cancom;

Ang::Ang(I2C_HandleTypeDef& i2cHandle)
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<AngData>()) {}
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 fb25 	bl	80011a0 <_ZSt11make_uniqueIN3Ang7AngDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a15      	ldr	r2, [pc, #84]	@ (8000bb0 <_ZN3AngC1ER19__I2C_HandleTypeDef+0x6c>)
 8000b5a:	605a      	str	r2, [r3, #4]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	609a      	str	r2, [r3, #8]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2200      	movs	r2, #0
 8000b66:	731a      	strb	r2, [r3, #12]
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<AngData>()) {}
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	735a      	strb	r2, [r3, #13]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2200      	movs	r2, #0
 8000b72:	739a      	strb	r2, [r3, #14]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<AngData>()) {}
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	82da      	strh	r2, [r3, #22]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	831a      	strh	r2, [r3, #24]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<AngData>()) {}
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	447a0000 	.word	0x447a0000

08000bb4 <_ZN3Ang4readEv>:

void Ang::read() {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  if (!readStart) {
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7b1b      	ldrb	r3, [r3, #12]
 8000bc0:	f083 0301 	eor.w	r3, r3, #1
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d00c      	beq.n	8000be4 <_ZN3Ang4readEv+0x30>
    uint8_t readRegAddr = 0x0C;
 8000bca:	230c      	movs	r3, #12
 8000bcc:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit_DMA(&hi2c1, AS5600ADDR, &readRegAddr, 1);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6898      	ldr	r0, [r3, #8]
 8000bd2:	f107 020f 	add.w	r2, r7, #15
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	216c      	movs	r1, #108	@ 0x6c
 8000bda:	f008 f971 	bl	8008ec0 <HAL_I2C_Master_Transmit_DMA>
    readStart = true;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2201      	movs	r2, #1
 8000be2:	731a      	strb	r2, [r3, #12]
  }
}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <_ZN3Ang7receiveEv>:

void Ang::receive() {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  if (i2c_tx_complete) {
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000bfa:	b25b      	sxtb	r3, r3
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	bf14      	ite	ne
 8000c00:	2301      	movne	r3, #1
 8000c02:	2300      	moveq	r3, #0
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d00c      	beq.n	8000c24 <_ZN3Ang7receiveEv+0x38>
    HAL_I2C_Master_Receive_DMA(&hi2c1, AS5600ADDR, rawEnc, 2);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6898      	ldr	r0, [r3, #8]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f103 0214 	add.w	r2, r3, #20
 8000c14:	2302      	movs	r3, #2
 8000c16:	216c      	movs	r1, #108	@ 0x6c
 8000c18:	f008 fa66 	bl	80090e8 <HAL_I2C_Master_Receive_DMA>
    i2c_tx_complete = false;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  }
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <_ZN3Ang8getAngleEv>:

void Ang::getAngle() {
 8000c2c:	b5b0      	push	{r4, r5, r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  read();
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff ffbd 	bl	8000bb4 <_ZN3Ang4readEv>
  receive();
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ffd6 	bl	8000bec <_ZN3Ang7receiveEv>

  if (i2c_rx_complete) {
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000c46:	b25b      	sxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	bf14      	ite	ne
 8000c4c:	2301      	movne	r3, #1
 8000c4e:	2300      	moveq	r3, #0
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d033      	beq.n	8000cbe <_ZN3Ang8getAngleEv+0x92>
    rawAngPast = rawAng;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	8ada      	ldrh	r2, [r3, #22]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	831a      	strh	r2, [r3, #24]
    rawAng = static_cast<uint16_t>(rawEnc[0] << 8) | rawEnc[1];
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	7d1b      	ldrb	r3, [r3, #20]
 8000c62:	021b      	lsls	r3, r3, #8
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	7d52      	ldrb	r2, [r2, #21]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	82da      	strh	r2, [r3, #22]
    mechAngPast = data->mechAng;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 faad 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	689a      	ldr	r2, [r3, #8]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	61da      	str	r2, [r3, #28]
    data->mechAng = raw2rad(rawAng);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	8add      	ldrh	r5, [r3, #22]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 faa3 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4629      	mov	r1, r5
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff fede 	bl	8000a54 <_ZN3Ang7raw2radEt>
 8000c98:	eef0 7a40 	vmov.f32	s15, s0
 8000c9c:	edc4 7a02 	vstr	s15, [r4, #8]
    
    readStart = false;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	731a      	strb	r2, [r3, #12]
    i2c_rx_complete = false;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    // 速度時間割りのためのカウンタ保存
    compTime = comp;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7b5a      	ldrb	r2, [r3, #13]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	739a      	strb	r2, [r3, #14]
    comp = 0;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	735a      	strb	r2, [r3, #13]

  } else ++comp;

}
 8000cbc:	e005      	b.n	8000cca <_ZN3Ang8getAngleEv+0x9e>
  } else ++comp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	7b5b      	ldrb	r3, [r3, #13]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	735a      	strb	r2, [r3, #13]
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bdb0      	pop	{r4, r5, r7, pc}

08000cd2 <_ZN3Ang6getVelEv>:

void Ang::getVel() {
 8000cd2:	b5b0      	push	{r4, r5, r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
  if (comp) {
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	7b5b      	ldrb	r3, [r3, #13]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d13c      	bne.n	8000d5c <_ZN3Ang6getVelEv+0x8a>
    // 更新なしのため速度更新不要
  } else {
    // 速度計算
    diff = static_cast<int16_t>(rawAng - rawAngPast);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	8ada      	ldrh	r2, [r3, #22]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	8b1b      	ldrh	r3, [r3, #24]
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	b21a      	sxth	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	841a      	strh	r2, [r3, #32]

    if (diff > ANG_RESL_12BIT / 2) {
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000cfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000cfe:	db0a      	blt.n	8000d16 <_ZN3Ang6getVelEv+0x44>
      diff -= ANG_RESL_12BIT;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	f6a3 73ff 	subw	r3, r3, #4095	@ 0xfff
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	841a      	strh	r2, [r3, #32]
 8000d14:	e00f      	b.n	8000d36 <_ZN3Ang6getVelEv+0x64>
    } else if (diff < -ANG_RESL_12BIT / 2) {
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d1c:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8000d20:	dc09      	bgt.n	8000d36 <_ZN3Ang6getVelEv+0x64>
      diff += ANG_RESL_12BIT;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	b21a      	sxth	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	841a      	strh	r2, [r3, #32]
    }
    
    data->actVel = raw2rads(diff);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f9b3 5020 	ldrsh.w	r5, [r3, #32]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f000 fa48 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000d44:	4604      	mov	r4, r0
 8000d46:	4629      	mov	r1, r5
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff fea5 	bl	8000a98 <_ZN3Ang8raw2radsEs>
 8000d4e:	eef0 7a40 	vmov.f32	s15, s0
 8000d52:	edc4 7a04 	vstr	s15, [r4, #16]
    mechAngleVelLPF();
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 f80e 	bl	8000d78 <_ZN3Ang15mechAngleVelLPFEv>
  }
  data->veltemp = diff;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 fa38 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000d64:	4602      	mov	r2, r0
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d6c:	8313      	strh	r3, [r2, #24]
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000d78 <_ZN3Ang15mechAngleVelLPFEv>:

void Ang::mechAngleVelLPF(){
 8000d78:	b5b0      	push	{r4, r5, r7, lr}
 8000d7a:	ed2d 8b02 	vpush	{d8}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  float timeConst, alpha;
  
  timeConst = 1.0f / (user2pi * lpfFreq);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d8a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8000e40 <_ZN3Ang15mechAngleVelLPFEv+0xc8>
 8000d8e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d9a:	edc7 7a03 	vstr	s15, [r7, #12]
  alpha = (TASK_TIME * static_cast<float>(compTime)) / timeConst;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7b9b      	ldrb	r3, [r3, #14]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000daa:	ee17 0a90 	vmov	r0, s15
 8000dae:	f7ff fb97 	bl	80004e0 <__aeabi_f2d>
 8000db2:	a321      	add	r3, pc, #132	@ (adr r3, 8000e38 <_ZN3Ang15mechAngleVelLPFEv+0xc0>)
 8000db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db8:	f7ff fbea 	bl	8000590 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4614      	mov	r4, r2
 8000dc2:	461d      	mov	r5, r3
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f7ff fb8b 	bl	80004e0 <__aeabi_f2d>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	460b      	mov	r3, r1
 8000dce:	4620      	mov	r0, r4
 8000dd0:	4629      	mov	r1, r5
 8000dd2:	f7ff fd07 	bl	80007e4 <__aeabi_ddiv>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	4610      	mov	r0, r2
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f7ff fde9 	bl	80009b4 <__aeabi_d2f>
 8000de2:	4603      	mov	r3, r0
 8000de4:	60bb      	str	r3, [r7, #8]
  data->actVelLPF = alpha * data->actVel + (1.0f - alpha) * data->actVelLPF;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f000 f9f3 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000dee:	4603      	mov	r3, r0
 8000df0:	ed93 7a04 	vldr	s14, [r3, #16]
 8000df4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000df8:	ee67 8a27 	vmul.f32	s17, s14, s15
 8000dfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e00:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e04:	ee37 8a67 	vsub.f32	s16, s14, s15
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f9e2 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000e10:	4603      	mov	r3, r0
 8000e12:	edd3 7a05 	vldr	s15, [r3, #20]
 8000e16:	ee28 8a27 	vmul.f32	s16, s16, s15
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 f9d9 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000e22:	4603      	mov	r3, r0
 8000e24:	ee78 7a88 	vadd.f32	s15, s17, s16
 8000e28:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	ecbd 8b02 	vpop	{d8}
 8000e36:	bdb0      	pop	{r4, r5, r7, pc}
 8000e38:	cd630163 	.word	0xcd630163
 8000e3c:	3f0a3618 	.word	0x3f0a3618
 8000e40:	40c90fdb 	.word	0x40c90fdb

08000e44 <_ZN3Ang7elecAngEv>:

float Ang::elecAng() {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  // comp = 0のときサンプル値更新あり
  // 次の更新まで2周期を補間するので3で割った値を足す
  if (comp == 0) rawElecComp = rawAng;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7b5b      	ldrb	r3, [r3, #13]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d104      	bne.n	8000e5e <_ZN3Ang7elecAngEv+0x1a>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	8ada      	ldrh	r2, [r3, #22]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8000e5c:	e00f      	b.n	8000e7e <_ZN3Ang7elecAngEv+0x3a>
  else rawElecComp = rawAng + (diff / 3);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	8ada      	ldrh	r2, [r3, #22]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000e68:	492a      	ldr	r1, [pc, #168]	@ (8000f14 <_ZN3Ang7elecAngEv+0xd0>)
 8000e6a:	fb81 0103 	smull	r0, r1, r1, r3
 8000e6e:	17db      	asrs	r3, r3, #31
 8000e70:	1acb      	subs	r3, r1, r3
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	4413      	add	r3, r2
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  
  // 電気角反転
  static uint16_t elecAngtemp_ = 0;
  if (elecAngDir > 0) {
    elecAngtemp_ = rawElecComp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8000e82:	4b25      	ldr	r3, [pc, #148]	@ (8000f18 <_ZN3Ang7elecAngEv+0xd4>)
 8000e84:	801a      	strh	r2, [r3, #0]

  // CWとCCWを切替
  static float ofs_ = 0.0f;
  if (rotDir > 0) {
    ofs_ = data->elecAngOfs + user2pi;
  }else ofs_ = data->elecAngOfs; // 極性反転不要
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f000 f9a3 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	4a22      	ldr	r2, [pc, #136]	@ (8000f1c <_ZN3Ang7elecAngEv+0xd8>)
 8000e94:	6013      	str	r3, [r2, #0]

  static uint16_t offset_ = 0;
  static uint16_t elecAngtemp2_ = 0;
  
  offset_ = static_cast<uint16_t>(ofs_ * static_cast<float>(ANG_RESL_12BIT) / user2pi);
 8000e96:	4b21      	ldr	r3, [pc, #132]	@ (8000f1c <_ZN3Ang7elecAngEv+0xd8>)
 8000e98:	edd3 7a00 	vldr	s15, [r3]
 8000e9c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000f20 <_ZN3Ang7elecAngEv+0xdc>
 8000ea0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ea4:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8000f24 <_ZN3Ang7elecAngEv+0xe0>
 8000ea8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000eb0:	ee17 3a90 	vmov	r3, s15
 8000eb4:	b29a      	uxth	r2, r3
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <_ZN3Ang7elecAngEv+0xe4>)
 8000eb8:	801a      	strh	r2, [r3, #0]
  elecAngtemp2_ = (elecAngtemp_ * polePairs + offset_) % ANG_RESL_12BIT;
 8000eba:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <_ZN3Ang7elecAngEv+0xd4>)
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	00db      	lsls	r3, r3, #3
 8000ec4:	1a9b      	subs	r3, r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <_ZN3Ang7elecAngEv+0xe4>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	441a      	add	r2, r3
 8000ed0:	4b16      	ldr	r3, [pc, #88]	@ (8000f2c <_ZN3Ang7elecAngEv+0xe8>)
 8000ed2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ed6:	4413      	add	r3, r2
 8000ed8:	12d9      	asrs	r1, r3, #11
 8000eda:	17d3      	asrs	r3, r2, #31
 8000edc:	1ac9      	subs	r1, r1, r3
 8000ede:	460b      	mov	r3, r1
 8000ee0:	031b      	lsls	r3, r3, #12
 8000ee2:	1a5b      	subs	r3, r3, r1
 8000ee4:	1ad1      	subs	r1, r2, r3
 8000ee6:	b28a      	uxth	r2, r1
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <_ZN3Ang7elecAngEv+0xec>)
 8000eea:	801a      	strh	r2, [r3, #0]

  return static_cast<float>(elecAngtemp2_) / static_cast<float>(ANG_RESL_12BIT) * user2pi;
 8000eec:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <_ZN3Ang7elecAngEv+0xec>)
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	ee07 3a90 	vmov	s15, r3
 8000ef4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ef8:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000f20 <_ZN3Ang7elecAngEv+0xdc>
 8000efc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f00:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000f24 <_ZN3Ang7elecAngEv+0xe0>
 8000f04:	ee67 7a87 	vmul.f32	s15, s15, s14

}
 8000f08:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	55555556 	.word	0x55555556
 8000f18:	20000088 	.word	0x20000088
 8000f1c:	2000008c 	.word	0x2000008c
 8000f20:	457ff000 	.word	0x457ff000
 8000f24:	40c90fdb 	.word	0x40c90fdb
 8000f28:	20000090 	.word	0x20000090
 8000f2c:	80080081 	.word	0x80080081
 8000f30:	20000092 	.word	0x20000092
 8000f34:	00000000 	.word	0x00000000

08000f38 <_ZN3Ang14elecAngVirtualEf>:

float Ang::elecAngVirtual(float _virFreqRef) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	ed87 0a00 	vstr	s0, [r7]
  // 仮想電気角
  static float _theta = 0.0f;
  // タスク周期で分割して足しこむ
  float _deltatheta = _virFreqRef * TASK_TIME;
 8000f44:	6838      	ldr	r0, [r7, #0]
 8000f46:	f7ff facb 	bl	80004e0 <__aeabi_f2d>
 8000f4a:	a327      	add	r3, pc, #156	@ (adr r3, 8000fe8 <_ZN3Ang14elecAngVirtualEf+0xb0>)
 8000f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f50:	f7ff fb1e 	bl	8000590 <__aeabi_dmul>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	4610      	mov	r0, r2
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f7ff fd2a 	bl	80009b4 <__aeabi_d2f>
 8000f60:	4603      	mov	r3, r0
 8000f62:	60fb      	str	r3, [r7, #12]
  _theta += _deltatheta;
 8000f64:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000f66:	ed93 7a00 	vldr	s14, [r3]
 8000f6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f72:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000f74:	edc3 7a00 	vstr	s15, [r3]

  // 0~1の範囲に収める
  if (_theta > 1.0f) _theta -= 1.0f;
 8000f78:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8a:	dd09      	ble.n	8000fa0 <_ZN3Ang14elecAngVirtualEf+0x68>
 8000f8c:	4b14      	ldr	r3, [pc, #80]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000f8e:	edd3 7a00 	vldr	s15, [r3]
 8000f92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000f9c:	edc3 7a00 	vstr	s15, [r3]
  if (_theta < 0.0f) _theta += 1.0f;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000fa2:	edd3 7a00 	vldr	s15, [r3]
 8000fa6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fae:	d509      	bpl.n	8000fc4 <_ZN3Ang14elecAngVirtualEf+0x8c>
 8000fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fbe:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000fc0:	edc3 7a00 	vstr	s15, [r3]

  // ラジアンで返却
  return _theta * user2pi;
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <_ZN3Ang14elecAngVirtualEf+0xa8>)
 8000fc6:	edd3 7a00 	vldr	s15, [r3]
 8000fca:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000fe4 <_ZN3Ang14elecAngVirtualEf+0xac>
 8000fce:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	f3af 8000 	nop.w
 8000fe0:	20000094 	.word	0x20000094
 8000fe4:	40c90fdb 	.word	0x40c90fdb
 8000fe8:	cd630163 	.word	0xcd630163
 8000fec:	3f0a3618 	.word	0x3f0a3618

08000ff0 <_ZN3Ang11elecAngleInEv>:

void Ang::elecAngleIn(){
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	ed2d 8b02 	vpush	{d8}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  CanCom::CanData* candata = cancom.getData();
 8000ffc:	481d      	ldr	r0, [pc, #116]	@ (8001074 <_ZN3Ang11elecAngleInEv+0x84>)
 8000ffe:	f7ff fd93 	bl	8000b28 <_ZN6CanCom7getDataEv>
 8001002:	60f8      	str	r0, [r7, #12]
  
  data->elecAngTest = elecAng();
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4618      	mov	r0, r3
 8001008:	f000 f8e4 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 800100c:	4604      	mov	r4, r0
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff ff18 	bl	8000e44 <_ZN3Ang7elecAngEv>
 8001014:	eef0 7a40 	vmov.f32	s15, s0
 8001018:	edc4 7a08 	vstr	s15, [r4, #32]
  if (candata->virAngFreq > 0.0f) {
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001022:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102a:	dd11      	ble.n	8001050 <_ZN3Ang11elecAngleInEv+0x60>
    data->elecAng = elecAngVirtual(candata->virAngFreq);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	ed93 8a03 	vldr	s16, [r3, #12]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4618      	mov	r0, r3
 8001036:	f000 f8cd 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 800103a:	4604      	mov	r4, r0
 800103c:	eeb0 0a48 	vmov.f32	s0, s16
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ff79 	bl	8000f38 <_ZN3Ang14elecAngVirtualEf>
 8001046:	eef0 7a40 	vmov.f32	s15, s0
 800104a:	edc4 7a00 	vstr	s15, [r4]
  } else {
    data->elecAng = elecAng();
  }
}
 800104e:	e00b      	b.n	8001068 <_ZN3Ang11elecAngleInEv+0x78>
    data->elecAng = elecAng();
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4618      	mov	r0, r3
 8001054:	f000 f8be 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 8001058:	4604      	mov	r4, r0
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff fef2 	bl	8000e44 <_ZN3Ang7elecAngEv>
 8001060:	eef0 7a40 	vmov.f32	s15, s0
 8001064:	edc4 7a00 	vstr	s15, [r4]
}
 8001068:	bf00      	nop
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	ecbd 8b02 	vpop	{d8}
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	20000568 	.word	0x20000568

08001078 <_ZNK3Ang14prepareCanDataEPhj>:

int16_t Ang::compAng() {
  return 0;
}

void Ang::prepareCanData(uint8_t* buffer, size_t bufferSize) const {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  memcpy(buffer, &(data->elecAng), sizeof(data->elecAng));
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f8a4 	bl	80011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>
 800108c:	4603      	mov	r3, r0
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	601a      	str	r2, [r3, #0]
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <_ZN3Ang19i2cMasterTxCallbackEv>:

void Ang::i2cMasterTxCallback() {
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  i2c_tx_complete = true;    
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2201      	movs	r2, #1
 80010aa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <_ZN3Ang19i2cMasterRxCallbackEv>:

void Ang::i2cMasterRxCallback() {
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  i2c_rx_complete = true;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2201      	movs	r2, #1
 80010c6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  ang.i2cMasterTxCallback();
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <HAL_I2C_MasterTxCpltCallback+0x18>)
 80010e2:	f7ff ffdc 	bl	800109e <_ZN3Ang19i2cMasterTxCallbackEv>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200005d0 	.word	0x200005d0

080010f4 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  ang.i2cMasterRxCallback();
 80010fc:	4803      	ldr	r0, [pc, #12]	@ (800110c <HAL_I2C_MasterRxCpltCallback+0x18>)
 80010fe:	f7ff ffdc 	bl	80010ba <_ZN3Ang19i2cMasterRxCallbackEv>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200005d0 	.word	0x200005d0

08001110 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EE3getEv>:
      }

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      get() const noexcept
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f866 	bl	80011ec <_ZNKSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE6_M_ptrEv>
 8001120:	4603      	mov	r3, r0
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f867 	bl	8001208 <_ZNKSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE6_M_ptrEv>
 800113a:	4603      	mov	r3, r0
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_ZN3Ang7AngDataC1Ev>:
  struct AngData{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f04f 0200 	mov.w	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f04f 0200 	mov.w	r2, #0
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	615a      	str	r2, [r3, #20]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	831a      	strh	r2, [r3, #24]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f04f 0200 	mov.w	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4618      	mov	r0, r3
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <_ZSt11make_uniqueIN3Ang7AngDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
   *  @relates unique_ptr
   */
  template<typename _Tp, typename... _Args>
    _GLIBCXX23_CONSTEXPR
    inline __detail::__unique_ptr_t<_Tp>
    make_unique(_Args&&... __args)
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80011a8:	2024      	movs	r0, #36	@ 0x24
 80011aa:	f00b fe6d 	bl	800ce88 <_Znwj>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461c      	mov	r4, r3
 80011b2:	4620      	mov	r0, r4
 80011b4:	2324      	movs	r3, #36	@ 0x24
 80011b6:	461a      	mov	r2, r3
 80011b8:	2100      	movs	r1, #0
 80011ba:	f00b ff47 	bl	800d04c <memset>
 80011be:	4620      	mov	r0, r4
 80011c0:	f7ff ffc0 	bl	8001144 <_ZN3Ang7AngDataC1Ev>
 80011c4:	4621      	mov	r1, r4
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 f83c 	bl	8001244 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd90      	pop	{r4, r7, pc}

080011d4 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	return get();
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ff97 	bl	8001110 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EE3getEv>
 80011e2:	4603      	mov	r3, r0
      }
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_ZNKSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 f840 	bl	800127c <_ZSt3getILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 80011fc:	4603      	mov	r3, r0
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <_ZNKSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE6_M_ptrEv>:
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4618      	mov	r0, r3
 8001214:	f000 f83f 	bl	8001296 <_ZSt3getILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8001218:	4603      	mov	r3, r0
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <_ZNSt15__uniq_ptr_dataIN3Ang7AngDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	4611      	mov	r1, r2
 8001234:	4618      	mov	r0, r3
 8001236:	f000 f83b 	bl	80012b0 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EEC1EPS1_>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6839      	ldr	r1, [r7, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ffe6 	bl	8001224 <_ZNSt15__uniq_ptr_dataIN3Ang7AngDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4618      	mov	r0, r3
 800126e:	f000 f833 	bl	80012d8 <_ZSt3getILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8001272:	4603      	mov	r3, r0
 8001274:	4618      	mov	r0, r3
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_ZSt3getILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    { return std::__get_helper<__i>(__t); }

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f833 	bl	80012f2 <_ZSt12__get_helperILj0EPN3Ang7AngDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800128c:	4603      	mov	r3, r0
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <_ZSt3getILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f832 	bl	800130a <_ZSt12__get_helperILj0EPN6CanCom7CanDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 f830 	bl	8001322 <_ZNSt5tupleIJPN3Ang7AngDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ffcd 	bl	8001262 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE6_M_ptrEv>
 80012c8:	4602      	mov	r2, r0
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <_ZSt3getILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f82a 	bl	800133c <_ZSt12__get_helperILj0EPN3Ang7AngDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 80012e8:	4603      	mov	r3, r0
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <_ZSt12__get_helperILj0EPN3Ang7AngDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b082      	sub	sp, #8
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 f82a 	bl	8001354 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 8001300:	4603      	mov	r3, r0
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <_ZSt12__get_helperILj0EPN6CanCom7CanDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f000 f82b 	bl	800136e <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 8001318:	4603      	mov	r3, r0
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <_ZNSt5tupleIJPN3Ang7AngDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4618      	mov	r0, r3
 800132e:	f000 f82b 	bl	8001388 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEEC1Ev>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <_ZSt12__get_helperILj0EPN3Ang7AngDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f000 f82f 	bl	80013a8 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEE7_M_headERS5_>
 800134a:	4603      	mov	r3, r0
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4618      	mov	r0, r3
 8001360:	f000 f82f 	bl	80013c2 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EE7_M_headERKS3_>
 8001364:	4603      	mov	r3, r0
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f82d 	bl	80013d8 <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EE7_M_headERKS3_>
 800137e:	4603      	mov	r3, r0
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 f82c 	bl	80013ee <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7AngDataEEEEC1Ev>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f834 	bl	8001406 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EEC1Ev>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_ZNSt11_Tuple_implILj0EJPN3Ang7AngDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 f835 	bl	8001422 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EE7_M_headERS3_>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4618      	mov	r0, r3
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4618      	mov	r0, r3
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EE7_M_headERKS3_>:
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7AngDataEEEEC1Ev>:
      _Tuple_impl()
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f000 f81e 	bl	8001438 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7AngDataEELb1EEC1Ev>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EEC1Ev>:
      constexpr _Head_base()
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <_ZNSt10_Head_baseILj0EPN3Ang7AngDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7AngDataEELb1EEC1Ev>:
      constexpr _Head_base()
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZN6CanComC1ER19FDCAN_HandleTypeDef>:

// グローバルなインスタンスを使用
extern CanCom cancom;
extern Ang ang;

CanCom::CanCom(FDCAN_HandleTypeDef& fdcanHandle)
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
  : hfdcan(fdcanHandle), canRxInterrupt(0), prevGenFuncRef(0), canTxFlag(0),
    data(std::make_unique<CanData>()) {}
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f9a8 	bl	80017b0 <_ZSt11make_uniqueIN6CanCom7CanDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
  : hfdcan(fdcanHandle), canRxInterrupt(0), prevGenFuncRef(0), canTxFlag(0),
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    data(std::make_unique<CanData>()) {}
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <_ZN6CanCom12initTxHeaderEmbb>:

void CanCom::initTxHeader(uint32_t canId, bool extendedId, bool fdFormat) {
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	4611      	mov	r1, r2
 8001494:	461a      	mov	r2, r3
 8001496:	460b      	mov	r3, r1
 8001498:	71fb      	strb	r3, [r7, #7]
 800149a:	4613      	mov	r3, r2
 800149c:	71bb      	strb	r3, [r7, #6]
  txHeader.Identifier = canId;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	609a      	str	r2, [r3, #8]
  txHeader.IdType = extendedId ? FDCAN_EXTENDED_ID : FDCAN_STANDARD_ID;
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <_ZN6CanCom12initTxHeaderEmbb+0x28>
 80014aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014ae:	e000      	b.n	80014b2 <_ZN6CanCom12initTxHeaderEmbb+0x2a>
 80014b0:	2200      	movs	r2, #0
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	60da      	str	r2, [r3, #12]
  txHeader.TxFrameType = FDCAN_DATA_FRAME;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  txHeader.DataLength = FDCAN_DLC_BYTES_8;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2208      	movs	r2, #8
 80014c0:	615a      	str	r2, [r3, #20]
  txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
  txHeader.BitRateSwitch = fdFormat ? FDCAN_BRS_ON : FDCAN_BRS_OFF;
 80014c8:	79bb      	ldrb	r3, [r7, #6]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d002      	beq.n	80014d4 <_ZN6CanCom12initTxHeaderEmbb+0x4c>
 80014ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80014d2:	e000      	b.n	80014d6 <_ZN6CanCom12initTxHeaderEmbb+0x4e>
 80014d4:	2200      	movs	r2, #0
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	61da      	str	r2, [r3, #28]
  txHeader.FDFormat = fdFormat ? FDCAN_FD_CAN : FDCAN_CLASSIC_CAN;
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <_ZN6CanCom12initTxHeaderEmbb+0x5e>
 80014e0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80014e4:	e000      	b.n	80014e8 <_ZN6CanCom12initTxHeaderEmbb+0x60>
 80014e6:	2200      	movs	r2, #0
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	621a      	str	r2, [r3, #32]
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	625a      	str	r2, [r3, #36]	@ 0x24
  txHeader.MessageMarker = 0;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2200      	movs	r2, #0
 80014f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014f8:	bf00      	nop
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <_ZN6CanCom8sendDataEPKhj>:

void CanCom::sendData(const uint8_t* data, size_t size) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b088      	sub	sp, #32
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  if (size > 8) {
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2b08      	cmp	r3, #8
 8001514:	d902      	bls.n	800151c <_ZN6CanCom8sendDataEPKhj+0x18>
  // CANデータ長の上限は8バイト（クラシックCANの場合）
    Error_Handler();
 8001516:	f001 fca3 	bl	8002e60 <Error_Handler>
 800151a:	e02a      	b.n	8001572 <_ZN6CanCom8sendDataEPKhj+0x6e>
    return;
  }

  uint8_t txData[8] = {0};
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
  for (size_t i = 0; i < size; ++i) {
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	e00c      	b.n	8001544 <_ZN6CanCom8sendDataEPKhj+0x40>
    txData[i] = data[i];
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	4413      	add	r3, r2
 8001530:	7819      	ldrb	r1, [r3, #0]
 8001532:	f107 0214 	add.w	r2, r7, #20
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	4413      	add	r3, r2
 800153a:	460a      	mov	r2, r1
 800153c:	701a      	strb	r2, [r3, #0]
  for (size_t i = 0; i < size; ++i) {
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3301      	adds	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
 8001544:	69fa      	ldr	r2, [r7, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	d3ee      	bcc.n	800152a <_ZN6CanCom8sendDataEPKhj+0x26>
  }

  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan, &txHeader, txData) != HAL_OK) {
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6858      	ldr	r0, [r3, #4]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3308      	adds	r3, #8
 8001554:	f107 0214 	add.w	r2, r7, #20
 8001558:	4619      	mov	r1, r3
 800155a:	f006 fdb1 	bl	80080c0 <HAL_FDCAN_AddMessageToTxFifoQ>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	bf14      	ite	ne
 8001564:	2301      	movne	r3, #1
 8001566:	2300      	moveq	r3, #0
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <_ZN6CanCom8sendDataEPKhj+0x6e>
    Error_Handler();
 800156e:	f001 fc77 	bl	8002e60 <Error_Handler>
  }
}
 8001572:	3720      	adds	r7, #32
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <_ZN6CanCom15rxFifo0CallbackEm>:

void CanCom::rxFifo0Callback(uint32_t RxFifo0ITs) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	2b00      	cmp	r3, #0
 800158a:	d028      	beq.n	80015de <_ZN6CanCom15rxFifo0CallbackEm+0x66>
    if (HAL_FDCAN_GetRxMessage(&hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6858      	ldr	r0, [r3, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	335c      	adds	r3, #92	@ 0x5c
 800159a:	2140      	movs	r1, #64	@ 0x40
 800159c:	f006 fdd4 	bl	8008148 <HAL_FDCAN_GetRxMessage>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	bf14      	ite	ne
 80015a6:	2301      	movne	r3, #1
 80015a8:	2300      	moveq	r3, #0
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <_ZN6CanCom15rxFifo0CallbackEm+0x3c>
      Error_Handler();
 80015b0:	f001 fc56 	bl	8002e60 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(&hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	2101      	movs	r1, #1
 80015bc:	4618      	mov	r0, r3
 80015be:	f006 fecb 	bl	8008358 <HAL_FDCAN_ActivateNotification>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	bf14      	ite	ne
 80015c8:	2301      	movne	r3, #1
 80015ca:	2300      	moveq	r3, #0
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <_ZN6CanCom15rxFifo0CallbackEm+0x5e>
      Error_Handler();
 80015d2:	f001 fc45 	bl	8002e60 <Error_Handler>
    }

    canRxInterrupt = true;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

  }
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <_ZN6CanCom12handleRxDataEv>:

void CanCom::handleRxData() {
 80015e6:	b590      	push	{r4, r7, lr}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  if (canRxInterrupt == true) {
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	bf0c      	ite	eq
 80015fa:	2301      	moveq	r3, #1
 80015fc:	2300      	movne	r3, #0
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d043      	beq.n	800168c <_ZN6CanCom12handleRxDataEv+0xa6>
    data->genFuncRef = rxData[0];
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4618      	mov	r0, r3
 8001608:	f000 f8ec 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 800160c:	4602      	mov	r2, r0
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001614:	7013      	strb	r3, [r2, #0]
    data->drvMdRef = rxData[1];
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4618      	mov	r0, r3
 800161a:	f000 f8e3 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 800161e:	4602      	mov	r2, r0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001626:	7053      	strb	r3, [r2, #1]
    data->voltDRef = static_cast<float>(rxData[2]);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 405e 	ldrb.w	r4, [r3, #94]	@ 0x5e
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f8d7 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 8001636:	4603      	mov	r3, r0
 8001638:	ee07 4a90 	vmov	s15, r4
 800163c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001640:	edc3 7a01 	vstr	s15, [r3, #4]
    data->voltQRef = static_cast<float>(rxData[3]);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 405f 	ldrb.w	r4, [r3, #95]	@ 0x5f
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4618      	mov	r0, r3
 800164e:	f000 f8c9 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 8001652:	4603      	mov	r3, r0
 8001654:	ee07 4a90 	vmov	s15, r4
 8001658:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800165c:	edc3 7a02 	vstr	s15, [r3, #8]
    data->virAngFreq = static_cast<float>(rxData[4]);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 4060 	ldrb.w	r4, [r3, #96]	@ 0x60
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4618      	mov	r0, r3
 800166a:	f000 f8bb 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 800166e:	4603      	mov	r3, r0
 8001670:	ee07 4a90 	vmov	s15, r4
 8001674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001678:	edc3 7a03 	vstr	s15, [r3, #12]

    canRxInterrupt = false;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    canTxFlag = true;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  }
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	bd90      	pop	{r4, r7, pc}

08001694 <_ZN6CanCom6rxTaskEv>:

void CanCom::rxTask() {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  handleRxData();
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ffa2 	bl	80015e6 <_ZN6CanCom12handleRxDataEv>
  uint8_t currentGenFuncRef = data->genFuncRef;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 f89d 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 80016aa:	4603      	mov	r3, r0
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	73fb      	strb	r3, [r7, #15]

  if (currentGenFuncRef == prevGenFuncRef) {
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80016b6:	7bfa      	ldrb	r2, [r7, #15]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d107      	bne.n	80016cc <_ZN6CanCom6rxTaskEv+0x38>
    data->genFuncCheck = false;   
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f890 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2200      	movs	r2, #0
 80016c8:	741a      	strb	r2, [r3, #16]
    return;
 80016ca:	e00a      	b.n	80016e2 <_ZN6CanCom6rxTaskEv+0x4e>
  }
  data->genFuncCheck = true;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f888 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2201      	movs	r2, #1
 80016d8:	741a      	strb	r2, [r3, #16]
  prevGenFuncRef = currentGenFuncRef;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	7bfa      	ldrb	r2, [r7, #15]
 80016de:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <_ZN6CanCom6txTaskEv>:

void CanCom::txTask(){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if (canTxFlag) {
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d019      	beq.n	8001730 <_ZN6CanCom6txTaskEv+0x48>
    ang.prepareCanData(data->txBuff, sizeof(data->txBuff));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f870 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 8001704:	4603      	mov	r3, r0
 8001706:	3311      	adds	r3, #17
 8001708:	2208      	movs	r2, #8
 800170a:	4619      	mov	r1, r3
 800170c:	480a      	ldr	r0, [pc, #40]	@ (8001738 <_ZN6CanCom6txTaskEv+0x50>)
 800170e:	f7ff fcb3 	bl	8001078 <_ZNK3Ang14prepareCanDataEPhj>
    sendData(data->txBuff, sizeof(data->txBuff));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4618      	mov	r0, r3
 8001716:	f000 f865 	bl	80017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>
 800171a:	4603      	mov	r3, r0
 800171c:	3311      	adds	r3, #17
 800171e:	2208      	movs	r2, #8
 8001720:	4619      	mov	r1, r3
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff feee 	bl	8001504 <_ZN6CanCom8sendDataEPKhj>
    canTxFlag = false;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  }
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200005d0 	.word	0x200005d0

0800173c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
      cancom.rxFifo0Callback(RxFifo0ITs);
 8001746:	6839      	ldr	r1, [r7, #0]
 8001748:	4803      	ldr	r0, [pc, #12]	@ (8001758 <HAL_FDCAN_RxFifo0Callback+0x1c>)
 800174a:	f7ff ff15 	bl	8001578 <_ZN6CanCom15rxFifo0CallbackEm>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000568 	.word	0x20000568

0800175c <_ZN6CanCom7CanDataC1Ev>:
  struct CanData {
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	705a      	strb	r2, [r3, #1]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	741a      	strb	r2, [r3, #16]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	3311      	adds	r3, #17
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3319      	adds	r3, #25
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <_ZSt11make_uniqueIN6CanCom7CanDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80017b8:	2024      	movs	r0, #36	@ 0x24
 80017ba:	f00b fb65 	bl	800ce88 <_Znwj>
 80017be:	4603      	mov	r3, r0
 80017c0:	461c      	mov	r4, r3
 80017c2:	4620      	mov	r0, r4
 80017c4:	2324      	movs	r3, #36	@ 0x24
 80017c6:	461a      	mov	r2, r3
 80017c8:	2100      	movs	r1, #0
 80017ca:	f00b fc3f 	bl	800d04c <memset>
 80017ce:	4620      	mov	r0, r4
 80017d0:	f7ff ffc4 	bl	800175c <_ZN6CanCom7CanDataC1Ev>
 80017d4:	4621      	mov	r1, r4
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 f820 	bl	800181c <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd90      	pop	{r4, r7, pc}

080017e4 <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	return get();
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff fc9c 	bl	800112a <_ZNKSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EE3getEv>
 80017f2:	4603      	mov	r3, r0
      }
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <_ZNSt15__uniq_ptr_dataIN6CanCom7CanDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	4611      	mov	r1, r2
 800180c:	4618      	mov	r0, r3
 800180e:	f000 f821 	bl	8001854 <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EEC1EPS1_>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6839      	ldr	r1, [r7, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff ffe6 	bl	80017fc <_ZNSt15__uniq_ptr_dataIN6CanCom7CanDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4618      	mov	r0, r3
 8001846:	f000 f819 	bl	800187c <_ZSt3getILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 800184a:	4603      	mov	r3, r0
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f818 	bl	8001896 <_ZNSt5tupleIJPN6CanCom7CanDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffe7 	bl	800183a <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE6_M_ptrEv>
 800186c:	4602      	mov	r2, r0
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <_ZSt3getILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f812 	bl	80018b0 <_ZSt12__get_helperILj0EPN6CanCom7CanDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800188c:	4603      	mov	r3, r0
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <_ZNSt5tupleIJPN6CanCom7CanDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 f811 	bl	80018c8 <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEEC1Ev>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <_ZSt12__get_helperILj0EPN6CanCom7CanDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 f815 	bl	80018e8 <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEE7_M_headERS5_>
 80018be:	4603      	mov	r3, r0
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 f816 	bl	8001902 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7CanDataEEEEC1Ev>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 f81e 	bl	800191a <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EEC1Ev>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <_ZNSt11_Tuple_implILj0EJPN6CanCom7CanDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 f81f 	bl	8001936 <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EE7_M_headERS3_>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7CanDataEEEEC1Ev>:
      _Tuple_impl()
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 f81e 	bl	800194c <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7CanDataEELb1EEC1Ev>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EEC1Ev>:
      constexpr _Head_base()
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <_ZNSt10_Head_baseILj0EPN6CanCom7CanDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7CanDataEELb1EEC1Ev>:
      constexpr _Head_base()
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4618      	mov	r0, r3
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <_ZNK3Ang10getAngDataEv>:
  void elecAngleIn();
  void i2cMasterTxCallback();
  void i2cMasterRxCallback();
  void prepareCanData(uint8_t* buffer, size_t bufferSize) const;
  
  AngData* getAngData() const { return data.get(); }
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fbcf 	bl	8001110 <_ZNKSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EE3getEv>
 8001972:	4603      	mov	r3, r0
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <_ZNK4Util11getUtilDataEv>:
public:
  Util();
  
  void genFuncCtrl();

  UtilData* getUtilData() const { return data.get(); }
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4618      	mov	r0, r3
 8001988:	f000 fb6f 	bl	800206a <_ZNKSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EE3getEv>
 800198c:	4603      	mov	r3, r0
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_ZN12ElecangCalibC1Ev>:
extern Ang ang;
extern UserTask usertask;
extern Util util;
extern CanCom cancom;

ElecangCalib::ElecangCalib()
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
  : data(std::make_unique<ElecangCalibData>()){}
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 fb85 	bl	80020b0 <_ZSt11make_uniqueIN12ElecangCalib16ElecangCalibDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	711a      	strb	r2, [r3, #4]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	615a      	str	r2, [r3, #20]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3328      	adds	r3, #40	@ 0x28
 80019ec:	22f0      	movs	r2, #240	@ 0xf0
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f00b fb2b 	bl	800d04c <memset>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80019fc:	22f0      	movs	r2, #240	@ 0xf0
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f00b fb23 	bl	800d04c <memset>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_ZN12ElecangCalib10elecCalSeqEv>:

void ElecangCalib::elecCalSeq(){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  Util::UtilData* utildata = util.getUtilData();
 8001a18:	488b      	ldr	r0, [pc, #556]	@ (8001c48 <_ZN12ElecangCalib10elecCalSeqEv+0x238>)
 8001a1a:	f7ff ffaf 	bl	800197c <_ZNK4Util11getUtilDataEv>
 8001a1e:	60f8      	str	r0, [r7, #12]
  CanCom::CanData* candata = cancom.getData();
 8001a20:	488a      	ldr	r0, [pc, #552]	@ (8001c4c <_ZN12ElecangCalib10elecCalSeqEv+0x23c>)
 8001a22:	f7ff f881 	bl	8000b28 <_ZN6CanCom7getDataEv>
 8001a26:	60b8      	str	r0, [r7, #8]
  static SeqID_t seqID = INIT;

  float elecAngOfsCur = 0.0f;
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
  float ecalVoltDRef = STIMUL_VOLTDREF;
 8001a2e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a32:	613b      	str	r3, [r7, #16]
  
  if (candata->voltQRef > STIMUL_VOLTDREF) ecalVoltDRef = candata->voltQRef;
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	dd02      	ble.n	8001a4e <_ZN12ElecangCalib10elecCalSeqEv+0x3e>
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	613b      	str	r3, [r7, #16]
  
  switch (seqID) {
 8001a4e:	4b80      	ldr	r3, [pc, #512]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b10      	cmp	r3, #16
 8001a54:	f200 80e6 	bhi.w	8001c24 <_ZN12ElecangCalib10elecCalSeqEv+0x214>
 8001a58:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <_ZN12ElecangCalib10elecCalSeqEv+0x50>)
 8001a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5e:	bf00      	nop
 8001a60:	08001ab7 	.word	0x08001ab7
 8001a64:	08001aeb 	.word	0x08001aeb
 8001a68:	08001b4d 	.word	0x08001b4d
 8001a6c:	08001b87 	.word	0x08001b87
 8001a70:	08001bf1 	.word	0x08001bf1
 8001a74:	08001c25 	.word	0x08001c25
 8001a78:	08001c25 	.word	0x08001c25
 8001a7c:	08001c25 	.word	0x08001c25
 8001a80:	08001c25 	.word	0x08001c25
 8001a84:	08001c25 	.word	0x08001c25
 8001a88:	08001c25 	.word	0x08001c25
 8001a8c:	08001c25 	.word	0x08001c25
 8001a90:	08001c25 	.word	0x08001c25
 8001a94:	08001aa5 	.word	0x08001aa5
 8001a98:	08001c25 	.word	0x08001c25
 8001a9c:	08001c25 	.word	0x08001c25
 8001aa0:	08001bf9 	.word	0x08001bf9
    case INIT:
      if (utildata->eCalib) {
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 80bf 	beq.w	8001c2c <_ZN12ElecangCalib10elecCalSeqEv+0x21c>
        seqID = STEP00;
 8001aae:	4b68      	ldr	r3, [pc, #416]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001ab4:	e0ba      	b.n	8001c2c <_ZN12ElecangCalib10elecCalSeqEv+0x21c>
    case STEP00:
      if (calibSub(ecalVoltDRef, elecAngOfsCur, &elecAngOfsRP, CALIB_ROUGH)){
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	3308      	adds	r3, #8
 8001aba:	ed9f 1a66 	vldr	s2, [pc, #408]	@ 8001c54 <_ZN12ElecangCalib10elecCalSeqEv+0x244>
 8001abe:	4619      	mov	r1, r3
 8001ac0:	edd7 0a05 	vldr	s1, [r7, #20]
 8001ac4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f8cd 	bl	8001c68 <_ZN12ElecangCalib8calibSubEffPff>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 80ad 	beq.w	8001c30 <_ZN12ElecangCalib10elecCalSeqEv+0x220>
        seqID = (seqIDSub == FAIL) ? END : STEP01;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	791b      	ldrb	r3, [r3, #4]
 8001ada:	2b0f      	cmp	r3, #15
 8001adc:	d101      	bne.n	8001ae2 <_ZN12ElecangCalib10elecCalSeqEv+0xd2>
 8001ade:	2210      	movs	r2, #16
 8001ae0:	e000      	b.n	8001ae4 <_ZN12ElecangCalib10elecCalSeqEv+0xd4>
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001ae6:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001ae8:	e0a2      	b.n	8001c30 <_ZN12ElecangCalib10elecCalSeqEv+0x220>
    case STEP01:
      elecAngOfsCur = elecAngOfsRP - (FINE_WIDTH / 2);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	edd3 7a02 	vldr	s15, [r3, #8]
 8001af0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001c58 <_ZN12ElecangCalib10elecCalSeqEv+0x248>
 8001af4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001af8:	edc7 7a05 	vstr	s15, [r7, #20]
      if (elecAngOfsCur < 0.0f) elecAngOfsCur += user2pi;
 8001afc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b08:	d507      	bpl.n	8001b1a <_ZN12ElecangCalib10elecCalSeqEv+0x10a>
 8001b0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b0e:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001c5c <_ZN12ElecangCalib10elecCalSeqEv+0x24c>
 8001b12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b16:	edc7 7a05 	vstr	s15, [r7, #20]
      if (calibSub(ecalVoltDRef, elecAngOfsCur, &elecAngOfsFP, CALIB_FINE)){
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	ed9f 1a50 	vldr	s2, [pc, #320]	@ 8001c60 <_ZN12ElecangCalib10elecCalSeqEv+0x250>
 8001b22:	4619      	mov	r1, r3
 8001b24:	edd7 0a05 	vldr	s1, [r7, #20]
 8001b28:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f89b 	bl	8001c68 <_ZN12ElecangCalib8calibSubEffPff>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d07d      	beq.n	8001c34 <_ZN12ElecangCalib10elecCalSeqEv+0x224>
        seqID = (seqIDSub == FAIL) ? END : STEP02;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	791b      	ldrb	r3, [r3, #4]
 8001b3c:	2b0f      	cmp	r3, #15
 8001b3e:	d101      	bne.n	8001b44 <_ZN12ElecangCalib10elecCalSeqEv+0x134>
 8001b40:	2210      	movs	r2, #16
 8001b42:	e000      	b.n	8001b46 <_ZN12ElecangCalib10elecCalSeqEv+0x136>
 8001b44:	2202      	movs	r2, #2
 8001b46:	4b42      	ldr	r3, [pc, #264]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001b48:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001b4a:	e073      	b.n	8001c34 <_ZN12ElecangCalib10elecCalSeqEv+0x224>
      
    case STEP02:
      if (calibSub(-ecalVoltDRef, elecAngOfsCur, &elecAngOfsRM, CALIB_ROUGH)){
 8001b4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b50:	eef1 7a67 	vneg.f32	s15, s15
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	330c      	adds	r3, #12
 8001b58:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 8001c54 <_ZN12ElecangCalib10elecCalSeqEv+0x244>
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	edd7 0a05 	vldr	s1, [r7, #20]
 8001b62:	eeb0 0a67 	vmov.f32	s0, s15
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f87e 	bl	8001c68 <_ZN12ElecangCalib8calibSubEffPff>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d062      	beq.n	8001c38 <_ZN12ElecangCalib10elecCalSeqEv+0x228>
        seqID = (seqIDSub == FAIL) ? END : STEP03;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	791b      	ldrb	r3, [r3, #4]
 8001b76:	2b0f      	cmp	r3, #15
 8001b78:	d101      	bne.n	8001b7e <_ZN12ElecangCalib10elecCalSeqEv+0x16e>
 8001b7a:	2210      	movs	r2, #16
 8001b7c:	e000      	b.n	8001b80 <_ZN12ElecangCalib10elecCalSeqEv+0x170>
 8001b7e:	2203      	movs	r2, #3
 8001b80:	4b33      	ldr	r3, [pc, #204]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001b82:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001b84:	e058      	b.n	8001c38 <_ZN12ElecangCalib10elecCalSeqEv+0x228>
    case STEP03:
      elecAngOfsCur = elecAngOfsRM + (FINE_WIDTH / 2);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b8c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001c58 <_ZN12ElecangCalib10elecCalSeqEv+0x248>
 8001b90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b94:	edc7 7a05 	vstr	s15, [r7, #20]
      if (elecAngOfsCur < 0.0f) elecAngOfsCur += user2pi;
 8001b98:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba4:	d507      	bpl.n	8001bb6 <_ZN12ElecangCalib10elecCalSeqEv+0x1a6>
 8001ba6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001baa:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001c5c <_ZN12ElecangCalib10elecCalSeqEv+0x24c>
 8001bae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bb2:	edc7 7a05 	vstr	s15, [r7, #20]
      if (calibSub(-ecalVoltDRef, elecAngOfsCur, &elecAngOfsFM, CALIB_FINE)){
 8001bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bba:	eef1 7a67 	vneg.f32	s15, s15
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3314      	adds	r3, #20
 8001bc2:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8001c60 <_ZN12ElecangCalib10elecCalSeqEv+0x250>
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	edd7 0a05 	vldr	s1, [r7, #20]
 8001bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f849 	bl	8001c68 <_ZN12ElecangCalib8calibSubEffPff>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d02f      	beq.n	8001c3c <_ZN12ElecangCalib10elecCalSeqEv+0x22c>
        seqID = (seqIDSub == FAIL) ? END : STEP04;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	791b      	ldrb	r3, [r3, #4]
 8001be0:	2b0f      	cmp	r3, #15
 8001be2:	d101      	bne.n	8001be8 <_ZN12ElecangCalib10elecCalSeqEv+0x1d8>
 8001be4:	2210      	movs	r2, #16
 8001be6:	e000      	b.n	8001bea <_ZN12ElecangCalib10elecCalSeqEv+0x1da>
 8001be8:	2204      	movs	r2, #4
 8001bea:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001bec:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001bee:	e025      	b.n	8001c3c <_ZN12ElecangCalib10elecCalSeqEv+0x22c>
      
    case STEP04:
      // 最終オフセット値算出
      seqID = END;
 8001bf0:	4b17      	ldr	r3, [pc, #92]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001bf2:	2210      	movs	r2, #16
 8001bf4:	701a      	strb	r2, [r3, #0]
      break;
 8001bf6:	e022      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      
    case END:
      data->drvMd = 0;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 fa96 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2200      	movs	r2, #0
 8001c04:	711a      	strb	r2, [r3, #4]
      data->voltQRef = 0.0f;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fa8f 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	609a      	str	r2, [r3, #8]
      utildata->eCalib = false;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
      seqID = INIT;
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001c1e:	220d      	movs	r2, #13
 8001c20:	701a      	strb	r2, [r3, #0]
      break;
 8001c22:	e00c      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
    default:
      seqID = INIT;
 8001c24:	4b0a      	ldr	r3, [pc, #40]	@ (8001c50 <_ZN12ElecangCalib10elecCalSeqEv+0x240>)
 8001c26:	220d      	movs	r2, #13
 8001c28:	701a      	strb	r2, [r3, #0]
      break;
 8001c2a:	e008      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      break;
 8001c2c:	bf00      	nop
 8001c2e:	e006      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      break;
 8001c30:	bf00      	nop
 8001c32:	e004      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      break;
 8001c34:	bf00      	nop
 8001c36:	e002      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      break;
 8001c38:	bf00      	nop
 8001c3a:	e000      	b.n	8001c3e <_ZN12ElecangCalib10elecCalSeqEv+0x22e>
      break;
 8001c3c:	bf00      	nop
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000650 	.word	0x20000650
 8001c4c:	20000568 	.word	0x20000568
 8001c50:	20000000 	.word	0x20000000
 8001c54:	3dd67750 	.word	0x3dd67750
 8001c58:	3e99999a 	.word	0x3e99999a
 8001c5c:	40c90fdb 	.word	0x40c90fdb
 8001c60:	3c23d70b 	.word	0x3c23d70b
 8001c64:	00000000 	.word	0x00000000

08001c68 <_ZN12ElecangCalib8calibSubEffPff>:

bool ElecangCalib::calibSub(float _voltDRef, float _elecAngOfsCur, float *_elecAngOfsMax, float _calDelta) {
 8001c68:	b5b0      	push	{r4, r5, r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6178      	str	r0, [r7, #20]
 8001c70:	ed87 0a04 	vstr	s0, [r7, #16]
 8001c74:	edc7 0a03 	vstr	s1, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	ed87 1a01 	vstr	s2, [r7, #4]
  Ang::AngData* angdata = ang.getAngData();
 8001c7e:	48a8      	ldr	r0, [pc, #672]	@ (8001f20 <_ZN12ElecangCalib8calibSubEffPff+0x2b8>)
 8001c80:	f7ff fe6f 	bl	8001962 <_ZNK3Ang10getAngDataEv>
 8001c84:	6238      	str	r0, [r7, #32]
  Util::UtilData* utildata = util.getUtilData();
 8001c86:	48a7      	ldr	r0, [pc, #668]	@ (8001f24 <_ZN12ElecangCalib8calibSubEffPff+0x2bc>)
 8001c88:	f7ff fe78 	bl	800197c <_ZNK4Util11getUtilDataEv>
 8001c8c:	61f8      	str	r0, [r7, #28]
  static bool returnVal = false;
  
  // forloop用
  float velOutMax_ = 0.0f;
 8001c8e:	f04f 0300 	mov.w	r3, #0
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
  
  switch (seqIDSub) {
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	791b      	ldrb	r3, [r3, #4]
 8001c98:	2b10      	cmp	r3, #16
 8001c9a:	f200 81cd 	bhi.w	8002038 <_ZN12ElecangCalib8calibSubEffPff+0x3d0>
 8001c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca4 <_ZN12ElecangCalib8calibSubEffPff+0x3c>)
 8001ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca4:	08001ce9 	.word	0x08001ce9
 8001ca8:	08001db1 	.word	0x08001db1
 8001cac:	08001eed 	.word	0x08001eed
 8001cb0:	08002039 	.word	0x08002039
 8001cb4:	08002039 	.word	0x08002039
 8001cb8:	08002039 	.word	0x08002039
 8001cbc:	08002039 	.word	0x08002039
 8001cc0:	08002039 	.word	0x08002039
 8001cc4:	08002039 	.word	0x08002039
 8001cc8:	08002039 	.word	0x08002039
 8001ccc:	08002039 	.word	0x08002039
 8001cd0:	08002039 	.word	0x08002039
 8001cd4:	08002039 	.word	0x08002039
 8001cd8:	08002039 	.word	0x08002039
 8001cdc:	08002039 	.word	0x08002039
 8001ce0:	08002015 	.word	0x08002015
 8001ce4:	08001feb 	.word	0x08001feb
    case STEP00:
      // Standby
      data->drvMd = 1;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 fa1e 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	711a      	strb	r2, [r3, #4]
      data->voltQRef = _voltDRef;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fa17 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	6093      	str	r3, [r2, #8]
      elecAngOfsVal = _elecAngOfsCur;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	61da      	str	r2, [r3, #28]
      angdata->elecAng += elecAngOfsVal;
 8001d0a:	6a3b      	ldr	r3, [r7, #32]
 8001d0c:	ed93 7a00 	vldr	s14, [r3]
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	edc3 7a00 	vstr	s15, [r3]

      // 中断処理
      if (!(utildata->eCalib)) { seqIDSub = FAIL; break; }
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	f083 0301 	eor.w	r3, r3, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <_ZN12ElecangCalib8calibSubEffPff+0xce>
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	220f      	movs	r2, #15
 8001d32:	711a      	strb	r2, [r3, #4]
 8001d34:	e184      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>

      if (count++ < STANDBY_COUNT) {
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	1c59      	adds	r1, r3, #1
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	6191      	str	r1, [r2, #24]
 8001d40:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001d44:	4293      	cmp	r3, r2
 8001d46:	bfd4      	ite	le
 8001d48:	2301      	movle	r3, #1
 8001d4a:	2300      	movgt	r3, #0
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d027      	beq.n	8001da2 <_ZN12ElecangCalib8calibSubEffPff+0x13a>
        velOutAxLast = (1 - LPF_COEFF) * velOutAxLast + LPF_COEFF * angdata->actVel;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fbc2 	bl	80004e0 <__aeabi_f2d>
 8001d5c:	a36c      	add	r3, pc, #432	@ (adr r3, 8001f10 <_ZN12ElecangCalib8calibSubEffPff+0x2a8>)
 8001d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d62:	f7fe fc15 	bl	8000590 <__aeabi_dmul>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4614      	mov	r4, r2
 8001d6c:	461d      	mov	r5, r3
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fbb4 	bl	80004e0 <__aeabi_f2d>
 8001d78:	a367      	add	r3, pc, #412	@ (adr r3, 8001f18 <_ZN12ElecangCalib8calibSubEffPff+0x2b0>)
 8001d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7e:	f7fe fc07 	bl	8000590 <__aeabi_dmul>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4620      	mov	r0, r4
 8001d88:	4629      	mov	r1, r5
 8001d8a:	f7fe fa4b 	bl	8000224 <__adddf3>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4610      	mov	r0, r2
 8001d94:	4619      	mov	r1, r3
 8001d96:	f7fe fe0d 	bl	80009b4 <__aeabi_d2f>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	625a      	str	r2, [r3, #36]	@ 0x24
      } else {
        count = 0;
        seqIDSub = STEP01;
      }
      break;
 8001da0:	e14e      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
        count = 0;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
        seqIDSub = STEP01;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2201      	movs	r2, #1
 8001dac:	711a      	strb	r2, [r3, #4]
      break;
 8001dae:	e147      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
    case STEP01:
      // Run
      data->drvMd = 1;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 f9ba 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2201      	movs	r2, #1
 8001dbc:	711a      	strb	r2, [r3, #4]
      data->voltQRef = _voltDRef;
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 f9b3 	bl	800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	6093      	str	r3, [r2, #8]
      angdata->elecAng += elecAngOfsVal;
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	ed93 7a00 	vldr	s14, [r3]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	edd3 7a07 	vldr	s15, [r3, #28]
 8001dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	edc3 7a00 	vstr	s15, [r3]

      // 中断処理
      if (!(utildata->eCalib)) { seqIDSub = FAIL; break; }
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	f083 0301 	eor.w	r3, r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <_ZN12ElecangCalib8calibSubEffPff+0x190>
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	220f      	movs	r2, #15
 8001df4:	711a      	strb	r2, [r3, #4]
 8001df6:	e123      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>

      if (count++ < CALIB_COUNT) {
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	1c59      	adds	r1, r3, #1
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	6191      	str	r1, [r2, #24]
 8001e02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001e06:	4293      	cmp	r3, r2
 8001e08:	bfd4      	ite	le
 8001e0a:	2301      	movle	r3, #1
 8001e0c:	2300      	movgt	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d03b      	beq.n	8001e8c <_ZN12ElecangCalib8calibSubEffPff+0x224>
        if (user2pi < angdata->elecAng) angdata->elecAng -= user2pi;
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	edd3 7a00 	vldr	s15, [r3]
 8001e1a:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001f28 <_ZN12ElecangCalib8calibSubEffPff+0x2c0>
 8001e1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e26:	dd09      	ble.n	8001e3c <_ZN12ElecangCalib8calibSubEffPff+0x1d4>
 8001e28:	6a3b      	ldr	r3, [r7, #32]
 8001e2a:	edd3 7a00 	vldr	s15, [r3]
 8001e2e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001f28 <_ZN12ElecangCalib8calibSubEffPff+0x2c0>
 8001e32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e36:	6a3b      	ldr	r3, [r7, #32]
 8001e38:	edc3 7a00 	vstr	s15, [r3]
        velOutAxLast = (1 - LPF_COEFF) * velOutAxLast + LPF_COEFF * angdata->actVel;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb4d 	bl	80004e0 <__aeabi_f2d>
 8001e46:	a332      	add	r3, pc, #200	@ (adr r3, 8001f10 <_ZN12ElecangCalib8calibSubEffPff+0x2a8>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe fba0 	bl	8000590 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4614      	mov	r4, r2
 8001e56:	461d      	mov	r5, r3
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb3f 	bl	80004e0 <__aeabi_f2d>
 8001e62:	a32d      	add	r3, pc, #180	@ (adr r3, 8001f18 <_ZN12ElecangCalib8calibSubEffPff+0x2b0>)
 8001e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e68:	f7fe fb92 	bl	8000590 <__aeabi_dmul>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4620      	mov	r0, r4
 8001e72:	4629      	mov	r1, r5
 8001e74:	f7fe f9d6 	bl	8000224 <__adddf3>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f7fe fd98 	bl	80009b4 <__aeabi_d2f>
 8001e84:	4602      	mov	r2, r0
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	625a      	str	r2, [r3, #36]	@ 0x24
        } else {
          indexnum = 0;
          seqIDSub = STEP02;
        }
      }
      break;
 8001e8a:	e0d9      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
        if (indexnum < CALIB_NUM) {
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	2b3b      	cmp	r3, #59	@ 0x3b
 8001e92:	d824      	bhi.n	8001ede <_ZN12ElecangCalib8calibSubEffPff+0x276>
          count = 0;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
          velOut[indexnum] = velOutAxLast;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ea2:	6979      	ldr	r1, [r7, #20]
 8001ea4:	330a      	adds	r3, #10
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	601a      	str	r2, [r3, #0]
          elecAngOfs[indexnum] = elecAngOfsVal;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	69d2      	ldr	r2, [r2, #28]
 8001eb4:	6979      	ldr	r1, [r7, #20]
 8001eb6:	3346      	adds	r3, #70	@ 0x46
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	440b      	add	r3, r1
 8001ebc:	601a      	str	r2, [r3, #0]
          elecAngOfsVal += _calDelta;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	ed93 7a07 	vldr	s14, [r3, #28]
 8001ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	edc3 7a07 	vstr	s15, [r3, #28]
          indexnum++;
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	621a      	str	r2, [r3, #32]
      break;
 8001edc:	e0b0      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
          indexnum = 0;
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	621a      	str	r2, [r3, #32]
          seqIDSub = STEP02;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	711a      	strb	r2, [r3, #4]
      break;
 8001eea:	e0a9      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
    case STEP02:
      // Mesuring
      
      // 中断処理
      if (!(utildata->eCalib)) { seqIDSub = FAIL; break; }
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	f083 0301 	eor.w	r3, r3, #1
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <_ZN12ElecangCalib8calibSubEffPff+0x29a>
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	220f      	movs	r2, #15
 8001efe:	711a      	strb	r2, [r3, #4]
 8001f00:	e09e      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>

      for (indexnum = 0; indexnum < CALIB_NUM; indexnum++) {
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2200      	movs	r2, #0
 8001f06:	621a      	str	r2, [r3, #32]
 8001f08:	e064      	b.n	8001fd4 <_ZN12ElecangCalib8calibSubEffPff+0x36c>
 8001f0a:	bf00      	nop
 8001f0c:	f3af 8000 	nop.w
 8001f10:	79baabe1 	.word	0x79baabe1
 8001f14:	3feffada 	.word	0x3feffada
 8001f18:	15507da0 	.word	0x15507da0
 8001f1c:	3f449619 	.word	0x3f449619
 8001f20:	200005d0 	.word	0x200005d0
 8001f24:	20000650 	.word	0x20000650
 8001f28:	40c90fdb 	.word	0x40c90fdb
        if ((_voltDRef > 0.0f) && (velOut[indexnum] >= velOutMax_)) {
 8001f2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	dd20      	ble.n	8001f7c <_ZN12ElecangCalib8calibSubEffPff+0x314>
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	330a      	adds	r3, #10
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	d811      	bhi.n	8001f7c <_ZN12ElecangCalib8calibSubEffPff+0x314>
          velOutMax_ = velOut[indexnum];
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	330a      	adds	r3, #10
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	627b      	str	r3, [r7, #36]	@ 0x24
          *_elecAngOfsMax = elecAngOfs[indexnum];
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	3346      	adds	r3, #70	@ 0x46
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	e026      	b.n	8001fca <_ZN12ElecangCalib8calibSubEffPff+0x362>
        }
        else if ((_voltDRef < 0.0f) && (velOut[indexnum] <= velOutMax_)) {
 8001f7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f88:	d51f      	bpl.n	8001fca <_ZN12ElecangCalib8calibSubEffPff+0x362>
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	330a      	adds	r3, #10
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa6:	db10      	blt.n	8001fca <_ZN12ElecangCalib8calibSubEffPff+0x362>
          velOutMax_ = velOut[indexnum];
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	330a      	adds	r3, #10
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	627b      	str	r3, [r7, #36]	@ 0x24
          *_elecAngOfsMax = elecAngOfs[indexnum];
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	6a1b      	ldr	r3, [r3, #32]
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	3346      	adds	r3, #70	@ 0x46
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	601a      	str	r2, [r3, #0]
      for (indexnum = 0; indexnum < CALIB_NUM; indexnum++) {
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	621a      	str	r2, [r3, #32]
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	2b3b      	cmp	r3, #59	@ 0x3b
 8001fda:	d9a7      	bls.n	8001f2c <_ZN12ElecangCalib8calibSubEffPff+0x2c4>
        }
      }
      indexnum = 0;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	621a      	str	r2, [r3, #32]
      seqIDSub = END;
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	711a      	strb	r2, [r3, #4]

      break;
 8001fe8:	e02a      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
      
    case END:
      // End
      count = 0;
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	2200      	movs	r2, #0
 8001fee:	619a      	str	r2, [r3, #24]
      indexnum = 0;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	621a      	str	r2, [r3, #32]
      velOutAxLast = 0.0f;
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f04f 0200 	mov.w	r2, #0
 8001ffc:	625a      	str	r2, [r3, #36]	@ 0x24
      elecAngOfsVal = 0.0f;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
      returnVal = true;
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <_ZN12ElecangCalib8calibSubEffPff+0x3e4>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]
      seqIDSub = STEP00;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2200      	movs	r2, #0
 8002010:	711a      	strb	r2, [r3, #4]
      break;
 8002012:	e015      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
    case FAIL:
      // キャンセル処理
      count = 0;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	2200      	movs	r2, #0
 8002018:	619a      	str	r2, [r3, #24]
      indexnum = 0;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	2200      	movs	r2, #0
 800201e:	621a      	str	r2, [r3, #32]
      velOutAxLast = 0.0f;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	625a      	str	r2, [r3, #36]	@ 0x24
      elecAngOfsVal = 0.0f;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	61da      	str	r2, [r3, #28]
      returnVal = true;
 8002030:	4b06      	ldr	r3, [pc, #24]	@ (800204c <_ZN12ElecangCalib8calibSubEffPff+0x3e4>)
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
      
      break;
 8002036:	e003      	b.n	8002040 <_ZN12ElecangCalib8calibSubEffPff+0x3d8>
    default:
    seqIDSub = STEP00;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2200      	movs	r2, #0
 800203c:	711a      	strb	r2, [r3, #4]
    break;
 800203e:	bf00      	nop
  } 
  return returnVal;
 8002040:	4b02      	ldr	r3, [pc, #8]	@ (800204c <_ZN12ElecangCalib8calibSubEffPff+0x3e4>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	3728      	adds	r7, #40	@ 0x28
 8002048:	46bd      	mov	sp, r7
 800204a:	bdb0      	pop	{r4, r5, r7, pc}
 800204c:	200002a0 	.word	0x200002a0

08002050 <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f872 	bl	8002144 <_ZNKSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE6_M_ptrEv>
 8002060:	4603      	mov	r3, r0
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <_ZNKSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4618      	mov	r0, r3
 8002076:	f000 f873 	bl	8002160 <_ZNKSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE6_M_ptrEv>
 800207a:	4603      	mov	r3, r0
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <_ZN12ElecangCalib16ElecangCalibDataC1Ev>:
#define CALIB_NUM       (60)                           /* 分割数 [-] */

class ElecangCalib
{
public:
  struct ElecangCalibData
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	711a      	strb	r2, [r3, #4]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <_ZSt11make_uniqueIN12ElecangCalib16ElecangCalibDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80020b8:	200c      	movs	r0, #12
 80020ba:	f00a fee5 	bl	800ce88 <_Znwj>
 80020be:	4603      	mov	r3, r0
 80020c0:	461c      	mov	r4, r3
 80020c2:	f04f 0300 	mov.w	r3, #0
 80020c6:	6023      	str	r3, [r4, #0]
 80020c8:	2300      	movs	r3, #0
 80020ca:	7123      	strb	r3, [r4, #4]
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	60a3      	str	r3, [r4, #8]
 80020d2:	4620      	mov	r0, r4
 80020d4:	f7ff ffd6 	bl	8002084 <_ZN12ElecangCalib16ElecangCalibDataC1Ev>
 80020d8:	4621      	mov	r1, r4
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f85e 	bl	800219c <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd90      	pop	{r4, r7, pc}

080020e8 <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 80020e8:	b590      	push	{r4, r7, lr}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f861 	bl	80021ba <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE6_M_ptrEv>
 80020f8:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00c      	beq.n	800211c <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f866 	bl	80021d4 <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE11get_deleterEv>
 8002108:	4604      	mov	r4, r0
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 f86f 	bl	80021ee <_ZSt4moveIRPN12ElecangCalib16ElecangCalibDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8002110:	4603      	mov	r3, r0
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4619      	mov	r1, r3
 8002116:	4620      	mov	r0, r4
 8002118:	f000 f874 	bl	8002204 <_ZNKSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEclEPS1_>
	__ptr = pointer();
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
      }
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	bd90      	pop	{r4, r7, pc}

0800212c <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	return get();
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff ff8b 	bl	8002050 <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE3getEv>
 800213a:	4603      	mov	r3, r0
      }
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <_ZNKSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4618      	mov	r0, r3
 8002150:	f000 f868 	bl	8002224 <_ZSt3getILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8002154:	4603      	mov	r3, r0
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <_ZNKSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE6_M_ptrEv>:
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4618      	mov	r0, r3
 800216c:	f000 f867 	bl	800223e <_ZSt3getILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8002170:	4603      	mov	r3, r0
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <_ZNSt15__uniq_ptr_dataIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f000 f863 	bl	8002258 <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEC1EPS1_>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4618      	mov	r0, r3
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6839      	ldr	r1, [r7, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ffe6 	bl	800217c <_ZNSt15__uniq_ptr_dataIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4618      	mov	r0, r3
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 f85b 	bl	8002280 <_ZSt3getILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80021ca:	4603      	mov	r3, r0
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 f85b 	bl	800229a <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE10_M_deleterEv>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_ZSt4moveIRPN12ElecangCalib16ElecangCalibDataEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_ZNKSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
	delete __ptr;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <_ZNKSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEclEPS1_+0x18>
 8002214:	210c      	movs	r1, #12
 8002216:	4618      	mov	r0, r3
 8002218:	f00a fe34 	bl	800ce84 <_ZdlPvj>
      }
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_ZSt3getILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f840 	bl	80022b4 <_ZSt12__get_helperILj0EPN12ElecangCalib16ElecangCalibDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8002234:	4603      	mov	r3, r0
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_ZSt3getILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4618      	mov	r0, r3
 800224a:	f000 f83f 	bl	80022cc <_ZSt12__get_helperILj0EPN4Util8UtilDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800224e:	4603      	mov	r3, r0
 8002250:	4618      	mov	r0, r3
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4618      	mov	r0, r3
 8002266:	f000 f83d 	bl	80022e4 <_ZNSt5tupleIJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7ff ffa5 	bl	80021ba <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE6_M_ptrEv>
 8002270:	4602      	mov	r2, r0
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_ZSt3getILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f837 	bl	80022fe <_ZSt12__get_helperILj0EPN12ElecangCalib16ElecangCalibDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8002290:	4603      	mov	r3, r0
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <_ZNSt15__uniq_ptr_implIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800229a:	b580      	push	{r7, lr}
 800229c:	b082      	sub	sp, #8
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f000 f836 	bl	8002316 <_ZSt3getILj1EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80022aa:	4603      	mov	r3, r0
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <_ZSt12__get_helperILj0EPN12ElecangCalib16ElecangCalibDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f836 	bl	800232e <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_ZSt12__get_helperILj0EPN4Util8UtilDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 f837 	bl	8002348 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 80022da:	4603      	mov	r3, r0
 80022dc:	4618      	mov	r0, r3
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_ZNSt5tupleIJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f837 	bl	8002362 <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEEC1Ev>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <_ZSt12__get_helperILj0EPN12ElecangCalib16ElecangCalibDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f83b 	bl	8002382 <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEE7_M_headERS5_>
 800230c:	4603      	mov	r3, r0
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <_ZSt3getILj1EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8002316:	b580      	push	{r7, lr}
 8002318:	b082      	sub	sp, #8
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f83c 	bl	800239c <_ZSt12__get_helperILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8002324:	4603      	mov	r3, r0
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	f000 f83b 	bl	80023b4 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EE7_M_headERKS3_>
 800233e:	4603      	mov	r3, r0
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4618      	mov	r0, r3
 8002354:	f000 f839 	bl	80023ca <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EE7_M_headERKS3_>
 8002358:	4603      	mov	r3, r0
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f838 	bl	80023e0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEEEC1Ev>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4618      	mov	r0, r3
 8002374:	f000 f840 	bl	80023f8 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EEC1Ev>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <_ZNSt11_Tuple_implILj0EJPN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f841 	bl	8002414 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EE7_M_headERS3_>
 8002392:	4603      	mov	r3, r0
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <_ZSt12__get_helperILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f840 	bl	800242a <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEEE7_M_headERS4_>
 80023aa:	4603      	mov	r3, r0
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EE7_M_headERKS3_>:
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEEEC1Ev>:
      _Tuple_impl()
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f82a 	bl	8002442 <_ZNSt10_Head_baseILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEELb1EEC1Ev>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EEC1Ev>:
      constexpr _Head_base()
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <_ZNSt10_Head_baseILj0EPN12ElecangCalib16ElecangCalibDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN12ElecangCalib16ElecangCalibDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 f810 	bl	8002458 <_ZNSt10_Head_baseILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEELb1EE7_M_headERS4_>
 8002438:	4603      	mov	r3, r0
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <_ZNSt10_Head_baseILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEELb1EEC1Ev>:
      constexpr _Head_base()
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_ZNSt10_Head_baseILj1ESt14default_deleteIN12ElecangCalib16ElecangCalibDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <_ZN12ElecangCalibD1Ev>:
class ElecangCalib
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fe35 	bl	80020e8 <_ZNSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EED1Ev>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4618      	mov	r0, r3
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <_Z41__static_initialization_and_destruction_0ii>:
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d107      	bne.n	80024a8 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800249e:	4293      	cmp	r3, r2
 80024a0:	d102      	bne.n	80024a8 <_Z41__static_initialization_and_destruction_0ii+0x20>
ElecangCalib elecangcalib;
 80024a2:	4809      	ldr	r0, [pc, #36]	@ (80024c8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80024a4:	f7ff fa77 	bl	8001996 <_ZN12ElecangCalibC1Ev>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d107      	bne.n	80024be <_Z41__static_initialization_and_destruction_0ii+0x36>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d102      	bne.n	80024be <_Z41__static_initialization_and_destruction_0ii+0x36>
 80024b8:	4803      	ldr	r0, [pc, #12]	@ (80024c8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80024ba:	f7ff ffd8 	bl	800246e <_ZN12ElecangCalibD1Ev>
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000098 	.word	0x20000098

080024cc <_GLOBAL__sub_I_elecangcalib>:
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80024d4:	2001      	movs	r0, #1
 80024d6:	f7ff ffd7 	bl	8002488 <_Z41__static_initialization_and_destruction_0ii>
 80024da:	bd80      	pop	{r7, pc}

080024dc <_GLOBAL__sub_D_elecangcalib>:
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
 80024e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80024e4:	2000      	movs	r0, #0
 80024e6:	f7ff ffcf 	bl	8002488 <_Z41__static_initialization_and_destruction_0ii>
 80024ea:	bd80      	pop	{r7, pc}

080024ec <LL_CORDIC_Config>:
  *         @arg @ref LL_CORDIC_OUTSIZE_16BITS
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_Config(CORDIC_TypeDef *CORDICx, uint32_t Function, uint32_t Precision, uint32_t Scale,
                                      uint32_t NbWrite, uint32_t NbRead, uint32_t InSize, uint32_t OutSize)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(CORDICx->CSR,
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <LL_CORDIC_Config+0x44>)
 8002500:	4013      	ands	r3, r2
 8002502:	68b9      	ldr	r1, [r7, #8]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	4311      	orrs	r1, r2
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	4311      	orrs	r1, r2
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4311      	orrs	r1, r2
 8002510:	69fa      	ldr	r2, [r7, #28]
 8002512:	4311      	orrs	r1, r2
 8002514:	6a3a      	ldr	r2, [r7, #32]
 8002516:	4311      	orrs	r1, r2
 8002518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800251a:	430a      	orrs	r2, r1
 800251c:	431a      	orrs	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	601a      	str	r2, [r3, #0]
             CORDIC_CSR_FUNC | CORDIC_CSR_PRECISION | CORDIC_CSR_SCALE |
             CORDIC_CSR_NARGS | CORDIC_CSR_NRES | CORDIC_CSR_ARGSIZE | CORDIC_CSR_RESSIZE,
             Function | Precision | Scale |
             NbWrite | NbRead | InSize | OutSize);
}
 8002522:	bf00      	nop
 8002524:	3714      	adds	r7, #20
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	ff87f800 	.word	0xff87f800

08002534 <_ZN10Acrocantho6CordicC1Ev>:
  return static_cast<int32_t>(((mod > 0.5f) ? (mod - 1.0f) : mod) * 4294967296.0f);
}

class Cordic {
  public:
  Cordic() {
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af04      	add	r7, sp, #16
 800253a:	6078      	str	r0, [r7, #4]
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800253c:	4b0f      	ldr	r3, [pc, #60]	@ (800257c <_ZN10Acrocantho6CordicC1Ev+0x48>)
 800253e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002540:	4a0e      	ldr	r2, [pc, #56]	@ (800257c <_ZN10Acrocantho6CordicC1Ev+0x48>)
 8002542:	f043 0308 	orr.w	r3, r3, #8
 8002546:	6493      	str	r3, [r2, #72]	@ 0x48
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <_ZN10Acrocantho6CordicC1Ev+0x48>)
 800254a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800254c:	f003 0308 	and.w	r3, r3, #8
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
    LL_CORDIC_Config(
 8002554:	2300      	movs	r3, #0
 8002556:	9303      	str	r3, [sp, #12]
 8002558:	2300      	movs	r3, #0
 800255a:	9302      	str	r3, [sp, #8]
 800255c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002560:	9301      	str	r3, [sp, #4]
 8002562:	2300      	movs	r3, #0
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	2300      	movs	r3, #0
 8002568:	2250      	movs	r2, #80	@ 0x50
 800256a:	2100      	movs	r1, #0
 800256c:	4804      	ldr	r0, [pc, #16]	@ (8002580 <_ZN10Acrocantho6CordicC1Ev+0x4c>)
 800256e:	f7ff ffbd 	bl	80024ec <LL_CORDIC_Config>
        LL_CORDIC_SCALE_0,
        LL_CORDIC_NBWRITE_1,
        LL_CORDIC_NBREAD_2,
        LL_CORDIC_INSIZE_32BITS,
        LL_CORDIC_OUTSIZE_32BITS);
  }
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40021000 	.word	0x40021000
 8002580:	40020c00 	.word	0x40020c00

08002584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800258a:	f002 fe6c 	bl	8005266 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800258e:	f000 f88b 	bl	80026a8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002592:	f000 fbcf 	bl	8002d34 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002596:	f000 fb9b 	bl	8002cd0 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 800259a:	f000 f8db 	bl	8002754 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 800259e:	f000 f96f 	bl	8002880 <_ZL12MX_ADC2_Initv>
  MX_FDCAN1_Init();
 80025a2:	f000 fa29 	bl	80029f8 <_ZL14MX_FDCAN1_Initv>
  MX_I2C1_Init();
 80025a6:	f000 fa73 	bl	8002a90 <_ZL12MX_I2C1_Initv>
  MX_TIM1_Init();
 80025aa:	f000 fac3 	bl	8002b34 <_ZL12MX_TIM1_Initv>
  MX_CORDIC_Init();
 80025ae:	f000 fa0b 	bl	80029c8 <_ZL14MX_CORDIC_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80025b2:	217f      	movs	r1, #127	@ 0x7f
 80025b4:	4837      	ldr	r0, [pc, #220]	@ (8002694 <main+0x110>)
 80025b6:	f003 ffb9 	bl	800652c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80025ba:	217f      	movs	r1, #127	@ 0x7f
 80025bc:	4836      	ldr	r0, [pc, #216]	@ (8002698 <main+0x114>)
 80025be:	f003 ffb5 	bl	800652c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80025c2:	4834      	ldr	r0, [pc, #208]	@ (8002694 <main+0x110>)
 80025c4:	f003 f9b6 	bl	8005934 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 80025c8:	4833      	ldr	r0, [pc, #204]	@ (8002698 <main+0x114>)
 80025ca:	f003 f9b3 	bl	8005934 <HAL_ADC_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 80025ce:	4831      	ldr	r0, [pc, #196]	@ (8002694 <main+0x110>)
 80025d0:	f004 f80e 	bl	80065f0 <HAL_ADCEx_InjectedStart_IT>
  //  HAL_TIM_Base_Start_IT(&htim1);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80025d4:	2100      	movs	r1, #0
 80025d6:	4831      	ldr	r0, [pc, #196]	@ (800269c <main+0x118>)
 80025d8:	f009 fc06 	bl	800bde8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80025dc:	2104      	movs	r1, #4
 80025de:	482f      	ldr	r0, [pc, #188]	@ (800269c <main+0x118>)
 80025e0:	f009 fc02 	bl	800bde8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80025e4:	2108      	movs	r1, #8
 80025e6:	482d      	ldr	r0, [pc, #180]	@ (800269c <main+0x118>)
 80025e8:	f009 fbfe 	bl	800bde8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80025ec:	2100      	movs	r1, #0
 80025ee:	482b      	ldr	r0, [pc, #172]	@ (800269c <main+0x118>)
 80025f0:	f00a fa24 	bl	800ca3c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80025f4:	2104      	movs	r1, #4
 80025f6:	4829      	ldr	r0, [pc, #164]	@ (800269c <main+0x118>)
 80025f8:	f00a fa20 	bl	800ca3c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80025fc:	2108      	movs	r1, #8
 80025fe:	4827      	ldr	r0, [pc, #156]	@ (800269c <main+0x118>)
 8002600:	f00a fa1c 	bl	800ca3c <HAL_TIMEx_PWMN_Start>
  
  // ゲートドライバON
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002604:	2201      	movs	r2, #1
 8002606:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800260a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800260e:	f006 fb81 	bl	8008d14 <HAL_GPIO_WritePin>

  // CANフィルタ
  FDCAN_FilterTypeDef CAN_FilterConfig;
  CAN_FilterConfig.IdType = FDCAN_STANDARD_ID;
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
  CAN_FilterConfig.FilterIndex = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	60fb      	str	r3, [r7, #12]
  CAN_FilterConfig.FilterType = FDCAN_FILTER_MASK;
 800261a:	2302      	movs	r3, #2
 800261c:	613b      	str	r3, [r7, #16]
  CAN_FilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800261e:	2301      	movs	r3, #1
 8002620:	617b      	str	r3, [r7, #20]
  CAN_FilterConfig.FilterID1 = 0x000;  // フィルタID
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
  CAN_FilterConfig.FilterID2 = 0x000;  // マスク
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &CAN_FilterConfig) != HAL_OK)
 800262a:	f107 0308 	add.w	r3, r7, #8
 800262e:	4619      	mov	r1, r3
 8002630:	481b      	ldr	r0, [pc, #108]	@ (80026a0 <main+0x11c>)
 8002632:	f005 fcc3 	bl	8007fbc <HAL_FDCAN_ConfigFilter>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	bf14      	ite	ne
 800263c:	2301      	movne	r3, #1
 800263e:	2300      	moveq	r3, #0
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <main+0xc6>
    {
        // フィルタ設定エラー
        Error_Handler();
 8002646:	f000 fc0b 	bl	8002e60 <Error_Handler>
    } 
  // STart FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 800264a:	4815      	ldr	r0, [pc, #84]	@ (80026a0 <main+0x11c>)
 800264c:	f005 fd10 	bl	8008070 <HAL_FDCAN_Start>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	bf14      	ite	ne
 8002656:	2301      	movne	r3, #1
 8002658:	2300      	moveq	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <main+0xe0>
	  Error_Handler();
 8002660:	f000 fbfe 	bl	8002e60 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8002664:	2200      	movs	r2, #0
 8002666:	2101      	movs	r1, #1
 8002668:	480d      	ldr	r0, [pc, #52]	@ (80026a0 <main+0x11c>)
 800266a:	f005 fe75 	bl	8008358 <HAL_FDCAN_ActivateNotification>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf14      	ite	ne
 8002674:	2301      	movne	r3, #1
 8002676:	2300      	moveq	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <main+0xfe>
    /* Notification Error */
    Error_Handler();
 800267e:	f000 fbef 	bl	8002e60 <Error_Handler>
  }

  Acrocantho::Cordic cordic;
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ff55 	bl	8002534 <_ZN10Acrocantho6CordicC1Ev>
  {
    //Acrocantho::SinCos result = cordic.radians(Acrocantho::userpi);
    //a = result.c;
    //b = result.s;
    
    usertask.idleTask();
 800268a:	4806      	ldr	r0, [pc, #24]	@ (80026a4 <main+0x120>)
 800268c:	f002 fb28 	bl	8004ce0 <_ZN8UserTask8idleTaskEv>
 8002690:	e7fb      	b.n	800268a <main+0x106>
 8002692:	bf00      	nop
 8002694:	200002a4 	.word	0x200002a4
 8002698:	20000310 	.word	0x20000310
 800269c:	2000051c 	.word	0x2000051c
 80026a0:	200003a4 	.word	0x200003a4
 80026a4:	2000064c 	.word	0x2000064c

080026a8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b094      	sub	sp, #80	@ 0x50
 80026ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ae:	f107 0318 	add.w	r3, r7, #24
 80026b2:	2238      	movs	r2, #56	@ 0x38
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f00a fcc8 	bl	800d04c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026bc:	1d3b      	adds	r3, r7, #4
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80026ca:	2000      	movs	r0, #0
 80026cc:	f008 fb3c 	bl	800ad48 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026d0:	2302      	movs	r3, #2
 80026d2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026da:	2340      	movs	r3, #64	@ 0x40
 80026dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026de:	2302      	movs	r3, #2
 80026e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026e2:	2302      	movs	r3, #2
 80026e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80026e6:	2304      	movs	r3, #4
 80026e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80026ea:	2355      	movs	r3, #85	@ 0x55
 80026ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026ee:	2302      	movs	r3, #2
 80026f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026f2:	2302      	movs	r3, #2
 80026f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026f6:	2302      	movs	r3, #2
 80026f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026fa:	f107 0318 	add.w	r3, r7, #24
 80026fe:	4618      	mov	r0, r3
 8002700:	f008 fbd6 	bl	800aeb0 <HAL_RCC_OscConfig>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	bf14      	ite	ne
 800270a:	2301      	movne	r3, #1
 800270c:	2300      	moveq	r3, #0
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8002714:	f000 fba4 	bl	8002e60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002718:	230f      	movs	r3, #15
 800271a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800271c:	2303      	movs	r3, #3
 800271e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002724:	2300      	movs	r3, #0
 8002726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800272c:	1d3b      	adds	r3, r7, #4
 800272e:	2104      	movs	r1, #4
 8002730:	4618      	mov	r0, r3
 8002732:	f008 fecf 	bl	800b4d4 <HAL_RCC_ClockConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf14      	ite	ne
 800273c:	2301      	movne	r3, #1
 800273e:	2300      	moveq	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8002746:	f000 fb8b 	bl	8002e60 <Error_Handler>
  }
}
 800274a:	bf00      	nop
 800274c:	3750      	adds	r7, #80	@ 0x50
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b092      	sub	sp, #72	@ 0x48
 8002758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800275a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	605a      	str	r2, [r3, #4]
 8002764:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002766:	463b      	mov	r3, r7
 8002768:	223c      	movs	r2, #60	@ 0x3c
 800276a:	2100      	movs	r1, #0
 800276c:	4618      	mov	r0, r3
 800276e:	f00a fc6d 	bl	800d04c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002772:	4b41      	ldr	r3, [pc, #260]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 8002774:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002778:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800277a:	4b3f      	ldr	r3, [pc, #252]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 800277c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002780:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002782:	4b3d      	ldr	r3, [pc, #244]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002788:	4b3b      	ldr	r3, [pc, #236]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 800278a:	2200      	movs	r2, #0
 800278c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800278e:	4b3a      	ldr	r3, [pc, #232]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002794:	4b38      	ldr	r3, [pc, #224]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 8002796:	2200      	movs	r2, #0
 8002798:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800279a:	4b37      	ldr	r3, [pc, #220]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 800279c:	2204      	movs	r2, #4
 800279e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80027a0:	4b35      	ldr	r3, [pc, #212]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80027a6:	4b34      	ldr	r3, [pc, #208]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80027ac:	4b32      	ldr	r3, [pc, #200]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027b2:	4b31      	ldr	r3, [pc, #196]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80027ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80027c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80027c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80027d0:	4829      	ldr	r0, [pc, #164]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027d2:	f002 fef3 	bl	80055bc <HAL_ADC_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bf14      	ite	ne
 80027dc:	2301      	movne	r3, #1
 80027de:	2300      	moveq	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <_ZL12MX_ADC1_Initv+0x96>
  {
    Error_Handler();
 80027e6:	f000 fb3b 	bl	8002e60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_INJECSIMULT;
 80027ea:	2305      	movs	r3, #5
 80027ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80027ee:	2300      	movs	r3, #0
 80027f0:	643b      	str	r3, [r7, #64]	@ 0x40
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 80027f2:	2300      	movs	r3, #0
 80027f4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80027f6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80027fa:	4619      	mov	r1, r3
 80027fc:	481e      	ldr	r0, [pc, #120]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 80027fe:	f004 fd51 	bl	80072a4 <HAL_ADCEx_MultiModeConfigChannel>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	bf14      	ite	ne
 8002808:	2301      	movne	r3, #1
 800280a:	2300      	moveq	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 8002812:	f000 fb25 	bl	8002e60 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8002816:	4b19      	ldr	r3, [pc, #100]	@ (800287c <_ZL12MX_ADC1_Initv+0x128>)
 8002818:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800281a:	2309      	movs	r3, #9
 800281c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002822:	237f      	movs	r3, #127	@ 0x7f
 8002824:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002826:	2304      	movs	r3, #4
 8002828:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 800282e:	2301      	movs	r3, #1
 8002830:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002838:	2300      	movs	r3, #0
 800283a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800283e:	2300      	movs	r3, #0
 8002840:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8002844:	2380      	movs	r3, #128	@ 0x80
 8002846:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002848:	2380      	movs	r3, #128	@ 0x80
 800284a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800284c:	2300      	movs	r3, #0
 800284e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002852:	463b      	mov	r3, r7
 8002854:	4619      	mov	r1, r3
 8002856:	4808      	ldr	r0, [pc, #32]	@ (8002878 <_ZL12MX_ADC1_Initv+0x124>)
 8002858:	f003 fff8 	bl	800684c <HAL_ADCEx_InjectedConfigChannel>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	bf14      	ite	ne
 8002862:	2301      	movne	r3, #1
 8002864:	2300      	moveq	r3, #0
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <_ZL12MX_ADC1_Initv+0x11c>
  {
    Error_Handler();
 800286c:	f000 faf8 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002870:	bf00      	nop
 8002872:	3748      	adds	r7, #72	@ 0x48
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	200002a4 	.word	0x200002a4
 800287c:	04300002 	.word	0x04300002

08002880 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b090      	sub	sp, #64	@ 0x40
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	223c      	movs	r2, #60	@ 0x3c
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f00a fbdd 	bl	800d04c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002892:	4b48      	ldr	r3, [pc, #288]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 8002894:	4a48      	ldr	r2, [pc, #288]	@ (80029b8 <_ZL12MX_ADC2_Initv+0x138>)
 8002896:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002898:	4b46      	ldr	r3, [pc, #280]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 800289a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800289e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80028a0:	4b44      	ldr	r3, [pc, #272]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028a6:	4b43      	ldr	r3, [pc, #268]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80028ac:	4b41      	ldr	r3, [pc, #260]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80028b2:	4b40      	ldr	r3, [pc, #256]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80028b8:	4b3e      	ldr	r3, [pc, #248]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028ba:	2208      	movs	r2, #8
 80028bc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80028be:	4b3d      	ldr	r3, [pc, #244]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80028c4:	4b3b      	ldr	r3, [pc, #236]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80028ca:	4b3a      	ldr	r3, [pc, #232]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80028d0:	4b38      	ldr	r3, [pc, #224]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80028d8:	4b36      	ldr	r3, [pc, #216]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80028e0:	4b34      	ldr	r3, [pc, #208]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80028e6:	4b33      	ldr	r3, [pc, #204]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80028ee:	4831      	ldr	r0, [pc, #196]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 80028f0:	f002 fe64 	bl	80055bc <HAL_ADC_Init>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	bf14      	ite	ne
 80028fa:	2301      	movne	r3, #1
 80028fc:	2300      	moveq	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <_ZL12MX_ADC2_Initv+0x88>
  {
    Error_Handler();
 8002904:	f000 faac 	bl	8002e60 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8002908:	4b2c      	ldr	r3, [pc, #176]	@ (80029bc <_ZL12MX_ADC2_Initv+0x13c>)
 800290a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800290c:	2309      	movs	r3, #9
 800290e:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002914:	237f      	movs	r3, #127	@ 0x7f
 8002916:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002918:	2304      	movs	r3, #4
 800291a:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8002920:	2303      	movs	r3, #3
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002924:	2300      	movs	r3, #0
 8002926:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 800292a:	2300      	movs	r3, #0
 800292c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002930:	2300      	movs	r3, #0
 8002932:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002936:	2300      	movs	r3, #0
 8002938:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800293c:	1d3b      	adds	r3, r7, #4
 800293e:	4619      	mov	r1, r3
 8002940:	481c      	ldr	r0, [pc, #112]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 8002942:	f003 ff83 	bl	800684c <HAL_ADCEx_InjectedConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <_ZL12MX_ADC2_Initv+0xda>
  {
    Error_Handler();
 8002956:	f000 fa83 	bl	8002e60 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <_ZL12MX_ADC2_Initv+0x140>)
 800295c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800295e:	f240 130f 	movw	r3, #271	@ 0x10f
 8002962:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002964:	1d3b      	adds	r3, r7, #4
 8002966:	4619      	mov	r1, r3
 8002968:	4812      	ldr	r0, [pc, #72]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 800296a:	f003 ff6f 	bl	800684c <HAL_ADCEx_InjectedConfigChannel>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	bf14      	ite	ne
 8002974:	2301      	movne	r3, #1
 8002976:	2300      	moveq	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <_ZL12MX_ADC2_Initv+0x102>
  {
    Error_Handler();
 800297e:	f000 fa6f 	bl	8002e60 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8002982:	4b10      	ldr	r3, [pc, #64]	@ (80029c4 <_ZL12MX_ADC2_Initv+0x144>)
 8002984:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8002986:	f240 2315 	movw	r3, #533	@ 0x215
 800298a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800298c:	1d3b      	adds	r3, r7, #4
 800298e:	4619      	mov	r1, r3
 8002990:	4808      	ldr	r0, [pc, #32]	@ (80029b4 <_ZL12MX_ADC2_Initv+0x134>)
 8002992:	f003 ff5b 	bl	800684c <HAL_ADCEx_InjectedConfigChannel>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <_ZL12MX_ADC2_Initv+0x12a>
  {
    Error_Handler();
 80029a6:	f000 fa5b 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80029aa:	bf00      	nop
 80029ac:	3740      	adds	r7, #64	@ 0x40
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000310 	.word	0x20000310
 80029b8:	50000100 	.word	0x50000100
 80029bc:	08600004 	.word	0x08600004
 80029c0:	0c900008 	.word	0x0c900008
 80029c4:	10c00010 	.word	0x10c00010

080029c8 <_ZL14MX_CORDIC_Initv>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 80029cc:	4b08      	ldr	r3, [pc, #32]	@ (80029f0 <_ZL14MX_CORDIC_Initv+0x28>)
 80029ce:	4a09      	ldr	r2, [pc, #36]	@ (80029f4 <_ZL14MX_CORDIC_Initv+0x2c>)
 80029d0:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80029d2:	4807      	ldr	r0, [pc, #28]	@ (80029f0 <_ZL14MX_CORDIC_Initv+0x28>)
 80029d4:	f004 fd6e 	bl	80074b4 <HAL_CORDIC_Init>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	bf14      	ite	ne
 80029de:	2301      	movne	r3, #1
 80029e0:	2300      	moveq	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <_ZL14MX_CORDIC_Initv+0x24>
  {
    Error_Handler();
 80029e8:	f000 fa3a 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 80029ec:	bf00      	nop
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	2000037c 	.word	0x2000037c
 80029f4:	40020c00 	.word	0x40020c00

080029f8 <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80029fc:	4b22      	ldr	r3, [pc, #136]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 80029fe:	4a23      	ldr	r2, [pc, #140]	@ (8002a8c <_ZL14MX_FDCAN1_Initv+0x94>)
 8002a00:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002a02:	4b21      	ldr	r3, [pc, #132]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002a08:	4b1f      	ldr	r3, [pc, #124]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002a14:	4b1c      	ldr	r3, [pc, #112]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8002a26:	4b18      	ldr	r3, [pc, #96]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a28:	2205      	movs	r2, #5
 8002a2a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 11;
 8002a2c:	4b16      	ldr	r3, [pc, #88]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a2e:	220b      	movs	r2, #11
 8002a30:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 56;
 8002a32:	4b15      	ldr	r3, [pc, #84]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a34:	2238      	movs	r2, #56	@ 0x38
 8002a36:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 11;
 8002a38:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a3a:	220b      	movs	r2, #11
 8002a3c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 8002a3e:	4b12      	ldr	r3, [pc, #72]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a40:	2205      	movs	r2, #5
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8002a44:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a46:	2204      	movs	r2, #4
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 12;
 8002a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a4c:	220c      	movs	r2, #12
 8002a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8002a50:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a52:	2204      	movs	r2, #4
 8002a54:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8002a56:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a58:	2201      	movs	r2, #1
 8002a5a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002a62:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002a68:	4807      	ldr	r0, [pc, #28]	@ (8002a88 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002a6a:	f005 f94d 	bl	8007d08 <HAL_FDCAN_Init>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	bf14      	ite	ne
 8002a74:	2301      	movne	r3, #1
 8002a76:	2300      	moveq	r3, #0
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 8002a7e:	f000 f9ef 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200003a4 	.word	0x200003a4
 8002a8c:	40006400 	.word	0x40006400

08002a90 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a94:	4b24      	ldr	r3, [pc, #144]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002a96:	4a25      	ldr	r2, [pc, #148]	@ (8002b2c <_ZL12MX_I2C1_Initv+0x9c>)
 8002a98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x4052060F;
 8002a9a:	4b23      	ldr	r3, [pc, #140]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002a9c:	4a24      	ldr	r2, [pc, #144]	@ (8002b30 <_ZL12MX_I2C1_Initv+0xa0>)
 8002a9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002aa0:	4b21      	ldr	r3, [pc, #132]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002aa6:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002aac:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002abe:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ac4:	4b18      	ldr	r3, [pc, #96]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aca:	4817      	ldr	r0, [pc, #92]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002acc:	f006 f95d 	bl	8008d8a <HAL_I2C_Init>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	bf14      	ite	ne
 8002ad6:	2301      	movne	r3, #1
 8002ad8:	2300      	moveq	r3, #0
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8002ae0:	f000 f9be 	bl	8002e60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4810      	ldr	r0, [pc, #64]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002ae8:	f008 f876 	bl	800abd8 <HAL_I2CEx_ConfigAnalogFilter>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	bf14      	ite	ne
 8002af2:	2301      	movne	r3, #1
 8002af4:	2300      	moveq	r3, #0
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8002afc:	f000 f9b0 	bl	8002e60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b00:	2100      	movs	r1, #0
 8002b02:	4809      	ldr	r0, [pc, #36]	@ (8002b28 <_ZL12MX_I2C1_Initv+0x98>)
 8002b04:	f008 f8b3 	bl	800ac6e <HAL_I2CEx_ConfigDigitalFilter>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	bf14      	ite	ne
 8002b0e:	2301      	movne	r3, #1
 8002b10:	2300      	moveq	r3, #0
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8002b18:	f000 f9a2 	bl	8002e60 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002b1c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002b20:	f008 f8f2 	bl	800ad08 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b24:	bf00      	nop
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20000408 	.word	0x20000408
 8002b2c:	40005400 	.word	0x40005400
 8002b30:	4052060f 	.word	0x4052060f

08002b34 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b098      	sub	sp, #96	@ 0x60
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	605a      	str	r2, [r3, #4]
 8002b44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]
 8002b54:	611a      	str	r2, [r3, #16]
 8002b56:	615a      	str	r2, [r3, #20]
 8002b58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b5a:	1d3b      	adds	r3, r7, #4
 8002b5c:	2234      	movs	r2, #52	@ 0x34
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4618      	mov	r0, r3
 8002b62:	f00a fa73 	bl	800d04c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b66:	4b58      	ldr	r3, [pc, #352]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b68:	4a58      	ldr	r2, [pc, #352]	@ (8002ccc <_ZL12MX_TIM1_Initv+0x198>)
 8002b6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002b6c:	4b56      	ldr	r3, [pc, #344]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002b72:	4b55      	ldr	r3, [pc, #340]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b74:	2220      	movs	r2, #32
 8002b76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8002b78:	4b53      	ldr	r3, [pc, #332]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b7a:	f242 1233 	movw	r2, #8499	@ 0x2133
 8002b7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b80:	4b51      	ldr	r3, [pc, #324]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8002b86:	4b50      	ldr	r3, [pc, #320]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b8c:	4b4e      	ldr	r3, [pc, #312]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b8e:	2280      	movs	r2, #128	@ 0x80
 8002b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b92:	484d      	ldr	r0, [pc, #308]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002b94:	f009 f8d0 	bl	800bd38 <HAL_TIM_PWM_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bf14      	ite	ne
 8002b9e:	2301      	movne	r3, #1
 8002ba0:	2300      	moveq	r3, #0
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <_ZL12MX_TIM1_Initv+0x78>
  {
    Error_Handler();
 8002ba8:	f000 f95a 	bl	8002e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002bac:	2320      	movs	r3, #32
 8002bae:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8002bb0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002bb6:	2380      	movs	r3, #128	@ 0x80
 8002bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4841      	ldr	r0, [pc, #260]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002bc2:	f009 fffd 	bl	800cbc0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf14      	ite	ne
 8002bcc:	2301      	movne	r3, #1
 8002bce:	2300      	moveq	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <_ZL12MX_TIM1_Initv+0xa6>
  {
    Error_Handler();
 8002bd6:	f000 f943 	bl	8002e60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bda:	2360      	movs	r3, #96	@ 0x60
 8002bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002be2:	2300      	movs	r3, #0
 8002be4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002be6:	2300      	movs	r3, #0
 8002be8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bea:	2300      	movs	r3, #0
 8002bec:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bf6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4832      	ldr	r0, [pc, #200]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002c00:	f009 fa04 	bl	800c00c <HAL_TIM_PWM_ConfigChannel>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	bf14      	ite	ne
 8002c0a:	2301      	movne	r3, #1
 8002c0c:	2300      	moveq	r3, #0
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <_ZL12MX_TIM1_Initv+0xe4>
  {
    Error_Handler();
 8002c14:	f000 f924 	bl	8002e60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c18:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4829      	ldr	r0, [pc, #164]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002c22:	f009 f9f3 	bl	800c00c <HAL_TIM_PWM_ConfigChannel>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <_ZL12MX_TIM1_Initv+0x106>
  {
    Error_Handler();
 8002c36:	f000 f913 	bl	8002e60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002c3e:	2208      	movs	r2, #8
 8002c40:	4619      	mov	r1, r3
 8002c42:	4821      	ldr	r0, [pc, #132]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002c44:	f009 f9e2 	bl	800c00c <HAL_TIM_PWM_ConfigChannel>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	bf14      	ite	ne
 8002c4e:	2301      	movne	r3, #1
 8002c50:	2300      	moveq	r3, #0
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <_ZL12MX_TIM1_Initv+0x128>
  {
    Error_Handler();
 8002c58:	f000 f902 	bl	8002e60 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8002c5c:	481a      	ldr	r0, [pc, #104]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002c5e:	f00a f8d9 	bl	800ce14 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c62:	2300      	movs	r3, #0
 8002c64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 20;
 8002c6e:	2314      	movs	r3, #20
 8002c70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c72:	2300      	movs	r3, #0
 8002c74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c7a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002c80:	2300      	movs	r3, #0
 8002c82:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002c92:	2300      	movs	r3, #0
 8002c94:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c9a:	1d3b      	adds	r3, r7, #4
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	480a      	ldr	r0, [pc, #40]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002ca0:	f00a f824 	bl	800ccec <HAL_TIMEx_ConfigBreakDeadTime>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	bf14      	ite	ne
 8002caa:	2301      	movne	r3, #1
 8002cac:	2300      	moveq	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <_ZL12MX_TIM1_Initv+0x184>
  {
    Error_Handler();
 8002cb4:	f000 f8d4 	bl	8002e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002cb8:	4803      	ldr	r0, [pc, #12]	@ (8002cc8 <_ZL12MX_TIM1_Initv+0x194>)
 8002cba:	f001 fcdf 	bl	800467c <HAL_TIM_MspPostInit>

}
 8002cbe:	bf00      	nop
 8002cc0:	3760      	adds	r7, #96	@ 0x60
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	2000051c 	.word	0x2000051c
 8002ccc:	40012c00 	.word	0x40012c00

08002cd0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002cd6:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002cd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cda:	4a15      	ldr	r2, [pc, #84]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	6493      	str	r3, [r2, #72]	@ 0x48
 8002ce2:	4b13      	ldr	r3, [pc, #76]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	607b      	str	r3, [r7, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cee:	4b10      	ldr	r3, [pc, #64]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf2:	4a0f      	ldr	r2, [pc, #60]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6493      	str	r3, [r2, #72]	@ 0x48
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002d30 <_ZL11MX_DMA_Initv+0x60>)
 8002cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d06:	2200      	movs	r2, #0
 8002d08:	2100      	movs	r1, #0
 8002d0a:	200b      	movs	r0, #11
 8002d0c:	f004 fcdf 	bl	80076ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d10:	200b      	movs	r0, #11
 8002d12:	f004 fcf6 	bl	8007702 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002d16:	2200      	movs	r2, #0
 8002d18:	2100      	movs	r1, #0
 8002d1a:	200c      	movs	r0, #12
 8002d1c:	f004 fcd7 	bl	80076ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002d20:	200c      	movs	r0, #12
 8002d22:	f004 fcee 	bl	8007702 <HAL_NVIC_EnableIRQ>

}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000

08002d34 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	@ 0x28
 8002d38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d3a:	f107 0314 	add.w	r3, r7, #20
 8002d3e:	2200      	movs	r2, #0
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
 8002d44:	609a      	str	r2, [r3, #8]
 8002d46:	60da      	str	r2, [r3, #12]
 8002d48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d4a:	4b43      	ldr	r3, [pc, #268]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4e:	4a42      	ldr	r2, [pc, #264]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d56:	4b40      	ldr	r3, [pc, #256]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d62:	4b3d      	ldr	r3, [pc, #244]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d66:	4a3c      	ldr	r2, [pc, #240]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d68:	f043 0320 	orr.w	r3, r3, #32
 8002d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d72:	f003 0320 	and.w	r3, r3, #32
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	4b37      	ldr	r3, [pc, #220]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d7e:	4a36      	ldr	r2, [pc, #216]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d86:	4b34      	ldr	r3, [pc, #208]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	4b31      	ldr	r3, [pc, #196]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d96:	4a30      	ldr	r2, [pc, #192]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002d98:	f043 0302 	orr.w	r3, r3, #2
 8002d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e58 <_ZL12MX_GPIO_Initv+0x124>)
 8002da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8002daa:	2200      	movs	r2, #0
 8002dac:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8002db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002db4:	f005 ffae 	bl	8008d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8002db8:	2200      	movs	r2, #0
 8002dba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dbe:	4827      	ldr	r0, [pc, #156]	@ (8002e5c <_ZL12MX_GPIO_Initv+0x128>)
 8002dc0:	f005 ffa8 	bl	8008d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002dc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4820      	ldr	r0, [pc, #128]	@ (8002e5c <_ZL12MX_GPIO_Initv+0x128>)
 8002ddc:	f005 fe18 	bl	8008a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002de0:	230c      	movs	r3, #12
 8002de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	2302      	movs	r3, #2
 8002de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dec:	2300      	movs	r3, #0
 8002dee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002df0:	230c      	movs	r3, #12
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	f107 0314 	add.w	r3, r7, #20
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dfe:	f005 fe07 	bl	8008a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8002e02:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8002e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e10:	2300      	movs	r3, #0
 8002e12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e1e:	f005 fdf7 	bl	8008a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e30:	2300      	movs	r3, #0
 8002e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e34:	f107 0314 	add.w	r3, r7, #20
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4808      	ldr	r0, [pc, #32]	@ (8002e5c <_ZL12MX_GPIO_Initv+0x128>)
 8002e3c:	f005 fde8 	bl	8008a10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e40:	2200      	movs	r2, #0
 8002e42:	2100      	movs	r1, #0
 8002e44:	2028      	movs	r0, #40	@ 0x28
 8002e46:	f004 fc42 	bl	80076ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e4a:	2028      	movs	r0, #40	@ 0x28
 8002e4c:	f004 fc59 	bl	8007702 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e50:	bf00      	nop
 8002e52:	3728      	adds	r7, #40	@ 0x28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	48000800 	.word	0x48000800

08002e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e64:	b672      	cpsid	i
}
 8002e66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e68:	bf00      	nop
 8002e6a:	e7fd      	b.n	8002e68 <Error_Handler+0x8>

08002e6c <_ZN3AngD1Ev>:
class Ang {
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 f842 	bl	8002f00 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EED1Ev>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <_ZN6CanComD1Ev>:
class CanCom {
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b082      	sub	sp, #8
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 f857 	bl	8002f44 <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EED1Ev>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10c      	bne.n	8002eca <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d107      	bne.n	8002eca <_Z41__static_initialization_and_destruction_0ii+0x2a>
CanCom cancom(hfdcan1);
 8002eba:	490d      	ldr	r1, [pc, #52]	@ (8002ef0 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002ebc:	480d      	ldr	r0, [pc, #52]	@ (8002ef4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002ebe:	f7fe fac6 	bl	800144e <_ZN6CanComC1ER19FDCAN_HandleTypeDef>
Ang ang(hi2c1);
 8002ec2:	490d      	ldr	r1, [pc, #52]	@ (8002ef8 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8002ec4:	480d      	ldr	r0, [pc, #52]	@ (8002efc <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002ec6:	f7fd fe3d 	bl	8000b44 <_ZN3AngC1ER19__I2C_HandleTypeDef>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10a      	bne.n	8002ee6 <_Z41__static_initialization_and_destruction_0ii+0x46>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d105      	bne.n	8002ee6 <_Z41__static_initialization_and_destruction_0ii+0x46>
 8002eda:	4808      	ldr	r0, [pc, #32]	@ (8002efc <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002edc:	f7ff ffc6 	bl	8002e6c <_ZN3AngD1Ev>
CanCom cancom(hfdcan1);
 8002ee0:	4804      	ldr	r0, [pc, #16]	@ (8002ef4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002ee2:	f7ff ffd0 	bl	8002e86 <_ZN6CanComD1Ev>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	200003a4 	.word	0x200003a4
 8002ef4:	20000568 	.word	0x20000568
 8002ef8:	20000408 	.word	0x20000408
 8002efc:	200005d0 	.word	0x200005d0

08002f00 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8002f00:	b590      	push	{r4, r7, lr}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fe f9a9 	bl	8001262 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE6_M_ptrEv>
 8002f10:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00c      	beq.n	8002f34 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f834 	bl	8002f88 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EE11get_deleterEv>
 8002f20:	4604      	mov	r4, r0
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f83d 	bl	8002fa2 <_ZSt4moveIRPN3Ang7AngDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f000 f842 	bl	8002fb8 <_ZNKSt14default_deleteIN3Ang7AngDataEEclEPS1_>
	__ptr = pointer();
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
      }
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd90      	pop	{r4, r7, pc}

08002f44 <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8002f44:	b590      	push	{r4, r7, lr}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe fc73 	bl	800183a <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE6_M_ptrEv>
 8002f54:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00c      	beq.n	8002f78 <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f83a 	bl	8002fd8 <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EE11get_deleterEv>
 8002f64:	4604      	mov	r4, r0
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 f843 	bl	8002ff2 <_ZSt4moveIRPN6CanCom7CanDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4619      	mov	r1, r3
 8002f72:	4620      	mov	r0, r4
 8002f74:	f000 f848 	bl	8003008 <_ZNKSt14default_deleteIN6CanCom7CanDataEEclEPS1_>
	__ptr = pointer();
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
      }
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4618      	mov	r0, r3
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd90      	pop	{r4, r7, pc}

08002f88 <_ZNSt10unique_ptrIN3Ang7AngDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f848 	bl	8003028 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE10_M_deleterEv>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <_ZSt4moveIRPN3Ang7AngDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <_ZNKSt14default_deleteIN3Ang7AngDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <_ZNKSt14default_deleteIN3Ang7AngDataEEclEPS1_+0x18>
 8002fc8:	2124      	movs	r1, #36	@ 0x24
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f009 ff5a 	bl	800ce84 <_ZdlPvj>
      }
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <_ZNSt10unique_ptrIN6CanCom7CanDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 f82d 	bl	8003042 <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE10_M_deleterEv>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <_ZSt4moveIRPN6CanCom7CanDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <_ZNKSt14default_deleteIN6CanCom7CanDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <_ZNKSt14default_deleteIN6CanCom7CanDataEEclEPS1_+0x18>
 8003018:	2124      	movs	r1, #36	@ 0x24
 800301a:	4618      	mov	r0, r3
 800301c:	f009 ff32 	bl	800ce84 <_ZdlPvj>
      }
 8003020:	bf00      	nop
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <_ZNSt15__uniq_ptr_implIN3Ang7AngDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f812 	bl	800305c <_ZSt3getILj1EJPN3Ang7AngDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8003038:	4603      	mov	r3, r0
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <_ZNSt15__uniq_ptr_implIN6CanCom7CanDataESt14default_deleteIS1_EE10_M_deleterEv>:
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4618      	mov	r0, r3
 800304e:	f000 f811 	bl	8003074 <_ZSt3getILj1EJPN6CanCom7CanDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8003052:	4603      	mov	r3, r0
 8003054:	4618      	mov	r0, r3
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <_ZSt3getILj1EJPN3Ang7AngDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 f811 	bl	800308c <_ZSt12__get_helperILj1ESt14default_deleteIN3Ang7AngDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800306a:	4603      	mov	r3, r0
 800306c:	4618      	mov	r0, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <_ZSt3getILj1EJPN6CanCom7CanDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f811 	bl	80030a4 <_ZSt12__get_helperILj1ESt14default_deleteIN6CanCom7CanDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8003082:	4603      	mov	r3, r0
 8003084:	4618      	mov	r0, r3
 8003086:	3708      	adds	r7, #8
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_ZSt12__get_helperILj1ESt14default_deleteIN3Ang7AngDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f811 	bl	80030bc <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7AngDataEEEE7_M_headERS4_>
 800309a:	4603      	mov	r3, r0
 800309c:	4618      	mov	r0, r3
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <_ZSt12__get_helperILj1ESt14default_deleteIN6CanCom7CanDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f811 	bl	80030d4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7CanDataEEEE7_M_headERS4_>
 80030b2:	4603      	mov	r3, r0
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7AngDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f000 f811 	bl	80030ec <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7AngDataEELb1EE7_M_headERS4_>
 80030ca:	4603      	mov	r3, r0
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7CanDataEEEE7_M_headERS4_>:
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f810 	bl	8003102 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7CanDataEELb1EE7_M_headERS4_>
 80030e2:	4603      	mov	r3, r0
 80030e4:	4618      	mov	r0, r3
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7AngDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4618      	mov	r0, r3
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7CanDataEELb1EE7_M_headERS4_>:
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <_GLOBAL__sub_I_hadc1>:
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
 800311c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003120:	2001      	movs	r0, #1
 8003122:	f7ff febd 	bl	8002ea0 <_Z41__static_initialization_and_destruction_0ii>
 8003126:	bd80      	pop	{r7, pc}

08003128 <_GLOBAL__sub_D_hadc1>:
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
 800312c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003130:	2000      	movs	r0, #0
 8003132:	f7ff feb5 	bl	8002ea0 <_Z41__static_initialization_and_destruction_0ii>
 8003136:	bd80      	pop	{r7, pc}

08003138 <_ZNK12ElecangCalib7getDataEv>:
public:
  ElecangCalib();
  
  void elecCalSeq();

  ElecangCalibData* getData() const { return data.get(); }
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fe ff84 	bl	8002050 <_ZNKSt10unique_ptrIN12ElecangCalib16ElecangCalibDataESt14default_deleteIS1_EE3getEv>
 8003148:	4603      	mov	r3, r0
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <_ZN11ModeControlC1Ev>:
extern UserTask usertask;
extern CanCom cancom;
extern Util util;
extern ElecangCalib elecangcalib;

ModeControl::ModeControl()
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  : data(std::make_unique<ModeControlData>()){}
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4618      	mov	r0, r3
 800315e:	f000 f8c1 	bl	80032e4 <_ZSt11make_uniqueIN11ModeControl15ModeControlDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	711a      	strb	r2, [r3, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f04f 0200 	mov.w	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	60da      	str	r2, [r3, #12]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	611a      	str	r2, [r3, #16]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	751a      	strb	r2, [r3, #20]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_ZN11ModeControl8modeCtrlEv>:


void ModeControl::modeCtrl(){
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  float voltQRef_ = 0.0f;
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
  float voltDRef_ = 0.0f;
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	60bb      	str	r3, [r7, #8]
  
  refCtrl();
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f837 	bl	8003218 <_ZN11ModeControl7refCtrlEv>
  
  switch (s_drvMdRef) {
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	791b      	ldrb	r3, [r3, #4]
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d81a      	bhi.n	80031e8 <_ZN11ModeControl8modeCtrlEv+0x58>
 80031b2:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <_ZN11ModeControl8modeCtrlEv+0x28>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	080031cd 	.word	0x080031cd
 80031bc:	080031db 	.word	0x080031db
 80031c0:	080031f1 	.word	0x080031f1
 80031c4:	080031f1 	.word	0x080031f1
 80031c8:	080031f1 	.word	0x080031f1
    case CTRLMODE_NONE:
      voltQRef_ = 0.0f;
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	60fb      	str	r3, [r7, #12]
      voltDRef_ = 0.0f;
 80031d2:	f04f 0300 	mov.w	r3, #0
 80031d6:	60bb      	str	r3, [r7, #8]
      break;
 80031d8:	e00b      	b.n	80031f2 <_ZN11ModeControl8modeCtrlEv+0x62>
    case CTRLMODE_VOLT:
      voltDRef_ = s_voltDRef;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	60bb      	str	r3, [r7, #8]
      voltQRef_ = s_voltQRef;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	60fb      	str	r3, [r7, #12]
      break;
 80031e6:	e004      	b.n	80031f2 <_ZN11ModeControl8modeCtrlEv+0x62>
    case CTRLMODE_VEL:
      break;
    case CTRLMODE_POS:
      break;
    default:
      mode = CTRLMODE_NONE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	751a      	strb	r2, [r3, #20]
      break;
 80031ee:	e000      	b.n	80031f2 <_ZN11ModeControl8modeCtrlEv+0x62>
      break;
 80031f0:	bf00      	nop
  }
  
  data->voltDRef = voltDRef_;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 f8b1 	bl	800335c <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEptEv>
 80031fa:	4602      	mov	r2, r0
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	6053      	str	r3, [r2, #4]
  data->voltQRef = voltQRef_;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4618      	mov	r0, r3
 8003204:	f000 f8aa 	bl	800335c <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEptEv>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6093      	str	r3, [r2, #8]
  
}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop

08003218 <_ZN11ModeControl7refCtrlEv>:

void ModeControl::refCtrl(){
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  Util::UtilData* utildata = util.getUtilData();
 8003220:	4817      	ldr	r0, [pc, #92]	@ (8003280 <_ZN11ModeControl7refCtrlEv+0x68>)
 8003222:	f7fe fbab 	bl	800197c <_ZNK4Util11getUtilDataEv>
 8003226:	6178      	str	r0, [r7, #20]
  CanCom::CanData* candata = cancom.getData();
 8003228:	4816      	ldr	r0, [pc, #88]	@ (8003284 <_ZN11ModeControl7refCtrlEv+0x6c>)
 800322a:	f7fd fc7d 	bl	8000b28 <_ZN6CanCom7getDataEv>
 800322e:	6138      	str	r0, [r7, #16]
  ElecangCalib::ElecangCalibData* elecangcalibdata = elecangcalib.getData();
 8003230:	4815      	ldr	r0, [pc, #84]	@ (8003288 <_ZN11ModeControl7refCtrlEv+0x70>)
 8003232:	f7ff ff81 	bl	8003138 <_ZNK12ElecangCalib7getDataEv>
 8003236:	60f8      	str	r0, [r7, #12]

  if (usertask.servoCheck()) {
 8003238:	4814      	ldr	r0, [pc, #80]	@ (800328c <_ZN11ModeControl7refCtrlEv+0x74>)
 800323a:	f001 fdd5 	bl	8004de8 <_ZN8UserTask10servoCheckEv>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d018      	beq.n	8003276 <_ZN11ModeControl7refCtrlEv+0x5e>
    // 電気角キャリブ
    if (utildata->eCalib) {
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d008      	beq.n	800325e <_ZN11ModeControl7refCtrlEv+0x46>
      s_drvMdRef = elecangcalibdata->drvMd;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	791a      	ldrb	r2, [r3, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	711a      	strb	r2, [r3, #4]
      s_voltQRef = elecangcalibdata->voltQRef;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	609a      	str	r2, [r3, #8]
      s_drvMdRef = candata->drvMdRef;
      s_voltDRef = candata->voltDRef;
      s_voltQRef = candata->voltQRef;
    }
  }
 800325c:	e00b      	b.n	8003276 <_ZN11ModeControl7refCtrlEv+0x5e>
      s_drvMdRef = candata->drvMdRef;
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	785a      	ldrb	r2, [r3, #1]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	711a      	strb	r2, [r3, #4]
      s_voltDRef = candata->voltDRef;
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60da      	str	r2, [r3, #12]
      s_voltQRef = candata->voltQRef;
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	609a      	str	r2, [r3, #8]
 8003276:	bf00      	nop
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000650 	.word	0x20000650
 8003284:	20000568 	.word	0x20000568
 8003288:	20000098 	.word	0x20000098
 800328c:	2000064c 	.word	0x2000064c

08003290 <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4618      	mov	r0, r3
 800329c:	f000 f86a 	bl	8003374 <_ZNKSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE6_M_ptrEv>
 80032a0:	4603      	mov	r3, r0
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <_ZN11ModeControl15ModeControlDataC1Ev>:
  CTRLMODE_POS
} st_mode;

class ModeControl {
public:
  struct ModeControlData {
 80032aa:	b480      	push	{r7}
 80032ac:	b083      	sub	sp, #12
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	705a      	strb	r2, [r3, #1]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	609a      	str	r2, [r3, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f04f 0200 	mov.w	r2, #0
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <_ZSt11make_uniqueIN11ModeControl15ModeControlDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 80032e4:	b590      	push	{r4, r7, lr}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80032ec:	2010      	movs	r0, #16
 80032ee:	f009 fdcb 	bl	800ce88 <_Znwj>
 80032f2:	4603      	mov	r3, r0
 80032f4:	461c      	mov	r4, r3
 80032f6:	4622      	mov	r2, r4
 80032f8:	2300      	movs	r3, #0
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	6053      	str	r3, [r2, #4]
 80032fe:	6093      	str	r3, [r2, #8]
 8003300:	60d3      	str	r3, [r2, #12]
 8003302:	4620      	mov	r0, r4
 8003304:	f7ff ffd1 	bl	80032aa <_ZN11ModeControl15ModeControlDataC1Ev>
 8003308:	4621      	mov	r1, r4
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f850 	bl	80033b0 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	bd90      	pop	{r4, r7, pc}

08003318 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8003318:	b590      	push	{r4, r7, lr}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4618      	mov	r0, r3
 8003324:	f000 f853 	bl	80033ce <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE6_M_ptrEv>
 8003328:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f858 	bl	80033e8 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE11get_deleterEv>
 8003338:	4604      	mov	r4, r0
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f861 	bl	8003402 <_ZSt4moveIRPN11ModeControl15ModeControlDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8003340:	4603      	mov	r3, r0
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4619      	mov	r1, r3
 8003346:	4620      	mov	r0, r4
 8003348:	f000 f866 	bl	8003418 <_ZNKSt14default_deleteIN11ModeControl15ModeControlDataEEclEPS1_>
	__ptr = pointer();
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
      }
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4618      	mov	r0, r3
 8003356:	3714      	adds	r7, #20
 8003358:	46bd      	mov	sp, r7
 800335a:	bd90      	pop	{r4, r7, pc}

0800335c <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
	return get();
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff ff93 	bl	8003290 <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE3getEv>
 800336a:	4603      	mov	r3, r0
      }
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <_ZNKSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4618      	mov	r0, r3
 8003380:	f000 f85a 	bl	8003438 <_ZSt3getILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8003384:	4603      	mov	r3, r0
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <_ZNSt15__uniq_ptr_dataIN11ModeControl15ModeControlDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	4611      	mov	r1, r2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 f856 	bl	8003452 <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEC1EPS1_>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6839      	ldr	r1, [r7, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ffe6 	bl	8003390 <_ZNSt15__uniq_ptr_dataIN11ModeControl15ModeControlDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 f84e 	bl	800347a <_ZSt3getILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80033de:	4603      	mov	r3, r0
 80033e0:	4618      	mov	r0, r3
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 f84e 	bl	8003494 <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE10_M_deleterEv>
 80033f8:	4603      	mov	r3, r0
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_ZSt4moveIRPN11ModeControl15ModeControlDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4618      	mov	r0, r3
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <_ZNKSt14default_deleteIN11ModeControl15ModeControlDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <_ZNKSt14default_deleteIN11ModeControl15ModeControlDataEEclEPS1_+0x18>
 8003428:	2110      	movs	r1, #16
 800342a:	4618      	mov	r0, r3
 800342c:	f009 fd2a 	bl	800ce84 <_ZdlPvj>
      }
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <_ZSt3getILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4618      	mov	r0, r3
 8003444:	f000 f833 	bl	80034ae <_ZSt12__get_helperILj0EPN11ModeControl15ModeControlDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8003448:	4603      	mov	r3, r0
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8003452:	b580      	push	{r7, lr}
 8003454:	b082      	sub	sp, #8
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4618      	mov	r0, r3
 8003460:	f000 f831 	bl	80034c6 <_ZNSt5tupleIJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7ff ffb2 	bl	80033ce <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE6_M_ptrEv>
 800346a:	4602      	mov	r2, r0
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <_ZSt3getILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4618      	mov	r0, r3
 8003486:	f000 f82b 	bl	80034e0 <_ZSt12__get_helperILj0EPN11ModeControl15ModeControlDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800348a:	4603      	mov	r3, r0
 800348c:	4618      	mov	r0, r3
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <_ZNSt15__uniq_ptr_implIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 f82a 	bl	80034f8 <_ZSt3getILj1EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80034a4:	4603      	mov	r3, r0
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <_ZSt12__get_helperILj0EPN11ModeControl15ModeControlDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 f82a 	bl	8003510 <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 80034bc:	4603      	mov	r3, r0
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <_ZNSt5tupleIJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f000 f82a 	bl	800352a <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEEC1Ev>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <_ZSt12__get_helperILj0EPN11ModeControl15ModeControlDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 f82e 	bl	800354a <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEE7_M_headERS5_>
 80034ee:	4603      	mov	r3, r0
 80034f0:	4618      	mov	r0, r3
 80034f2:	3708      	adds	r7, #8
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <_ZSt3getILj1EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 f82f 	bl	8003564 <_ZSt12__get_helperILj1ESt14default_deleteIN11ModeControl15ModeControlDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8003506:	4603      	mov	r3, r0
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4618      	mov	r0, r3
 800351c:	f000 f82e 	bl	800357c <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EE7_M_headERKS3_>
 8003520:	4603      	mov	r3, r0
 8003522:	4618      	mov	r0, r3
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 800352a:	b580      	push	{r7, lr}
 800352c:	b082      	sub	sp, #8
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f82d 	bl	8003592 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN11ModeControl15ModeControlDataEEEEC1Ev>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4618      	mov	r0, r3
 800353c:	f000 f835 	bl	80035aa <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EEC1Ev>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <_ZNSt11_Tuple_implILj0EJPN11ModeControl15ModeControlDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f836 	bl	80035c6 <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EE7_M_headERS3_>
 800355a:	4603      	mov	r3, r0
 800355c:	4618      	mov	r0, r3
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <_ZSt12__get_helperILj1ESt14default_deleteIN11ModeControl15ModeControlDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 f835 	bl	80035dc <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN11ModeControl15ModeControlDataEEEE7_M_headERS4_>
 8003572:	4603      	mov	r3, r0
 8003574:	4618      	mov	r0, r3
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN11ModeControl15ModeControlDataEEEEC1Ev>:
      _Tuple_impl()
 8003592:	b580      	push	{r7, lr}
 8003594:	b082      	sub	sp, #8
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f82a 	bl	80035f4 <_ZNSt10_Head_baseILj1ESt14default_deleteIN11ModeControl15ModeControlDataEELb1EEC1Ev>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EEC1Ev>:
      constexpr _Head_base()
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4618      	mov	r0, r3
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <_ZNSt10_Head_baseILj0EPN11ModeControl15ModeControlDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4618      	mov	r0, r3
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN11ModeControl15ModeControlDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f810 	bl	800360a <_ZNSt10_Head_baseILj1ESt14default_deleteIN11ModeControl15ModeControlDataEELb1EE7_M_headERS4_>
 80035ea:	4603      	mov	r3, r0
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <_ZNSt10_Head_baseILj1ESt14default_deleteIN11ModeControl15ModeControlDataEELb1EEC1Ev>:
      constexpr _Head_base()
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4618      	mov	r0, r3
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <_ZNSt10_Head_baseILj1ESt14default_deleteIN11ModeControl15ModeControlDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4618      	mov	r0, r3
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <_ZN11ModeControlD1Ev>:
class ModeControl {
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fe74 	bl	8003318 <_ZNSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EED1Ev>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <_Z41__static_initialization_and_destruction_0ii>:
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d107      	bne.n	800365c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003652:	4293      	cmp	r3, r2
 8003654:	d102      	bne.n	800365c <_Z41__static_initialization_and_destruction_0ii+0x20>
ModeControl modecontrol;
 8003656:	4809      	ldr	r0, [pc, #36]	@ (800367c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003658:	f7ff fd7b 	bl	8003152 <_ZN11ModeControlC1Ev>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d107      	bne.n	8003672 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003668:	4293      	cmp	r3, r2
 800366a:	d102      	bne.n	8003672 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800366c:	4803      	ldr	r0, [pc, #12]	@ (800367c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800366e:	f7ff ffd7 	bl	8003620 <_ZN11ModeControlD1Ev>
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000600 	.word	0x20000600

08003680 <_GLOBAL__sub_I_modecontrol>:
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
 8003684:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003688:	2001      	movs	r0, #1
 800368a:	f7ff ffd7 	bl	800363c <_Z41__static_initialization_and_destruction_0ii>
 800368e:	bd80      	pop	{r7, pc}

08003690 <_GLOBAL__sub_D_modecontrol>:
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
 8003694:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003698:	2000      	movs	r0, #0
 800369a:	f7ff ffcf 	bl	800363c <_Z41__static_initialization_and_destruction_0ii>
 800369e:	bd80      	pop	{r7, pc}

080036a0 <_ZN6OutPwmC1Ev>:
#include "param.h"
#include "can_communication.h"

OutPwm outpwm;

OutPwm::OutPwm()
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
    : data(std::make_unique<outPwmData>()) {}
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f04f 0200 	mov.w	r2, #0
 80036b6:	605a      	str	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a07      	ldr	r2, [pc, #28]	@ (80036e0 <_ZN6OutPwmC1Ev+0x40>)
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a06      	ldr	r2, [pc, #24]	@ (80036e4 <_ZN6OutPwmC1Ev+0x44>)
 80036ca:	611a      	str	r2, [r3, #16]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3314      	adds	r3, #20
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 f8e0 	bl	8003896 <_ZSt11make_uniqueI10outPwmDataJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4618      	mov	r0, r3
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	3c23d70a 	.word	0x3c23d70a
 80036e4:	3f733333 	.word	0x3f733333

080036e8 <_ZN6OutPwm3PonEv>:

void OutPwm::Pon(){
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  setReg(DUTY_BASE, DUTY_BASE, DUTY_BASE);
 80036f0:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80036f4:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 80036f8:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f81b 	bl	8003738 <_ZN6OutPwm6setRegEfff>
}
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <_ZN6OutPwm4PoffEv>:

void OutPwm::Poff(){
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  TIM1->CCR1 = 0; 
 8003714:	4b07      	ldr	r3, [pc, #28]	@ (8003734 <_ZN6OutPwm4PoffEv+0x28>)
 8003716:	2200      	movs	r2, #0
 8003718:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = 0; 
 800371a:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <_ZN6OutPwm4PoffEv+0x28>)
 800371c:	2200      	movs	r2, #0
 800371e:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = 0; 
 8003720:	4b04      	ldr	r3, [pc, #16]	@ (8003734 <_ZN6OutPwm4PoffEv+0x28>)
 8003722:	2200      	movs	r2, #0
 8003724:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	40012c00 	.word	0x40012c00

08003738 <_ZN6OutPwm6setRegEfff>:

void OutPwm::setReg(float u, float v, float w){
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	ed87 0a02 	vstr	s0, [r7, #8]
 8003744:	edc7 0a01 	vstr	s1, [r7, #4]
 8003748:	ed87 1a00 	vstr	s2, [r7]

  TIM1->CCR1 = (uint16_t)((1.0f - dutyGuard(u)) * (float)CCR_MAX);
 800374c:	ed97 0a02 	vldr	s0, [r7, #8]
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 f845 	bl	80037e0 <_ZN6OutPwm9dutyGuardEf>
 8003756:	eef0 7a40 	vmov.f32	s15, s0
 800375a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800375e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003762:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80037d8 <_ZN6OutPwm6setRegEfff+0xa0>
 8003766:	ee67 7a87 	vmul.f32	s15, s15, s14
 800376a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800376e:	ee17 3a90 	vmov	r3, s15
 8003772:	b29a      	uxth	r2, r3
 8003774:	4b19      	ldr	r3, [pc, #100]	@ (80037dc <_ZN6OutPwm6setRegEfff+0xa4>)
 8003776:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = (uint16_t)((1.0f - dutyGuard(v)) * (float)CCR_MAX);
 8003778:	ed97 0a01 	vldr	s0, [r7, #4]
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f82f 	bl	80037e0 <_ZN6OutPwm9dutyGuardEf>
 8003782:	eef0 7a40 	vmov.f32	s15, s0
 8003786:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800378a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800378e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80037d8 <_ZN6OutPwm6setRegEfff+0xa0>
 8003792:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800379a:	ee17 3a90 	vmov	r3, s15
 800379e:	b29a      	uxth	r2, r3
 80037a0:	4b0e      	ldr	r3, [pc, #56]	@ (80037dc <_ZN6OutPwm6setRegEfff+0xa4>)
 80037a2:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = (uint16_t)((1.0f - dutyGuard(w)) * (float)CCR_MAX);
 80037a4:	ed97 0a00 	vldr	s0, [r7]
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 f819 	bl	80037e0 <_ZN6OutPwm9dutyGuardEf>
 80037ae:	eef0 7a40 	vmov.f32	s15, s0
 80037b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037ba:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80037d8 <_ZN6OutPwm6setRegEfff+0xa0>
 80037be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037c6:	ee17 3a90 	vmov	r3, s15
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	4b03      	ldr	r3, [pc, #12]	@ (80037dc <_ZN6OutPwm6setRegEfff+0xa4>)
 80037ce:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80037d0:	bf00      	nop
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	4604cc00 	.word	0x4604cc00
 80037dc:	40012c00 	.word	0x40012c00

080037e0 <_ZN6OutPwm9dutyGuardEf>:


float OutPwm::dutyGuard(float _rawDuty){
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	ed87 0a00 	vstr	s0, [r7]
    float result = 0.0f;
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
    float sum = 0.0f;
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	60bb      	str	r3, [r7, #8]
    static float limp = 0.95f;
    static float limm = 0.01f;
    
    sum = (_rawDuty / VOLT_PBM) + DUTY_BASE;
 80037f8:	ed97 7a00 	vldr	s14, [r7]
 80037fc:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003804:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003808:	ee77 7a87 	vadd.f32	s15, s15, s14
 800380c:	edc7 7a02 	vstr	s15, [r7, #8]
    
    if (sum > limp){
 8003810:	4b13      	ldr	r3, [pc, #76]	@ (8003860 <_ZN6OutPwm9dutyGuardEf+0x80>)
 8003812:	edd3 7a00 	vldr	s15, [r3]
 8003816:	ed97 7a02 	vldr	s14, [r7, #8]
 800381a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800381e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003822:	dd03      	ble.n	800382c <_ZN6OutPwm9dutyGuardEf+0x4c>
        result = limp;
 8003824:	4b0e      	ldr	r3, [pc, #56]	@ (8003860 <_ZN6OutPwm9dutyGuardEf+0x80>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	e00f      	b.n	800384c <_ZN6OutPwm9dutyGuardEf+0x6c>
    }else if(sum < limm){
 800382c:	4b0d      	ldr	r3, [pc, #52]	@ (8003864 <_ZN6OutPwm9dutyGuardEf+0x84>)
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	ed97 7a02 	vldr	s14, [r7, #8]
 8003836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800383a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383e:	d503      	bpl.n	8003848 <_ZN6OutPwm9dutyGuardEf+0x68>
        result = limm;
 8003840:	4b08      	ldr	r3, [pc, #32]	@ (8003864 <_ZN6OutPwm9dutyGuardEf+0x84>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	e001      	b.n	800384c <_ZN6OutPwm9dutyGuardEf+0x6c>
    }else{
        result = sum;
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	60fb      	str	r3, [r7, #12]
    }
    return result;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	ee07 3a90 	vmov	s15, r3
}
 8003852:	eeb0 0a67 	vmov.f32	s0, s15
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	20000004 	.word	0x20000004
 8003864:	20000008 	.word	0x20000008

08003868 <_ZN10outPwmDataC1Ev>:
#include <memory>
#include "main.h"
#include "user_math.h"


struct outPwmData {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	605a      	str	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <_ZSt11make_uniqueI10outPwmDataJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8003896:	b590      	push	{r4, r7, lr}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 800389e:	200c      	movs	r0, #12
 80038a0:	f009 faf2 	bl	800ce88 <_Znwj>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461c      	mov	r4, r3
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	6023      	str	r3, [r4, #0]
 80038ae:	f04f 0300 	mov.w	r3, #0
 80038b2:	6063      	str	r3, [r4, #4]
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	60a3      	str	r3, [r4, #8]
 80038ba:	4620      	mov	r0, r4
 80038bc:	f7ff ffd4 	bl	8003868 <_ZN10outPwmDataC1Ev>
 80038c0:	4621      	mov	r1, r4
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f836 	bl	8003934 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd90      	pop	{r4, r7, pc}

080038d0 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 f839 	bl	8003952 <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>
 80038e0:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00c      	beq.n	8003904 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f83e 	bl	800396c <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EE11get_deleterEv>
 80038f0:	4604      	mov	r4, r0
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f847 	bl	8003986 <_ZSt4moveIRP10outPwmDataEONSt16remove_referenceIT_E4typeEOS4_>
 80038f8:	4603      	mov	r3, r0
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4619      	mov	r1, r3
 80038fe:	4620      	mov	r0, r4
 8003900:	f000 f84c 	bl	800399c <_ZNKSt14default_deleteI10outPwmDataEclEPS0_>
	__ptr = pointer();
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
      }
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4618      	mov	r0, r3
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	bd90      	pop	{r4, r7, pc}

08003914 <_ZNSt15__uniq_ptr_dataI10outPwmDataSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	4611      	mov	r1, r2
 8003924:	4618      	mov	r0, r3
 8003926:	f000 f849 	bl	80039bc <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EEC1EPS0_>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4618      	mov	r0, r3
 800392e:	3708      	adds	r7, #8
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6839      	ldr	r1, [r7, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff ffe6 	bl	8003914 <_ZNSt15__uniq_ptr_dataI10outPwmDataSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4618      	mov	r0, r3
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4618      	mov	r0, r3
 800395e:	f000 f841 	bl	80039e4 <_ZSt3getILj0EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8003962:	4603      	mov	r3, r0
 8003964:	4618      	mov	r0, r3
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f841 	bl	80039fe <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE10_M_deleterEv>
 800397c:	4603      	mov	r3, r0
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <_ZSt4moveIRP10outPwmDataEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4618      	mov	r0, r3
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <_ZNKSt14default_deleteI10outPwmDataEclEPS0_>:
      operator()(_Tp* __ptr) const
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <_ZNKSt14default_deleteI10outPwmDataEclEPS0_+0x18>
 80039ac:	210c      	movs	r1, #12
 80039ae:	4618      	mov	r0, r3
 80039b0:	f009 fa68 	bl	800ce84 <_ZdlPvj>
      }
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 f825 	bl	8003a18 <_ZNSt5tupleIJP10outPwmDataSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7ff ffbf 	bl	8003952 <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>
 80039d4:	4602      	mov	r2, r0
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4618      	mov	r0, r3
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <_ZSt3getILj0EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 f81f 	bl	8003a32 <_ZSt12__get_helperILj0EP10outPwmDataJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80039f4:	4603      	mov	r3, r0
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 f81e 	bl	8003a4a <_ZSt3getILj1EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <_ZNSt5tupleIJP10outPwmDataSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 f81d 	bl	8003a62 <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEEC1Ev>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <_ZSt12__get_helperILj0EP10outPwmDataJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b082      	sub	sp, #8
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f821 	bl	8003a82 <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEE7_M_headERS4_>
 8003a40:	4603      	mov	r3, r0
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <_ZSt3getILj1EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f822 	bl	8003a9c <_ZSt12__get_helperILj1ESt14default_deleteI10outPwmDataEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f822 	bl	8003ab4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEEC1Ev>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 f82a 	bl	8003acc <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EEC1Ev>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b082      	sub	sp, #8
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 f82b 	bl	8003ae8 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EE7_M_headERS2_>
 8003a92:	4603      	mov	r3, r0
 8003a94:	4618      	mov	r0, r3
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <_ZSt12__get_helperILj1ESt14default_deleteI10outPwmDataEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f82a 	bl	8003afe <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEE7_M_headERS3_>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	4618      	mov	r0, r3
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEEC1Ev>:
      _Tuple_impl()
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f82a 	bl	8003b16 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EEC1Ev>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EEC1Ev>:
      constexpr _Head_base()
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4618      	mov	r0, r3
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f810 	bl	8003b2c <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EE7_M_headERS3_>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EEC1Ev>:
      constexpr _Head_base()
 8003b16:	b480      	push	{r7}
 8003b18:	b083      	sub	sp, #12
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4618      	mov	r0, r3
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <_ZN6OutPwmD1Ev>:
  float dutyU = 0.0f;
  float dutyV = 0.0f;
  float dutyW = 0.0f;
};

class OutPwm{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b082      	sub	sp, #8
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff febe 	bl	80038d0 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
	...

08003b60 <_Z41__static_initialization_and_destruction_0ii>:
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d107      	bne.n	8003b80 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d102      	bne.n	8003b80 <_Z41__static_initialization_and_destruction_0ii+0x20>
OutPwm outpwm;
 8003b7a:	4809      	ldr	r0, [pc, #36]	@ (8003ba0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003b7c:	f7ff fd90 	bl	80036a0 <_ZN6OutPwmC1Ev>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d107      	bne.n	8003b96 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d102      	bne.n	8003b96 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8003b90:	4803      	ldr	r0, [pc, #12]	@ (8003ba0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003b92:	f7ff ffd6 	bl	8003b42 <_ZN6OutPwmD1Ev>
}
 8003b96:	bf00      	nop
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20000618 	.word	0x20000618

08003ba4 <_GLOBAL__sub_I_outpwm>:
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003bac:	2001      	movs	r0, #1
 8003bae:	f7ff ffd7 	bl	8003b60 <_Z41__static_initialization_and_destruction_0ii>
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <_GLOBAL__sub_D_outpwm>:
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	f7ff ffcf 	bl	8003b60 <_Z41__static_initialization_and_destruction_0ii>
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <_ZN7SensCurC1Ev>:
#define ADC_TO_CUR(U2_V, U2_OFFS) (((float)((int16_t)U2_V - (int16_t)U2_OFFS)) * ADGAIN) /* アンプからモータへの電流流し込みでプラス */

SensCur senscur;
extern OutPwm outpwm;

SensCur::SensCur()
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  : data(std::make_unique<SensCurData>()) {}
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 f906 	bl	8003de0 <_ZSt11make_uniqueIN7SensCur11SensCurDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	819a      	strh	r2, [r3, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	81da      	strh	r2, [r3, #14]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
	...

08003bf8 <_ZN7SensCur9getRawCurEv>:
  
void SensCur::getRawCur() {
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  rawCurU = ADC1 -> JDR1;
 8003c00:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	819a      	strh	r2, [r3, #12]
  rawCurW = ADC2 -> JDR1;
 8003c0e:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <_ZN7SensCur9getRawCurEv+0x30>)
 8003c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	81da      	strh	r2, [r3, #14]
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	50000100 	.word	0x50000100

08003c2c <_ZN7SensCur9sensCurINEv>:

void SensCur::sensCurIN() {
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	ed2d 8b02 	vpush	{d8}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  getRawCur();
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff ffdd 	bl	8003bf8 <_ZN7SensCur9getRawCurEv>
  
  data->curU = ADC_TO_CUR(rawCurU, curOffsU);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	899b      	ldrh	r3, [r3, #12]
 8003c42:	b21b      	sxth	r3, r3
 8003c44:	461a      	mov	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	b21b      	sxth	r3, r3
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	ee07 3a90 	vmov	s15, r3
 8003c52:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f900 	bl	8003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8003cd8 <_ZN7SensCur9sensCurINEv+0xac>
 8003c64:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003c68:	edc3 7a00 	vstr	s15, [r3]
  data->curW = ADC_TO_CUR(rawCurW, curOffsW);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	89db      	ldrh	r3, [r3, #14]
 8003c70:	b21b      	sxth	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	b21b      	sxth	r3, r3
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	ee07 3a90 	vmov	s15, r3
 8003c80:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 f8e9 	bl	8003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8003cd8 <_ZN7SensCur9sensCurINEv+0xac>
 8003c92:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003c96:	edc3 7a02 	vstr	s15, [r3, #8]
  

  // V相電流はIu + Iv + Iw = 0より計算
  data->curV = -data->curU - data->curW;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 f8de 	bl	8003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	edd3 7a00 	vldr	s15, [r3]
 8003ca8:	eef1 8a67 	vneg.f32	s17, s15
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f8d5 	bl	8003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	ed93 8a02 	vldr	s16, [r3, #8]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 f8ce 	bl	8003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	ee78 7ac8 	vsub.f32	s15, s17, s16
 8003cc8:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	ecbd 8b02 	vpop	{d8}
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	3b840842 	.word	0x3b840842

08003cdc <_ZN7SensCur11sensCurInitEv>:

bool SensCur::sensCurInit() {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  static SeqID_t seqID = STEP00;
  static bool _getReady = false;
  static uint16_t _calcount = 0;
  
  switch (seqID) {
 8003ce4:	4b28      	ldr	r3, [pc, #160]	@ (8003d88 <_ZN7SensCur11sensCurInitEv+0xac>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d03d      	beq.n	8003d68 <_ZN7SensCur11sensCurInitEv+0x8c>
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	dc41      	bgt.n	8003d74 <_ZN7SensCur11sensCurInitEv+0x98>
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <_ZN7SensCur11sensCurInitEv+0x1e>
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d007      	beq.n	8003d08 <_ZN7SensCur11sensCurInitEv+0x2c>
 8003cf8:	e03c      	b.n	8003d74 <_ZN7SensCur11sensCurInitEv+0x98>
    case STEP00:
      // ServoON
      outpwm.Pon();
 8003cfa:	4824      	ldr	r0, [pc, #144]	@ (8003d8c <_ZN7SensCur11sensCurInitEv+0xb0>)
 8003cfc:	f7ff fcf4 	bl	80036e8 <_ZN6OutPwm3PonEv>
      seqID = STEP01;
 8003d00:	4b21      	ldr	r3, [pc, #132]	@ (8003d88 <_ZN7SensCur11sensCurInitEv+0xac>)
 8003d02:	2201      	movs	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
      break;
 8003d06:	e039      	b.n	8003d7c <_ZN7SensCur11sensCurInitEv+0xa0>
    case STEP01:
      // キャリブレーション
      if (_calcount < CALCOUNT) {
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <_ZN7SensCur11sensCurInitEv+0xb4>)
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	2b63      	cmp	r3, #99	@ 0x63
 8003d0e:	d817      	bhi.n	8003d40 <_ZN7SensCur11sensCurInitEv+0x64>
        getRawCur();
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff ff71 	bl	8003bf8 <_ZN7SensCur9getRawCurEv>
        curOffsU += rawCurU;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	8992      	ldrh	r2, [r2, #12]
 8003d1e:	441a      	add	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	605a      	str	r2, [r3, #4]
        curOffsW += rawCurW;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	89d2      	ldrh	r2, [r2, #14]
 8003d2c:	441a      	add	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	609a      	str	r2, [r3, #8]
        _calcount++;
 8003d32:	4b17      	ldr	r3, [pc, #92]	@ (8003d90 <_ZN7SensCur11sensCurInitEv+0xb4>)
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	3301      	adds	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	4b15      	ldr	r3, [pc, #84]	@ (8003d90 <_ZN7SensCur11sensCurInitEv+0xb4>)
 8003d3c:	801a      	strh	r2, [r3, #0]
      } else {
        curOffsU /= _calcount;
        curOffsW /= _calcount;
        seqID = STEP02;
      }
      break;
 8003d3e:	e01d      	b.n	8003d7c <_ZN7SensCur11sensCurInitEv+0xa0>
        curOffsU /= _calcount;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	4a12      	ldr	r2, [pc, #72]	@ (8003d90 <_ZN7SensCur11sensCurInitEv+0xb4>)
 8003d46:	8812      	ldrh	r2, [r2, #0]
 8003d48:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	605a      	str	r2, [r3, #4]
        curOffsW /= _calcount;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	4a0e      	ldr	r2, [pc, #56]	@ (8003d90 <_ZN7SensCur11sensCurInitEv+0xb4>)
 8003d56:	8812      	ldrh	r2, [r2, #0]
 8003d58:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	609a      	str	r2, [r3, #8]
        seqID = STEP02;
 8003d60:	4b09      	ldr	r3, [pc, #36]	@ (8003d88 <_ZN7SensCur11sensCurInitEv+0xac>)
 8003d62:	2202      	movs	r2, #2
 8003d64:	701a      	strb	r2, [r3, #0]
      break;
 8003d66:	e009      	b.n	8003d7c <_ZN7SensCur11sensCurInitEv+0xa0>
    case STEP02:
      // キャリブ完了
      outpwm.Poff();
 8003d68:	4808      	ldr	r0, [pc, #32]	@ (8003d8c <_ZN7SensCur11sensCurInitEv+0xb0>)
 8003d6a:	f7ff fccf 	bl	800370c <_ZN6OutPwm4PoffEv>
      _getReady = true;
 8003d6e:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <_ZN7SensCur11sensCurInitEv+0xb8>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	701a      	strb	r2, [r3, #0]
    default:
      seqID = STEP00;
 8003d74:	4b04      	ldr	r3, [pc, #16]	@ (8003d88 <_ZN7SensCur11sensCurInitEv+0xac>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
      break;
 8003d7a:	bf00      	nop
  }
  return _getReady;
 8003d7c:	4b05      	ldr	r3, [pc, #20]	@ (8003d94 <_ZN7SensCur11sensCurInitEv+0xb8>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000640 	.word	0x20000640
 8003d8c:	20000618 	.word	0x20000618
 8003d90:	20000642 	.word	0x20000642
 8003d94:	20000641 	.word	0x20000641

08003d98 <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 f867 	bl	8003e76 <_ZNKSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE6_M_ptrEv>
 8003da8:	4603      	mov	r3, r0
 8003daa:	4618      	mov	r0, r3
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <_ZN7SensCur11SensCurDataC1Ev>:

#include "main.h"

class SensCur {
public:
  struct SensCurData {
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	601a      	str	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	605a      	str	r2, [r3, #4]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	609a      	str	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <_ZSt11make_uniqueIN7SensCur11SensCurDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8003de0:	b590      	push	{r4, r7, lr}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8003de8:	200c      	movs	r0, #12
 8003dea:	f009 f84d 	bl	800ce88 <_Znwj>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461c      	mov	r4, r3
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	6023      	str	r3, [r4, #0]
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	6063      	str	r3, [r4, #4]
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	60a3      	str	r3, [r4, #8]
 8003e04:	4620      	mov	r0, r4
 8003e06:	f7ff ffd4 	bl	8003db2 <_ZN7SensCur11SensCurDataC1Ev>
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f850 	bl	8003eb2 <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd90      	pop	{r4, r7, pc}

08003e1a <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8003e1a:	b590      	push	{r4, r7, lr}
 8003e1c:	b085      	sub	sp, #20
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 f853 	bl	8003ed0 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE6_M_ptrEv>
 8003e2a:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 f858 	bl	8003eea <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EE11get_deleterEv>
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 f861 	bl	8003f04 <_ZSt4moveIRPN7SensCur11SensCurDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8003e42:	4603      	mov	r3, r0
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4619      	mov	r1, r3
 8003e48:	4620      	mov	r0, r4
 8003e4a:	f000 f866 	bl	8003f1a <_ZNKSt14default_deleteIN7SensCur11SensCurDataEEclEPS1_>
	__ptr = pointer();
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
      }
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd90      	pop	{r4, r7, pc}

08003e5e <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b082      	sub	sp, #8
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
	return get();
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7ff ff96 	bl	8003d98 <_ZNKSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EE3getEv>
 8003e6c:	4603      	mov	r3, r0
      }
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <_ZNKSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 f85a 	bl	8003f3a <_ZSt3getILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8003e86:	4603      	mov	r3, r0
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3708      	adds	r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <_ZNSt15__uniq_ptr_dataIN7SensCur11SensCurDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b082      	sub	sp, #8
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	6039      	str	r1, [r7, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 f856 	bl	8003f54 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EEC1EPS1_>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6839      	ldr	r1, [r7, #0]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff ffe6 	bl	8003e92 <_ZNSt15__uniq_ptr_dataIN7SensCur11SensCurDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 f84e 	bl	8003f7c <_ZSt3getILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b082      	sub	sp, #8
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 f84e 	bl	8003f96 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE10_M_deleterEv>
 8003efa:	4603      	mov	r3, r0
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <_ZSt4moveIRPN7SensCur11SensCurDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr

08003f1a <_ZNKSt14default_deleteIN7SensCur11SensCurDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b082      	sub	sp, #8
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <_ZNKSt14default_deleteIN7SensCur11SensCurDataEEclEPS1_+0x18>
 8003f2a:	210c      	movs	r1, #12
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f008 ffa9 	bl	800ce84 <_ZdlPvj>
      }
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <_ZSt3getILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b082      	sub	sp, #8
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 f833 	bl	8003fb0 <_ZSt12__get_helperILj0EPN7SensCur11SensCurDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f000 f831 	bl	8003fc8 <_ZNSt5tupleIJPN7SensCur11SensCurDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff ffb2 	bl	8003ed0 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE6_M_ptrEv>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4618      	mov	r0, r3
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <_ZSt3getILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f82b 	bl	8003fe2 <_ZSt12__get_helperILj0EPN7SensCur11SensCurDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <_ZNSt15__uniq_ptr_implIN7SensCur11SensCurDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 f82a 	bl	8003ffa <_ZSt3getILj1EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_ZSt12__get_helperILj0EPN7SensCur11SensCurDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 f82a 	bl	8004012 <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <_ZNSt5tupleIJPN7SensCur11SensCurDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 f82a 	bl	800402c <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEEC1Ev>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <_ZSt12__get_helperILj0EPN7SensCur11SensCurDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b082      	sub	sp, #8
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f82e 	bl	800404c <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEE7_M_headERS5_>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <_ZSt3getILj1EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f82f 	bl	8004066 <_ZSt12__get_helperILj1ESt14default_deleteIN7SensCur11SensCurDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004008:	4603      	mov	r3, r0
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 f82e 	bl	800407e <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EE7_M_headERKS3_>
 8004022:	4603      	mov	r3, r0
 8004024:	4618      	mov	r0, r3
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f82d 	bl	8004094 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN7SensCur11SensCurDataEEEEC1Ev>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4618      	mov	r0, r3
 800403e:	f000 f835 	bl	80040ac <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EEC1Ev>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4618      	mov	r0, r3
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <_ZNSt11_Tuple_implILj0EJPN7SensCur11SensCurDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f836 	bl	80040c8 <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EE7_M_headERS3_>
 800405c:	4603      	mov	r3, r0
 800405e:	4618      	mov	r0, r3
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <_ZSt12__get_helperILj1ESt14default_deleteIN7SensCur11SensCurDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004066:	b580      	push	{r7, lr}
 8004068:	b082      	sub	sp, #8
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f835 	bl	80040de <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN7SensCur11SensCurDataEEEE7_M_headERS4_>
 8004074:	4603      	mov	r3, r0
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4618      	mov	r0, r3
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN7SensCur11SensCurDataEEEEC1Ev>:
      _Tuple_impl()
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f82a 	bl	80040f6 <_ZNSt10_Head_baseILj1ESt14default_deleteIN7SensCur11SensCurDataEELb1EEC1Ev>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4618      	mov	r0, r3
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EEC1Ev>:
      constexpr _Head_base()
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4618      	mov	r0, r3
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <_ZNSt10_Head_baseILj0EPN7SensCur11SensCurDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr

080040de <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN7SensCur11SensCurDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f810 	bl	800410c <_ZNSt10_Head_baseILj1ESt14default_deleteIN7SensCur11SensCurDataEELb1EE7_M_headERS4_>
 80040ec:	4603      	mov	r3, r0
 80040ee:	4618      	mov	r0, r3
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <_ZNSt10_Head_baseILj1ESt14default_deleteIN7SensCur11SensCurDataEELb1EEC1Ev>:
      constexpr _Head_base()
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4618      	mov	r0, r3
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <_ZNSt10_Head_baseILj1ESt14default_deleteIN7SensCur11SensCurDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <_ZN7SensCurD1Ev>:
class SensCur {
 8004122:	b580      	push	{r7, lr}
 8004124:	b082      	sub	sp, #8
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff fe74 	bl	8003e1a <_ZNSt10unique_ptrIN7SensCur11SensCurDataESt14default_deleteIS1_EED1Ev>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4618      	mov	r0, r3
 8004136:	3708      	adds	r7, #8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <_Z41__static_initialization_and_destruction_0ii>:

bool SensCur::adjustCur() {
  
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d107      	bne.n	800415c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004152:	4293      	cmp	r3, r2
 8004154:	d102      	bne.n	800415c <_Z41__static_initialization_and_destruction_0ii+0x20>
SensCur senscur;
 8004156:	4809      	ldr	r0, [pc, #36]	@ (800417c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8004158:	f7ff fd34 	bl	8003bc4 <_ZN7SensCurC1Ev>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d107      	bne.n	8004172 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004168:	4293      	cmp	r3, r2
 800416a:	d102      	bne.n	8004172 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800416c:	4803      	ldr	r0, [pc, #12]	@ (800417c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800416e:	f7ff ffd8 	bl	8004122 <_ZN7SensCurD1Ev>
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	20000630 	.word	0x20000630

08004180 <_GLOBAL__sub_I_senscur>:
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
 8004184:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004188:	2001      	movs	r0, #1
 800418a:	f7ff ffd7 	bl	800413c <_Z41__static_initialization_and_destruction_0ii>
 800418e:	bd80      	pop	{r7, pc}

08004190 <_GLOBAL__sub_D_senscur>:
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
 8004194:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004198:	2000      	movs	r0, #0
 800419a:	f7ff ffcf 	bl	800413c <_Z41__static_initialization_and_destruction_0ii>
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041a6:	4b0f      	ldr	r3, [pc, #60]	@ (80041e4 <HAL_MspInit+0x44>)
 80041a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041aa:	4a0e      	ldr	r2, [pc, #56]	@ (80041e4 <HAL_MspInit+0x44>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80041b2:	4b0c      	ldr	r3, [pc, #48]	@ (80041e4 <HAL_MspInit+0x44>)
 80041b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	607b      	str	r3, [r7, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	4b09      	ldr	r3, [pc, #36]	@ (80041e4 <HAL_MspInit+0x44>)
 80041c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c2:	4a08      	ldr	r2, [pc, #32]	@ (80041e4 <HAL_MspInit+0x44>)
 80041c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80041ca:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <HAL_MspInit+0x44>)
 80041cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d2:	603b      	str	r3, [r7, #0]
 80041d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80041d6:	f006 fe5b 	bl	800ae90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000

080041e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b0a0      	sub	sp, #128	@ 0x80
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041f0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	605a      	str	r2, [r3, #4]
 80041fa:	609a      	str	r2, [r3, #8]
 80041fc:	60da      	str	r2, [r3, #12]
 80041fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004200:	f107 0318 	add.w	r3, r7, #24
 8004204:	2254      	movs	r2, #84	@ 0x54
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f008 ff1f 	bl	800d04c <memset>
  if(hadc->Instance==ADC1)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004216:	d146      	bne.n	80042a6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004218:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800421c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800421e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004222:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004224:	f107 0318 	add.w	r3, r7, #24
 8004228:	4618      	mov	r0, r3
 800422a:	f007 fb37 	bl	800b89c <HAL_RCCEx_PeriphCLKConfig>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004234:	f7fe fe14 	bl	8002e60 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004238:	4b42      	ldr	r3, [pc, #264]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	3301      	adds	r3, #1
 800423e:	4a41      	ldr	r2, [pc, #260]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 8004240:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004242:	4b40      	ldr	r3, [pc, #256]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d10b      	bne.n	8004262 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800424a:	4b3f      	ldr	r3, [pc, #252]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 800424c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800424e:	4a3e      	ldr	r2, [pc, #248]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004250:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004256:	4b3c      	ldr	r3, [pc, #240]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800425a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800425e:	617b      	str	r3, [r7, #20]
 8004260:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004262:	4b39      	ldr	r3, [pc, #228]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004266:	4a38      	ldr	r2, [pc, #224]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800426e:	4b36      	ldr	r3, [pc, #216]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800427a:	2301      	movs	r3, #1
 800427c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800427e:	2303      	movs	r3, #3
 8004280:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004282:	2300      	movs	r3, #0
 8004284:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004286:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800428a:	4619      	mov	r1, r3
 800428c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004290:	f004 fbbe 	bl	8008a10 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004294:	2200      	movs	r2, #0
 8004296:	2100      	movs	r1, #0
 8004298:	2012      	movs	r0, #18
 800429a:	f003 fa18 	bl	80076ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800429e:	2012      	movs	r0, #18
 80042a0:	f003 fa2f 	bl	8007702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80042a4:	e04a      	b.n	800433c <HAL_ADC_MspInit+0x154>
  else if(hadc->Instance==ADC2)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a28      	ldr	r2, [pc, #160]	@ (800434c <HAL_ADC_MspInit+0x164>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d145      	bne.n	800433c <HAL_ADC_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80042b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80042b6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80042ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042bc:	f107 0318 	add.w	r3, r7, #24
 80042c0:	4618      	mov	r0, r3
 80042c2:	f007 faeb 	bl	800b89c <HAL_RCCEx_PeriphCLKConfig>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <HAL_ADC_MspInit+0xe8>
      Error_Handler();
 80042cc:	f7fe fdc8 	bl	8002e60 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80042d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3301      	adds	r3, #1
 80042d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 80042d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80042da:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <HAL_ADC_MspInit+0x15c>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d10b      	bne.n	80042fa <HAL_ADC_MspInit+0x112>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80042e2:	4b19      	ldr	r3, [pc, #100]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 80042e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e6:	4a18      	ldr	r2, [pc, #96]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 80042e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80042ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042ee:	4b16      	ldr	r3, [pc, #88]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 80042f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fa:	4b13      	ldr	r3, [pc, #76]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 80042fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042fe:	4a12      	ldr	r2, [pc, #72]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004300:	f043 0301 	orr.w	r3, r3, #1
 8004304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004306:	4b10      	ldr	r3, [pc, #64]	@ (8004348 <HAL_ADC_MspInit+0x160>)
 8004308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	60bb      	str	r3, [r7, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8004312:	23c2      	movs	r3, #194	@ 0xc2
 8004314:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004316:	2303      	movs	r3, #3
 8004318:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800431e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004322:	4619      	mov	r1, r3
 8004324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004328:	f004 fb72 	bl	8008a10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800432c:	2200      	movs	r2, #0
 800432e:	2100      	movs	r1, #0
 8004330:	2012      	movs	r0, #18
 8004332:	f003 f9cc 	bl	80076ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004336:	2012      	movs	r0, #18
 8004338:	f003 f9e3 	bl	8007702 <HAL_NVIC_EnableIRQ>
}
 800433c:	bf00      	nop
 800433e:	3780      	adds	r7, #128	@ 0x80
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	20000644 	.word	0x20000644
 8004348:	40021000 	.word	0x40021000
 800434c:	50000100 	.word	0x50000100

08004350 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a0a      	ldr	r2, [pc, #40]	@ (8004388 <HAL_CORDIC_MspInit+0x38>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d10b      	bne.n	800437a <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004362:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <HAL_CORDIC_MspInit+0x3c>)
 8004364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004366:	4a09      	ldr	r2, [pc, #36]	@ (800438c <HAL_CORDIC_MspInit+0x3c>)
 8004368:	f043 0308 	orr.w	r3, r3, #8
 800436c:	6493      	str	r3, [r2, #72]	@ 0x48
 800436e:	4b07      	ldr	r3, [pc, #28]	@ (800438c <HAL_CORDIC_MspInit+0x3c>)
 8004370:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40020c00 	.word	0x40020c00
 800438c:	40021000 	.word	0x40021000

08004390 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b09e      	sub	sp, #120	@ 0x78
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004398:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800439c:	2200      	movs	r2, #0
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	605a      	str	r2, [r3, #4]
 80043a2:	609a      	str	r2, [r3, #8]
 80043a4:	60da      	str	r2, [r3, #12]
 80043a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043a8:	f107 0310 	add.w	r3, r7, #16
 80043ac:	2254      	movs	r2, #84	@ 0x54
 80043ae:	2100      	movs	r1, #0
 80043b0:	4618      	mov	r0, r3
 80043b2:	f008 fe4b 	bl	800d04c <memset>
  if(hfdcan->Instance==FDCAN1)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004470 <HAL_FDCAN_MspInit+0xe0>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d153      	bne.n	8004468 <HAL_FDCAN_MspInit+0xd8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80043c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043c4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80043c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043cc:	f107 0310 	add.w	r3, r7, #16
 80043d0:	4618      	mov	r0, r3
 80043d2:	f007 fa63 	bl	800b89c <HAL_RCCEx_PeriphCLKConfig>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80043dc:	f7fe fd40 	bl	8002e60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80043e0:	4b24      	ldr	r3, [pc, #144]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 80043e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e4:	4a23      	ldr	r2, [pc, #140]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 80043e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ec:	4b21      	ldr	r3, [pc, #132]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 80043ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 80043fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 80043fe:	f043 0301 	orr.w	r3, r3, #1
 8004402:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004404:	4b1b      	ldr	r3, [pc, #108]	@ (8004474 <HAL_FDCAN_MspInit+0xe4>)
 8004406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004410:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004414:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	2302      	movs	r3, #2
 8004418:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800441a:	2301      	movs	r3, #1
 800441c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800441e:	2303      	movs	r3, #3
 8004420:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004422:	2309      	movs	r3, #9
 8004424:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004426:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800442a:	4619      	mov	r1, r3
 800442c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004430:	f004 faee 	bl	8008a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004434:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004438:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443a:	2302      	movs	r3, #2
 800443c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443e:	2300      	movs	r3, #0
 8004440:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004442:	2303      	movs	r3, #3
 8004444:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004446:	2309      	movs	r3, #9
 8004448:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800444a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800444e:	4619      	mov	r1, r3
 8004450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004454:	f004 fadc 	bl	8008a10 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2100      	movs	r1, #0
 800445c:	2015      	movs	r0, #21
 800445e:	f003 f936 	bl	80076ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8004462:	2015      	movs	r0, #21
 8004464:	f003 f94d 	bl	8007702 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8004468:	bf00      	nop
 800446a:	3778      	adds	r7, #120	@ 0x78
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40006400 	.word	0x40006400
 8004474:	40021000 	.word	0x40021000

08004478 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b0a0      	sub	sp, #128	@ 0x80
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004480:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004490:	f107 0318 	add.w	r3, r7, #24
 8004494:	2254      	movs	r2, #84	@ 0x54
 8004496:	2100      	movs	r1, #0
 8004498:	4618      	mov	r0, r3
 800449a:	f008 fdd7 	bl	800d04c <memset>
  if(hi2c->Instance==I2C1)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004620 <HAL_I2C_MspInit+0x1a8>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	f040 80b6 	bne.w	8004616 <HAL_I2C_MspInit+0x19e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80044aa:	2340      	movs	r3, #64	@ 0x40
 80044ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80044ae:	2300      	movs	r3, #0
 80044b0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044b2:	f107 0318 	add.w	r3, r7, #24
 80044b6:	4618      	mov	r0, r3
 80044b8:	f007 f9f0 	bl	800b89c <HAL_RCCEx_PeriphCLKConfig>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80044c2:	f7fe fccd 	bl	8002e60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c6:	4b57      	ldr	r3, [pc, #348]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ca:	4a56      	ldr	r2, [pc, #344]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044d2:	4b54      	ldr	r3, [pc, #336]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	617b      	str	r3, [r7, #20]
 80044dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044de:	4b51      	ldr	r3, [pc, #324]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e2:	4a50      	ldr	r2, [pc, #320]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044e4:	f043 0302 	orr.w	r3, r3, #2
 80044e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 80044ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80044f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044fc:	2312      	movs	r3, #18
 80044fe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004504:	2300      	movs	r3, #0
 8004506:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004508:	2304      	movs	r3, #4
 800450a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800450c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004510:	4619      	mov	r1, r3
 8004512:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004516:	f004 fa7b 	bl	8008a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800451a:	2380      	movs	r3, #128	@ 0x80
 800451c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800451e:	2312      	movs	r3, #18
 8004520:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	2300      	movs	r3, #0
 8004524:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004526:	2300      	movs	r3, #0
 8004528:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800452a:	2304      	movs	r3, #4
 800452c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800452e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004532:	4619      	mov	r1, r3
 8004534:	483c      	ldr	r0, [pc, #240]	@ (8004628 <HAL_I2C_MspInit+0x1b0>)
 8004536:	f004 fa6b 	bl	8008a10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800453a:	4b3a      	ldr	r3, [pc, #232]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	4a39      	ldr	r2, [pc, #228]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 8004540:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004544:	6593      	str	r3, [r2, #88]	@ 0x58
 8004546:	4b37      	ldr	r3, [pc, #220]	@ (8004624 <HAL_I2C_MspInit+0x1ac>)
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 8004552:	4b36      	ldr	r3, [pc, #216]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004554:	4a36      	ldr	r2, [pc, #216]	@ (8004630 <HAL_I2C_MspInit+0x1b8>)
 8004556:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004558:	4b34      	ldr	r3, [pc, #208]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 800455a:	2210      	movs	r2, #16
 800455c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800455e:	4b33      	ldr	r3, [pc, #204]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004560:	2200      	movs	r2, #0
 8004562:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004564:	4b31      	ldr	r3, [pc, #196]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004566:	2200      	movs	r2, #0
 8004568:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800456a:	4b30      	ldr	r3, [pc, #192]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 800456c:	2280      	movs	r2, #128	@ 0x80
 800456e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004570:	4b2e      	ldr	r3, [pc, #184]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004572:	2200      	movs	r2, #0
 8004574:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004576:	4b2d      	ldr	r3, [pc, #180]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004578:	2200      	movs	r2, #0
 800457a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800457c:	4b2b      	ldr	r3, [pc, #172]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 800457e:	2200      	movs	r2, #0
 8004580:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004582:	4b2a      	ldr	r3, [pc, #168]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 8004584:	2200      	movs	r2, #0
 8004586:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004588:	4828      	ldr	r0, [pc, #160]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 800458a:	f003 f8d5 	bl	8007738 <HAL_DMA_Init>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <HAL_I2C_MspInit+0x120>
    {
      Error_Handler();
 8004594:	f7fe fc64 	bl	8002e60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a24      	ldr	r2, [pc, #144]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 800459c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800459e:	4a23      	ldr	r2, [pc, #140]	@ (800462c <HAL_I2C_MspInit+0x1b4>)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 80045a4:	4b23      	ldr	r3, [pc, #140]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045a6:	4a24      	ldr	r2, [pc, #144]	@ (8004638 <HAL_I2C_MspInit+0x1c0>)
 80045a8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80045aa:	4b22      	ldr	r3, [pc, #136]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045ac:	2211      	movs	r2, #17
 80045ae:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045b0:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045b2:	2210      	movs	r2, #16
 80045b4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045be:	2280      	movs	r2, #128	@ 0x80
 80045c0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80045ce:	4b19      	ldr	r3, [pc, #100]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045d4:	4b17      	ldr	r3, [pc, #92]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80045da:	4816      	ldr	r0, [pc, #88]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045dc:	f003 f8ac 	bl	8007738 <HAL_DMA_Init>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_I2C_MspInit+0x172>
    {
      Error_Handler();
 80045e6:	f7fe fc3b 	bl	8002e60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a11      	ldr	r2, [pc, #68]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80045f0:	4a10      	ldr	r2, [pc, #64]	@ (8004634 <HAL_I2C_MspInit+0x1bc>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	2100      	movs	r1, #0
 80045fa:	201f      	movs	r0, #31
 80045fc:	f003 f867 	bl	80076ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004600:	201f      	movs	r0, #31
 8004602:	f003 f87e 	bl	8007702 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	2020      	movs	r0, #32
 800460c:	f003 f85f 	bl	80076ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004610:	2020      	movs	r0, #32
 8004612:	f003 f876 	bl	8007702 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004616:	bf00      	nop
 8004618:	3780      	adds	r7, #128	@ 0x80
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40005400 	.word	0x40005400
 8004624:	40021000 	.word	0x40021000
 8004628:	48000400 	.word	0x48000400
 800462c:	2000045c 	.word	0x2000045c
 8004630:	40020008 	.word	0x40020008
 8004634:	200004bc 	.word	0x200004bc
 8004638:	4002001c 	.word	0x4002001c

0800463c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a0a      	ldr	r2, [pc, #40]	@ (8004674 <HAL_TIM_PWM_MspInit+0x38>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d10b      	bne.n	8004666 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800464e:	4b0a      	ldr	r3, [pc, #40]	@ (8004678 <HAL_TIM_PWM_MspInit+0x3c>)
 8004650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004652:	4a09      	ldr	r2, [pc, #36]	@ (8004678 <HAL_TIM_PWM_MspInit+0x3c>)
 8004654:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004658:	6613      	str	r3, [r2, #96]	@ 0x60
 800465a:	4b07      	ldr	r3, [pc, #28]	@ (8004678 <HAL_TIM_PWM_MspInit+0x3c>)
 800465c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004666:	bf00      	nop
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40012c00 	.word	0x40012c00
 8004678:	40021000 	.word	0x40021000

0800467c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08a      	sub	sp, #40	@ 0x28
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004684:	f107 0314 	add.w	r3, r7, #20
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	605a      	str	r2, [r3, #4]
 800468e:	609a      	str	r2, [r3, #8]
 8004690:	60da      	str	r2, [r3, #12]
 8004692:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <HAL_TIM_MspPostInit+0x9c>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d138      	bne.n	8004710 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800469e:	4b1f      	ldr	r3, [pc, #124]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a2:	4a1e      	ldr	r2, [pc, #120]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046a4:	f043 0304 	orr.w	r3, r3, #4
 80046a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046aa:	4b1c      	ldr	r3, [pc, #112]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	613b      	str	r3, [r7, #16]
 80046b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046b6:	4b19      	ldr	r3, [pc, #100]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ba:	4a18      	ldr	r2, [pc, #96]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046bc:	f043 0302 	orr.w	r3, r3, #2
 80046c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046c2:	4b16      	ldr	r3, [pc, #88]	@ (800471c <HAL_TIM_MspPostInit+0xa0>)
 80046c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    PB13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80046ce:	2307      	movs	r3, #7
 80046d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d2:	2302      	movs	r3, #2
 80046d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046da:	2300      	movs	r3, #0
 80046dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80046de:	2302      	movs	r3, #2
 80046e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046e2:	f107 0314 	add.w	r3, r7, #20
 80046e6:	4619      	mov	r1, r3
 80046e8:	480d      	ldr	r0, [pc, #52]	@ (8004720 <HAL_TIM_MspPostInit+0xa4>)
 80046ea:	f004 f991 	bl	8008a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 80046ee:	f242 0303 	movw	r3, #8195	@ 0x2003
 80046f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f4:	2302      	movs	r3, #2
 80046f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046fc:	2300      	movs	r3, #0
 80046fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004700:	2306      	movs	r3, #6
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004704:	f107 0314 	add.w	r3, r7, #20
 8004708:	4619      	mov	r1, r3
 800470a:	4806      	ldr	r0, [pc, #24]	@ (8004724 <HAL_TIM_MspPostInit+0xa8>)
 800470c:	f004 f980 	bl	8008a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004710:	bf00      	nop
 8004712:	3728      	adds	r7, #40	@ 0x28
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	40012c00 	.word	0x40012c00
 800471c:	40021000 	.word	0x40021000
 8004720:	48000800 	.word	0x48000800
 8004724:	48000400 	.word	0x48000400

08004728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800472c:	bf00      	nop
 800472e:	e7fd      	b.n	800472c <NMI_Handler+0x4>

08004730 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004734:	bf00      	nop
 8004736:	e7fd      	b.n	8004734 <HardFault_Handler+0x4>

08004738 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004738:	b480      	push	{r7}
 800473a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800473c:	bf00      	nop
 800473e:	e7fd      	b.n	800473c <MemManage_Handler+0x4>

08004740 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004744:	bf00      	nop
 8004746:	e7fd      	b.n	8004744 <BusFault_Handler+0x4>

08004748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800474c:	bf00      	nop
 800474e:	e7fd      	b.n	800474c <UsageFault_Handler+0x4>

08004750 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004750:	b480      	push	{r7}
 8004752:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800475e:	b480      	push	{r7}
 8004760:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004762:	bf00      	nop
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004770:	bf00      	nop
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800477e:	f000 fdc5 	bl	800530c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004782:	bf00      	nop
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800478c:	4802      	ldr	r0, [pc, #8]	@ (8004798 <DMA1_Channel1_IRQHandler+0x10>)
 800478e:	f003 f95d 	bl	8007a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004792:	bf00      	nop
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	2000045c 	.word	0x2000045c

0800479c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80047a0:	4802      	ldr	r0, [pc, #8]	@ (80047ac <DMA1_Channel2_IRQHandler+0x10>)
 80047a2:	f003 f953 	bl	8007a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80047a6:	bf00      	nop
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	200004bc 	.word	0x200004bc

080047b0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80047b4:	4803      	ldr	r0, [pc, #12]	@ (80047c4 <ADC1_2_IRQHandler+0x14>)
 80047b6:	f001 f9a1 	bl	8005afc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80047ba:	4803      	ldr	r0, [pc, #12]	@ (80047c8 <ADC1_2_IRQHandler+0x18>)
 80047bc:	f001 f99e 	bl	8005afc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80047c0:	bf00      	nop
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	200002a4 	.word	0x200002a4
 80047c8:	20000310 	.word	0x20000310

080047cc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80047d0:	4802      	ldr	r0, [pc, #8]	@ (80047dc <FDCAN1_IT0_IRQHandler+0x10>)
 80047d2:	f003 fea7 	bl	8008524 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80047d6:	bf00      	nop
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	200003a4 	.word	0x200003a4

080047e0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80047e4:	4802      	ldr	r0, [pc, #8]	@ (80047f0 <I2C1_EV_IRQHandler+0x10>)
 80047e6:	f004 fd6f 	bl	80092c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20000408 	.word	0x20000408

080047f4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80047f8:	4802      	ldr	r0, [pc, #8]	@ (8004804 <I2C1_ER_IRQHandler+0x10>)
 80047fa:	f004 fd7f 	bl	80092fc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80047fe:	bf00      	nop
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20000408 	.word	0x20000408

08004808 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800480c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004810:	f004 fa98 	bl	8008d44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004814:	bf00      	nop
 8004816:	bd80      	pop	{r7, pc}

08004818 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  return 1;
 800481c:	2301      	movs	r3, #1
}
 800481e:	4618      	mov	r0, r3
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <_kill>:

int _kill(int pid, int sig)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004832:	f008 fc67 	bl	800d104 <__errno>
 8004836:	4603      	mov	r3, r0
 8004838:	2216      	movs	r2, #22
 800483a:	601a      	str	r2, [r3, #0]
  return -1;
 800483c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004840:	4618      	mov	r0, r3
 8004842:	3708      	adds	r7, #8
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <_exit>:

void _exit (int status)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004850:	f04f 31ff 	mov.w	r1, #4294967295
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff ffe7 	bl	8004828 <_kill>
  while (1) {}    /* Make sure we hang here */
 800485a:	bf00      	nop
 800485c:	e7fd      	b.n	800485a <_exit+0x12>
	...

08004860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004868:	4a14      	ldr	r2, [pc, #80]	@ (80048bc <_sbrk+0x5c>)
 800486a:	4b15      	ldr	r3, [pc, #84]	@ (80048c0 <_sbrk+0x60>)
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004874:	4b13      	ldr	r3, [pc, #76]	@ (80048c4 <_sbrk+0x64>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d102      	bne.n	8004882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800487c:	4b11      	ldr	r3, [pc, #68]	@ (80048c4 <_sbrk+0x64>)
 800487e:	4a12      	ldr	r2, [pc, #72]	@ (80048c8 <_sbrk+0x68>)
 8004880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004882:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <_sbrk+0x64>)
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4413      	add	r3, r2
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	429a      	cmp	r2, r3
 800488e:	d207      	bcs.n	80048a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004890:	f008 fc38 	bl	800d104 <__errno>
 8004894:	4603      	mov	r3, r0
 8004896:	220c      	movs	r2, #12
 8004898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800489a:	f04f 33ff 	mov.w	r3, #4294967295
 800489e:	e009      	b.n	80048b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048a0:	4b08      	ldr	r3, [pc, #32]	@ (80048c4 <_sbrk+0x64>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048a6:	4b07      	ldr	r3, [pc, #28]	@ (80048c4 <_sbrk+0x64>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4413      	add	r3, r2
 80048ae:	4a05      	ldr	r2, [pc, #20]	@ (80048c4 <_sbrk+0x64>)
 80048b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048b2:	68fb      	ldr	r3, [r7, #12]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	20020000 	.word	0x20020000
 80048c0:	00000400 	.word	0x00000400
 80048c4:	20000648 	.word	0x20000648
 80048c8:	200007a8 	.word	0x200007a8

080048cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80048d0:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <SystemInit+0x20>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d6:	4a05      	ldr	r2, [pc, #20]	@ (80048ec <SystemInit+0x20>)
 80048d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048e0:	bf00      	nop
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	e000ed00 	.word	0xe000ed00

080048f0 <LL_CORDIC_WriteData>:
  * @param  CORDICx CORDIC Instance
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	605a      	str	r2, [r3, #4]
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <LL_CORDIC_ReadData>:
  * @rmtoll RDATA        RES           LL_CORDIC_ReadData
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
}
 8004918:	4618      	mov	r0, r3
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <_ZNK10Acrocantho6CordicclEl>:

  SinCos operator()(int32_t theta_q31) const {
 8004924:	b580      	push	{r7, lr}
 8004926:	b088      	sub	sp, #32
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
    LL_CORDIC_WriteData(CORDIC, theta_q31);
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	4619      	mov	r1, r3
 8004932:	4817      	ldr	r0, [pc, #92]	@ (8004990 <_ZNK10Acrocantho6CordicclEl+0x6c>)
 8004934:	f7ff ffdc 	bl	80048f0 <LL_CORDIC_WriteData>
    SinCos result;
    result.c = from_q31(LL_CORDIC_ReadData(CORDIC));
 8004938:	4815      	ldr	r0, [pc, #84]	@ (8004990 <_ZNK10Acrocantho6CordicclEl+0x6c>)
 800493a:	f7ff ffe7 	bl	800490c <LL_CORDIC_ReadData>
 800493e:	4603      	mov	r3, r0
 8004940:	4618      	mov	r0, r3
 8004942:	f000 f88f 	bl	8004a64 <_ZN10Acrocantho6Cordic8from_q31Em>
 8004946:	eef0 7a40 	vmov.f32	s15, s0
 800494a:	edc7 7a05 	vstr	s15, [r7, #20]
    result.s = from_q31(LL_CORDIC_ReadData(CORDIC));
 800494e:	4810      	ldr	r0, [pc, #64]	@ (8004990 <_ZNK10Acrocantho6CordicclEl+0x6c>)
 8004950:	f7ff ffdc 	bl	800490c <LL_CORDIC_ReadData>
 8004954:	4603      	mov	r3, r0
 8004956:	4618      	mov	r0, r3
 8004958:	f000 f884 	bl	8004a64 <_ZN10Acrocantho6Cordic8from_q31Em>
 800495c:	eef0 7a40 	vmov.f32	s15, s0
 8004960:	edc7 7a04 	vstr	s15, [r7, #16]
    return result;
 8004964:	f107 0318 	add.w	r3, r7, #24
 8004968:	f107 0210 	add.w	r2, r7, #16
 800496c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004970:	e883 0003 	stmia.w	r3, {r0, r1}
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	ee07 2a10 	vmov	s14, r2
 800497c:	ee07 3a90 	vmov	s15, r3
  };
 8004980:	eeb0 0a47 	vmov.f32	s0, s14
 8004984:	eef0 0a67 	vmov.f32	s1, s15
 8004988:	3720      	adds	r7, #32
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40020c00 	.word	0x40020c00

08004994 <_ZNK10Acrocantho6Cordic7radiansEf>:
  
  SinCos radians(float theta) const {
 8004994:	b580      	push	{r7, lr}
 8004996:	b08a      	sub	sp, #40	@ 0x28
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	ed87 0a02 	vstr	s0, [r7, #8]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
  const float scaled = x / user2pi;
 80049a4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80049a8:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8004a5c <_ZNK10Acrocantho6Cordic7radiansEf+0xc8>
 80049ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80049b0:	edc7 7a08 	vstr	s15, [r7, #32]
  const int32_t i = static_cast<int>(scaled);
 80049b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80049b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049bc:	ee17 3a90 	vmov	r3, s15
 80049c0:	61fb      	str	r3, [r7, #28]
  float mod = scaled - i;
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049cc:	ed97 7a08 	vldr	s14, [r7, #32]
 80049d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049d4:	edc7 7a06 	vstr	s15, [r7, #24]
  if (mod < 0) { mod += 1.0f; }
 80049d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80049dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e4:	d507      	bpl.n	80049f6 <_ZNK10Acrocantho6Cordic7radiansEf+0x62>
 80049e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80049ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049f2:	edc7 7a06 	vstr	s15, [r7, #24]
  return static_cast<int32_t>(((mod > 0.5f) ? (mod - 1.0f) : mod) * 4294967296.0f);
 80049f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80049fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80049fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a06:	dd06      	ble.n	8004a16 <_ZNK10Acrocantho6Cordic7radiansEf+0x82>
 8004a08:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a14:	e001      	b.n	8004a1a <_ZNK10Acrocantho6Cordic7radiansEf+0x86>
 8004a16:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a1a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004a60 <_ZNK10Acrocantho6Cordic7radiansEf+0xcc>
 8004a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    return (*this)(floatToQ31(theta));
 8004a26:	ee17 1a90 	vmov	r1, s15
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f7ff ff7a 	bl	8004924 <_ZNK10Acrocantho6CordicclEl>
 8004a30:	eeb0 7a40 	vmov.f32	s14, s0
 8004a34:	eef0 7a60 	vmov.f32	s15, s1
 8004a38:	ed87 7a04 	vstr	s14, [r7, #16]
 8004a3c:	edc7 7a05 	vstr	s15, [r7, #20]
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	ee07 2a10 	vmov	s14, r2
 8004a48:	ee07 3a90 	vmov	s15, r3
  }
 8004a4c:	eeb0 0a47 	vmov.f32	s0, s14
 8004a50:	eef0 0a67 	vmov.f32	s1, s15
 8004a54:	3728      	adds	r7, #40	@ 0x28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40c90fdb 	.word	0x40c90fdb
 8004a60:	4f800000 	.word	0x4f800000

08004a64 <_ZN10Acrocantho6Cordic8from_q31Em>:

  static float from_q31(uint32_t val) {
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
    return static_cast<float>(static_cast<int32_t>(val)) * (1.0f / 2147483648.0f);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	ee07 3a90 	vmov	s15, r3
 8004a72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a76:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004a8c <_ZN10Acrocantho6Cordic8from_q31Em+0x28>
 8004a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
 8004a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	30000000 	.word	0x30000000

08004a90 <_ZN10Acrocantho15TrigonTransformC1ERKNS_6SinCosEff>:
};
struct TrigonTransform {
  /* f4t_trigon1 : V_d*cos - V_q*sin */
  /* f4t_trigon2 : V_d*sin + V_q*cos */
  TrigonTransform(const SinCos& sc, float vd, float vq)
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004a9e:	edc7 0a00 	vstr	s1, [r7]
    : _trigon1(sc.c * vd - sc.s * vq),
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	ed93 7a01 	vldr	s14, [r3, #4]
 8004aa8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	edd3 6a00 	vldr	s13, [r3]
 8004ab6:	edd7 7a00 	vldr	s15, [r7]
 8004aba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004abe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	edc3 7a00 	vstr	s15, [r3]
      _trigon2(sc.s * vd + sc.c * vq) {}
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	ed93 7a00 	vldr	s14, [r3]
 8004ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	edd3 6a01 	vldr	s13, [r3, #4]
 8004adc:	edd7 7a00 	vldr	s15, [r7]
 8004ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	edc3 7a01 	vstr	s15, [r3, #4]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4618      	mov	r0, r3
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <_ZN10Acrocantho18InverseDqTransformC1Eff>:
  const float _trigon1;
  const float _trigon2;
};

struct InverseDqTransform {
  InverseDqTransform(float _tri1, float _tri2)
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	ed87 0a02 	vstr	s0, [r7, #8]
 8004b08:	edc7 0a01 	vstr	s1, [r7, #4]
      : u_ini(_tri1 * usersqrt1),
 8004b0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b10:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004b74 <_ZN10Acrocantho18InverseDqTransformC1Eff+0x78>
 8004b14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	edc3 7a00 	vstr	s15, [r3]
        v_ini(-(_tri1 * usersqrt3) + _tri2 * usersqrt2),
 8004b1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b22:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8004b78 <_ZN10Acrocantho18InverseDqTransformC1Eff+0x7c>
 8004b26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b2e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8004b7c <_ZN10Acrocantho18InverseDqTransformC1Eff+0x80>
 8004b32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	edc3 7a01 	vstr	s15, [r3, #4]
        w_ini(-(_tri1 * usersqrt3) - _tri2 * usersqrt2) {}
 8004b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b44:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004b7c <_ZN10Acrocantho18InverseDqTransformC1Eff+0x80>
 8004b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b4c:	eeb1 7a67 	vneg.f32	s14, s15
 8004b50:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b54:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8004b78 <_ZN10Acrocantho18InverseDqTransformC1Eff+0x7c>
 8004b58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	edc3 7a02 	vstr	s15, [r3, #8]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	3f5105eb 	.word	0x3f5105eb
 8004b78:	3f3504f3 	.word	0x3f3504f3
 8004b7c:	3ed105eb 	.word	0x3ed105eb

08004b80 <_ZN11ModeControl7getDataEv>:
public:
  ModeControl();
  void modeCtrl();
  void modeCtrlReset();
  
  ModeControlData* getData() { return data.get(); }
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fe fb80 	bl	8003290 <_ZNKSt10unique_ptrIN11ModeControl15ModeControlDataESt14default_deleteIS1_EE3getEv>
 8004b90:	4603      	mov	r3, r0
 8004b92:	4618      	mov	r0, r3
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <_ZN8UserTaskC1Ev>:
extern CanCom cancom;
extern ModeControl modecontrol;
extern Util util;
extern ElecangCalib elecangcalib;

UserTask::UserTask()
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  : count(0){}
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	701a      	strb	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	705a      	strb	r2, [r3, #1]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	709a      	strb	r2, [r3, #2]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <_ZN8UserTask10cyclicTaskEv>:


void UserTask::cyclicTask() {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  static SeqID_t seqID = INIT;
  static bool curcal = false;

   switch (seqID) {
 8004bcc:	4b3f      	ldr	r3, [pc, #252]	@ (8004ccc <_ZN8UserTask10cyclicTaskEv+0x108>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	2b0d      	cmp	r3, #13
 8004bd2:	d02b      	beq.n	8004c2c <_ZN8UserTask10cyclicTaskEv+0x68>
 8004bd4:	2b0d      	cmp	r3, #13
 8004bd6:	dc70      	bgt.n	8004cba <_ZN8UserTask10cyclicTaskEv+0xf6>
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d04b      	beq.n	8004c74 <_ZN8UserTask10cyclicTaskEv+0xb0>
 8004bdc:	2b0b      	cmp	r3, #11
 8004bde:	d16c      	bne.n	8004cba <_ZN8UserTask10cyclicTaskEv+0xf6>
    case LOOP:

      // 強制停止
      if (!servoCheck()) {
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f901 	bl	8004de8 <_ZN8UserTask10servoCheckEv>
 8004be6:	4603      	mov	r3, r0
 8004be8:	f083 0301 	eor.w	r3, r3, #1
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d006      	beq.n	8004c00 <_ZN8UserTask10cyclicTaskEv+0x3c>
        outpwm.Poff();
 8004bf2:	4837      	ldr	r0, [pc, #220]	@ (8004cd0 <_ZN8UserTask10cyclicTaskEv+0x10c>)
 8004bf4:	f7fe fd8a 	bl	800370c <_ZN6OutPwm4PoffEv>
        seqID = STEP00;
 8004bf8:	4b34      	ldr	r3, [pc, #208]	@ (8004ccc <_ZN8UserTask10cyclicTaskEv+0x108>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	701a      	strb	r2, [r3, #0]
        break;
 8004bfe:	e061      	b.n	8004cc4 <_ZN8UserTask10cyclicTaskEv+0x100>
      }

      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8004c00:	2201      	movs	r2, #1
 8004c02:	2120      	movs	r1, #32
 8004c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c08:	f004 f884 	bl	8008d14 <HAL_GPIO_WritePin>
      ang.getAngle();
 8004c0c:	4831      	ldr	r0, [pc, #196]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c0e:	f7fc f80d 	bl	8000c2c <_ZN3Ang8getAngleEv>
      ang.getVel();
 8004c12:	4830      	ldr	r0, [pc, #192]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c14:	f7fc f85d 	bl	8000cd2 <_ZN3Ang6getVelEv>
      ang.elecAngleIn();
 8004c18:	482e      	ldr	r0, [pc, #184]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c1a:	f7fc f9e9 	bl	8000ff0 <_ZN3Ang11elecAngleInEv>
      
      elecangcalib.elecCalSeq();
 8004c1e:	482e      	ldr	r0, [pc, #184]	@ (8004cd8 <_ZN8UserTask10cyclicTaskEv+0x114>)
 8004c20:	f7fc fef6 	bl	8001a10 <_ZN12ElecangCalib10elecCalSeqEv>
      motorControl();
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f877 	bl	8004d18 <_ZN8UserTask12motorControlEv>

      break;
 8004c2a:	e04b      	b.n	8004cc4 <_ZN8UserTask10cyclicTaskEv+0x100>
    case INIT:
      // 初期化のためにエンコーダ値の初回読み取り
      if (count < 10) {
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b09      	cmp	r3, #9
 8004c32:	d809      	bhi.n	8004c48 <_ZN8UserTask10cyclicTaskEv+0x84>
        ang.getAngle();
 8004c34:	4827      	ldr	r0, [pc, #156]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c36:	f7fb fff9 	bl	8000c2c <_ZN3Ang8getAngleEv>
        count++;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	701a      	strb	r2, [r3, #0]
          seqID = STEP00;
          count = 0;
        }
        
      }
      break;
 8004c46:	e03c      	b.n	8004cc2 <_ZN8UserTask10cyclicTaskEv+0xfe>
        ang.getAngle();
 8004c48:	4822      	ldr	r0, [pc, #136]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c4a:	f7fb ffef 	bl	8000c2c <_ZN3Ang8getAngleEv>
        ang.getVel();
 8004c4e:	4821      	ldr	r0, [pc, #132]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c50:	f7fc f83f 	bl	8000cd2 <_ZN3Ang6getVelEv>
        if (senscur.sensCurInit()) {
 8004c54:	4821      	ldr	r0, [pc, #132]	@ (8004cdc <_ZN8UserTask10cyclicTaskEv+0x118>)
 8004c56:	f7ff f841 	bl	8003cdc <_ZN7SensCur11sensCurInitEv>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d030      	beq.n	8004cc2 <_ZN8UserTask10cyclicTaskEv+0xfe>
          senscur.sensCurIN();
 8004c60:	481e      	ldr	r0, [pc, #120]	@ (8004cdc <_ZN8UserTask10cyclicTaskEv+0x118>)
 8004c62:	f7fe ffe3 	bl	8003c2c <_ZN7SensCur9sensCurINEv>
          seqID = STEP00;
 8004c66:	4b19      	ldr	r3, [pc, #100]	@ (8004ccc <_ZN8UserTask10cyclicTaskEv+0x108>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	701a      	strb	r2, [r3, #0]
          count = 0;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
      break;
 8004c72:	e026      	b.n	8004cc2 <_ZN8UserTask10cyclicTaskEv+0xfe>
    case STEP00:
      ang.getAngle();
 8004c74:	4817      	ldr	r0, [pc, #92]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c76:	f7fb ffd9 	bl	8000c2c <_ZN3Ang8getAngleEv>
      ang.getVel();
 8004c7a:	4816      	ldr	r0, [pc, #88]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c7c:	f7fc f829 	bl	8000cd2 <_ZN3Ang6getVelEv>
      ang.elecAngleIn();
 8004c80:	4814      	ldr	r0, [pc, #80]	@ (8004cd4 <_ZN8UserTask10cyclicTaskEv+0x110>)
 8004c82:	f7fc f9b5 	bl	8000ff0 <_ZN3Ang11elecAngleInEv>
      if (servoCheck()){
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f8ae 	bl	8004de8 <_ZN8UserTask10servoCheckEv>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d006      	beq.n	8004ca0 <_ZN8UserTask10cyclicTaskEv+0xdc>
        outpwm.Pon();
 8004c92:	480f      	ldr	r0, [pc, #60]	@ (8004cd0 <_ZN8UserTask10cyclicTaskEv+0x10c>)
 8004c94:	f7fe fd28 	bl	80036e8 <_ZN6OutPwm3PonEv>
        seqID = LOOP;
 8004c98:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <_ZN8UserTask10cyclicTaskEv+0x108>)
 8004c9a:	220b      	movs	r2, #11
 8004c9c:	701a      	strb	r2, [r3, #0]
        break;
 8004c9e:	e011      	b.n	8004cc4 <_ZN8UserTask10cyclicTaskEv+0x100>
      }
      senscur.sensCurIN();
 8004ca0:	480e      	ldr	r0, [pc, #56]	@ (8004cdc <_ZN8UserTask10cyclicTaskEv+0x118>)
 8004ca2:	f7fe ffc3 	bl	8003c2c <_ZN7SensCur9sensCurINEv>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	2120      	movs	r1, #32
 8004caa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cae:	f004 f831 	bl	8008d14 <HAL_GPIO_WritePin>
      outpwm.Poff();
 8004cb2:	4807      	ldr	r0, [pc, #28]	@ (8004cd0 <_ZN8UserTask10cyclicTaskEv+0x10c>)
 8004cb4:	f7fe fd2a 	bl	800370c <_ZN6OutPwm4PoffEv>
      break;
 8004cb8:	e004      	b.n	8004cc4 <_ZN8UserTask10cyclicTaskEv+0x100>

    default:
      seqID = INIT;
 8004cba:	4b04      	ldr	r3, [pc, #16]	@ (8004ccc <_ZN8UserTask10cyclicTaskEv+0x108>)
 8004cbc:	220d      	movs	r2, #13
 8004cbe:	701a      	strb	r2, [r3, #0]
      break;
 8004cc0:	e000      	b.n	8004cc4 <_ZN8UserTask10cyclicTaskEv+0x100>
      break;
 8004cc2:	bf00      	nop
    }
}
 8004cc4:	bf00      	nop
 8004cc6:	3708      	adds	r7, #8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	20000010 	.word	0x20000010
 8004cd0:	20000618 	.word	0x20000618
 8004cd4:	200005d0 	.word	0x200005d0
 8004cd8:	20000098 	.word	0x20000098
 8004cdc:	20000630 	.word	0x20000630

08004ce0 <_ZN8UserTask8idleTaskEv>:

void UserTask::idleTask() {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]

  cancom.rxTask();
 8004ce8:	4809      	ldr	r0, [pc, #36]	@ (8004d10 <_ZN8UserTask8idleTaskEv+0x30>)
 8004cea:	f7fc fcd3 	bl	8001694 <_ZN6CanCom6rxTaskEv>
  util.genFuncCtrl();
 8004cee:	4809      	ldr	r0, [pc, #36]	@ (8004d14 <_ZN8UserTask8idleTaskEv+0x34>)
 8004cf0:	f000 f8c8 	bl	8004e84 <_ZN4Util11genFuncCtrlEv>

  cancom.initTxHeader(0x01, false, false);
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	4805      	ldr	r0, [pc, #20]	@ (8004d10 <_ZN8UserTask8idleTaskEv+0x30>)
 8004cfc:	f7fc fbc4 	bl	8001488 <_ZN6CanCom12initTxHeaderEmbb>
  cancom.txTask();
 8004d00:	4803      	ldr	r0, [pc, #12]	@ (8004d10 <_ZN8UserTask8idleTaskEv+0x30>)
 8004d02:	f7fc fcf1 	bl	80016e8 <_ZN6CanCom6txTaskEv>
}
 8004d06:	bf00      	nop
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000568 	.word	0x20000568
 8004d14:	20000650 	.word	0x20000650

08004d18 <_ZN8UserTask12motorControlEv>:

// PON後のモータ制御
void UserTask::motorControl() {
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08e      	sub	sp, #56	@ 0x38
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  ModeControl::ModeControlData* mdctrldata = modecontrol.getData();
 8004d20:	482d      	ldr	r0, [pc, #180]	@ (8004dd8 <_ZN8UserTask12motorControlEv+0xc0>)
 8004d22:	f7ff ff2d 	bl	8004b80 <_ZN11ModeControl7getDataEv>
 8004d26:	6378      	str	r0, [r7, #52]	@ 0x34
  Ang::AngData* angdata = ang.getAngData();
 8004d28:	482c      	ldr	r0, [pc, #176]	@ (8004ddc <_ZN8UserTask12motorControlEv+0xc4>)
 8004d2a:	f7fc fe1a 	bl	8001962 <_ZNK3Ang10getAngDataEv>
 8004d2e:	6338      	str	r0, [r7, #48]	@ 0x30
  Acrocantho::Cordic cordic;
 8004d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fd fbfd 	bl	8002534 <_ZN10Acrocantho6CordicC1Ev>

  modecontrol.modeCtrl();
 8004d3a:	4827      	ldr	r0, [pc, #156]	@ (8004dd8 <_ZN8UserTask12motorControlEv+0xc0>)
 8004d3c:	f7fe fa28 	bl	8003190 <_ZN11ModeControl8modeCtrlEv>

  // CalibModeでの動作(電気角を微小量操作して最大速度を探す)
  
  senscur.sensCurIN();
 8004d40:	4827      	ldr	r0, [pc, #156]	@ (8004de0 <_ZN8UserTask12motorControlEv+0xc8>)
 8004d42:	f7fe ff73 	bl	8003c2c <_ZN7SensCur9sensCurINEv>
  
  // SinCos演算
  Acrocantho::SinCos result = cordic.radians(angdata->elecAng);
 8004d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d48:	edd3 7a00 	vldr	s15, [r3]
 8004d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d50:	eeb0 0a67 	vmov.f32	s0, s15
 8004d54:	4618      	mov	r0, r3
 8004d56:	f7ff fe1d 	bl	8004994 <_ZNK10Acrocantho6Cordic7radiansEf>
 8004d5a:	eeb0 7a40 	vmov.f32	s14, s0
 8004d5e:	eef0 7a60 	vmov.f32	s15, s1
 8004d62:	ed87 7a07 	vstr	s14, [r7, #28]
 8004d66:	edc7 7a08 	vstr	s15, [r7, #32]
  float s = result.s;
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  float c = result.c;
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  // dq逆変換
  Acrocantho::TrigonTransform tt(result, mdctrldata->voltDRef, mdctrldata->voltQRef);
 8004d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d74:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d7e:	f107 021c 	add.w	r2, r7, #28
 8004d82:	f107 0314 	add.w	r3, r7, #20
 8004d86:	eef0 0a47 	vmov.f32	s1, s14
 8004d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d8e:	4611      	mov	r1, r2
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff fe7d 	bl	8004a90 <_ZN10Acrocantho15TrigonTransformC1ERKNS_6SinCosEff>
  Acrocantho::InverseDqTransform idt(tt._trigon1, tt._trigon2);
 8004d96:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d9a:	ed97 7a06 	vldr	s14, [r7, #24]
 8004d9e:	f107 0308 	add.w	r3, r7, #8
 8004da2:	eef0 0a47 	vmov.f32	s1, s14
 8004da6:	eeb0 0a67 	vmov.f32	s0, s15
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7ff fea6 	bl	8004afc <_ZN10Acrocantho18InverseDqTransformC1Eff>
  
  outpwm.setReg(idt.u_ini, idt.v_ini, idt.w_ini);
 8004db0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004db4:	ed97 7a03 	vldr	s14, [r7, #12]
 8004db8:	edd7 6a04 	vldr	s13, [r7, #16]
 8004dbc:	eeb0 1a66 	vmov.f32	s2, s13
 8004dc0:	eef0 0a47 	vmov.f32	s1, s14
 8004dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8004dc8:	4806      	ldr	r0, [pc, #24]	@ (8004de4 <_ZN8UserTask12motorControlEv+0xcc>)
 8004dca:	f7fe fcb5 	bl	8003738 <_ZN6OutPwm6setRegEfff>
}
 8004dce:	bf00      	nop
 8004dd0:	3738      	adds	r7, #56	@ 0x38
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20000600 	.word	0x20000600
 8004ddc:	200005d0 	.word	0x200005d0
 8004de0:	20000630 	.word	0x20000630
 8004de4:	20000618 	.word	0x20000618

08004de8 <_ZN8UserTask10servoCheckEv>:

bool UserTask::servoCheck() {
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  CanCom::CanData* candata = cancom.getData();
 8004df0:	4806      	ldr	r0, [pc, #24]	@ (8004e0c <_ZN8UserTask10servoCheckEv+0x24>)
 8004df2:	f7fb fe99 	bl	8000b28 <_ZN6CanCom7getDataEv>
 8004df6:	60f8      	str	r0, [r7, #12]
  return (candata->genFuncRef & 0x01) != 0 ? true : false;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	b2db      	uxtb	r3, r3
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	20000568 	.word	0x20000568

08004e10 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc){
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  usertask.cyclicTask();
 8004e18:	4803      	ldr	r0, [pc, #12]	@ (8004e28 <HAL_ADCEx_InjectedConvCpltCallback+0x18>)
 8004e1a:	f7ff fed3 	bl	8004bc4 <_ZN8UserTask10cyclicTaskEv>
}
 8004e1e:	bf00      	nop
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	2000064c 	.word	0x2000064c

08004e2c <_Z41__static_initialization_and_destruction_0ii>:
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d107      	bne.n	8004e4c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d102      	bne.n	8004e4c <_Z41__static_initialization_and_destruction_0ii+0x20>
UserTask usertask;
 8004e46:	4803      	ldr	r0, [pc, #12]	@ (8004e54 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8004e48:	f7ff fea7 	bl	8004b9a <_ZN8UserTaskC1Ev>
}
 8004e4c:	bf00      	nop
 8004e4e:	3708      	adds	r7, #8
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	2000064c 	.word	0x2000064c

08004e58 <_GLOBAL__sub_I_usertask>:
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004e60:	2001      	movs	r0, #1
 8004e62:	f7ff ffe3 	bl	8004e2c <_Z41__static_initialization_and_destruction_0ii>
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <_ZN4UtilC1Ev>:
#include "can_communication.h"

Util util;
extern CanCom cancom;

Util::Util()
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  : data(std::make_unique<UtilData>()) {}
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4618      	mov	r0, r3
 8004e74:	f000 f834 	bl	8004ee0 <_ZSt11make_uniqueIN4Util8UtilDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
	...

08004e84 <_ZN4Util11genFuncCtrlEv>:

// PON以外の機能制御
void Util::genFuncCtrl() {
 8004e84:	b590      	push	{r4, r7, lr}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  CanCom::CanData* candata = cancom.getData();
 8004e8c:	480c      	ldr	r0, [pc, #48]	@ (8004ec0 <_ZN4Util11genFuncCtrlEv+0x3c>)
 8004e8e:	f7fb fe4b 	bl	8000b28 <_ZN6CanCom7getDataEv>
 8004e92:	60f8      	str	r0, [r7, #12]

  if (candata->genFuncCheck){
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	7c1b      	ldrb	r3, [r3, #16]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00c      	beq.n	8004eb6 <_ZN4Util11genFuncCtrlEv+0x32>
    // genfuncRef 0b00010000
    data->eCalib = (candata->genFuncRef & 0x10) != 0 ? true : false;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	111c      	asrs	r4, r3, #4
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 f853 	bl	8004f50 <_ZNKSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EEptEv>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	4622      	mov	r2, r4
 8004eae:	f002 0201 	and.w	r2, r2, #1
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]
  }
  
 8004eb6:	bf00      	nop
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd90      	pop	{r4, r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000568 	.word	0x20000568

08004ec4 <_ZN4Util8UtilDataC1Ev>:
  struct UtilData {
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	701a      	strb	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <_ZSt11make_uniqueIN4Util8UtilDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8004ee8:	2001      	movs	r0, #1
 8004eea:	f007 ffcd 	bl	800ce88 <_Znwj>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	461c      	mov	r4, r3
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	7023      	strb	r3, [r4, #0]
 8004ef6:	4620      	mov	r0, r4
 8004ef8:	f7ff ffe4 	bl	8004ec4 <_ZN4Util8UtilDataC1Ev>
 8004efc:	4621      	mov	r1, r4
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f842 	bl	8004f88 <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd90      	pop	{r4, r7, pc}

08004f0c <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8004f0c:	b590      	push	{r4, r7, lr}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 f845 	bl	8004fa6 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE6_M_ptrEv>
 8004f1c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00c      	beq.n	8004f40 <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f84a 	bl	8004fc0 <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EE11get_deleterEv>
 8004f2c:	4604      	mov	r4, r0
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 f853 	bl	8004fda <_ZSt4moveIRPN4Util8UtilDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8004f34:	4603      	mov	r3, r0
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	f000 f858 	bl	8004ff0 <_ZNKSt14default_deleteIN4Util8UtilDataEEclEPS1_>
	__ptr = pointer();
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	601a      	str	r2, [r3, #0]
      }
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd90      	pop	{r4, r7, pc}

08004f50 <_ZNKSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
	return get();
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7fd f886 	bl	800206a <_ZNKSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EE3getEv>
 8004f5e:	4603      	mov	r3, r0
      }
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <_ZNSt15__uniq_ptr_dataIN4Util8UtilDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	4611      	mov	r1, r2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 f849 	bl	8005010 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EEC1EPS1_>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4618      	mov	r0, r3
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6839      	ldr	r1, [r7, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7ff ffe6 	bl	8004f68 <_ZNSt15__uniq_ptr_dataIN4Util8UtilDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b082      	sub	sp, #8
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 f841 	bl	8005038 <_ZSt3getILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f000 f841 	bl	8005052 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE10_M_deleterEv>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <_ZSt4moveIRPN4Util8UtilDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <_ZNKSt14default_deleteIN4Util8UtilDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <_ZNKSt14default_deleteIN4Util8UtilDataEEclEPS1_+0x18>
 8005000:	2101      	movs	r1, #1
 8005002:	4618      	mov	r0, r3
 8005004:	f007 ff3e 	bl	800ce84 <_ZdlPvj>
      }
 8005008:	bf00      	nop
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4618      	mov	r0, r3
 800501e:	f000 f825 	bl	800506c <_ZNSt5tupleIJPN4Util8UtilDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f7ff ffbf 	bl	8004fa6 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE6_M_ptrEv>
 8005028:	4602      	mov	r2, r0
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	6013      	str	r3, [r2, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4618      	mov	r0, r3
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <_ZSt3getILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4618      	mov	r0, r3
 8005044:	f000 f81f 	bl	8005086 <_ZSt12__get_helperILj0EPN4Util8UtilDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8005048:	4603      	mov	r3, r0
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <_ZNSt15__uniq_ptr_implIN4Util8UtilDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8005052:	b580      	push	{r7, lr}
 8005054:	b082      	sub	sp, #8
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4618      	mov	r0, r3
 800505e:	f000 f81e 	bl	800509e <_ZSt3getILj1EJPN4Util8UtilDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8005062:	4603      	mov	r3, r0
 8005064:	4618      	mov	r0, r3
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <_ZNSt5tupleIJPN4Util8UtilDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4618      	mov	r0, r3
 8005078:	f000 f81d 	bl	80050b6 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEEC1Ev>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <_ZSt12__get_helperILj0EPN4Util8UtilDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005086:	b580      	push	{r7, lr}
 8005088:	b082      	sub	sp, #8
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f821 	bl	80050d6 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEE7_M_headERS5_>
 8005094:	4603      	mov	r3, r0
 8005096:	4618      	mov	r0, r3
 8005098:	3708      	adds	r7, #8
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <_ZSt3getILj1EJPN4Util8UtilDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 800509e:	b580      	push	{r7, lr}
 80050a0:	b082      	sub	sp, #8
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f822 	bl	80050f0 <_ZSt12__get_helperILj1ESt14default_deleteIN4Util8UtilDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80050ac:	4603      	mov	r3, r0
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b082      	sub	sp, #8
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f822 	bl	8005108 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN4Util8UtilDataEEEEC1Ev>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 f82a 	bl	8005120 <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EEC1Ev>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4618      	mov	r0, r3
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <_ZNSt11_Tuple_implILj0EJPN4Util8UtilDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f000 f82b 	bl	800513c <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EE7_M_headERS3_>
 80050e6:	4603      	mov	r3, r0
 80050e8:	4618      	mov	r0, r3
 80050ea:	3708      	adds	r7, #8
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <_ZSt12__get_helperILj1ESt14default_deleteIN4Util8UtilDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 f82a 	bl	8005152 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN4Util8UtilDataEEEE7_M_headERS4_>
 80050fe:	4603      	mov	r3, r0
 8005100:	4618      	mov	r0, r3
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN4Util8UtilDataEEEEC1Ev>:
      _Tuple_impl()
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 f82a 	bl	800516a <_ZNSt10_Head_baseILj1ESt14default_deleteIN4Util8UtilDataEELb1EEC1Ev>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EEC1Ev>:
      constexpr _Head_base()
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <_ZNSt10_Head_baseILj0EPN4Util8UtilDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4618      	mov	r0, r3
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN4Util8UtilDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f810 	bl	8005180 <_ZNSt10_Head_baseILj1ESt14default_deleteIN4Util8UtilDataEELb1EE7_M_headERS4_>
 8005160:	4603      	mov	r3, r0
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <_ZNSt10_Head_baseILj1ESt14default_deleteIN4Util8UtilDataEELb1EEC1Ev>:
      constexpr _Head_base()
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4618      	mov	r0, r3
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <_ZNSt10_Head_baseILj1ESt14default_deleteIN4Util8UtilDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4618      	mov	r0, r3
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <_ZN4UtilD1Ev>:
class Util {
 8005196:	b580      	push	{r7, lr}
 8005198:	b082      	sub	sp, #8
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff feb3 	bl	8004f0c <_ZNSt10unique_ptrIN4Util8UtilDataESt14default_deleteIS1_EED1Ev>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4618      	mov	r0, r3
 80051aa:	3708      	adds	r7, #8
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <_Z41__static_initialization_and_destruction_0ii>:
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d107      	bne.n	80051d0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d102      	bne.n	80051d0 <_Z41__static_initialization_and_destruction_0ii+0x20>
Util util;
 80051ca:	4809      	ldr	r0, [pc, #36]	@ (80051f0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80051cc:	f7ff fe4c 	bl	8004e68 <_ZN4UtilC1Ev>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d107      	bne.n	80051e6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051dc:	4293      	cmp	r3, r2
 80051de:	d102      	bne.n	80051e6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80051e0:	4803      	ldr	r0, [pc, #12]	@ (80051f0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80051e2:	f7ff ffd8 	bl	8005196 <_ZN4UtilD1Ev>
 80051e6:	bf00      	nop
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	20000650 	.word	0x20000650

080051f4 <_GLOBAL__sub_I_util>:
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80051fc:	2001      	movs	r0, #1
 80051fe:	f7ff ffd7 	bl	80051b0 <_Z41__static_initialization_and_destruction_0ii>
 8005202:	bd80      	pop	{r7, pc}

08005204 <_GLOBAL__sub_D_util>:
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
 8005208:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800520c:	2000      	movs	r0, #0
 800520e:	f7ff ffcf 	bl	80051b0 <_Z41__static_initialization_and_destruction_0ii>
 8005212:	bd80      	pop	{r7, pc}

08005214 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005214:	480d      	ldr	r0, [pc, #52]	@ (800524c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005216:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005218:	f7ff fb58 	bl	80048cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800521c:	480c      	ldr	r0, [pc, #48]	@ (8005250 <LoopForever+0x6>)
  ldr r1, =_edata
 800521e:	490d      	ldr	r1, [pc, #52]	@ (8005254 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005220:	4a0d      	ldr	r2, [pc, #52]	@ (8005258 <LoopForever+0xe>)
  movs r3, #0
 8005222:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005224:	e002      	b.n	800522c <LoopCopyDataInit>

08005226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800522a:	3304      	adds	r3, #4

0800522c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800522c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800522e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005230:	d3f9      	bcc.n	8005226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005232:	4a0a      	ldr	r2, [pc, #40]	@ (800525c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005234:	4c0a      	ldr	r4, [pc, #40]	@ (8005260 <LoopForever+0x16>)
  movs r3, #0
 8005236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005238:	e001      	b.n	800523e <LoopFillZerobss>

0800523a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800523a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800523c:	3204      	adds	r2, #4

0800523e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800523e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005240:	d3fb      	bcc.n	800523a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005242:	f007 ff65 	bl	800d110 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005246:	f7fd f99d 	bl	8002584 <main>

0800524a <LoopForever>:

LoopForever:
    b LoopForever
 800524a:	e7fe      	b.n	800524a <LoopForever>
  ldr   r0, =_estack
 800524c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005254:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8005258:	0800d264 	.word	0x0800d264
  ldr r2, =_sbss
 800525c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8005260:	200007a4 	.word	0x200007a4

08005264 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005264:	e7fe      	b.n	8005264 <ADC3_IRQHandler>

08005266 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b082      	sub	sp, #8
 800526a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800526c:	2300      	movs	r3, #0
 800526e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005270:	2003      	movs	r0, #3
 8005272:	f002 fa21 	bl	80076b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005276:	2000      	movs	r0, #0
 8005278:	f000 f80e 	bl	8005298 <HAL_InitTick>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	71fb      	strb	r3, [r7, #7]
 8005286:	e001      	b.n	800528c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005288:	f7fe ff8a 	bl	80041a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800528c:	79fb      	ldrb	r3, [r7, #7]

}
 800528e:	4618      	mov	r0, r3
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
	...

08005298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80052a0:	2300      	movs	r3, #0
 80052a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80052a4:	4b16      	ldr	r3, [pc, #88]	@ (8005300 <HAL_InitTick+0x68>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d022      	beq.n	80052f2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80052ac:	4b15      	ldr	r3, [pc, #84]	@ (8005304 <HAL_InitTick+0x6c>)
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	4b13      	ldr	r3, [pc, #76]	@ (8005300 <HAL_InitTick+0x68>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80052b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80052bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c0:	4618      	mov	r0, r3
 80052c2:	f002 fa2c 	bl	800771e <HAL_SYSTICK_Config>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10f      	bne.n	80052ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b0f      	cmp	r3, #15
 80052d0:	d809      	bhi.n	80052e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052d2:	2200      	movs	r2, #0
 80052d4:	6879      	ldr	r1, [r7, #4]
 80052d6:	f04f 30ff 	mov.w	r0, #4294967295
 80052da:	f002 f9f8 	bl	80076ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052de:	4a0a      	ldr	r2, [pc, #40]	@ (8005308 <HAL_InitTick+0x70>)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	e007      	b.n	80052f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	73fb      	strb	r3, [r7, #15]
 80052ea:	e004      	b.n	80052f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	73fb      	strb	r3, [r7, #15]
 80052f0:	e001      	b.n	80052f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	20000018 	.word	0x20000018
 8005304:	2000000c 	.word	0x2000000c
 8005308:	20000014 	.word	0x20000014

0800530c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005310:	4b05      	ldr	r3, [pc, #20]	@ (8005328 <HAL_IncTick+0x1c>)
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	4b05      	ldr	r3, [pc, #20]	@ (800532c <HAL_IncTick+0x20>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4413      	add	r3, r2
 800531a:	4a03      	ldr	r2, [pc, #12]	@ (8005328 <HAL_IncTick+0x1c>)
 800531c:	6013      	str	r3, [r2, #0]
}
 800531e:	bf00      	nop
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	20000654 	.word	0x20000654
 800532c:	20000018 	.word	0x20000018

08005330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005330:	b480      	push	{r7}
 8005332:	af00      	add	r7, sp, #0
  return uwTick;
 8005334:	4b03      	ldr	r3, [pc, #12]	@ (8005344 <HAL_GetTick+0x14>)
 8005336:	681b      	ldr	r3, [r3, #0]
}
 8005338:	4618      	mov	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	20000654 	.word	0x20000654

08005348 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	609a      	str	r2, [r3, #8]
}
 8005362:	bf00      	nop
 8005364:	370c      	adds	r7, #12
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800536e:	b480      	push	{r7}
 8005370:	b083      	sub	sp, #12
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800537e:	4618      	mov	r0, r3
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800538a:	b480      	push	{r7}
 800538c:	b083      	sub	sp, #12
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053bc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d101      	bne.n	80053c8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053d6:	b480      	push	{r7}
 80053d8:	b083      	sub	sp, #12
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f003 031f 	and.w	r3, r3, #31
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr

080053f2 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005402:	4618      	mov	r0, r3
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800541e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6093      	str	r3, [r2, #8]
}
 8005426:	bf00      	nop
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005446:	d101      	bne.n	800544c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005448:	2301      	movs	r3, #1
 800544a:	e000      	b.n	800544e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800546a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800546e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005476:	bf00      	nop
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005492:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005496:	d101      	bne.n	800549c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005498:	2301      	movs	r3, #1
 800549a:	e000      	b.n	800549e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	370c      	adds	r7, #12
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr

080054aa <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054ba:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80054be:	f043 0201 	orr.w	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80054e6:	f043 0202 	orr.w	r2, r3, #2
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d101      	bne.n	8005512 <LL_ADC_IsEnabled+0x18>
 800550e:	2301      	movs	r3, #1
 8005510:	e000      	b.n	8005514 <LL_ADC_IsEnabled+0x1a>
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b02      	cmp	r3, #2
 8005532:	d101      	bne.n	8005538 <LL_ADC_IsDisableOngoing+0x18>
 8005534:	2301      	movs	r3, #1
 8005536:	e000      	b.n	800553a <LL_ADC_IsDisableOngoing+0x1a>
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	370c      	adds	r7, #12
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005546:	b480      	push	{r7}
 8005548:	b083      	sub	sp, #12
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005556:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800555a:	f043 0204 	orr.w	r2, r3, #4
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b04      	cmp	r3, #4
 8005580:	d101      	bne.n	8005586 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d101      	bne.n	80055ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80055a8:	2301      	movs	r3, #1
 80055aa:	e000      	b.n	80055ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
	...

080055bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80055bc:	b590      	push	{r4, r7, lr}
 80055be:	b089      	sub	sp, #36	@ 0x24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055c4:	2300      	movs	r3, #0
 80055c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e1a9      	b.n	800592a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d109      	bne.n	80055f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f7fe fdff 	bl	80041e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff ff18 	bl	8005432 <LL_ADC_IsDeepPowerDownEnabled>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d004      	beq.n	8005612 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff fefe 	bl	800540e <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff ff33 	bl	8005482 <LL_ADC_IsInternalRegulatorEnabled>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d115      	bne.n	800564e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff ff17 	bl	800545a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800562c:	4b9c      	ldr	r3, [pc, #624]	@ (80058a0 <HAL_ADC_Init+0x2e4>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	099b      	lsrs	r3, r3, #6
 8005632:	4a9c      	ldr	r2, [pc, #624]	@ (80058a4 <HAL_ADC_Init+0x2e8>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	099b      	lsrs	r3, r3, #6
 800563a:	3301      	adds	r3, #1
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005640:	e002      	b.n	8005648 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	3b01      	subs	r3, #1
 8005646:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f9      	bne.n	8005642 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4618      	mov	r0, r3
 8005654:	f7ff ff15 	bl	8005482 <LL_ADC_IsInternalRegulatorEnabled>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10d      	bne.n	800567a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005662:	f043 0210 	orr.w	r2, r3, #16
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800566e:	f043 0201 	orr.w	r2, r3, #1
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4618      	mov	r0, r3
 8005680:	f7ff ff75 	bl	800556e <LL_ADC_REG_IsConversionOngoing>
 8005684:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800568a:	f003 0310 	and.w	r3, r3, #16
 800568e:	2b00      	cmp	r3, #0
 8005690:	f040 8142 	bne.w	8005918 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	2b00      	cmp	r3, #0
 8005698:	f040 813e 	bne.w	8005918 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80056a4:	f043 0202 	orr.w	r2, r3, #2
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff ff22 	bl	80054fa <LL_ADC_IsEnabled>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d141      	bne.n	8005740 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056c4:	d004      	beq.n	80056d0 <HAL_ADC_Init+0x114>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a77      	ldr	r2, [pc, #476]	@ (80058a8 <HAL_ADC_Init+0x2ec>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d10f      	bne.n	80056f0 <HAL_ADC_Init+0x134>
 80056d0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80056d4:	f7ff ff11 	bl	80054fa <LL_ADC_IsEnabled>
 80056d8:	4604      	mov	r4, r0
 80056da:	4873      	ldr	r0, [pc, #460]	@ (80058a8 <HAL_ADC_Init+0x2ec>)
 80056dc:	f7ff ff0d 	bl	80054fa <LL_ADC_IsEnabled>
 80056e0:	4603      	mov	r3, r0
 80056e2:	4323      	orrs	r3, r4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	bf0c      	ite	eq
 80056e8:	2301      	moveq	r3, #1
 80056ea:	2300      	movne	r3, #0
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	e012      	b.n	8005716 <HAL_ADC_Init+0x15a>
 80056f0:	486e      	ldr	r0, [pc, #440]	@ (80058ac <HAL_ADC_Init+0x2f0>)
 80056f2:	f7ff ff02 	bl	80054fa <LL_ADC_IsEnabled>
 80056f6:	4604      	mov	r4, r0
 80056f8:	486d      	ldr	r0, [pc, #436]	@ (80058b0 <HAL_ADC_Init+0x2f4>)
 80056fa:	f7ff fefe 	bl	80054fa <LL_ADC_IsEnabled>
 80056fe:	4603      	mov	r3, r0
 8005700:	431c      	orrs	r4, r3
 8005702:	486c      	ldr	r0, [pc, #432]	@ (80058b4 <HAL_ADC_Init+0x2f8>)
 8005704:	f7ff fef9 	bl	80054fa <LL_ADC_IsEnabled>
 8005708:	4603      	mov	r3, r0
 800570a:	4323      	orrs	r3, r4
 800570c:	2b00      	cmp	r3, #0
 800570e:	bf0c      	ite	eq
 8005710:	2301      	moveq	r3, #1
 8005712:	2300      	movne	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d012      	beq.n	8005740 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005722:	d004      	beq.n	800572e <HAL_ADC_Init+0x172>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a5f      	ldr	r2, [pc, #380]	@ (80058a8 <HAL_ADC_Init+0x2ec>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d101      	bne.n	8005732 <HAL_ADC_Init+0x176>
 800572e:	4a62      	ldr	r2, [pc, #392]	@ (80058b8 <HAL_ADC_Init+0x2fc>)
 8005730:	e000      	b.n	8005734 <HAL_ADC_Init+0x178>
 8005732:	4a62      	ldr	r2, [pc, #392]	@ (80058bc <HAL_ADC_Init+0x300>)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	4619      	mov	r1, r3
 800573a:	4610      	mov	r0, r2
 800573c:	f7ff fe04 	bl	8005348 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7f5b      	ldrb	r3, [r3, #29]
 8005744:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800574a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005750:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005756:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800575e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005760:	4313      	orrs	r3, r2
 8005762:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800576a:	2b01      	cmp	r3, #1
 800576c:	d106      	bne.n	800577c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005772:	3b01      	subs	r3, #1
 8005774:	045b      	lsls	r3, r3, #17
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4313      	orrs	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005780:	2b00      	cmp	r3, #0
 8005782:	d009      	beq.n	8005798 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005790:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	4313      	orrs	r3, r2
 8005796:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68da      	ldr	r2, [r3, #12]
 800579e:	4b48      	ldr	r3, [pc, #288]	@ (80058c0 <HAL_ADC_Init+0x304>)
 80057a0:	4013      	ands	r3, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	6812      	ldr	r2, [r2, #0]
 80057a6:	69b9      	ldr	r1, [r7, #24]
 80057a8:	430b      	orrs	r3, r1
 80057aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7ff fee4 	bl	8005594 <LL_ADC_INJ_IsConversionOngoing>
 80057cc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d17f      	bne.n	80058d4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d17c      	bne.n	80058d4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80057de:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80057e6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80057e8:	4313      	orrs	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057f6:	f023 0302 	bic.w	r3, r3, #2
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	6812      	ldr	r2, [r2, #0]
 80057fe:	69b9      	ldr	r1, [r7, #24]
 8005800:	430b      	orrs	r3, r1
 8005802:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d017      	beq.n	800583c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800581a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005824:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005828:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6911      	ldr	r1, [r2, #16]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6812      	ldr	r2, [r2, #0]
 8005834:	430b      	orrs	r3, r1
 8005836:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800583a:	e013      	b.n	8005864 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	691a      	ldr	r2, [r3, #16]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800584a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6812      	ldr	r2, [r2, #0]
 8005858:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800585c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005860:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800586a:	2b01      	cmp	r3, #1
 800586c:	d12a      	bne.n	80058c4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005878:	f023 0304 	bic.w	r3, r3, #4
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005884:	4311      	orrs	r1, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800588a:	4311      	orrs	r1, r2
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005890:	430a      	orrs	r2, r1
 8005892:	431a      	orrs	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f042 0201 	orr.w	r2, r2, #1
 800589c:	611a      	str	r2, [r3, #16]
 800589e:	e019      	b.n	80058d4 <HAL_ADC_Init+0x318>
 80058a0:	2000000c 	.word	0x2000000c
 80058a4:	053e2d63 	.word	0x053e2d63
 80058a8:	50000100 	.word	0x50000100
 80058ac:	50000400 	.word	0x50000400
 80058b0:	50000500 	.word	0x50000500
 80058b4:	50000600 	.word	0x50000600
 80058b8:	50000300 	.word	0x50000300
 80058bc:	50000700 	.word	0x50000700
 80058c0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	691a      	ldr	r2, [r3, #16]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 0201 	bic.w	r2, r2, #1
 80058d2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d10c      	bne.n	80058f6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e2:	f023 010f 	bic.w	r1, r3, #15
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	1e5a      	subs	r2, r3, #1
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80058f4:	e007      	b.n	8005906 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f022 020f 	bic.w	r2, r2, #15
 8005904:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590a:	f023 0303 	bic.w	r3, r3, #3
 800590e:	f043 0201 	orr.w	r2, r3, #1
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005916:	e007      	b.n	8005928 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800591c:	f043 0210 	orr.w	r2, r3, #16
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005928:	7ffb      	ldrb	r3, [r7, #31]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3724      	adds	r7, #36	@ 0x24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd90      	pop	{r4, r7, pc}
 8005932:	bf00      	nop

08005934 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005944:	d004      	beq.n	8005950 <HAL_ADC_Start+0x1c>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a67      	ldr	r2, [pc, #412]	@ (8005ae8 <HAL_ADC_Start+0x1b4>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d101      	bne.n	8005954 <HAL_ADC_Start+0x20>
 8005950:	4b66      	ldr	r3, [pc, #408]	@ (8005aec <HAL_ADC_Start+0x1b8>)
 8005952:	e000      	b.n	8005956 <HAL_ADC_Start+0x22>
 8005954:	4b66      	ldr	r3, [pc, #408]	@ (8005af0 <HAL_ADC_Start+0x1bc>)
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff fd3d 	bl	80053d6 <LL_ADC_GetMultimode>
 800595c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff fe03 	bl	800556e <LL_ADC_REG_IsConversionOngoing>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	f040 80b4 	bne.w	8005ad8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005976:	2b01      	cmp	r3, #1
 8005978:	d101      	bne.n	800597e <HAL_ADC_Start+0x4a>
 800597a:	2302      	movs	r3, #2
 800597c:	e0af      	b.n	8005ade <HAL_ADC_Start+0x1aa>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 fb36 	bl	8005ff8 <ADC_Enable>
 800598c:	4603      	mov	r3, r0
 800598e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005990:	7dfb      	ldrb	r3, [r7, #23]
 8005992:	2b00      	cmp	r3, #0
 8005994:	f040 809b 	bne.w	8005ace <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80059a0:	f023 0301 	bic.w	r3, r3, #1
 80059a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a4d      	ldr	r2, [pc, #308]	@ (8005ae8 <HAL_ADC_Start+0x1b4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d009      	beq.n	80059ca <HAL_ADC_Start+0x96>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a4e      	ldr	r2, [pc, #312]	@ (8005af4 <HAL_ADC_Start+0x1c0>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d002      	beq.n	80059c6 <HAL_ADC_Start+0x92>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	e003      	b.n	80059ce <HAL_ADC_Start+0x9a>
 80059c6:	4b4c      	ldr	r3, [pc, #304]	@ (8005af8 <HAL_ADC_Start+0x1c4>)
 80059c8:	e001      	b.n	80059ce <HAL_ADC_Start+0x9a>
 80059ca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d002      	beq.n	80059dc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d105      	bne.n	80059e8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f4:	d106      	bne.n	8005a04 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059fa:	f023 0206 	bic.w	r2, r3, #6
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	661a      	str	r2, [r3, #96]	@ 0x60
 8005a02:	e002      	b.n	8005a0a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	221c      	movs	r2, #28
 8005a10:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a32      	ldr	r2, [pc, #200]	@ (8005ae8 <HAL_ADC_Start+0x1b4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d009      	beq.n	8005a38 <HAL_ADC_Start+0x104>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a32      	ldr	r2, [pc, #200]	@ (8005af4 <HAL_ADC_Start+0x1c0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d002      	beq.n	8005a34 <HAL_ADC_Start+0x100>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	e003      	b.n	8005a3c <HAL_ADC_Start+0x108>
 8005a34:	4b30      	ldr	r3, [pc, #192]	@ (8005af8 <HAL_ADC_Start+0x1c4>)
 8005a36:	e001      	b.n	8005a3c <HAL_ADC_Start+0x108>
 8005a38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6812      	ldr	r2, [r2, #0]
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d008      	beq.n	8005a56 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	2b05      	cmp	r3, #5
 8005a4e:	d002      	beq.n	8005a56 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	2b09      	cmp	r3, #9
 8005a54:	d114      	bne.n	8005a80 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d007      	beq.n	8005a74 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005a6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff fd64 	bl	8005546 <LL_ADC_REG_StartConversion>
 8005a7e:	e02d      	b.n	8005adc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a84:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a15      	ldr	r2, [pc, #84]	@ (8005ae8 <HAL_ADC_Start+0x1b4>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d009      	beq.n	8005aaa <HAL_ADC_Start+0x176>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a16      	ldr	r2, [pc, #88]	@ (8005af4 <HAL_ADC_Start+0x1c0>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d002      	beq.n	8005aa6 <HAL_ADC_Start+0x172>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	e003      	b.n	8005aae <HAL_ADC_Start+0x17a>
 8005aa6:	4b14      	ldr	r3, [pc, #80]	@ (8005af8 <HAL_ADC_Start+0x1c4>)
 8005aa8:	e001      	b.n	8005aae <HAL_ADC_Start+0x17a>
 8005aaa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005aae:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00f      	beq.n	8005adc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005ac4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005acc:	e006      	b.n	8005adc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005ad6:	e001      	b.n	8005adc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005ad8:	2302      	movs	r3, #2
 8005ada:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	50000100 	.word	0x50000100
 8005aec:	50000300 	.word	0x50000300
 8005af0:	50000700 	.word	0x50000700
 8005af4:	50000500 	.word	0x50000500
 8005af8:	50000400 	.word	0x50000400

08005afc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08a      	sub	sp, #40	@ 0x28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005b04:	2300      	movs	r3, #0
 8005b06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b20:	d004      	beq.n	8005b2c <HAL_ADC_IRQHandler+0x30>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a8e      	ldr	r2, [pc, #568]	@ (8005d60 <HAL_ADC_IRQHandler+0x264>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d101      	bne.n	8005b30 <HAL_ADC_IRQHandler+0x34>
 8005b2c:	4b8d      	ldr	r3, [pc, #564]	@ (8005d64 <HAL_ADC_IRQHandler+0x268>)
 8005b2e:	e000      	b.n	8005b32 <HAL_ADC_IRQHandler+0x36>
 8005b30:	4b8d      	ldr	r3, [pc, #564]	@ (8005d68 <HAL_ADC_IRQHandler+0x26c>)
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff fc4f 	bl	80053d6 <LL_ADC_GetMultimode>
 8005b38:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d017      	beq.n	8005b74 <HAL_ADC_IRQHandler+0x78>
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d012      	beq.n	8005b74 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d105      	bne.n	8005b66 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b5e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 fe66 	bl	8006838 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2202      	movs	r2, #2
 8005b72:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d004      	beq.n	8005b88 <HAL_ADC_IRQHandler+0x8c>
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	f003 0304 	and.w	r3, r3, #4
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10b      	bne.n	8005ba0 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 8094 	beq.w	8005cbc <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	f003 0308 	and.w	r3, r3, #8
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 808e 	beq.w	8005cbc <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d105      	bne.n	8005bb8 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7ff fbe4 	bl	800538a <LL_ADC_REG_IsTriggerSourceSWStart>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d072      	beq.n	8005cae <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a64      	ldr	r2, [pc, #400]	@ (8005d60 <HAL_ADC_IRQHandler+0x264>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d009      	beq.n	8005be6 <HAL_ADC_IRQHandler+0xea>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a65      	ldr	r2, [pc, #404]	@ (8005d6c <HAL_ADC_IRQHandler+0x270>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d002      	beq.n	8005be2 <HAL_ADC_IRQHandler+0xe6>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	e003      	b.n	8005bea <HAL_ADC_IRQHandler+0xee>
 8005be2:	4b63      	ldr	r3, [pc, #396]	@ (8005d70 <HAL_ADC_IRQHandler+0x274>)
 8005be4:	e001      	b.n	8005bea <HAL_ADC_IRQHandler+0xee>
 8005be6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d008      	beq.n	8005c04 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b05      	cmp	r3, #5
 8005bfc:	d002      	beq.n	8005c04 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2b09      	cmp	r3, #9
 8005c02:	d104      	bne.n	8005c0e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	623b      	str	r3, [r7, #32]
 8005c0c:	e014      	b.n	8005c38 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a53      	ldr	r2, [pc, #332]	@ (8005d60 <HAL_ADC_IRQHandler+0x264>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_ADC_IRQHandler+0x130>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a53      	ldr	r2, [pc, #332]	@ (8005d6c <HAL_ADC_IRQHandler+0x270>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d002      	beq.n	8005c28 <HAL_ADC_IRQHandler+0x12c>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	e003      	b.n	8005c30 <HAL_ADC_IRQHandler+0x134>
 8005c28:	4b51      	ldr	r3, [pc, #324]	@ (8005d70 <HAL_ADC_IRQHandler+0x274>)
 8005c2a:	e001      	b.n	8005c30 <HAL_ADC_IRQHandler+0x134>
 8005c2c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005c30:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005c38:	6a3b      	ldr	r3, [r7, #32]
 8005c3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d135      	bne.n	8005cae <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0308 	and.w	r3, r3, #8
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d12e      	bne.n	8005cae <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7ff fc8a 	bl	800556e <LL_ADC_REG_IsConversionOngoing>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d11a      	bne.n	8005c96 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 020c 	bic.w	r2, r2, #12
 8005c6e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d112      	bne.n	8005cae <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8c:	f043 0201 	orr.w	r2, r3, #1
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c94:	e00b      	b.n	8005cae <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c9a:	f043 0210 	orr.w	r2, r3, #16
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca6:	f043 0201 	orr.w	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f984 	bl	8005fbc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	220c      	movs	r2, #12
 8005cba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d004      	beq.n	8005cd0 <HAL_ADC_IRQHandler+0x1d4>
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	f003 0320 	and.w	r3, r3, #32
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10b      	bne.n	8005ce8 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 80b3 	beq.w	8005e42 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f000 80ad 	beq.w	8005e42 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cec:	f003 0310 	and.w	r3, r3, #16
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d105      	bne.n	8005d00 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff fb53 	bl	80053b0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005d0a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7ff fb3a 	bl	800538a <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d16:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a10      	ldr	r2, [pc, #64]	@ (8005d60 <HAL_ADC_IRQHandler+0x264>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d009      	beq.n	8005d36 <HAL_ADC_IRQHandler+0x23a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a11      	ldr	r2, [pc, #68]	@ (8005d6c <HAL_ADC_IRQHandler+0x270>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d002      	beq.n	8005d32 <HAL_ADC_IRQHandler+0x236>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	e003      	b.n	8005d3a <HAL_ADC_IRQHandler+0x23e>
 8005d32:	4b0f      	ldr	r3, [pc, #60]	@ (8005d70 <HAL_ADC_IRQHandler+0x274>)
 8005d34:	e001      	b.n	8005d3a <HAL_ADC_IRQHandler+0x23e>
 8005d36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	6812      	ldr	r2, [r2, #0]
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d008      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	2b06      	cmp	r3, #6
 8005d4c:	d002      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2b07      	cmp	r3, #7
 8005d52:	d10f      	bne.n	8005d74 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	623b      	str	r3, [r7, #32]
 8005d5c:	e01f      	b.n	8005d9e <HAL_ADC_IRQHandler+0x2a2>
 8005d5e:	bf00      	nop
 8005d60:	50000100 	.word	0x50000100
 8005d64:	50000300 	.word	0x50000300
 8005d68:	50000700 	.word	0x50000700
 8005d6c:	50000500 	.word	0x50000500
 8005d70:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a8b      	ldr	r2, [pc, #556]	@ (8005fa8 <HAL_ADC_IRQHandler+0x4ac>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d009      	beq.n	8005d92 <HAL_ADC_IRQHandler+0x296>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a8a      	ldr	r2, [pc, #552]	@ (8005fac <HAL_ADC_IRQHandler+0x4b0>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d002      	beq.n	8005d8e <HAL_ADC_IRQHandler+0x292>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	e003      	b.n	8005d96 <HAL_ADC_IRQHandler+0x29a>
 8005d8e:	4b88      	ldr	r3, [pc, #544]	@ (8005fb0 <HAL_ADC_IRQHandler+0x4b4>)
 8005d90:	e001      	b.n	8005d96 <HAL_ADC_IRQHandler+0x29a>
 8005d92:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005d96:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d047      	beq.n	8005e34 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d007      	beq.n	8005dbe <HAL_ADC_IRQHandler+0x2c2>
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d03f      	beq.n	8005e34 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d13a      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc8:	2b40      	cmp	r3, #64	@ 0x40
 8005dca:	d133      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d12e      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff fbda 	bl	8005594 <LL_ADC_INJ_IsConversionOngoing>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d11a      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005df4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dfa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d112      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e12:	f043 0201 	orr.w	r2, r3, #1
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e1a:	e00b      	b.n	8005e34 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e20:	f043 0210 	orr.w	r2, r3, #16
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e2c:	f043 0201 	orr.w	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7fe ffeb 	bl	8004e10 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2260      	movs	r2, #96	@ 0x60
 8005e40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d011      	beq.n	8005e70 <HAL_ADC_IRQHandler+0x374>
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00c      	beq.n	8005e70 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e5a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f8b4 	bl	8005fd0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2280      	movs	r2, #128	@ 0x80
 8005e6e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d012      	beq.n	8005ea0 <HAL_ADC_IRQHandler+0x3a4>
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00d      	beq.n	8005ea0 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e88:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 fcbd 	bl	8006810 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d012      	beq.n	8005ed0 <HAL_ADC_IRQHandler+0x3d4>
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00d      	beq.n	8005ed0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fcaf 	bl	8006824 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ece:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	f003 0310 	and.w	r3, r3, #16
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d043      	beq.n	8005f62 <HAL_ADC_IRQHandler+0x466>
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d03e      	beq.n	8005f62 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d102      	bne.n	8005ef2 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8005eec:	2301      	movs	r3, #1
 8005eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ef0:	e021      	b.n	8005f36 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d015      	beq.n	8005f24 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f00:	d004      	beq.n	8005f0c <HAL_ADC_IRQHandler+0x410>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a28      	ldr	r2, [pc, #160]	@ (8005fa8 <HAL_ADC_IRQHandler+0x4ac>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d101      	bne.n	8005f10 <HAL_ADC_IRQHandler+0x414>
 8005f0c:	4b29      	ldr	r3, [pc, #164]	@ (8005fb4 <HAL_ADC_IRQHandler+0x4b8>)
 8005f0e:	e000      	b.n	8005f12 <HAL_ADC_IRQHandler+0x416>
 8005f10:	4b29      	ldr	r3, [pc, #164]	@ (8005fb8 <HAL_ADC_IRQHandler+0x4bc>)
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7ff fa6d 	bl	80053f2 <LL_ADC_GetMultiDMATransfer>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00b      	beq.n	8005f36 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f22:	e008      	b.n	8005f36 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8005f32:	2301      	movs	r3, #1
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d10e      	bne.n	8005f5a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f40:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4c:	f043 0202 	orr.w	r2, r3, #2
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 f845 	bl	8005fe4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2210      	movs	r2, #16
 8005f60:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d018      	beq.n	8005f9e <HAL_ADC_IRQHandler+0x4a2>
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d013      	beq.n	8005f9e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f7a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f86:	f043 0208 	orr.w	r2, r3, #8
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f96:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 fc2f 	bl	80067fc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005f9e:	bf00      	nop
 8005fa0:	3728      	adds	r7, #40	@ 0x28
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	50000100 	.word	0x50000100
 8005fac:	50000500 	.word	0x50000500
 8005fb0:	50000400 	.word	0x50000400
 8005fb4:	50000300 	.word	0x50000300
 8005fb8:	50000700 	.word	0x50000700

08005fbc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006000:	2300      	movs	r3, #0
 8006002:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff fa76 	bl	80054fa <LL_ADC_IsEnabled>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d176      	bne.n	8006102 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689a      	ldr	r2, [r3, #8]
 800601a:	4b3c      	ldr	r3, [pc, #240]	@ (800610c <ADC_Enable+0x114>)
 800601c:	4013      	ands	r3, r2
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00d      	beq.n	800603e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006026:	f043 0210 	orr.w	r2, r3, #16
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006032:	f043 0201 	orr.w	r2, r3, #1
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e062      	b.n	8006104 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff fa31 	bl	80054aa <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006050:	d004      	beq.n	800605c <ADC_Enable+0x64>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a2e      	ldr	r2, [pc, #184]	@ (8006110 <ADC_Enable+0x118>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d101      	bne.n	8006060 <ADC_Enable+0x68>
 800605c:	4b2d      	ldr	r3, [pc, #180]	@ (8006114 <ADC_Enable+0x11c>)
 800605e:	e000      	b.n	8006062 <ADC_Enable+0x6a>
 8006060:	4b2d      	ldr	r3, [pc, #180]	@ (8006118 <ADC_Enable+0x120>)
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff f983 	bl	800536e <LL_ADC_GetCommonPathInternalCh>
 8006068:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800606a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800606e:	2b00      	cmp	r3, #0
 8006070:	d013      	beq.n	800609a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006072:	4b2a      	ldr	r3, [pc, #168]	@ (800611c <ADC_Enable+0x124>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	099b      	lsrs	r3, r3, #6
 8006078:	4a29      	ldr	r2, [pc, #164]	@ (8006120 <ADC_Enable+0x128>)
 800607a:	fba2 2303 	umull	r2, r3, r2, r3
 800607e:	099b      	lsrs	r3, r3, #6
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800608c:	e002      	b.n	8006094 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	3b01      	subs	r3, #1
 8006092:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1f9      	bne.n	800608e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800609a:	f7ff f949 	bl	8005330 <HAL_GetTick>
 800609e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060a0:	e028      	b.n	80060f4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7ff fa27 	bl	80054fa <LL_ADC_IsEnabled>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d104      	bne.n	80060bc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff f9f7 	bl	80054aa <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80060bc:	f7ff f938 	bl	8005330 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d914      	bls.n	80060f4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d00d      	beq.n	80060f4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060dc:	f043 0210 	orr.w	r2, r3, #16
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e8:	f043 0201 	orr.w	r2, r3, #1
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e007      	b.n	8006104 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d1cf      	bne.n	80060a2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	8000003f 	.word	0x8000003f
 8006110:	50000100 	.word	0x50000100
 8006114:	50000300 	.word	0x50000300
 8006118:	50000700 	.word	0x50000700
 800611c:	2000000c 	.word	0x2000000c
 8006120:	053e2d63 	.word	0x053e2d63

08006124 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff f9f5 	bl	8005520 <LL_ADC_IsDisableOngoing>
 8006136:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff f9dc 	bl	80054fa <LL_ADC_IsEnabled>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d047      	beq.n	80061d8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d144      	bne.n	80061d8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f003 030d 	and.w	r3, r3, #13
 8006158:	2b01      	cmp	r3, #1
 800615a:	d10c      	bne.n	8006176 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff f9b6 	bl	80054d2 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2203      	movs	r2, #3
 800616c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800616e:	f7ff f8df 	bl	8005330 <HAL_GetTick>
 8006172:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006174:	e029      	b.n	80061ca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800617a:	f043 0210 	orr.w	r2, r3, #16
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006186:	f043 0201 	orr.w	r2, r3, #1
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e023      	b.n	80061da <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006192:	f7ff f8cd 	bl	8005330 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b02      	cmp	r3, #2
 800619e:	d914      	bls.n	80061ca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00d      	beq.n	80061ca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061b2:	f043 0210 	orr.w	r2, r3, #16
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061be:	f043 0201 	orr.w	r2, r3, #1
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e007      	b.n	80061da <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1dc      	bne.n	8006192 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <LL_ADC_SetCommonPathInternalCh>:
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
 80061ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	609a      	str	r2, [r3, #8]
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <LL_ADC_GetCommonPathInternalCh>:
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006218:	4618      	mov	r0, r3
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <LL_ADC_SetOffset>:
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
 8006230:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3360      	adds	r3, #96	@ 0x60
 8006236:	461a      	mov	r2, r3
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	4b08      	ldr	r3, [pc, #32]	@ (8006268 <LL_ADC_SetOffset+0x44>)
 8006246:	4013      	ands	r3, r2
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	4313      	orrs	r3, r2
 8006254:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	601a      	str	r2, [r3, #0]
}
 800625c:	bf00      	nop
 800625e:	371c      	adds	r7, #28
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	03fff000 	.word	0x03fff000

0800626c <LL_ADC_GetOffsetChannel>:
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	3360      	adds	r3, #96	@ 0x60
 800627a:	461a      	mov	r2, r3
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	4413      	add	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800628c:	4618      	mov	r0, r3
 800628e:	3714      	adds	r7, #20
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <LL_ADC_SetOffsetState>:
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	3360      	adds	r3, #96	@ 0x60
 80062a8:	461a      	mov	r2, r3
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	431a      	orrs	r2, r3
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	601a      	str	r2, [r3, #0]
}
 80062c2:	bf00      	nop
 80062c4:	371c      	adds	r7, #28
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <LL_ADC_SetOffsetSign>:
{
 80062ce:	b480      	push	{r7}
 80062d0:	b087      	sub	sp, #28
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	60f8      	str	r0, [r7, #12]
 80062d6:	60b9      	str	r1, [r7, #8]
 80062d8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	3360      	adds	r3, #96	@ 0x60
 80062de:	461a      	mov	r2, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	431a      	orrs	r2, r3
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	601a      	str	r2, [r3, #0]
}
 80062f8:	bf00      	nop
 80062fa:	371c      	adds	r7, #28
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <LL_ADC_SetOffsetSaturation>:
{
 8006304:	b480      	push	{r7}
 8006306:	b087      	sub	sp, #28
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3360      	adds	r3, #96	@ 0x60
 8006314:	461a      	mov	r2, r3
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	4413      	add	r3, r2
 800631c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	431a      	orrs	r2, r3
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	601a      	str	r2, [r3, #0]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800633a:	b480      	push	{r7}
 800633c:	b083      	sub	sp, #12
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
 8006342:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	431a      	orrs	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	615a      	str	r2, [r3, #20]
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <LL_ADC_INJ_GetTrigAuto>:
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8006370:	4618      	mov	r0, r3
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <LL_ADC_SetChannelSamplingTime>:
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	3314      	adds	r3, #20
 800638c:	461a      	mov	r2, r3
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	0e5b      	lsrs	r3, r3, #25
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	4413      	add	r3, r2
 800639a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	0d1b      	lsrs	r3, r3, #20
 80063a4:	f003 031f 	and.w	r3, r3, #31
 80063a8:	2107      	movs	r1, #7
 80063aa:	fa01 f303 	lsl.w	r3, r1, r3
 80063ae:	43db      	mvns	r3, r3
 80063b0:	401a      	ands	r2, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	0d1b      	lsrs	r3, r3, #20
 80063b6:	f003 031f 	and.w	r3, r3, #31
 80063ba:	6879      	ldr	r1, [r7, #4]
 80063bc:	fa01 f303 	lsl.w	r3, r1, r3
 80063c0:	431a      	orrs	r2, r3
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	601a      	str	r2, [r3, #0]
}
 80063c6:	bf00      	nop
 80063c8:	371c      	adds	r7, #28
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
	...

080063d4 <LL_ADC_SetChannelSingleDiff>:
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063ec:	43db      	mvns	r3, r3
 80063ee:	401a      	ands	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f003 0318 	and.w	r3, r3, #24
 80063f6:	4908      	ldr	r1, [pc, #32]	@ (8006418 <LL_ADC_SetChannelSingleDiff+0x44>)
 80063f8:	40d9      	lsrs	r1, r3
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	400b      	ands	r3, r1
 80063fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006402:	431a      	orrs	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800640a:	bf00      	nop
 800640c:	3714      	adds	r7, #20
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	0007ffff 	.word	0x0007ffff

0800641c <LL_ADC_GetMultimode>:
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 031f 	and.w	r3, r3, #31
}
 800642c:	4618      	mov	r0, r3
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <LL_ADC_IsEnabled>:
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f003 0301 	and.w	r3, r3, #1
 8006448:	2b01      	cmp	r3, #1
 800644a:	d101      	bne.n	8006450 <LL_ADC_IsEnabled+0x18>
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <LL_ADC_IsEnabled+0x1a>
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <LL_ADC_StartCalibration>:
{
 800645e:	b480      	push	{r7}
 8006460:	b083      	sub	sp, #12
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
 8006466:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006470:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800647a:	4313      	orrs	r3, r2
 800647c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	609a      	str	r2, [r3, #8]
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <LL_ADC_IsCalibrationOnGoing>:
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064a4:	d101      	bne.n	80064aa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e000      	b.n	80064ac <LL_ADC_IsCalibrationOnGoing+0x1c>
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <LL_ADC_REG_IsConversionOngoing>:
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	d101      	bne.n	80064d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80064cc:	2301      	movs	r3, #1
 80064ce:	e000      	b.n	80064d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <LL_ADC_INJ_StartConversion>:
{
 80064de:	b480      	push	{r7}
 80064e0:	b083      	sub	sp, #12
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064f2:	f043 0208 	orr.w	r2, r3, #8
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	609a      	str	r2, [r3, #8]
}
 80064fa:	bf00      	nop
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <LL_ADC_INJ_IsConversionOngoing>:
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 0308 	and.w	r3, r3, #8
 8006516:	2b08      	cmp	r3, #8
 8006518:	d101      	bne.n	800651e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800651a:	2301      	movs	r3, #1
 800651c:	e000      	b.n	8006520 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006536:	2300      	movs	r3, #0
 8006538:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_ADCEx_Calibration_Start+0x1c>
 8006544:	2302      	movs	r3, #2
 8006546:	e04d      	b.n	80065e4 <HAL_ADCEx_Calibration_Start+0xb8>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7ff fde7 	bl	8006124 <ADC_Disable>
 8006556:	4603      	mov	r3, r0
 8006558:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800655a:	7bfb      	ldrb	r3, [r7, #15]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d136      	bne.n	80065ce <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006564:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006568:	f023 0302 	bic.w	r3, r3, #2
 800656c:	f043 0202 	orr.w	r2, r3, #2
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6839      	ldr	r1, [r7, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f7ff ff6f 	bl	800645e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006580:	e014      	b.n	80065ac <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	3301      	adds	r3, #1
 8006586:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	4a18      	ldr	r2, [pc, #96]	@ (80065ec <HAL_ADCEx_Calibration_Start+0xc0>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d90d      	bls.n	80065ac <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006594:	f023 0312 	bic.w	r3, r3, #18
 8006598:	f043 0210 	orr.w	r2, r3, #16
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e01b      	b.n	80065e4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7ff ff6d 	bl	8006490 <LL_ADC_IsCalibrationOnGoing>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1e2      	bne.n	8006582 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c0:	f023 0303 	bic.w	r3, r3, #3
 80065c4:	f043 0201 	orr.w	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80065cc:	e005      	b.n	80065da <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d2:	f043 0210 	orr.w	r2, r3, #16
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80065e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3710      	adds	r7, #16
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	0004de01 	.word	0x0004de01

080065f0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006600:	d004      	beq.n	800660c <HAL_ADCEx_InjectedStart_IT+0x1c>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a78      	ldr	r2, [pc, #480]	@ (80067e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d101      	bne.n	8006610 <HAL_ADCEx_InjectedStart_IT+0x20>
 800660c:	4b77      	ldr	r3, [pc, #476]	@ (80067ec <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 800660e:	e000      	b.n	8006612 <HAL_ADCEx_InjectedStart_IT+0x22>
 8006610:	4b77      	ldr	r3, [pc, #476]	@ (80067f0 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8006612:	4618      	mov	r0, r3
 8006614:	f7ff ff02 	bl	800641c <LL_ADC_GetMultimode>
 8006618:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7ff ff71 	bl	8006506 <LL_ADC_INJ_IsConversionOngoing>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 800662a:	2302      	movs	r3, #2
 800662c:	e0d8      	b.n	80067e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006638:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006640:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10a      	bne.n	800665e <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d107      	bne.n	800665e <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e0c0      	b.n	80067e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <HAL_ADCEx_InjectedStart_IT+0x7c>
 8006668:	2302      	movs	r3, #2
 800666a:	e0b9      	b.n	80067e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f7ff fcbf 	bl	8005ff8 <ADC_Enable>
 800667a:	4603      	mov	r3, r0
 800667c:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800667e:	7bfb      	ldrb	r3, [r7, #15]
 8006680:	2b00      	cmp	r3, #0
 8006682:	f040 80a8 	bne.w	80067d6 <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800668a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800668e:	2b00      	cmp	r3, #0
 8006690:	d006      	beq.n	80066a0 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006696:	f023 0208 	bic.w	r2, r3, #8
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	661a      	str	r2, [r3, #96]	@ 0x60
 800669e:	e002      	b.n	80066a6 <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a4a      	ldr	r2, [pc, #296]	@ (80067e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d009      	beq.n	80066d8 <HAL_ADCEx_InjectedStart_IT+0xe8>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a4a      	ldr	r2, [pc, #296]	@ (80067f4 <HAL_ADCEx_InjectedStart_IT+0x204>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d002      	beq.n	80066d4 <HAL_ADCEx_InjectedStart_IT+0xe4>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	e003      	b.n	80066dc <HAL_ADCEx_InjectedStart_IT+0xec>
 80066d4:	4b48      	ldr	r3, [pc, #288]	@ (80067f8 <HAL_ADCEx_InjectedStart_IT+0x208>)
 80066d6:	e001      	b.n	80066dc <HAL_ADCEx_InjectedStart_IT+0xec>
 80066d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	6812      	ldr	r2, [r2, #0]
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d002      	beq.n	80066ea <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d105      	bne.n	80066f6 <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2260      	movs	r2, #96	@ 0x60
 80066fc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d007      	beq.n	8006724 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006722:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	2b08      	cmp	r3, #8
 800672a:	d110      	bne.n	800674e <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0220 	bic.w	r2, r2, #32
 800673a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800674a:	605a      	str	r2, [r3, #4]
          break;
 800674c:	e010      	b.n	8006770 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800675c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685a      	ldr	r2, [r3, #4]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f042 0220 	orr.w	r2, r2, #32
 800676c:	605a      	str	r2, [r3, #4]
          break;
 800676e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a1c      	ldr	r2, [pc, #112]	@ (80067e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d009      	beq.n	800678e <HAL_ADCEx_InjectedStart_IT+0x19e>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a1d      	ldr	r2, [pc, #116]	@ (80067f4 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d002      	beq.n	800678a <HAL_ADCEx_InjectedStart_IT+0x19a>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	e003      	b.n	8006792 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800678a:	4b1b      	ldr	r3, [pc, #108]	@ (80067f8 <HAL_ADCEx_InjectedStart_IT+0x208>)
 800678c:	e001      	b.n	8006792 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800678e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	4293      	cmp	r3, r2
 8006798:	d008      	beq.n	80067ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d005      	beq.n	80067ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b06      	cmp	r3, #6
 80067a4:	d002      	beq.n	80067ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b07      	cmp	r3, #7
 80067aa:	d10d      	bne.n	80067c8 <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff fdd5 	bl	8006360 <LL_ADC_INJ_GetTrigAuto>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d110      	bne.n	80067de <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7ff fe8c 	bl	80064de <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80067c6:	e00a      	b.n	80067de <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067cc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80067d4:	e003      	b.n	80067de <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	50000100 	.word	0x50000100
 80067ec:	50000300 	.word	0x50000300
 80067f0:	50000700 	.word	0x50000700
 80067f4:	50000500 	.word	0x50000500
 80067f8:	50000400 	.word	0x50000400

080067fc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b0b6      	sub	sp, #216	@ 0xd8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006856:	2300      	movs	r3, #0
 8006858:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 800685c:	2300      	movs	r3, #0
 800685e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800686c:	2b01      	cmp	r3, #1
 800686e:	d102      	bne.n	8006876 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8006870:	2302      	movs	r3, #2
 8006872:	f000 bcfd 	b.w	8007270 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800688a:	2b01      	cmp	r3, #1
 800688c:	d130      	bne.n	80068f0 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	2b09      	cmp	r3, #9
 8006894:	d179      	bne.n	800698a <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800689a:	2b00      	cmp	r3, #0
 800689c:	d010      	beq.n	80068c0 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	0e9b      	lsrs	r3, r3, #26
 80068a4:	025b      	lsls	r3, r3, #9
 80068a6:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ae:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80068b2:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068be:	e007      	b.n	80068d0 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	0e9b      	lsrs	r3, r3, #26
 80068c6:	025b      	lsls	r3, r3, #9
 80068c8:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80068cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068d6:	4b84      	ldr	r3, [pc, #528]	@ (8006ae8 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80068d8:	4013      	ands	r3, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	6812      	ldr	r2, [r2, #0]
 80068de:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80068e2:	430b      	orrs	r3, r1
 80068e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068ec:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80068ee:	e04c      	b.n	800698a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d11d      	bne.n	8006934 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	6a1a      	ldr	r2, [r3, #32]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00d      	beq.n	800692a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006918:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800691c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8006922:	4313      	orrs	r3, r2
 8006924:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006928:	e004      	b.n	8006934 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	3b01      	subs	r3, #1
 8006930:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	0e9b      	lsrs	r3, r3, #26
 800693a:	f003 021f 	and.w	r2, r3, #31
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	fa02 f303 	lsl.w	r3, r2, r3
 800694a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800694e:	4313      	orrs	r3, r2
 8006950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006958:	1e5a      	subs	r2, r3, #1
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006962:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006966:	431a      	orrs	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006970:	2b00      	cmp	r3, #0
 8006972:	d10a      	bne.n	800698a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800697a:	4b5b      	ldr	r3, [pc, #364]	@ (8006ae8 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 800697c:	4013      	ands	r3, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	6812      	ldr	r2, [r2, #0]
 8006986:	430b      	orrs	r3, r1
 8006988:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff fdb9 	bl	8006506 <LL_ADC_INJ_IsConversionOngoing>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d124      	bne.n	80069e4 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d112      	bne.n	80069ca <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80069b4:	055a      	lsls	r2, r3, #21
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80069bc:	051b      	lsls	r3, r3, #20
 80069be:	431a      	orrs	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	430a      	orrs	r2, r1
 80069c6:	60da      	str	r2, [r3, #12]
 80069c8:	e00c      	b.n	80069e4 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80069da:	055a      	lsls	r2, r3, #21
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	430a      	orrs	r2, r1
 80069e2:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7ff fd65 	bl	80064b8 <LL_ADC_REG_IsConversionOngoing>
 80069ee:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7ff fd85 	bl	8006506 <LL_ADC_INJ_IsConversionOngoing>
 80069fc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006a00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f040 822e 	bne.w	8006e66 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006a0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f040 8229 	bne.w	8006e66 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d003      	beq.n	8006a24 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d116      	bne.n	8006a52 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d108      	bne.n	8006a40 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8006a3c:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006a3e:	e01f      	b.n	8006a80 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8006a4e:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006a50:	e016      	b.n	8006a80 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d109      	bne.n	8006a70 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a60:	f043 0220 	orr.w	r2, r3, #32
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8006a6e:	e007      	b.n	8006a80 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8006a7e:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d110      	bne.n	8006aac <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	430b      	orrs	r3, r1
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 0202 	orr.w	r2, r2, #2
 8006aa8:	611a      	str	r2, [r3, #16]
 8006aaa:	e007      	b.n	8006abc <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	691a      	ldr	r2, [r3, #16]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0202 	bic.w	r2, r2, #2
 8006aba:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ac4:	d112      	bne.n	8006aec <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	f7ff fc53 	bl	800637c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f7ff fc2b 	bl	800633a <LL_ADC_SetSamplingTimeCommonConfig>
 8006ae4:	e011      	b.n	8006b0a <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8006ae6:	bf00      	nop
 8006ae8:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6818      	ldr	r0, [r3, #0]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8006af8:	461a      	mov	r2, r3
 8006afa:	f7ff fc3f 	bl	800637c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2100      	movs	r1, #0
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fc18 	bl	800633a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	695a      	ldr	r2, [r3, #20]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	08db      	lsrs	r3, r3, #3
 8006b16:	f003 0303 	and.w	r3, r3, #3
 8006b1a:	005b      	lsls	r3, r3, #1
 8006b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d022      	beq.n	8006b72 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6818      	ldr	r0, [r3, #0]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	6919      	ldr	r1, [r3, #16]
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b3c:	f7ff fb72 	bl	8006224 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6818      	ldr	r0, [r3, #0]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	6919      	ldr	r1, [r3, #16]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f7ff fbbe 	bl	80062ce <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d102      	bne.n	8006b68 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8006b62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b66:	e000      	b.n	8006b6a <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f7ff fbca 	bl	8006304 <LL_ADC_SetOffsetSaturation>
 8006b70:	e179      	b.n	8006e66 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2100      	movs	r1, #0
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7ff fb77 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10a      	bne.n	8006b9e <HAL_ADCEx_InjectedConfigChannel+0x352>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7ff fb6c 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006b94:	4603      	mov	r3, r0
 8006b96:	0e9b      	lsrs	r3, r3, #26
 8006b98:	f003 021f 	and.w	r2, r3, #31
 8006b9c:	e01e      	b.n	8006bdc <HAL_ADCEx_InjectedConfigChannel+0x390>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7ff fb61 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006baa:	4603      	mov	r3, r0
 8006bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bb4:	fa93 f3a3 	rbit	r3, r3
 8006bb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006bbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006bc0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006bc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d101      	bne.n	8006bd0 <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8006bcc:	2320      	movs	r3, #32
 8006bce:	e004      	b.n	8006bda <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 8006bd0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006bd4:	fab3 f383 	clz	r3, r3
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d105      	bne.n	8006bf4 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	0e9b      	lsrs	r3, r3, #26
 8006bee:	f003 031f 	and.w	r3, r3, #31
 8006bf2:	e018      	b.n	8006c26 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c00:	fa93 f3a3 	rbit	r3, r3
 8006c04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006c08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006c10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8006c18:	2320      	movs	r3, #32
 8006c1a:	e004      	b.n	8006c26 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8006c1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006c20:	fab3 f383 	clz	r3, r3
 8006c24:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d106      	bne.n	8006c38 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2100      	movs	r1, #0
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff fb30 	bl	8006298 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2101      	movs	r1, #1
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff fb14 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006c44:	4603      	mov	r3, r0
 8006c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10a      	bne.n	8006c64 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2101      	movs	r1, #1
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7ff fb09 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	0e9b      	lsrs	r3, r3, #26
 8006c5e:	f003 021f 	and.w	r2, r3, #31
 8006c62:	e01e      	b.n	8006ca2 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2101      	movs	r1, #1
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7ff fafe 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006c70:	4603      	mov	r3, r0
 8006c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c7a:	fa93 f3a3 	rbit	r3, r3
 8006c7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006c82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006c8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8006c92:	2320      	movs	r3, #32
 8006c94:	e004      	b.n	8006ca0 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8006c96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c9a:	fab3 f383 	clz	r3, r3
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d105      	bne.n	8006cba <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	0e9b      	lsrs	r3, r3, #26
 8006cb4:	f003 031f 	and.w	r3, r3, #31
 8006cb8:	e018      	b.n	8006cec <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cc6:	fa93 f3a3 	rbit	r3, r3
 8006cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006cce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cd2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8006cd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8006cde:	2320      	movs	r3, #32
 8006ce0:	e004      	b.n	8006cec <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8006ce2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ce6:	fab3 f383 	clz	r3, r3
 8006cea:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d106      	bne.n	8006cfe <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	2101      	movs	r1, #1
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff facd 	bl	8006298 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2102      	movs	r1, #2
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7ff fab1 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10a      	bne.n	8006d2a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2102      	movs	r1, #2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7ff faa6 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006d20:	4603      	mov	r3, r0
 8006d22:	0e9b      	lsrs	r3, r3, #26
 8006d24:	f003 021f 	and.w	r2, r3, #31
 8006d28:	e01e      	b.n	8006d68 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2102      	movs	r1, #2
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7ff fa9b 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d40:	fa93 f3a3 	rbit	r3, r3
 8006d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006d50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d101      	bne.n	8006d5c <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8006d58:	2320      	movs	r3, #32
 8006d5a:	e004      	b.n	8006d66 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8006d5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d60:	fab3 f383 	clz	r3, r3
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	0e9b      	lsrs	r3, r3, #26
 8006d7a:	f003 031f 	and.w	r3, r3, #31
 8006d7e:	e014      	b.n	8006daa <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d88:	fa93 f3a3 	rbit	r3, r3
 8006d8c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006d8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006d94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d101      	bne.n	8006da0 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8006d9c:	2320      	movs	r3, #32
 8006d9e:	e004      	b.n	8006daa <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8006da0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006da4:	fab3 f383 	clz	r3, r3
 8006da8:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d106      	bne.n	8006dbc <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2200      	movs	r2, #0
 8006db4:	2102      	movs	r1, #2
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7ff fa6e 	bl	8006298 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2103      	movs	r1, #3
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff fa52 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10a      	bne.n	8006de8 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2103      	movs	r1, #3
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fa47 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006dde:	4603      	mov	r3, r0
 8006de0:	0e9b      	lsrs	r3, r3, #26
 8006de2:	f003 021f 	and.w	r2, r3, #31
 8006de6:	e017      	b.n	8006e18 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2103      	movs	r1, #3
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7ff fa3c 	bl	800626c <LL_ADC_GetOffsetChannel>
 8006df4:	4603      	mov	r3, r0
 8006df6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006df8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006dfa:	fa93 f3a3 	rbit	r3, r3
 8006dfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006e00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e02:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006e04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8006e0a:	2320      	movs	r3, #32
 8006e0c:	e003      	b.n	8006e16 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8006e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e10:	fab3 f383 	clz	r3, r3
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d105      	bne.n	8006e30 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	0e9b      	lsrs	r3, r3, #26
 8006e2a:	f003 031f 	and.w	r3, r3, #31
 8006e2e:	e011      	b.n	8006e54 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e38:	fa93 f3a3 	rbit	r3, r3
 8006e3c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006e3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e40:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006e42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8006e48:	2320      	movs	r3, #32
 8006e4a:	e003      	b.n	8006e54 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8006e4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e4e:	fab3 f383 	clz	r3, r3
 8006e52:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d106      	bne.n	8006e66 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2103      	movs	r1, #3
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7ff fa19 	bl	8006298 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7ff fae4 	bl	8006438 <LL_ADC_IsEnabled>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f040 813d 	bne.w	80070f2 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6818      	ldr	r0, [r3, #0]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	6819      	ldr	r1, [r3, #0]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	461a      	mov	r2, r3
 8006e86:	f7ff faa5 	bl	80063d4 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	4aa2      	ldr	r2, [pc, #648]	@ (8007118 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	f040 812e 	bne.w	80070f2 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10b      	bne.n	8006ebe <HAL_ADCEx_InjectedConfigChannel+0x672>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	0e9b      	lsrs	r3, r3, #26
 8006eac:	3301      	adds	r3, #1
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	2b09      	cmp	r3, #9
 8006eb4:	bf94      	ite	ls
 8006eb6:	2301      	movls	r3, #1
 8006eb8:	2300      	movhi	r3, #0
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	e019      	b.n	8006ef2 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ec6:	fa93 f3a3 	rbit	r3, r3
 8006eca:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006ecc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ece:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006ed0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8006ed6:	2320      	movs	r3, #32
 8006ed8:	e003      	b.n	8006ee2 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8006eda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006edc:	fab3 f383 	clz	r3, r3
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	f003 031f 	and.w	r3, r3, #31
 8006ee8:	2b09      	cmp	r3, #9
 8006eea:	bf94      	ite	ls
 8006eec:	2301      	movls	r3, #1
 8006eee:	2300      	movhi	r3, #0
 8006ef0:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d079      	beq.n	8006fea <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d107      	bne.n	8006f12 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	0e9b      	lsrs	r3, r3, #26
 8006f08:	3301      	adds	r3, #1
 8006f0a:	069b      	lsls	r3, r3, #26
 8006f0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006f10:	e015      	b.n	8006f3e <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f1a:	fa93 f3a3 	rbit	r3, r3
 8006f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006f20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f22:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8006f24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8006f2a:	2320      	movs	r3, #32
 8006f2c:	e003      	b.n	8006f36 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8006f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f30:	fab3 f383 	clz	r3, r3
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	3301      	adds	r3, #1
 8006f38:	069b      	lsls	r3, r3, #26
 8006f3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d109      	bne.n	8006f5e <HAL_ADCEx_InjectedConfigChannel+0x712>
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	0e9b      	lsrs	r3, r3, #26
 8006f50:	3301      	adds	r3, #1
 8006f52:	f003 031f 	and.w	r3, r3, #31
 8006f56:	2101      	movs	r1, #1
 8006f58:	fa01 f303 	lsl.w	r3, r1, r3
 8006f5c:	e017      	b.n	8006f8e <HAL_ADCEx_InjectedConfigChannel+0x742>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f66:	fa93 f3a3 	rbit	r3, r3
 8006f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8006f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f6e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006f70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8006f76:	2320      	movs	r3, #32
 8006f78:	e003      	b.n	8006f82 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8006f7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f7c:	fab3 f383 	clz	r3, r3
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	3301      	adds	r3, #1
 8006f84:	f003 031f 	and.w	r3, r3, #31
 8006f88:	2101      	movs	r1, #1
 8006f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f8e:	ea42 0103 	orr.w	r1, r2, r3
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10a      	bne.n	8006fb4 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	0e9b      	lsrs	r3, r3, #26
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	f003 021f 	and.w	r2, r3, #31
 8006faa:	4613      	mov	r3, r2
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	4413      	add	r3, r2
 8006fb0:	051b      	lsls	r3, r3, #20
 8006fb2:	e018      	b.n	8006fe6 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbc:	fa93 f3a3 	rbit	r3, r3
 8006fc0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d101      	bne.n	8006fd0 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8006fcc:	2320      	movs	r3, #32
 8006fce:	e003      	b.n	8006fd8 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8006fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd2:	fab3 f383 	clz	r3, r3
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	3301      	adds	r3, #1
 8006fda:	f003 021f 	and.w	r2, r3, #31
 8006fde:	4613      	mov	r3, r2
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	4413      	add	r3, r2
 8006fe4:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fe6:	430b      	orrs	r3, r1
 8006fe8:	e07e      	b.n	80070e8 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d107      	bne.n	8007006 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	0e9b      	lsrs	r3, r3, #26
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	069b      	lsls	r3, r3, #26
 8007000:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007004:	e015      	b.n	8007032 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800700c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700e:	fa93 f3a3 	rbit	r3, r3
 8007012:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800701e:	2320      	movs	r3, #32
 8007020:	e003      	b.n	800702a <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8007022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007024:	fab3 f383 	clz	r3, r3
 8007028:	b2db      	uxtb	r3, r3
 800702a:	3301      	adds	r3, #1
 800702c:	069b      	lsls	r3, r3, #26
 800702e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800703a:	2b00      	cmp	r3, #0
 800703c:	d109      	bne.n	8007052 <HAL_ADCEx_InjectedConfigChannel+0x806>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	0e9b      	lsrs	r3, r3, #26
 8007044:	3301      	adds	r3, #1
 8007046:	f003 031f 	and.w	r3, r3, #31
 800704a:	2101      	movs	r1, #1
 800704c:	fa01 f303 	lsl.w	r3, r1, r3
 8007050:	e017      	b.n	8007082 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	fa93 f3a3 	rbit	r3, r3
 800705e:	61bb      	str	r3, [r7, #24]
  return result;
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 800706a:	2320      	movs	r3, #32
 800706c:	e003      	b.n	8007076 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 800706e:	6a3b      	ldr	r3, [r7, #32]
 8007070:	fab3 f383 	clz	r3, r3
 8007074:	b2db      	uxtb	r3, r3
 8007076:	3301      	adds	r3, #1
 8007078:	f003 031f 	and.w	r3, r3, #31
 800707c:	2101      	movs	r1, #1
 800707e:	fa01 f303 	lsl.w	r3, r1, r3
 8007082:	ea42 0103 	orr.w	r1, r2, r3
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10d      	bne.n	80070ae <HAL_ADCEx_InjectedConfigChannel+0x862>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	0e9b      	lsrs	r3, r3, #26
 8007098:	3301      	adds	r3, #1
 800709a:	f003 021f 	and.w	r2, r3, #31
 800709e:	4613      	mov	r3, r2
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	4413      	add	r3, r2
 80070a4:	3b1e      	subs	r3, #30
 80070a6:	051b      	lsls	r3, r3, #20
 80070a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80070ac:	e01b      	b.n	80070e6 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	fa93 f3a3 	rbit	r3, r3
 80070ba:	60fb      	str	r3, [r7, #12]
  return result;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 80070c6:	2320      	movs	r3, #32
 80070c8:	e003      	b.n	80070d2 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	fab3 f383 	clz	r3, r3
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	3301      	adds	r3, #1
 80070d4:	f003 021f 	and.w	r2, r3, #31
 80070d8:	4613      	mov	r3, r2
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	4413      	add	r3, r2
 80070de:	3b1e      	subs	r3, #30
 80070e0:	051b      	lsls	r3, r3, #20
 80070e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070e6:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070ec:	4619      	mov	r1, r3
 80070ee:	f7ff f945 	bl	800637c <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	4b09      	ldr	r3, [pc, #36]	@ (800711c <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80070f8:	4013      	ands	r3, r2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 80b2 	beq.w	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007108:	d004      	beq.n	8007114 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a04      	ldr	r2, [pc, #16]	@ (8007120 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d109      	bne.n	8007128 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8007114:	4b03      	ldr	r3, [pc, #12]	@ (8007124 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8007116:	e008      	b.n	800712a <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8007118:	407f0000 	.word	0x407f0000
 800711c:	80080000 	.word	0x80080000
 8007120:	50000100 	.word	0x50000100
 8007124:	50000300 	.word	0x50000300
 8007128:	4b53      	ldr	r3, [pc, #332]	@ (8007278 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800712a:	4618      	mov	r0, r3
 800712c:	f7ff f86c 	bl	8006208 <LL_ADC_GetCommonPathInternalCh>
 8007130:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a50      	ldr	r2, [pc, #320]	@ (800727c <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d004      	beq.n	8007148 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a4f      	ldr	r2, [pc, #316]	@ (8007280 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d139      	bne.n	80071bc <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007148:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800714c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d133      	bne.n	80071bc <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800715c:	d004      	beq.n	8007168 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a48      	ldr	r2, [pc, #288]	@ (8007284 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d17a      	bne.n	800725e <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007170:	d004      	beq.n	800717c <HAL_ADCEx_InjectedConfigChannel+0x930>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a44      	ldr	r2, [pc, #272]	@ (8007288 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d101      	bne.n	8007180 <HAL_ADCEx_InjectedConfigChannel+0x934>
 800717c:	4a43      	ldr	r2, [pc, #268]	@ (800728c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800717e:	e000      	b.n	8007182 <HAL_ADCEx_InjectedConfigChannel+0x936>
 8007180:	4a3d      	ldr	r2, [pc, #244]	@ (8007278 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8007182:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007186:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800718a:	4619      	mov	r1, r3
 800718c:	4610      	mov	r0, r2
 800718e:	f7ff f828 	bl	80061e2 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8007192:	4b3f      	ldr	r3, [pc, #252]	@ (8007290 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	099b      	lsrs	r3, r3, #6
 8007198:	4a3e      	ldr	r2, [pc, #248]	@ (8007294 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 800719a:	fba2 2303 	umull	r2, r3, r2, r3
 800719e:	099a      	lsrs	r2, r3, #6
 80071a0:	4613      	mov	r3, r2
 80071a2:	005b      	lsls	r3, r3, #1
 80071a4:	4413      	add	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80071aa:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80071ac:	e002      	b.n	80071b4 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	3b01      	subs	r3, #1
 80071b2:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1f9      	bne.n	80071ae <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80071ba:	e050      	b.n	800725e <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a35      	ldr	r2, [pc, #212]	@ (8007298 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d125      	bne.n	8007212 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80071c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d11f      	bne.n	8007212 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a2c      	ldr	r2, [pc, #176]	@ (8007288 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d104      	bne.n	80071e6 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a2e      	ldr	r2, [pc, #184]	@ (800729c <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d03d      	beq.n	8007262 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071ee:	d004      	beq.n	80071fa <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a24      	ldr	r2, [pc, #144]	@ (8007288 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d101      	bne.n	80071fe <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 80071fa:	4a24      	ldr	r2, [pc, #144]	@ (800728c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80071fc:	e000      	b.n	8007200 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 80071fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007278 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8007200:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007204:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007208:	4619      	mov	r1, r3
 800720a:	4610      	mov	r0, r2
 800720c:	f7fe ffe9 	bl	80061e2 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007210:	e027      	b.n	8007262 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a22      	ldr	r2, [pc, #136]	@ (80072a0 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d123      	bne.n	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800721c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d11d      	bne.n	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a16      	ldr	r2, [pc, #88]	@ (8007288 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d018      	beq.n	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800723a:	d004      	beq.n	8007246 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a11      	ldr	r2, [pc, #68]	@ (8007288 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d101      	bne.n	800724a <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8007246:	4a11      	ldr	r2, [pc, #68]	@ (800728c <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8007248:	e000      	b.n	800724c <HAL_ADCEx_InjectedConfigChannel+0xa00>
 800724a:	4a0b      	ldr	r2, [pc, #44]	@ (8007278 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800724c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007250:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007254:	4619      	mov	r1, r3
 8007256:	4610      	mov	r0, r2
 8007258:	f7fe ffc3 	bl	80061e2 <LL_ADC_SetCommonPathInternalCh>
 800725c:	e002      	b.n	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800725e:	bf00      	nop
 8007260:	e000      	b.n	8007264 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007262:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800726c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007270:	4618      	mov	r0, r3
 8007272:	37d8      	adds	r7, #216	@ 0xd8
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}
 8007278:	50000700 	.word	0x50000700
 800727c:	c3210000 	.word	0xc3210000
 8007280:	90c00010 	.word	0x90c00010
 8007284:	50000600 	.word	0x50000600
 8007288:	50000100 	.word	0x50000100
 800728c:	50000300 	.word	0x50000300
 8007290:	2000000c 	.word	0x2000000c
 8007294:	053e2d63 	.word	0x053e2d63
 8007298:	c7520000 	.word	0xc7520000
 800729c:	50000500 	.word	0x50000500
 80072a0:	cb840000 	.word	0xcb840000

080072a4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80072a4:	b590      	push	{r4, r7, lr}
 80072a6:	b0a1      	sub	sp, #132	@ 0x84
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072ae:	2300      	movs	r3, #0
 80072b0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80072be:	2302      	movs	r3, #2
 80072c0:	e0e7      	b.n	8007492 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80072ca:	2300      	movs	r3, #0
 80072cc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80072ce:	2300      	movs	r3, #0
 80072d0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072da:	d102      	bne.n	80072e2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80072dc:	4b6f      	ldr	r3, [pc, #444]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80072de:	60bb      	str	r3, [r7, #8]
 80072e0:	e009      	b.n	80072f6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a6e      	ldr	r2, [pc, #440]	@ (80074a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d102      	bne.n	80072f2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80072ec:	4b6d      	ldr	r3, [pc, #436]	@ (80074a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80072ee:	60bb      	str	r3, [r7, #8]
 80072f0:	e001      	b.n	80072f6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80072f2:	2300      	movs	r3, #0
 80072f4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10b      	bne.n	8007314 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007300:	f043 0220 	orr.w	r2, r3, #32
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e0be      	b.n	8007492 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	4618      	mov	r0, r3
 8007318:	f7ff f8ce 	bl	80064b8 <LL_ADC_REG_IsConversionOngoing>
 800731c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff f8c8 	bl	80064b8 <LL_ADC_REG_IsConversionOngoing>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	f040 80a0 	bne.w	8007470 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007330:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007332:	2b00      	cmp	r3, #0
 8007334:	f040 809c 	bne.w	8007470 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007340:	d004      	beq.n	800734c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a55      	ldr	r2, [pc, #340]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d101      	bne.n	8007350 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800734c:	4b56      	ldr	r3, [pc, #344]	@ (80074a8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800734e:	e000      	b.n	8007352 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8007350:	4b56      	ldr	r3, [pc, #344]	@ (80074ac <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8007352:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d04b      	beq.n	80073f4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800735c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	6859      	ldr	r1, [r3, #4]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800736e:	035b      	lsls	r3, r3, #13
 8007370:	430b      	orrs	r3, r1
 8007372:	431a      	orrs	r2, r3
 8007374:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007376:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007380:	d004      	beq.n	800738c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a45      	ldr	r2, [pc, #276]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d10f      	bne.n	80073ac <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800738c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007390:	f7ff f852 	bl	8006438 <LL_ADC_IsEnabled>
 8007394:	4604      	mov	r4, r0
 8007396:	4841      	ldr	r0, [pc, #260]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007398:	f7ff f84e 	bl	8006438 <LL_ADC_IsEnabled>
 800739c:	4603      	mov	r3, r0
 800739e:	4323      	orrs	r3, r4
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf0c      	ite	eq
 80073a4:	2301      	moveq	r3, #1
 80073a6:	2300      	movne	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	e012      	b.n	80073d2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80073ac:	483c      	ldr	r0, [pc, #240]	@ (80074a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80073ae:	f7ff f843 	bl	8006438 <LL_ADC_IsEnabled>
 80073b2:	4604      	mov	r4, r0
 80073b4:	483b      	ldr	r0, [pc, #236]	@ (80074a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80073b6:	f7ff f83f 	bl	8006438 <LL_ADC_IsEnabled>
 80073ba:	4603      	mov	r3, r0
 80073bc:	431c      	orrs	r4, r3
 80073be:	483c      	ldr	r0, [pc, #240]	@ (80074b0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80073c0:	f7ff f83a 	bl	8006438 <LL_ADC_IsEnabled>
 80073c4:	4603      	mov	r3, r0
 80073c6:	4323      	orrs	r3, r4
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	bf0c      	ite	eq
 80073cc:	2301      	moveq	r3, #1
 80073ce:	2300      	movne	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d056      	beq.n	8007484 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80073d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80073de:	f023 030f 	bic.w	r3, r3, #15
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	6811      	ldr	r1, [r2, #0]
 80073e6:	683a      	ldr	r2, [r7, #0]
 80073e8:	6892      	ldr	r2, [r2, #8]
 80073ea:	430a      	orrs	r2, r1
 80073ec:	431a      	orrs	r2, r3
 80073ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073f0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80073f2:	e047      	b.n	8007484 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80073f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80073fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073fe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007408:	d004      	beq.n	8007414 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a23      	ldr	r2, [pc, #140]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d10f      	bne.n	8007434 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007414:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007418:	f7ff f80e 	bl	8006438 <LL_ADC_IsEnabled>
 800741c:	4604      	mov	r4, r0
 800741e:	481f      	ldr	r0, [pc, #124]	@ (800749c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007420:	f7ff f80a 	bl	8006438 <LL_ADC_IsEnabled>
 8007424:	4603      	mov	r3, r0
 8007426:	4323      	orrs	r3, r4
 8007428:	2b00      	cmp	r3, #0
 800742a:	bf0c      	ite	eq
 800742c:	2301      	moveq	r3, #1
 800742e:	2300      	movne	r3, #0
 8007430:	b2db      	uxtb	r3, r3
 8007432:	e012      	b.n	800745a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007434:	481a      	ldr	r0, [pc, #104]	@ (80074a0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007436:	f7fe ffff 	bl	8006438 <LL_ADC_IsEnabled>
 800743a:	4604      	mov	r4, r0
 800743c:	4819      	ldr	r0, [pc, #100]	@ (80074a4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800743e:	f7fe fffb 	bl	8006438 <LL_ADC_IsEnabled>
 8007442:	4603      	mov	r3, r0
 8007444:	431c      	orrs	r4, r3
 8007446:	481a      	ldr	r0, [pc, #104]	@ (80074b0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007448:	f7fe fff6 	bl	8006438 <LL_ADC_IsEnabled>
 800744c:	4603      	mov	r3, r0
 800744e:	4323      	orrs	r3, r4
 8007450:	2b00      	cmp	r3, #0
 8007452:	bf0c      	ite	eq
 8007454:	2301      	moveq	r3, #1
 8007456:	2300      	movne	r3, #0
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d012      	beq.n	8007484 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800745e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007466:	f023 030f 	bic.w	r3, r3, #15
 800746a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800746c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800746e:	e009      	b.n	8007484 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007474:	f043 0220 	orr.w	r2, r3, #32
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007482:	e000      	b.n	8007486 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007484:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800748e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007492:	4618      	mov	r0, r3
 8007494:	3784      	adds	r7, #132	@ 0x84
 8007496:	46bd      	mov	sp, r7
 8007498:	bd90      	pop	{r4, r7, pc}
 800749a:	bf00      	nop
 800749c:	50000100 	.word	0x50000100
 80074a0:	50000400 	.word	0x50000400
 80074a4:	50000500 	.word	0x50000500
 80074a8:	50000300 	.word	0x50000300
 80074ac:	50000700 	.word	0x50000700
 80074b0:	50000600 	.word	0x50000600

080074b4 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e023      	b.n	800750e <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d106      	bne.n	80074e0 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7fc ff38 	bl	8004350 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3708      	adds	r7, #8
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
	...

08007518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007528:	4b0c      	ldr	r3, [pc, #48]	@ (800755c <__NVIC_SetPriorityGrouping+0x44>)
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007534:	4013      	ands	r3, r2
 8007536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007540:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800754a:	4a04      	ldr	r2, [pc, #16]	@ (800755c <__NVIC_SetPriorityGrouping+0x44>)
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	60d3      	str	r3, [r2, #12]
}
 8007550:	bf00      	nop
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	e000ed00 	.word	0xe000ed00

08007560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007560:	b480      	push	{r7}
 8007562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007564:	4b04      	ldr	r3, [pc, #16]	@ (8007578 <__NVIC_GetPriorityGrouping+0x18>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	0a1b      	lsrs	r3, r3, #8
 800756a:	f003 0307 	and.w	r3, r3, #7
}
 800756e:	4618      	mov	r0, r3
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	e000ed00 	.word	0xe000ed00

0800757c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	4603      	mov	r3, r0
 8007584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800758a:	2b00      	cmp	r3, #0
 800758c:	db0b      	blt.n	80075a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800758e:	79fb      	ldrb	r3, [r7, #7]
 8007590:	f003 021f 	and.w	r2, r3, #31
 8007594:	4907      	ldr	r1, [pc, #28]	@ (80075b4 <__NVIC_EnableIRQ+0x38>)
 8007596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800759a:	095b      	lsrs	r3, r3, #5
 800759c:	2001      	movs	r0, #1
 800759e:	fa00 f202 	lsl.w	r2, r0, r2
 80075a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	e000e100 	.word	0xe000e100

080075b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4603      	mov	r3, r0
 80075c0:	6039      	str	r1, [r7, #0]
 80075c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	db0a      	blt.n	80075e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	b2da      	uxtb	r2, r3
 80075d0:	490c      	ldr	r1, [pc, #48]	@ (8007604 <__NVIC_SetPriority+0x4c>)
 80075d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075d6:	0112      	lsls	r2, r2, #4
 80075d8:	b2d2      	uxtb	r2, r2
 80075da:	440b      	add	r3, r1
 80075dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80075e0:	e00a      	b.n	80075f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	4908      	ldr	r1, [pc, #32]	@ (8007608 <__NVIC_SetPriority+0x50>)
 80075e8:	79fb      	ldrb	r3, [r7, #7]
 80075ea:	f003 030f 	and.w	r3, r3, #15
 80075ee:	3b04      	subs	r3, #4
 80075f0:	0112      	lsls	r2, r2, #4
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	440b      	add	r3, r1
 80075f6:	761a      	strb	r2, [r3, #24]
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	e000e100 	.word	0xe000e100
 8007608:	e000ed00 	.word	0xe000ed00

0800760c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800760c:	b480      	push	{r7}
 800760e:	b089      	sub	sp, #36	@ 0x24
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	f1c3 0307 	rsb	r3, r3, #7
 8007626:	2b04      	cmp	r3, #4
 8007628:	bf28      	it	cs
 800762a:	2304      	movcs	r3, #4
 800762c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	3304      	adds	r3, #4
 8007632:	2b06      	cmp	r3, #6
 8007634:	d902      	bls.n	800763c <NVIC_EncodePriority+0x30>
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	3b03      	subs	r3, #3
 800763a:	e000      	b.n	800763e <NVIC_EncodePriority+0x32>
 800763c:	2300      	movs	r3, #0
 800763e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007640:	f04f 32ff 	mov.w	r2, #4294967295
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	fa02 f303 	lsl.w	r3, r2, r3
 800764a:	43da      	mvns	r2, r3
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	401a      	ands	r2, r3
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007654:	f04f 31ff 	mov.w	r1, #4294967295
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	fa01 f303 	lsl.w	r3, r1, r3
 800765e:	43d9      	mvns	r1, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007664:	4313      	orrs	r3, r2
         );
}
 8007666:	4618      	mov	r0, r3
 8007668:	3724      	adds	r7, #36	@ 0x24
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
	...

08007674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	3b01      	subs	r3, #1
 8007680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007684:	d301      	bcc.n	800768a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007686:	2301      	movs	r3, #1
 8007688:	e00f      	b.n	80076aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800768a:	4a0a      	ldr	r2, [pc, #40]	@ (80076b4 <SysTick_Config+0x40>)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	3b01      	subs	r3, #1
 8007690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007692:	210f      	movs	r1, #15
 8007694:	f04f 30ff 	mov.w	r0, #4294967295
 8007698:	f7ff ff8e 	bl	80075b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800769c:	4b05      	ldr	r3, [pc, #20]	@ (80076b4 <SysTick_Config+0x40>)
 800769e:	2200      	movs	r2, #0
 80076a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80076a2:	4b04      	ldr	r3, [pc, #16]	@ (80076b4 <SysTick_Config+0x40>)
 80076a4:	2207      	movs	r2, #7
 80076a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	e000e010 	.word	0xe000e010

080076b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f7ff ff29 	bl	8007518 <__NVIC_SetPriorityGrouping>
}
 80076c6:	bf00      	nop
 80076c8:	3708      	adds	r7, #8
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b086      	sub	sp, #24
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	4603      	mov	r3, r0
 80076d6:	60b9      	str	r1, [r7, #8]
 80076d8:	607a      	str	r2, [r7, #4]
 80076da:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80076dc:	f7ff ff40 	bl	8007560 <__NVIC_GetPriorityGrouping>
 80076e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	68b9      	ldr	r1, [r7, #8]
 80076e6:	6978      	ldr	r0, [r7, #20]
 80076e8:	f7ff ff90 	bl	800760c <NVIC_EncodePriority>
 80076ec:	4602      	mov	r2, r0
 80076ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076f2:	4611      	mov	r1, r2
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff ff5f 	bl	80075b8 <__NVIC_SetPriority>
}
 80076fa:	bf00      	nop
 80076fc:	3718      	adds	r7, #24
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b082      	sub	sp, #8
 8007706:	af00      	add	r7, sp, #0
 8007708:	4603      	mov	r3, r0
 800770a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800770c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007710:	4618      	mov	r0, r3
 8007712:	f7ff ff33 	bl	800757c <__NVIC_EnableIRQ>
}
 8007716:	bf00      	nop
 8007718:	3708      	adds	r7, #8
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	b082      	sub	sp, #8
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7ff ffa4 	bl	8007674 <SysTick_Config>
 800772c:	4603      	mov	r3, r0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e08d      	b.n	8007866 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	4b47      	ldr	r3, [pc, #284]	@ (8007870 <HAL_DMA_Init+0x138>)
 8007752:	429a      	cmp	r2, r3
 8007754:	d80f      	bhi.n	8007776 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	4b45      	ldr	r3, [pc, #276]	@ (8007874 <HAL_DMA_Init+0x13c>)
 800775e:	4413      	add	r3, r2
 8007760:	4a45      	ldr	r2, [pc, #276]	@ (8007878 <HAL_DMA_Init+0x140>)
 8007762:	fba2 2303 	umull	r2, r3, r2, r3
 8007766:	091b      	lsrs	r3, r3, #4
 8007768:	009a      	lsls	r2, r3, #2
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a42      	ldr	r2, [pc, #264]	@ (800787c <HAL_DMA_Init+0x144>)
 8007772:	641a      	str	r2, [r3, #64]	@ 0x40
 8007774:	e00e      	b.n	8007794 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	4b40      	ldr	r3, [pc, #256]	@ (8007880 <HAL_DMA_Init+0x148>)
 800777e:	4413      	add	r3, r2
 8007780:	4a3d      	ldr	r2, [pc, #244]	@ (8007878 <HAL_DMA_Init+0x140>)
 8007782:	fba2 2303 	umull	r2, r3, r2, r3
 8007786:	091b      	lsrs	r3, r3, #4
 8007788:	009a      	lsls	r2, r3, #2
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a3c      	ldr	r2, [pc, #240]	@ (8007884 <HAL_DMA_Init+0x14c>)
 8007792:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80077aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80077b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	4313      	orrs	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 fa2c 	bl	8007c44 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077f4:	d102      	bne.n	80077fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685a      	ldr	r2, [r3, #4]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007804:	b2d2      	uxtb	r2, r2
 8007806:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007810:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d010      	beq.n	800783c <HAL_DMA_Init+0x104>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	2b04      	cmp	r3, #4
 8007820:	d80c      	bhi.n	800783c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 fa4c 	bl	8007cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800782c:	2200      	movs	r2, #0
 800782e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007838:	605a      	str	r2, [r3, #4]
 800783a:	e008      	b.n	800784e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	40020407 	.word	0x40020407
 8007874:	bffdfff8 	.word	0xbffdfff8
 8007878:	cccccccd 	.word	0xcccccccd
 800787c:	40020000 	.word	0x40020000
 8007880:	bffdfbf8 	.word	0xbffdfbf8
 8007884:	40020400 	.word	0x40020400

08007888 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
 8007894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_DMA_Start_IT+0x20>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e066      	b.n	8007976 <HAL_DMA_Start_IT+0xee>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d155      	bne.n	8007968 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2202      	movs	r2, #2
 80078c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f022 0201 	bic.w	r2, r2, #1
 80078d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	68b9      	ldr	r1, [r7, #8]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 f970 	bl	8007bc6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d008      	beq.n	8007900 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f042 020e 	orr.w	r2, r2, #14
 80078fc:	601a      	str	r2, [r3, #0]
 80078fe:	e00f      	b.n	8007920 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0204 	bic.w	r2, r2, #4
 800790e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f042 020a 	orr.w	r2, r2, #10
 800791e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d007      	beq.n	800793e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007938:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800793c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007942:	2b00      	cmp	r3, #0
 8007944:	d007      	beq.n	8007956 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007950:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007954:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f042 0201 	orr.w	r2, r2, #1
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	e005      	b.n	8007974 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007970:	2302      	movs	r3, #2
 8007972:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007974:	7dfb      	ldrb	r3, [r7, #23]
}
 8007976:	4618      	mov	r0, r3
 8007978:	3718      	adds	r7, #24
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}

0800797e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b084      	sub	sp, #16
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d00d      	beq.n	80079b2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2204      	movs	r2, #4
 800799a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
 80079b0:	e047      	b.n	8007a42 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 020e 	bic.w	r2, r2, #14
 80079c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0201 	bic.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e6:	f003 021f 	and.w	r2, r3, #31
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ee:	2101      	movs	r1, #1
 80079f0:	fa01 f202 	lsl.w	r2, r1, r2
 80079f4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80079fe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00c      	beq.n	8007a22 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a16:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007a20:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d003      	beq.n	8007a42 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	4798      	blx	r3
    }
  }
  return status;
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	2204      	movs	r2, #4
 8007a6e:	409a      	lsls	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	4013      	ands	r3, r2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d026      	beq.n	8007ac6 <HAL_DMA_IRQHandler+0x7a>
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	f003 0304 	and.w	r3, r3, #4
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d021      	beq.n	8007ac6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0320 	and.w	r3, r3, #32
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d107      	bne.n	8007aa0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f022 0204 	bic.w	r2, r2, #4
 8007a9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa4:	f003 021f 	and.w	r2, r3, #31
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	2104      	movs	r1, #4
 8007aae:	fa01 f202 	lsl.w	r2, r1, r2
 8007ab2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d071      	beq.n	8007ba0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007ac4:	e06c      	b.n	8007ba0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aca:	f003 031f 	and.w	r3, r3, #31
 8007ace:	2202      	movs	r2, #2
 8007ad0:	409a      	lsls	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d02e      	beq.n	8007b38 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	f003 0302 	and.w	r3, r3, #2
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d029      	beq.n	8007b38 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d10b      	bne.n	8007b0a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 020a 	bic.w	r2, r2, #10
 8007b00:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0e:	f003 021f 	and.w	r2, r3, #31
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b16:	2102      	movs	r1, #2
 8007b18:	fa01 f202 	lsl.w	r2, r1, r2
 8007b1c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d038      	beq.n	8007ba0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007b36:	e033      	b.n	8007ba0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3c:	f003 031f 	and.w	r3, r3, #31
 8007b40:	2208      	movs	r2, #8
 8007b42:	409a      	lsls	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4013      	ands	r3, r2
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d02a      	beq.n	8007ba2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f003 0308 	and.w	r3, r3, #8
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d025      	beq.n	8007ba2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 020e 	bic.w	r2, r2, #14
 8007b64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6a:	f003 021f 	and.w	r2, r3, #31
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b72:	2101      	movs	r1, #1
 8007b74:	fa01 f202 	lsl.w	r2, r1, r2
 8007b78:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d004      	beq.n	8007ba2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007ba0:	bf00      	nop
 8007ba2:	bf00      	nop
}
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b083      	sub	sp, #12
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007bb8:	b2db      	uxtb	r3, r3
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr

08007bc6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bc6:	b480      	push	{r7}
 8007bc8:	b085      	sub	sp, #20
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	60f8      	str	r0, [r7, #12]
 8007bce:	60b9      	str	r1, [r7, #8]
 8007bd0:	607a      	str	r2, [r7, #4]
 8007bd2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007bdc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d004      	beq.n	8007bf0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007bee:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bf4:	f003 021f 	and.w	r2, r3, #31
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8007c02:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	683a      	ldr	r2, [r7, #0]
 8007c0a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	2b10      	cmp	r3, #16
 8007c12:	d108      	bne.n	8007c26 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007c24:	e007      	b.n	8007c36 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	60da      	str	r2, [r3, #12]
}
 8007c36:	bf00      	nop
 8007c38:	3714      	adds	r7, #20
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
	...

08007c44 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b087      	sub	sp, #28
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	4b16      	ldr	r3, [pc, #88]	@ (8007cac <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d802      	bhi.n	8007c5e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007c58:	4b15      	ldr	r3, [pc, #84]	@ (8007cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007c5a:	617b      	str	r3, [r7, #20]
 8007c5c:	e001      	b.n	8007c62 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007c5e:	4b15      	ldr	r3, [pc, #84]	@ (8007cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007c60:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	3b08      	subs	r3, #8
 8007c6e:	4a12      	ldr	r2, [pc, #72]	@ (8007cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007c70:	fba2 2303 	umull	r2, r3, r2, r3
 8007c74:	091b      	lsrs	r3, r3, #4
 8007c76:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c7c:	089b      	lsrs	r3, r3, #2
 8007c7e:	009a      	lsls	r2, r3, #2
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	4413      	add	r3, r2
 8007c84:	461a      	mov	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a0b      	ldr	r2, [pc, #44]	@ (8007cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007c8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f003 031f 	and.w	r3, r3, #31
 8007c96:	2201      	movs	r2, #1
 8007c98:	409a      	lsls	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007c9e:	bf00      	nop
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	40020407 	.word	0x40020407
 8007cb0:	40020800 	.word	0x40020800
 8007cb4:	40020820 	.word	0x40020820
 8007cb8:	cccccccd 	.word	0xcccccccd
 8007cbc:	40020880 	.word	0x40020880

08007cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b085      	sub	sp, #20
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	461a      	mov	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a08      	ldr	r2, [pc, #32]	@ (8007d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007ce2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	f003 031f 	and.w	r3, r3, #31
 8007cec:	2201      	movs	r2, #1
 8007cee:	409a      	lsls	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007cf4:	bf00      	nop
 8007cf6:	3714      	adds	r7, #20
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr
 8007d00:	1000823f 	.word	0x1000823f
 8007d04:	40020940 	.word	0x40020940

08007d08 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d101      	bne.n	8007d1a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e147      	b.n	8007faa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d106      	bne.n	8007d34 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f7fc fb2e 	bl	8004390 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	699a      	ldr	r2, [r3, #24]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0210 	bic.w	r2, r2, #16
 8007d42:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007d44:	f7fd faf4 	bl	8005330 <HAL_GetTick>
 8007d48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007d4a:	e012      	b.n	8007d72 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007d4c:	f7fd faf0 	bl	8005330 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	2b0a      	cmp	r3, #10
 8007d58:	d90b      	bls.n	8007d72 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d5e:	f043 0201 	orr.w	r2, r3, #1
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2203      	movs	r2, #3
 8007d6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e11b      	b.n	8007faa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	699b      	ldr	r3, [r3, #24]
 8007d78:	f003 0308 	and.w	r3, r3, #8
 8007d7c:	2b08      	cmp	r3, #8
 8007d7e:	d0e5      	beq.n	8007d4c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	699a      	ldr	r2, [r3, #24]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f042 0201 	orr.w	r2, r2, #1
 8007d8e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007d90:	f7fd face 	bl	8005330 <HAL_GetTick>
 8007d94:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007d96:	e012      	b.n	8007dbe <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007d98:	f7fd faca 	bl	8005330 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	2b0a      	cmp	r3, #10
 8007da4:	d90b      	bls.n	8007dbe <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007daa:	f043 0201 	orr.w	r2, r3, #1
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2203      	movs	r2, #3
 8007db6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e0f5      	b.n	8007faa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	699b      	ldr	r3, [r3, #24]
 8007dc4:	f003 0301 	and.w	r3, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d0e5      	beq.n	8007d98 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	699a      	ldr	r2, [r3, #24]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f042 0202 	orr.w	r2, r2, #2
 8007dda:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a74      	ldr	r2, [pc, #464]	@ (8007fb4 <HAL_FDCAN_Init+0x2ac>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d103      	bne.n	8007dee <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007de6:	4a74      	ldr	r2, [pc, #464]	@ (8007fb8 <HAL_FDCAN_Init+0x2b0>)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	7c1b      	ldrb	r3, [r3, #16]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d108      	bne.n	8007e08 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	699a      	ldr	r2, [r3, #24]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e04:	619a      	str	r2, [r3, #24]
 8007e06:	e007      	b.n	8007e18 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	699a      	ldr	r2, [r3, #24]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e16:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	7c5b      	ldrb	r3, [r3, #17]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d108      	bne.n	8007e32 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	699a      	ldr	r2, [r3, #24]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e2e:	619a      	str	r2, [r3, #24]
 8007e30:	e007      	b.n	8007e42 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	699a      	ldr	r2, [r3, #24]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e40:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	7c9b      	ldrb	r3, [r3, #18]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d108      	bne.n	8007e5c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	699a      	ldr	r2, [r3, #24]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e58:	619a      	str	r2, [r3, #24]
 8007e5a:	e007      	b.n	8007e6c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	699a      	ldr	r2, [r3, #24]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e6a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	699a      	ldr	r2, [r3, #24]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007e90:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	691a      	ldr	r2, [r3, #16]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 0210 	bic.w	r2, r2, #16
 8007ea0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d108      	bne.n	8007ebc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	699a      	ldr	r2, [r3, #24]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f042 0204 	orr.w	r2, r2, #4
 8007eb8:	619a      	str	r2, [r3, #24]
 8007eba:	e02c      	b.n	8007f16 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d028      	beq.n	8007f16 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d01c      	beq.n	8007f06 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	699a      	ldr	r2, [r3, #24]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007eda:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f042 0210 	orr.w	r2, r2, #16
 8007eea:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	2b03      	cmp	r3, #3
 8007ef2:	d110      	bne.n	8007f16 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	699a      	ldr	r2, [r3, #24]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0220 	orr.w	r2, r2, #32
 8007f02:	619a      	str	r2, [r3, #24]
 8007f04:	e007      	b.n	8007f16 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	699a      	ldr	r2, [r3, #24]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f042 0220 	orr.w	r2, r2, #32
 8007f14:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	699b      	ldr	r3, [r3, #24]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	69db      	ldr	r3, [r3, #28]
 8007f22:	3b01      	subs	r3, #1
 8007f24:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007f26:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a1b      	ldr	r3, [r3, #32]
 8007f2c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007f2e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	3b01      	subs	r3, #1
 8007f38:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007f3e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007f40:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f4a:	d115      	bne.n	8007f78 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f50:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f56:	3b01      	subs	r3, #1
 8007f58:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007f5a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f60:	3b01      	subs	r3, #1
 8007f62:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007f64:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007f74:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007f76:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 fc56 	bl	8008840 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3710      	adds	r7, #16
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	40006400 	.word	0x40006400
 8007fb8:	40006500 	.word	0x40006500

08007fbc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007fcc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007fce:	7dfb      	ldrb	r3, [r7, #23]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d002      	beq.n	8007fda <HAL_FDCAN_ConfigFilter+0x1e>
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d13d      	bne.n	8008056 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d119      	bne.n	8008016 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007fee:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007ff6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4413      	add	r3, r2
 800800c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	693a      	ldr	r2, [r7, #16]
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e01d      	b.n	8008052 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	075a      	lsls	r2, r3, #29
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	691b      	ldr	r3, [r3, #16]
 8008020:	4313      	orrs	r3, r2
 8008022:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	079a      	lsls	r2, r3, #30
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	4313      	orrs	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	00db      	lsls	r3, r3, #3
 800803c:	4413      	add	r3, r2
 800803e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	3304      	adds	r3, #4
 800804a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8008052:	2300      	movs	r3, #0
 8008054:	e006      	b.n	8008064 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800805a:	f043 0202 	orr.w	r2, r3, #2
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
  }
}
 8008064:	4618      	mov	r0, r3
 8008066:	371c      	adds	r7, #28
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b01      	cmp	r3, #1
 8008082:	d110      	bne.n	80080a6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	699a      	ldr	r2, [r3, #24]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0201 	bic.w	r2, r2, #1
 800809a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80080a2:	2300      	movs	r3, #0
 80080a4:	e006      	b.n	80080b4 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080aa:	f043 0204 	orr.w	r2, r3, #4
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
  }
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d12c      	bne.n	8008132 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80080e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d007      	beq.n	80080f8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e023      	b.n	8008140 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008100:	0c1b      	lsrs	r3, r3, #16
 8008102:	f003 0303 	and.w	r3, r3, #3
 8008106:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f000 fc02 	bl	8008918 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2101      	movs	r1, #1
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	fa01 f202 	lsl.w	r2, r1, r2
 8008120:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8008124:	2201      	movs	r2, #1
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	409a      	lsls	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800812e:	2300      	movs	r3, #0
 8008130:	e006      	b.n	8008140 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008136:	f043 0208 	orr.w	r2, r3, #8
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
  }
}
 8008140:	4618      	mov	r0, r3
 8008142:	3718      	adds	r7, #24
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8008148:	b480      	push	{r7}
 800814a:	b08b      	sub	sp, #44	@ 0x2c
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
 8008154:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8008156:	2300      	movs	r3, #0
 8008158:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008160:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8008162:	7efb      	ldrb	r3, [r7, #27]
 8008164:	2b02      	cmp	r3, #2
 8008166:	f040 80e8 	bne.w	800833a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b40      	cmp	r3, #64	@ 0x40
 800816e:	d137      	bne.n	80081e0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008178:	f003 030f 	and.w	r3, r3, #15
 800817c:	2b00      	cmp	r3, #0
 800817e:	d107      	bne.n	8008190 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008184:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e0db      	b.n	8008348 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008198:	0e1b      	lsrs	r3, r3, #24
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d10a      	bne.n	80081b8 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081aa:	0a5b      	lsrs	r3, r3, #9
 80081ac:	f003 0301 	and.w	r3, r3, #1
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d101      	bne.n	80081b8 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80081b4:	2301      	movs	r3, #1
 80081b6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c0:	0a1b      	lsrs	r3, r3, #8
 80081c2:	f003 0303 	and.w	r3, r3, #3
 80081c6:	69fa      	ldr	r2, [r7, #28]
 80081c8:	4413      	add	r3, r2
 80081ca:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	4613      	mov	r3, r2
 80081d4:	00db      	lsls	r3, r3, #3
 80081d6:	4413      	add	r3, r2
 80081d8:	00db      	lsls	r3, r3, #3
 80081da:	440b      	add	r3, r1
 80081dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80081de:	e036      	b.n	800824e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80081e8:	f003 030f 	and.w	r3, r3, #15
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d107      	bne.n	8008200 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e0a3      	b.n	8008348 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008208:	0e1b      	lsrs	r3, r3, #24
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b01      	cmp	r3, #1
 8008210:	d10a      	bne.n	8008228 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800821a:	0a1b      	lsrs	r3, r3, #8
 800821c:	f003 0301 	and.w	r3, r3, #1
 8008220:	2b01      	cmp	r3, #1
 8008222:	d101      	bne.n	8008228 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8008224:	2301      	movs	r3, #1
 8008226:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008230:	0a1b      	lsrs	r3, r3, #8
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	4413      	add	r3, r2
 800823a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008240:	69fa      	ldr	r2, [r7, #28]
 8008242:	4613      	mov	r3, r2
 8008244:	00db      	lsls	r3, r3, #3
 8008246:	4413      	add	r3, r2
 8008248:	00db      	lsls	r3, r3, #3
 800824a:	440b      	add	r3, r1
 800824c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d107      	bne.n	8008272 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	0c9b      	lsrs	r3, r3, #18
 8008268:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	601a      	str	r2, [r3, #0]
 8008270:	e005      	b.n	800827e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8008272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8008296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008298:	3304      	adds	r3, #4
 800829a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	0c1b      	lsrs	r3, r3, #16
 80082ac:	f003 020f 	and.w	r2, r3, #15
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80082b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80082c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	0e1b      	lsrs	r3, r3, #24
 80082d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80082da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	0fda      	lsrs	r2, r3, #31
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80082e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e6:	3304      	adds	r3, #4
 80082e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ec:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80082ee:	2300      	movs	r3, #0
 80082f0:	623b      	str	r3, [r7, #32]
 80082f2:	e00a      	b.n	800830a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	6a3b      	ldr	r3, [r7, #32]
 80082f8:	441a      	add	r2, r3
 80082fa:	6839      	ldr	r1, [r7, #0]
 80082fc:	6a3b      	ldr	r3, [r7, #32]
 80082fe:	440b      	add	r3, r1
 8008300:	7812      	ldrb	r2, [r2, #0]
 8008302:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8008304:	6a3b      	ldr	r3, [r7, #32]
 8008306:	3301      	adds	r3, #1
 8008308:	623b      	str	r3, [r7, #32]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	4a11      	ldr	r2, [pc, #68]	@ (8008354 <HAL_FDCAN_GetRxMessage+0x20c>)
 8008310:	5cd3      	ldrb	r3, [r2, r3]
 8008312:	461a      	mov	r2, r3
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	4293      	cmp	r3, r2
 8008318:	d3ec      	bcc.n	80082f4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	d105      	bne.n	800832c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	69fa      	ldr	r2, [r7, #28]
 8008326:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800832a:	e004      	b.n	8008336 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	69fa      	ldr	r2, [r7, #28]
 8008332:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	e006      	b.n	8008348 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800833e:	f043 0208 	orr.w	r2, r3, #8
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
  }
}
 8008348:	4618      	mov	r0, r3
 800834a:	372c      	adds	r7, #44	@ 0x2c
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr
 8008354:	0800d218 	.word	0x0800d218

08008358 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800836a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800836c:	7dfb      	ldrb	r3, [r7, #23]
 800836e:	2b01      	cmp	r3, #1
 8008370:	d003      	beq.n	800837a <HAL_FDCAN_ActivateNotification+0x22>
 8008372:	7dfb      	ldrb	r3, [r7, #23]
 8008374:	2b02      	cmp	r3, #2
 8008376:	f040 80c8 	bne.w	800850a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008380:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	f003 0307 	and.w	r3, r3, #7
 8008388:	2b00      	cmp	r3, #0
 800838a:	d004      	beq.n	8008396 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d03b      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800839c:	2b00      	cmp	r3, #0
 800839e:	d004      	beq.n	80083aa <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	f003 0302 	and.w	r3, r3, #2
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d031      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d004      	beq.n	80083be <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	f003 0304 	and.w	r3, r3, #4
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d027      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d004      	beq.n	80083d2 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	f003 0308 	and.w	r3, r3, #8
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d01d      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d004      	beq.n	80083e6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	f003 0310 	and.w	r3, r3, #16
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d013      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d009      	beq.n	800840e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00c      	beq.n	800841e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840a:	2b00      	cmp	r3, #0
 800840c:	d107      	bne.n	800841e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f042 0201 	orr.w	r2, r2, #1
 800841c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	f003 0307 	and.w	r3, r3, #7
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d13b      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8008438:	2b00      	cmp	r3, #0
 800843a:	d004      	beq.n	8008446 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	f003 0302 	and.w	r3, r3, #2
 8008442:	2b00      	cmp	r3, #0
 8008444:	d131      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800844c:	2b00      	cmp	r3, #0
 800844e:	d004      	beq.n	800845a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	f003 0304 	and.w	r3, r3, #4
 8008456:	2b00      	cmp	r3, #0
 8008458:	d127      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008460:	2b00      	cmp	r3, #0
 8008462:	d004      	beq.n	800846e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	f003 0308 	and.w	r3, r3, #8
 800846a:	2b00      	cmp	r3, #0
 800846c:	d11d      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008474:	2b00      	cmp	r3, #0
 8008476:	d004      	beq.n	8008482 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	f003 0310 	and.w	r3, r3, #16
 800847e:	2b00      	cmp	r3, #0
 8008480:	d113      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8008488:	2b00      	cmp	r3, #0
 800848a:	d004      	beq.n	8008496 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	f003 0320 	and.w	r3, r3, #32
 8008492:	2b00      	cmp	r3, #0
 8008494:	d109      	bne.n	80084aa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800849c:	2b00      	cmp	r3, #0
 800849e:	d00c      	beq.n	80084ba <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d007      	beq.n	80084ba <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f042 0202 	orr.w	r2, r2, #2
 80084b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d009      	beq.n	80084d8 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	430a      	orrs	r2, r1
 80084d4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d009      	beq.n	80084f6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	430a      	orrs	r2, r1
 80084f2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	430a      	orrs	r2, r1
 8008504:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8008506:	2300      	movs	r3, #0
 8008508:	e006      	b.n	8008518 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800850e:	f043 0202 	orr.w	r2, r3, #2
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8008516:	2301      	movs	r3, #1
  }
}
 8008518:	4618      	mov	r0, r3
 800851a:	371c      	adds	r7, #28
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08c      	sub	sp, #48	@ 0x30
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008532:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8008536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800853e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008540:	4013      	ands	r3, r2
 8008542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008558:	4013      	ands	r3, r2
 800855a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008562:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008566:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800856e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008570:	4013      	ands	r3, r2
 8008572:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800857a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800857e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008586:	6a3a      	ldr	r2, [r7, #32]
 8008588:	4013      	ands	r3, r2
 800858a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008592:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8008596:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800859e:	69fa      	ldr	r2, [r7, #28]
 80085a0:	4013      	ands	r3, r2
 80085a2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085aa:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085b2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00b      	beq.n	80085d6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d006      	beq.n	80085d6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2240      	movs	r2, #64	@ 0x40
 80085ce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f916 	bl	8008802 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d019      	beq.n	8008614 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d014      	beq.n	8008614 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80085f2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	4013      	ands	r3, r2
 8008600:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800860a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800860c:	6939      	ldr	r1, [r7, #16]
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 f8d8 	bl	80087c4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8008614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008616:	2b00      	cmp	r3, #0
 8008618:	d007      	beq.n	800862a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008620:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8008622:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 f8a2 	bl	800876e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800862a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800862c:	2b00      	cmp	r3, #0
 800862e:	d007      	beq.n	8008640 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008636:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8008638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7f9 f87e 	bl	800173c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8008640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008642:	2b00      	cmp	r3, #0
 8008644:	d007      	beq.n	8008656 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800864c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800864e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f897 	bl	8008784 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00c      	beq.n	800867a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008666:	2b00      	cmp	r3, #0
 8008668:	d007      	beq.n	800867a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008672:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f000 f890 	bl	800879a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008680:	2b00      	cmp	r3, #0
 8008682:	d018      	beq.n	80086b6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800868a:	2b00      	cmp	r3, #0
 800868c:	d013      	beq.n	80086b6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8008696:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	4013      	ands	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2280      	movs	r2, #128	@ 0x80
 80086ac:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80086ae:	68f9      	ldr	r1, [r7, #12]
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f87c 	bl	80087ae <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00c      	beq.n	80086da <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d007      	beq.n	80086da <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80086d2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f880 	bl	80087da <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00c      	beq.n	80086fe <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d007      	beq.n	80086fe <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80086f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 f878 	bl	80087ee <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00f      	beq.n	8008728 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00a      	beq.n	8008728 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800871a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008720:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d007      	beq.n	800873e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	69fa      	ldr	r2, [r7, #28]
 8008734:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8008736:	69f9      	ldr	r1, [r7, #28]
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 f876 	bl	800882a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d009      	beq.n	8008758 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6a3a      	ldr	r2, [r7, #32]
 800874a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008750:	6a3b      	ldr	r3, [r7, #32]
 8008752:	431a      	orrs	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800875c:	2b00      	cmp	r3, #0
 800875e:	d002      	beq.n	8008766 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 f858 	bl	8008816 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8008766:	bf00      	nop
 8008768:	3730      	adds	r7, #48	@ 0x30
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800876e:	b480      	push	{r7}
 8008770:	b083      	sub	sp, #12
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800878e:	bf00      	nop
 8008790:	370c      	adds	r7, #12
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800879a:	b480      	push	{r7}
 800879c:	b083      	sub	sp, #12
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80087a2:	bf00      	nop
 80087a4:	370c      	adds	r7, #12
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr

080087ae <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80087ae:	b480      	push	{r7}
 80087b0:	b083      	sub	sp, #12
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
 80087b6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80087ce:	bf00      	nop
 80087d0:	370c      	adds	r7, #12
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80087da:	b480      	push	{r7}
 80087dc:	b083      	sub	sp, #12
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80087e2:	bf00      	nop
 80087e4:	370c      	adds	r7, #12
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr

080087ee <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80087f6:	bf00      	nop
 80087f8:	370c      	adds	r7, #12
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008802:	b480      	push	{r7}
 8008804:	b083      	sub	sp, #12
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800880a:	bf00      	nop
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr

08008816 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008816:	b480      	push	{r7}
 8008818:	b083      	sub	sp, #12
 800881a:	af00      	add	r7, sp, #0
 800881c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800881e:	bf00      	nop
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8008834:	bf00      	nop
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008840:	b480      	push	{r7}
 8008842:	b085      	sub	sp, #20
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8008848:	4b30      	ldr	r3, [pc, #192]	@ (800890c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800884a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a2f      	ldr	r2, [pc, #188]	@ (8008910 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d103      	bne.n	800885e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800885c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a2c      	ldr	r2, [pc, #176]	@ (8008914 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d103      	bne.n	8008870 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800886e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800887e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008886:	041a      	lsls	r2, r3, #16
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	430a      	orrs	r2, r1
 800888e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088a4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ac:	061a      	lsls	r2, r3, #24
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	60fb      	str	r3, [r7, #12]
 80088e4:	e005      	b.n	80088f2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	3304      	adds	r3, #4
 80088f0:	60fb      	str	r3, [r7, #12]
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d3f3      	bcc.n	80088e6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80088fe:	bf00      	nop
 8008900:	bf00      	nop
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr
 800890c:	4000a400 	.word	0x4000a400
 8008910:	40006800 	.word	0x40006800
 8008914:	40006c00 	.word	0x40006c00

08008918 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8008918:	b480      	push	{r7}
 800891a:	b089      	sub	sp, #36	@ 0x24
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
 8008924:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d10a      	bne.n	8008944 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8008936:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800893e:	4313      	orrs	r3, r2
 8008940:	61fb      	str	r3, [r7, #28]
 8008942:	e00a      	b.n	800895a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800894c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8008952:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008954:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008958:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	6a1b      	ldr	r3, [r3, #32]
 800895e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008964:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800896a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008970:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008978:	4313      	orrs	r3, r2
 800897a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008980:	683a      	ldr	r2, [r7, #0]
 8008982:	4613      	mov	r3, r2
 8008984:	00db      	lsls	r3, r3, #3
 8008986:	4413      	add	r3, r2
 8008988:	00db      	lsls	r3, r3, #3
 800898a:	440b      	add	r3, r1
 800898c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	3304      	adds	r3, #4
 8008998:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	693a      	ldr	r2, [r7, #16]
 800899e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	3304      	adds	r3, #4
 80089a4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80089a6:	2300      	movs	r3, #0
 80089a8:	617b      	str	r3, [r7, #20]
 80089aa:	e020      	b.n	80089ee <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	3303      	adds	r3, #3
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	4413      	add	r3, r2
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	3302      	adds	r3, #2
 80089bc:	6879      	ldr	r1, [r7, #4]
 80089be:	440b      	add	r3, r1
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80089c4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	3301      	adds	r3, #1
 80089ca:	6879      	ldr	r1, [r7, #4]
 80089cc:	440b      	add	r3, r1
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80089d2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80089d4:	6879      	ldr	r1, [r7, #4]
 80089d6:	697a      	ldr	r2, [r7, #20]
 80089d8:	440a      	add	r2, r1
 80089da:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80089dc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	3304      	adds	r3, #4
 80089e6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	3304      	adds	r3, #4
 80089ec:	617b      	str	r3, [r7, #20]
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	4a06      	ldr	r2, [pc, #24]	@ (8008a0c <FDCAN_CopyMessageToRAM+0xf4>)
 80089f4:	5cd3      	ldrb	r3, [r2, r3]
 80089f6:	461a      	mov	r2, r3
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d3d6      	bcc.n	80089ac <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80089fe:	bf00      	nop
 8008a00:	bf00      	nop
 8008a02:	3724      	adds	r7, #36	@ 0x24
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	0800d218 	.word	0x0800d218

08008a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b087      	sub	sp, #28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008a1e:	e15a      	b.n	8008cd6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	2101      	movs	r1, #1
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	fa01 f303 	lsl.w	r3, r1, r3
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 814c 	beq.w	8008cd0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	f003 0303 	and.w	r3, r3, #3
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d005      	beq.n	8008a50 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d130      	bne.n	8008ab2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	005b      	lsls	r3, r3, #1
 8008a5a:	2203      	movs	r2, #3
 8008a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a60:	43db      	mvns	r3, r3
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	4013      	ands	r3, r2
 8008a66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	68da      	ldr	r2, [r3, #12]
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	005b      	lsls	r3, r3, #1
 8008a70:	fa02 f303 	lsl.w	r3, r2, r3
 8008a74:	693a      	ldr	r2, [r7, #16]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a86:	2201      	movs	r2, #1
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8e:	43db      	mvns	r3, r3
 8008a90:	693a      	ldr	r2, [r7, #16]
 8008a92:	4013      	ands	r3, r2
 8008a94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	091b      	lsrs	r3, r3, #4
 8008a9c:	f003 0201 	and.w	r2, r3, #1
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	693a      	ldr	r2, [r7, #16]
 8008ab0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f003 0303 	and.w	r3, r3, #3
 8008aba:	2b03      	cmp	r3, #3
 8008abc:	d017      	beq.n	8008aee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	005b      	lsls	r3, r3, #1
 8008ac8:	2203      	movs	r2, #3
 8008aca:	fa02 f303 	lsl.w	r3, r2, r3
 8008ace:	43db      	mvns	r3, r3
 8008ad0:	693a      	ldr	r2, [r7, #16]
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	005b      	lsls	r3, r3, #1
 8008ade:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae2:	693a      	ldr	r2, [r7, #16]
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	693a      	ldr	r2, [r7, #16]
 8008aec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	f003 0303 	and.w	r3, r3, #3
 8008af6:	2b02      	cmp	r3, #2
 8008af8:	d123      	bne.n	8008b42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	08da      	lsrs	r2, r3, #3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	3208      	adds	r2, #8
 8008b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	f003 0307 	and.w	r3, r3, #7
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	220f      	movs	r2, #15
 8008b12:	fa02 f303 	lsl.w	r3, r2, r3
 8008b16:	43db      	mvns	r3, r3
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	4013      	ands	r3, r2
 8008b1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	691a      	ldr	r2, [r3, #16]
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f003 0307 	and.w	r3, r3, #7
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2e:	693a      	ldr	r2, [r7, #16]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	08da      	lsrs	r2, r3, #3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	3208      	adds	r2, #8
 8008b3c:	6939      	ldr	r1, [r7, #16]
 8008b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	005b      	lsls	r3, r3, #1
 8008b4c:	2203      	movs	r2, #3
 8008b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b52:	43db      	mvns	r3, r3
 8008b54:	693a      	ldr	r2, [r7, #16]
 8008b56:	4013      	ands	r3, r2
 8008b58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	f003 0203 	and.w	r2, r3, #3
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	005b      	lsls	r3, r3, #1
 8008b66:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f000 80a6 	beq.w	8008cd0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b84:	4b5b      	ldr	r3, [pc, #364]	@ (8008cf4 <HAL_GPIO_Init+0x2e4>)
 8008b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b88:	4a5a      	ldr	r2, [pc, #360]	@ (8008cf4 <HAL_GPIO_Init+0x2e4>)
 8008b8a:	f043 0301 	orr.w	r3, r3, #1
 8008b8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8008b90:	4b58      	ldr	r3, [pc, #352]	@ (8008cf4 <HAL_GPIO_Init+0x2e4>)
 8008b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b94:	f003 0301 	and.w	r3, r3, #1
 8008b98:	60bb      	str	r3, [r7, #8]
 8008b9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b9c:	4a56      	ldr	r2, [pc, #344]	@ (8008cf8 <HAL_GPIO_Init+0x2e8>)
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	089b      	lsrs	r3, r3, #2
 8008ba2:	3302      	adds	r3, #2
 8008ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	f003 0303 	and.w	r3, r3, #3
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	220f      	movs	r2, #15
 8008bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb8:	43db      	mvns	r3, r3
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008bc6:	d01f      	beq.n	8008c08 <HAL_GPIO_Init+0x1f8>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a4c      	ldr	r2, [pc, #304]	@ (8008cfc <HAL_GPIO_Init+0x2ec>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d019      	beq.n	8008c04 <HAL_GPIO_Init+0x1f4>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8008d00 <HAL_GPIO_Init+0x2f0>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d013      	beq.n	8008c00 <HAL_GPIO_Init+0x1f0>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a4a      	ldr	r2, [pc, #296]	@ (8008d04 <HAL_GPIO_Init+0x2f4>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d00d      	beq.n	8008bfc <HAL_GPIO_Init+0x1ec>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a49      	ldr	r2, [pc, #292]	@ (8008d08 <HAL_GPIO_Init+0x2f8>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d007      	beq.n	8008bf8 <HAL_GPIO_Init+0x1e8>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a48      	ldr	r2, [pc, #288]	@ (8008d0c <HAL_GPIO_Init+0x2fc>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d101      	bne.n	8008bf4 <HAL_GPIO_Init+0x1e4>
 8008bf0:	2305      	movs	r3, #5
 8008bf2:	e00a      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008bf4:	2306      	movs	r3, #6
 8008bf6:	e008      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008bf8:	2304      	movs	r3, #4
 8008bfa:	e006      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e004      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008c00:	2302      	movs	r3, #2
 8008c02:	e002      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008c04:	2301      	movs	r3, #1
 8008c06:	e000      	b.n	8008c0a <HAL_GPIO_Init+0x1fa>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	f002 0203 	and.w	r2, r2, #3
 8008c10:	0092      	lsls	r2, r2, #2
 8008c12:	4093      	lsls	r3, r2
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c1a:	4937      	ldr	r1, [pc, #220]	@ (8008cf8 <HAL_GPIO_Init+0x2e8>)
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	089b      	lsrs	r3, r3, #2
 8008c20:	3302      	adds	r3, #2
 8008c22:	693a      	ldr	r2, [r7, #16]
 8008c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008c28:	4b39      	ldr	r3, [pc, #228]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	43db      	mvns	r3, r3
 8008c32:	693a      	ldr	r2, [r7, #16]
 8008c34:	4013      	ands	r3, r2
 8008c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d003      	beq.n	8008c4c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008c4c:	4a30      	ldr	r2, [pc, #192]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008c52:	4b2f      	ldr	r3, [pc, #188]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008c54:	68db      	ldr	r3, [r3, #12]
 8008c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	43db      	mvns	r3, r3
 8008c5c:	693a      	ldr	r2, [r7, #16]
 8008c5e:	4013      	ands	r3, r2
 8008c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008c6e:	693a      	ldr	r2, [r7, #16]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008c76:	4a26      	ldr	r2, [pc, #152]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008c7c:	4b24      	ldr	r3, [pc, #144]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	43db      	mvns	r3, r3
 8008c86:	693a      	ldr	r2, [r7, #16]
 8008c88:	4013      	ands	r3, r2
 8008c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d003      	beq.n	8008ca0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	43db      	mvns	r3, r3
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008cca:	4a11      	ldr	r2, [pc, #68]	@ (8008d10 <HAL_GPIO_Init+0x300>)
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f47f ae9d 	bne.w	8008a20 <HAL_GPIO_Init+0x10>
  }
}
 8008ce6:	bf00      	nop
 8008ce8:	bf00      	nop
 8008cea:	371c      	adds	r7, #28
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr
 8008cf4:	40021000 	.word	0x40021000
 8008cf8:	40010000 	.word	0x40010000
 8008cfc:	48000400 	.word	0x48000400
 8008d00:	48000800 	.word	0x48000800
 8008d04:	48000c00 	.word	0x48000c00
 8008d08:	48001000 	.word	0x48001000
 8008d0c:	48001400 	.word	0x48001400
 8008d10:	40010400 	.word	0x40010400

08008d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	807b      	strh	r3, [r7, #2]
 8008d20:	4613      	mov	r3, r2
 8008d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008d24:	787b      	ldrb	r3, [r7, #1]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d003      	beq.n	8008d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008d2a:	887a      	ldrh	r2, [r7, #2]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008d30:	e002      	b.n	8008d38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008d32:	887a      	ldrh	r2, [r7, #2]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008d4e:	4b08      	ldr	r3, [pc, #32]	@ (8008d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008d50:	695a      	ldr	r2, [r3, #20]
 8008d52:	88fb      	ldrh	r3, [r7, #6]
 8008d54:	4013      	ands	r3, r2
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d006      	beq.n	8008d68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008d5a:	4a05      	ldr	r2, [pc, #20]	@ (8008d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008d5c:	88fb      	ldrh	r3, [r7, #6]
 8008d5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008d60:	88fb      	ldrh	r3, [r7, #6]
 8008d62:	4618      	mov	r0, r3
 8008d64:	f000 f806 	bl	8008d74 <HAL_GPIO_EXTI_Callback>
  }
}
 8008d68:	bf00      	nop
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	40010400 	.word	0x40010400

08008d74 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b082      	sub	sp, #8
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d101      	bne.n	8008d9c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e08d      	b.n	8008eb8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d106      	bne.n	8008db6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f7fb fb61 	bl	8004478 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2224      	movs	r2, #36	@ 0x24
 8008dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 0201 	bic.w	r2, r2, #1
 8008dcc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	685a      	ldr	r2, [r3, #4]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008dda:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	689a      	ldr	r2, [r3, #8]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008dea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d107      	bne.n	8008e04 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	689a      	ldr	r2, [r3, #8]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008e00:	609a      	str	r2, [r3, #8]
 8008e02:	e006      	b.n	8008e12 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	689a      	ldr	r2, [r3, #8]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008e10:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	2b02      	cmp	r3, #2
 8008e18:	d108      	bne.n	8008e2c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e28:	605a      	str	r2, [r3, #4]
 8008e2a:	e007      	b.n	8008e3c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e3a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	6812      	ldr	r2, [r2, #0]
 8008e46:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008e4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e4e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68da      	ldr	r2, [r3, #12]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008e5e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	691a      	ldr	r2, [r3, #16]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	69d9      	ldr	r1, [r3, #28]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a1a      	ldr	r2, [r3, #32]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	430a      	orrs	r2, r1
 8008e88:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f042 0201 	orr.w	r2, r2, #1
 8008e98:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2220      	movs	r2, #32
 8008ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008eb6:	2300      	movs	r3, #0
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b08a      	sub	sp, #40	@ 0x28
 8008ec4:	af02      	add	r7, sp, #8
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	607a      	str	r2, [r7, #4]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	460b      	mov	r3, r1
 8008ece:	817b      	strh	r3, [r7, #10]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	2b20      	cmp	r3, #32
 8008ee2:	f040 80ef 	bne.w	80090c4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	699b      	ldr	r3, [r3, #24]
 8008eec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ef4:	d101      	bne.n	8008efa <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8008ef6:	2302      	movs	r3, #2
 8008ef8:	e0e5      	b.n	80090c6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d101      	bne.n	8008f08 <HAL_I2C_Master_Transmit_DMA+0x48>
 8008f04:	2302      	movs	r3, #2
 8008f06:	e0de      	b.n	80090c6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2221      	movs	r2, #33	@ 0x21
 8008f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2210      	movs	r2, #16
 8008f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2200      	movs	r2, #0
 8008f24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	893a      	ldrh	r2, [r7, #8]
 8008f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	4a66      	ldr	r2, [pc, #408]	@ (80090d0 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8008f36:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	4a66      	ldr	r2, [pc, #408]	@ (80090d4 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8008f3c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2bff      	cmp	r3, #255	@ 0xff
 8008f46:	d906      	bls.n	8008f56 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	22ff      	movs	r2, #255	@ 0xff
 8008f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008f4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f52:	61fb      	str	r3, [r7, #28]
 8008f54:	e007      	b.n	8008f66 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008f60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f64:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d01a      	beq.n	8008fa4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f72:	781a      	ldrb	r2, [r3, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f7e:	1c5a      	adds	r2, r3, #1
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f88:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	3b01      	subs	r3, #1
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d074      	beq.n	8009096 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d022      	beq.n	8008ffa <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb8:	4a47      	ldr	r2, [pc, #284]	@ (80090d8 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8008fba:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc0:	4a46      	ldr	r2, [pc, #280]	@ (80090dc <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8008fc2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc8:	2200      	movs	r2, #0
 8008fca:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fdc:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8008fe4:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8008fea:	f7fe fc4d 	bl	8007888 <HAL_DMA_Start_IT>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008ff2:	7dfb      	ldrb	r3, [r7, #23]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d13a      	bne.n	800906e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8008ff8:	e013      	b.n	8009022 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2220      	movs	r2, #32
 8008ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800900e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	e051      	b.n	80090c6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009026:	b2db      	uxtb	r3, r3
 8009028:	3301      	adds	r3, #1
 800902a:	b2da      	uxtb	r2, r3
 800902c:	8979      	ldrh	r1, [r7, #10]
 800902e:	4b2c      	ldr	r3, [pc, #176]	@ (80090e0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f001 fcbb 	bl	800a9b0 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009044:	1ad3      	subs	r3, r2, r3
 8009046:	b29a      	uxth	r2, r3
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009054:	2110      	movs	r1, #16
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f001 fcdc 	bl	800aa14 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	e028      	b.n	80090c0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2220      	movs	r2, #32
 8009072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2200      	movs	r2, #0
 800907a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009082:	f043 0210 	orr.w	r2, r3, #16
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e017      	b.n	80090c6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	4a12      	ldr	r2, [pc, #72]	@ (80090e4 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800909a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	b2da      	uxtb	r2, r3
 80090a0:	8979      	ldrh	r1, [r7, #10]
 80090a2:	4b0f      	ldr	r3, [pc, #60]	@ (80090e0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090aa:	68f8      	ldr	r0, [r7, #12]
 80090ac:	f001 fc80 	bl	800a9b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80090b8:	2101      	movs	r1, #1
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f001 fcaa 	bl	800aa14 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80090c0:	2300      	movs	r3, #0
 80090c2:	e000      	b.n	80090c6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 80090c4:	2302      	movs	r3, #2
  }
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3720      	adds	r7, #32
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	ffff0000 	.word	0xffff0000
 80090d4:	0800989b 	.word	0x0800989b
 80090d8:	0800a81b 	.word	0x0800a81b
 80090dc:	0800a947 	.word	0x0800a947
 80090e0:	80002000 	.word	0x80002000
 80090e4:	0800945b 	.word	0x0800945b

080090e8 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b088      	sub	sp, #32
 80090ec:	af02      	add	r7, sp, #8
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	607a      	str	r2, [r7, #4]
 80090f2:	461a      	mov	r2, r3
 80090f4:	460b      	mov	r3, r1
 80090f6:	817b      	strh	r3, [r7, #10]
 80090f8:	4613      	mov	r3, r2
 80090fa:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b20      	cmp	r3, #32
 8009106:	f040 80cd 	bne.w	80092a4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009118:	d101      	bne.n	800911e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800911a:	2302      	movs	r3, #2
 800911c:	e0c3      	b.n	80092a6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <HAL_I2C_Master_Receive_DMA+0x44>
 8009128:	2302      	movs	r3, #2
 800912a:	e0bc      	b.n	80092a6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2222      	movs	r2, #34	@ 0x22
 8009138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2210      	movs	r2, #16
 8009140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	893a      	ldrh	r2, [r7, #8]
 8009154:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	4a55      	ldr	r2, [pc, #340]	@ (80092b0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800915a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	4a55      	ldr	r2, [pc, #340]	@ (80092b4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8009160:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009166:	b29b      	uxth	r3, r3
 8009168:	2bff      	cmp	r3, #255	@ 0xff
 800916a:	d906      	bls.n	800917a <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	22ff      	movs	r2, #255	@ 0xff
 8009170:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009172:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	e007      	b.n	800918a <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800917e:	b29a      	uxth	r2, r3
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009184:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009188:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800918e:	2b00      	cmp	r3, #0
 8009190:	d070      	beq.n	8009274 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009196:	2b00      	cmp	r3, #0
 8009198:	d020      	beq.n	80091dc <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919e:	4a46      	ldr	r2, [pc, #280]	@ (80092b8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80091a0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a6:	4a45      	ldr	r2, [pc, #276]	@ (80092bc <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80091a8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ae:	2200      	movs	r2, #0
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b6:	2200      	movs	r2, #0
 80091b8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	3324      	adds	r3, #36	@ 0x24
 80091c4:	4619      	mov	r1, r3
 80091c6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80091cc:	f7fe fb5c 	bl	8007888 <HAL_DMA_Start_IT>
 80091d0:	4603      	mov	r3, r0
 80091d2:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80091d4:	7cfb      	ldrb	r3, [r7, #19]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d138      	bne.n	800924c <HAL_I2C_Master_Receive_DMA+0x164>
 80091da:	e013      	b.n	8009204 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e050      	b.n	80092a6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009208:	b2da      	uxtb	r2, r3
 800920a:	8979      	ldrh	r1, [r7, #10]
 800920c:	4b2c      	ldr	r3, [pc, #176]	@ (80092c0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800920e:	9300      	str	r3, [sp, #0]
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f001 fbcc 	bl	800a9b0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800921c:	b29a      	uxth	r2, r3
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009222:	1ad3      	subs	r3, r2, r3
 8009224:	b29a      	uxth	r2, r3
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009232:	2110      	movs	r1, #16
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f001 fbed 	bl	800aa14 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009248:	601a      	str	r2, [r3, #0]
 800924a:	e029      	b.n	80092a0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2220      	movs	r2, #32
 8009250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009260:	f043 0210 	orr.w	r2, r3, #16
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009270:	2301      	movs	r3, #1
 8009272:	e018      	b.n	80092a6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	4a13      	ldr	r2, [pc, #76]	@ (80092c4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8009278:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800927e:	b2da      	uxtb	r2, r3
 8009280:	8979      	ldrh	r1, [r7, #10]
 8009282:	4b0f      	ldr	r3, [pc, #60]	@ (80092c0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8009284:	9300      	str	r3, [sp, #0]
 8009286:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f001 fb90 	bl	800a9b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009298:	2102      	movs	r1, #2
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f001 fbba 	bl	800aa14 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80092a0:	2300      	movs	r3, #0
 80092a2:	e000      	b.n	80092a6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
  }
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3718      	adds	r7, #24
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	ffff0000 	.word	0xffff0000
 80092b4:	0800989b 	.word	0x0800989b
 80092b8:	0800a8b1 	.word	0x0800a8b1
 80092bc:	0800a947 	.word	0x0800a947
 80092c0:	80002400 	.word	0x80002400
 80092c4:	0800945b 	.word	0x0800945b

080092c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d005      	beq.n	80092f4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092ec:	68ba      	ldr	r2, [r7, #8]
 80092ee:	68f9      	ldr	r1, [r7, #12]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	4798      	blx	r3
  }
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b086      	sub	sp, #24
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	699b      	ldr	r3, [r3, #24]
 800930a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800931a:	2b00      	cmp	r3, #0
 800931c:	d00f      	beq.n	800933e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00a      	beq.n	800933e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800932c:	f043 0201 	orr.w	r2, r3, #1
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800933c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009344:	2b00      	cmp	r3, #0
 8009346:	d00f      	beq.n	8009368 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00a      	beq.n	8009368 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009356:	f043 0208 	orr.w	r2, r3, #8
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009366:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800936e:	2b00      	cmp	r3, #0
 8009370:	d00f      	beq.n	8009392 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009378:	2b00      	cmp	r3, #0
 800937a:	d00a      	beq.n	8009392 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009380:	f043 0202 	orr.w	r2, r3, #2
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009390:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009396:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f003 030b 	and.w	r3, r3, #11
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d003      	beq.n	80093aa <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80093a2:	68f9      	ldr	r1, [r7, #12]
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f001 f8fd 	bl	800a5a4 <I2C_ITError>
  }
}
 80093aa:	bf00      	nop
 80093ac:	3718      	adds	r7, #24
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}

080093b2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b083      	sub	sp, #12
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80093ba:	bf00      	nop
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b083      	sub	sp, #12
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80093ce:	bf00      	nop
 80093d0:	370c      	adds	r7, #12
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr

080093da <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80093da:	b480      	push	{r7}
 80093dc:	b083      	sub	sp, #12
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
 80093e2:	460b      	mov	r3, r1
 80093e4:	70fb      	strb	r3, [r7, #3]
 80093e6:	4613      	mov	r3, r2
 80093e8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80093ea:	bf00      	nop
 80093ec:	370c      	adds	r7, #12
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr

080093f6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80093f6:	b480      	push	{r7}
 80093f8:	b083      	sub	sp, #12
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80093fe:	bf00      	nop
 8009400:	370c      	adds	r7, #12
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr

0800940a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8009412:	bf00      	nop
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800941e:	b480      	push	{r7}
 8009420:	b083      	sub	sp, #12
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009426:	bf00      	nop
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr

08009432 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009432:	b480      	push	{r7}
 8009434:	b083      	sub	sp, #12
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800943a:	bf00      	nop
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009446:	b480      	push	{r7}
 8009448:	b083      	sub	sp, #12
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800944e:	bf00      	nop
 8009450:	370c      	adds	r7, #12
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr

0800945a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b088      	sub	sp, #32
 800945e:	af02      	add	r7, sp, #8
 8009460:	60f8      	str	r0, [r7, #12]
 8009462:	60b9      	str	r1, [r7, #8]
 8009464:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009470:	2b01      	cmp	r3, #1
 8009472:	d101      	bne.n	8009478 <I2C_Master_ISR_IT+0x1e>
 8009474:	2302      	movs	r3, #2
 8009476:	e113      	b.n	80096a0 <I2C_Master_ISR_IT+0x246>
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	f003 0310 	and.w	r3, r3, #16
 8009486:	2b00      	cmp	r3, #0
 8009488:	d012      	beq.n	80094b0 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00d      	beq.n	80094b0 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	2210      	movs	r2, #16
 800949a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094a0:	f043 0204 	orr.w	r2, r3, #4
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80094a8:	68f8      	ldr	r0, [r7, #12]
 80094aa:	f001 f992 	bl	800a7d2 <I2C_Flush_TXDR>
 80094ae:	e0e4      	b.n	800967a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	f003 0304 	and.w	r3, r3, #4
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d022      	beq.n	8009500 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d01d      	beq.n	8009500 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f023 0304 	bic.w	r3, r3, #4
 80094ca:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d6:	b2d2      	uxtb	r2, r2
 80094d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094de:	1c5a      	adds	r2, r3, #1
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094e8:	3b01      	subs	r3, #1
 80094ea:	b29a      	uxth	r2, r3
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	3b01      	subs	r3, #1
 80094f8:	b29a      	uxth	r2, r3
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80094fe:	e0bc      	b.n	800967a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009506:	2b00      	cmp	r3, #0
 8009508:	d128      	bne.n	800955c <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8009510:	2b00      	cmp	r3, #0
 8009512:	d023      	beq.n	800955c <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800951a:	2b00      	cmp	r3, #0
 800951c:	d01e      	beq.n	800955c <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009522:	b29b      	uxth	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	f000 80a8 	beq.w	800967a <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800952e:	781a      	ldrb	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800953a:	1c5a      	adds	r2, r3, #1
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009544:	3b01      	subs	r3, #1
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009550:	b29b      	uxth	r3, r3
 8009552:	3b01      	subs	r3, #1
 8009554:	b29a      	uxth	r2, r3
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800955a:	e08e      	b.n	800967a <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009562:	2b00      	cmp	r3, #0
 8009564:	d05c      	beq.n	8009620 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800956c:	2b00      	cmp	r3, #0
 800956e:	d057      	beq.n	8009620 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009574:	b29b      	uxth	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d040      	beq.n	80095fc <I2C_Master_ISR_IT+0x1a2>
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800957e:	2b00      	cmp	r3, #0
 8009580:	d13c      	bne.n	80095fc <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	b29b      	uxth	r3, r3
 800958a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800958e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009594:	b29b      	uxth	r3, r3
 8009596:	2bff      	cmp	r3, #255	@ 0xff
 8009598:	d90e      	bls.n	80095b8 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	22ff      	movs	r2, #255	@ 0xff
 800959e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	8a79      	ldrh	r1, [r7, #18]
 80095a8:	2300      	movs	r3, #0
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f001 f9fd 	bl	800a9b0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095b6:	e032      	b.n	800961e <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095bc:	b29a      	uxth	r2, r3
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80095ca:	d00b      	beq.n	80095e4 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095d0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80095d6:	8a79      	ldrh	r1, [r7, #18]
 80095d8:	2000      	movs	r0, #0
 80095da:	9000      	str	r0, [sp, #0]
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f001 f9e7 	bl	800a9b0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095e2:	e01c      	b.n	800961e <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095e8:	b2da      	uxtb	r2, r3
 80095ea:	8a79      	ldrh	r1, [r7, #18]
 80095ec:	2300      	movs	r3, #0
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80095f4:	68f8      	ldr	r0, [r7, #12]
 80095f6:	f001 f9db 	bl	800a9b0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095fa:	e010      	b.n	800961e <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009606:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800960a:	d003      	beq.n	8009614 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 fcb0 	bl	8009f72 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009612:	e032      	b.n	800967a <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009614:	2140      	movs	r1, #64	@ 0x40
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f000 ffc4 	bl	800a5a4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800961c:	e02d      	b.n	800967a <I2C_Master_ISR_IT+0x220>
 800961e:	e02c      	b.n	800967a <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009626:	2b00      	cmp	r3, #0
 8009628:	d027      	beq.n	800967a <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009630:	2b00      	cmp	r3, #0
 8009632:	d022      	beq.n	800967a <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009638:	b29b      	uxth	r3, r3
 800963a:	2b00      	cmp	r3, #0
 800963c:	d119      	bne.n	8009672 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009648:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800964c:	d015      	beq.n	800967a <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009652:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009656:	d108      	bne.n	800966a <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	685a      	ldr	r2, [r3, #4]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009666:	605a      	str	r2, [r3, #4]
 8009668:	e007      	b.n	800967a <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f000 fc81 	bl	8009f72 <I2C_ITMasterSeqCplt>
 8009670:	e003      	b.n	800967a <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009672:	2140      	movs	r1, #64	@ 0x40
 8009674:	68f8      	ldr	r0, [r7, #12]
 8009676:	f000 ff95 	bl	800a5a4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	f003 0320 	and.w	r3, r3, #32
 8009680:	2b00      	cmp	r3, #0
 8009682:	d008      	beq.n	8009696 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800968e:	6979      	ldr	r1, [r7, #20]
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f000 fd07 	bl	800a0a4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2200      	movs	r2, #0
 800969a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d101      	bne.n	80096cc <I2C_Slave_ISR_IT+0x24>
 80096c8:	2302      	movs	r3, #2
 80096ca:	e0e2      	b.n	8009892 <I2C_Slave_ISR_IT+0x1ea>
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2201      	movs	r2, #1
 80096d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	f003 0320 	and.w	r3, r3, #32
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d009      	beq.n	80096f2 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d004      	beq.n	80096f2 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80096e8:	6939      	ldr	r1, [r7, #16]
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 fda2 	bl	800a234 <I2C_ITSlaveCplt>
 80096f0:	e0ca      	b.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	f003 0310 	and.w	r3, r3, #16
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d04b      	beq.n	8009794 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009702:	2b00      	cmp	r3, #0
 8009704:	d046      	beq.n	8009794 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970a:	b29b      	uxth	r3, r3
 800970c:	2b00      	cmp	r3, #0
 800970e:	d128      	bne.n	8009762 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009716:	b2db      	uxtb	r3, r3
 8009718:	2b28      	cmp	r3, #40	@ 0x28
 800971a:	d108      	bne.n	800972e <I2C_Slave_ISR_IT+0x86>
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009722:	d104      	bne.n	800972e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009724:	6939      	ldr	r1, [r7, #16]
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f000 fee8 	bl	800a4fc <I2C_ITListenCplt>
 800972c:	e031      	b.n	8009792 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b29      	cmp	r3, #41	@ 0x29
 8009738:	d10e      	bne.n	8009758 <I2C_Slave_ISR_IT+0xb0>
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009740:	d00a      	beq.n	8009758 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2210      	movs	r2, #16
 8009748:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f001 f841 	bl	800a7d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009750:	68f8      	ldr	r0, [r7, #12]
 8009752:	f000 fc4b 	bl	8009fec <I2C_ITSlaveSeqCplt>
 8009756:	e01c      	b.n	8009792 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2210      	movs	r2, #16
 800975e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009760:	e08f      	b.n	8009882 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2210      	movs	r2, #16
 8009768:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800976e:	f043 0204 	orr.w	r2, r3, #4
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d003      	beq.n	8009784 <I2C_Slave_ISR_IT+0xdc>
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009782:	d17e      	bne.n	8009882 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009788:	4619      	mov	r1, r3
 800978a:	68f8      	ldr	r0, [r7, #12]
 800978c:	f000 ff0a 	bl	800a5a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009790:	e077      	b.n	8009882 <I2C_Slave_ISR_IT+0x1da>
 8009792:	e076      	b.n	8009882 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	f003 0304 	and.w	r3, r3, #4
 800979a:	2b00      	cmp	r3, #0
 800979c:	d02f      	beq.n	80097fe <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d02a      	beq.n	80097fe <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d018      	beq.n	80097e4 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097bc:	b2d2      	uxtb	r2, r2
 80097be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c4:	1c5a      	adds	r2, r3, #1
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097ce:	3b01      	subs	r3, #1
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097da:	b29b      	uxth	r3, r3
 80097dc:	3b01      	subs	r3, #1
 80097de:	b29a      	uxth	r2, r3
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d14b      	bne.n	8009886 <I2C_Slave_ISR_IT+0x1de>
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80097f4:	d047      	beq.n	8009886 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f000 fbf8 	bl	8009fec <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80097fc:	e043      	b.n	8009886 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	f003 0308 	and.w	r3, r3, #8
 8009804:	2b00      	cmp	r3, #0
 8009806:	d009      	beq.n	800981c <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800980e:	2b00      	cmp	r3, #0
 8009810:	d004      	beq.n	800981c <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009812:	6939      	ldr	r1, [r7, #16]
 8009814:	68f8      	ldr	r0, [r7, #12]
 8009816:	f000 fb28 	bl	8009e6a <I2C_ITAddrCplt>
 800981a:	e035      	b.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	f003 0302 	and.w	r3, r3, #2
 8009822:	2b00      	cmp	r3, #0
 8009824:	d030      	beq.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800982c:	2b00      	cmp	r3, #0
 800982e:	d02b      	beq.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009834:	b29b      	uxth	r3, r3
 8009836:	2b00      	cmp	r3, #0
 8009838:	d018      	beq.n	800986c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983e:	781a      	ldrb	r2, [r3, #0]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800984a:	1c5a      	adds	r2, r3, #1
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009854:	b29b      	uxth	r3, r3
 8009856:	3b01      	subs	r3, #1
 8009858:	b29a      	uxth	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009862:	3b01      	subs	r3, #1
 8009864:	b29a      	uxth	r2, r3
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	851a      	strh	r2, [r3, #40]	@ 0x28
 800986a:	e00d      	b.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009872:	d002      	beq.n	800987a <I2C_Slave_ISR_IT+0x1d2>
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d106      	bne.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 fbb6 	bl	8009fec <I2C_ITSlaveSeqCplt>
 8009880:	e002      	b.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8009882:	bf00      	nop
 8009884:	e000      	b.n	8009888 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8009886:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2200      	movs	r2, #0
 800988c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3718      	adds	r7, #24
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}

0800989a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800989a:	b580      	push	{r7, lr}
 800989c:	b088      	sub	sp, #32
 800989e:	af02      	add	r7, sp, #8
 80098a0:	60f8      	str	r0, [r7, #12]
 80098a2:	60b9      	str	r1, [r7, #8]
 80098a4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d101      	bne.n	80098b4 <I2C_Master_ISR_DMA+0x1a>
 80098b0:	2302      	movs	r3, #2
 80098b2:	e0d9      	b.n	8009a68 <I2C_Master_ISR_DMA+0x1ce>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	f003 0310 	and.w	r3, r3, #16
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d016      	beq.n	80098f4 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d011      	beq.n	80098f4 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2210      	movs	r2, #16
 80098d6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098dc:	f043 0204 	orr.w	r2, r3, #4
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80098e4:	2120      	movs	r1, #32
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f001 f894 	bl	800aa14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f000 ff70 	bl	800a7d2 <I2C_Flush_TXDR>
 80098f2:	e0b4      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d071      	beq.n	80099e2 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009904:	2b00      	cmp	r3, #0
 8009906:	d06c      	beq.n	80099e2 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009916:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d04e      	beq.n	80099c0 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	b29b      	uxth	r3, r3
 800992a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800992e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009934:	b29b      	uxth	r3, r3
 8009936:	2bff      	cmp	r3, #255	@ 0xff
 8009938:	d906      	bls.n	8009948 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	22ff      	movs	r2, #255	@ 0xff
 800993e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009940:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009944:	617b      	str	r3, [r7, #20]
 8009946:	e010      	b.n	800996a <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800994c:	b29a      	uxth	r2, r3
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009956:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800995a:	d003      	beq.n	8009964 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009960:	617b      	str	r3, [r7, #20]
 8009962:	e002      	b.n	800996a <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009964:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009968:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800996e:	b2da      	uxtb	r2, r3
 8009970:	8a79      	ldrh	r1, [r7, #18]
 8009972:	2300      	movs	r3, #0
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f001 f819 	bl	800a9b0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009982:	b29a      	uxth	r2, r3
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	b29a      	uxth	r2, r3
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b22      	cmp	r3, #34	@ 0x22
 800999a:	d108      	bne.n	80099ae <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80099aa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80099ac:	e057      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	681a      	ldr	r2, [r3, #0]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099bc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80099be:	e04e      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099ce:	d003      	beq.n	80099d8 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f000 face 	bl	8009f72 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80099d6:	e042      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099d8:	2140      	movs	r1, #64	@ 0x40
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f000 fde2 	bl	800a5a4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80099e0:	e03d      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d028      	beq.n	8009a3e <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d023      	beq.n	8009a3e <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d119      	bne.n	8009a34 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a0e:	d025      	beq.n	8009a5c <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009a18:	d108      	bne.n	8009a2c <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a28:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009a2a:	e017      	b.n	8009a5c <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f000 faa0 	bl	8009f72 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009a32:	e013      	b.n	8009a5c <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009a34:	2140      	movs	r1, #64	@ 0x40
 8009a36:	68f8      	ldr	r0, [r7, #12]
 8009a38:	f000 fdb4 	bl	800a5a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009a3c:	e00e      	b.n	8009a5c <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	f003 0320 	and.w	r3, r3, #32
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00a      	beq.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d005      	beq.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009a52:	68b9      	ldr	r1, [r7, #8]
 8009a54:	68f8      	ldr	r0, [r7, #12]
 8009a56:	f000 fb25 	bl	800a0a4 <I2C_ITMasterCplt>
 8009a5a:	e000      	b.n	8009a5e <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8009a5c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009a66:	2300      	movs	r3, #0
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3718      	adds	r7, #24
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b088      	sub	sp, #32
 8009a74:	af02      	add	r7, sp, #8
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009a7c:	4b8d      	ldr	r3, [pc, #564]	@ (8009cb4 <I2C_Mem_ISR_DMA+0x244>)
 8009a7e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d101      	bne.n	8009a8e <I2C_Mem_ISR_DMA+0x1e>
 8009a8a:	2302      	movs	r3, #2
 8009a8c:	e10e      	b.n	8009cac <I2C_Mem_ISR_DMA+0x23c>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2201      	movs	r2, #1
 8009a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	f003 0310 	and.w	r3, r3, #16
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d016      	beq.n	8009ace <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d011      	beq.n	8009ace <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2210      	movs	r2, #16
 8009ab0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ab6:	f043 0204 	orr.w	r2, r3, #4
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009abe:	2120      	movs	r1, #32
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f000 ffa7 	bl	800aa14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f000 fe83 	bl	800a7d2 <I2C_Flush_TXDR>
 8009acc:	e0e9      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	f003 0302 	and.w	r3, r3, #2
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d00e      	beq.n	8009af6 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d009      	beq.n	8009af6 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68fa      	ldr	r2, [r7, #12]
 8009ae8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009aea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f04f 32ff 	mov.w	r2, #4294967295
 8009af2:	651a      	str	r2, [r3, #80]	@ 0x50
 8009af4:	e0d5      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d05f      	beq.n	8009bc0 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d05a      	beq.n	8009bc0 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009b0a:	2101      	movs	r1, #1
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f001 f805 	bl	800ab1c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009b12:	2110      	movs	r1, #16
 8009b14:	68f8      	ldr	r0, [r7, #12]
 8009b16:	f000 ff7d 	bl	800aa14 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b1e:	b29b      	uxth	r3, r3
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d048      	beq.n	8009bb6 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	2bff      	cmp	r3, #255	@ 0xff
 8009b2c:	d910      	bls.n	8009b50 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	22ff      	movs	r2, #255	@ 0xff
 8009b32:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b38:	b299      	uxth	r1, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	2300      	movs	r3, #0
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f000 ff31 	bl	800a9b0 <I2C_TransferConfig>
 8009b4e:	e011      	b.n	8009b74 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5e:	b299      	uxth	r1, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	2300      	movs	r3, #0
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 ff1e 	bl	800a9b0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b78:	b29a      	uxth	r2, r3
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	b29a      	uxth	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b8c:	b2db      	uxtb	r3, r3
 8009b8e:	2b22      	cmp	r3, #34	@ 0x22
 8009b90:	d108      	bne.n	8009ba4 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ba0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009ba2:	e07e      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bb2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009bb4:	e075      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009bb6:	2140      	movs	r1, #64	@ 0x40
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f000 fcf3 	bl	800a5a4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009bbe:	e070      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d05d      	beq.n	8009c86 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d058      	beq.n	8009c86 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009bd4:	2101      	movs	r1, #1
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 ffa0 	bl	800ab1c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009bdc:	2110      	movs	r1, #16
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f000 ff18 	bl	800aa14 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	2b22      	cmp	r3, #34	@ 0x22
 8009bee:	d101      	bne.n	8009bf4 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8009bf0:	4b31      	ldr	r3, [pc, #196]	@ (8009cb8 <I2C_Mem_ISR_DMA+0x248>)
 8009bf2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	2bff      	cmp	r3, #255	@ 0xff
 8009bfc:	d910      	bls.n	8009c20 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	22ff      	movs	r2, #255	@ 0xff
 8009c02:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c08:	b299      	uxth	r1, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c0e:	b2da      	uxtb	r2, r3
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f000 fec9 	bl	800a9b0 <I2C_TransferConfig>
 8009c1e:	e011      	b.n	8009c44 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c24:	b29a      	uxth	r2, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c2e:	b299      	uxth	r1, r3
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f000 feb6 	bl	800a9b0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	2b22      	cmp	r3, #34	@ 0x22
 8009c60:	d108      	bne.n	8009c74 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c70:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c72:	e016      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009c82:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009c84:	e00d      	b.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	f003 0320 	and.w	r3, r3, #32
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d008      	beq.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d003      	beq.n	8009ca2 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009c9a:	68b9      	ldr	r1, [r7, #8]
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	f000 fa01 	bl	800a0a4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3718      	adds	r7, #24
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	80002000 	.word	0x80002000
 8009cb8:	80002400 	.word	0x80002400

08009cbc <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b088      	sub	sp, #32
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	60f8      	str	r0, [r7, #12]
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ccc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <I2C_Slave_ISR_DMA+0x24>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e0c0      	b.n	8009e62 <I2C_Slave_ISR_DMA+0x1a6>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	f003 0320 	and.w	r3, r3, #32
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d009      	beq.n	8009d06 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d004      	beq.n	8009d06 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009cfc:	68b9      	ldr	r1, [r7, #8]
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f000 fa98 	bl	800a234 <I2C_ITSlaveCplt>
 8009d04:	e0a8      	b.n	8009e58 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	f003 0310 	and.w	r3, r3, #16
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f000 8095 	beq.w	8009e3c <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f000 808f 	beq.w	8009e3c <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d104      	bne.n	8009d32 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d07d      	beq.n	8009e2e <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00c      	beq.n	8009d54 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d007      	beq.n	8009d54 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8009d50:	2301      	movs	r3, #1
 8009d52:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00c      	beq.n	8009d76 <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d007      	beq.n	8009d76 <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d101      	bne.n	8009d76 <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8009d72:	2301      	movs	r3, #1
 8009d74:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009d76:	69fb      	ldr	r3, [r7, #28]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d128      	bne.n	8009dce <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	2b28      	cmp	r3, #40	@ 0x28
 8009d86:	d108      	bne.n	8009d9a <I2C_Slave_ISR_DMA+0xde>
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d8e:	d104      	bne.n	8009d9a <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009d90:	68b9      	ldr	r1, [r7, #8]
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 fbb2 	bl	800a4fc <I2C_ITListenCplt>
 8009d98:	e048      	b.n	8009e2c <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	2b29      	cmp	r3, #41	@ 0x29
 8009da4:	d10e      	bne.n	8009dc4 <I2C_Slave_ISR_DMA+0x108>
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009dac:	d00a      	beq.n	8009dc4 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2210      	movs	r2, #16
 8009db4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f000 fd0b 	bl	800a7d2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009dbc:	68f8      	ldr	r0, [r7, #12]
 8009dbe:	f000 f915 	bl	8009fec <I2C_ITSlaveSeqCplt>
 8009dc2:	e033      	b.n	8009e2c <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2210      	movs	r2, #16
 8009dca:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009dcc:	e034      	b.n	8009e38 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	2210      	movs	r2, #16
 8009dd4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dda:	f043 0204 	orr.w	r2, r3, #4
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009de8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d003      	beq.n	8009df8 <I2C_Slave_ISR_DMA+0x13c>
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009df6:	d11f      	bne.n	8009e38 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009df8:	7dfb      	ldrb	r3, [r7, #23]
 8009dfa:	2b21      	cmp	r3, #33	@ 0x21
 8009dfc:	d002      	beq.n	8009e04 <I2C_Slave_ISR_DMA+0x148>
 8009dfe:	7dfb      	ldrb	r3, [r7, #23]
 8009e00:	2b29      	cmp	r3, #41	@ 0x29
 8009e02:	d103      	bne.n	8009e0c <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2221      	movs	r2, #33	@ 0x21
 8009e08:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e0a:	e008      	b.n	8009e1e <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009e0c:	7dfb      	ldrb	r3, [r7, #23]
 8009e0e:	2b22      	cmp	r3, #34	@ 0x22
 8009e10:	d002      	beq.n	8009e18 <I2C_Slave_ISR_DMA+0x15c>
 8009e12:	7dfb      	ldrb	r3, [r7, #23]
 8009e14:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e16:	d102      	bne.n	8009e1e <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2222      	movs	r2, #34	@ 0x22
 8009e1c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e22:	4619      	mov	r1, r3
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 fbbd 	bl	800a5a4 <I2C_ITError>
      if (treatdmanack == 1U)
 8009e2a:	e005      	b.n	8009e38 <I2C_Slave_ISR_DMA+0x17c>
 8009e2c:	e004      	b.n	8009e38 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2210      	movs	r2, #16
 8009e34:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009e36:	e00f      	b.n	8009e58 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8009e38:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009e3a:	e00d      	b.n	8009e58 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f003 0308 	and.w	r3, r3, #8
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d008      	beq.n	8009e58 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d003      	beq.n	8009e58 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009e50:	68b9      	ldr	r1, [r7, #8]
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f000 f809 	bl	8009e6a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3720      	adds	r7, #32
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b084      	sub	sp, #16
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
 8009e72:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009e80:	2b28      	cmp	r3, #40	@ 0x28
 8009e82:	d16a      	bne.n	8009f5a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	699b      	ldr	r3, [r3, #24]
 8009e8a:	0c1b      	lsrs	r3, r3, #16
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	f003 0301 	and.w	r3, r3, #1
 8009e92:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	699b      	ldr	r3, [r3, #24]
 8009e9a:	0c1b      	lsrs	r3, r3, #16
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009ea2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009eb0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009ebe:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	68db      	ldr	r3, [r3, #12]
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d138      	bne.n	8009f3a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8009ec8:	897b      	ldrh	r3, [r7, #10]
 8009eca:	09db      	lsrs	r3, r3, #7
 8009ecc:	b29a      	uxth	r2, r3
 8009ece:	89bb      	ldrh	r3, [r7, #12]
 8009ed0:	4053      	eors	r3, r2
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	f003 0306 	and.w	r3, r3, #6
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d11c      	bne.n	8009f16 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009edc:	897b      	ldrh	r3, [r7, #10]
 8009ede:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ee4:	1c5a      	adds	r2, r3, #1
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d13b      	bne.n	8009f6a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	2208      	movs	r2, #8
 8009efe:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009f08:	89ba      	ldrh	r2, [r7, #12]
 8009f0a:	7bfb      	ldrb	r3, [r7, #15]
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7ff fa63 	bl	80093da <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009f14:	e029      	b.n	8009f6a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009f16:	893b      	ldrh	r3, [r7, #8]
 8009f18:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009f1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 fdfc 	bl	800ab1c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009f2c:	89ba      	ldrh	r2, [r7, #12]
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
 8009f30:	4619      	mov	r1, r3
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7ff fa51 	bl	80093da <HAL_I2C_AddrCallback>
}
 8009f38:	e017      	b.n	8009f6a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009f3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fdec 	bl	800ab1c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009f4c:	89ba      	ldrh	r2, [r7, #12]
 8009f4e:	7bfb      	ldrb	r3, [r7, #15]
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7ff fa41 	bl	80093da <HAL_I2C_AddrCallback>
}
 8009f58:	e007      	b.n	8009f6a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2208      	movs	r2, #8
 8009f60:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8009f6a:	bf00      	nop
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}

08009f72 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b082      	sub	sp, #8
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b21      	cmp	r3, #33	@ 0x21
 8009f8c:	d115      	bne.n	8009fba <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2220      	movs	r2, #32
 8009f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2211      	movs	r2, #17
 8009f9a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009fa2:	2101      	movs	r1, #1
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 fdb9 	bl	800ab1c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f7f7 f890 	bl	80010d8 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009fb8:	e014      	b.n	8009fe4 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2220      	movs	r2, #32
 8009fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2212      	movs	r2, #18
 8009fc6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009fce:	2102      	movs	r1, #2
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fda3 	bl	800ab1c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f7f7 f888 	bl	80010f4 <HAL_I2C_MasterRxCpltCallback>
}
 8009fe4:	bf00      	nop
 8009fe6:	3708      	adds	r7, #8
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d008      	beq.n	800a020 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a01c:	601a      	str	r2, [r3, #0]
 800a01e:	e00c      	b.n	800a03a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a026:	2b00      	cmp	r3, #0
 800a028:	d007      	beq.n	800a03a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a038:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b29      	cmp	r3, #41	@ 0x29
 800a044:	d112      	bne.n	800a06c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2228      	movs	r2, #40	@ 0x28
 800a04a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2221      	movs	r2, #33	@ 0x21
 800a052:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a054:	2101      	movs	r1, #1
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fd60 	bl	800ab1c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f7ff f9a4 	bl	80093b2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a06a:	e017      	b.n	800a09c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a072:	b2db      	uxtb	r3, r3
 800a074:	2b2a      	cmp	r3, #42	@ 0x2a
 800a076:	d111      	bne.n	800a09c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2228      	movs	r2, #40	@ 0x28
 800a07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2222      	movs	r2, #34	@ 0x22
 800a084:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a086:	2102      	movs	r1, #2
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fd47 	bl	800ab1c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f7ff f995 	bl	80093c6 <HAL_I2C_SlaveRxCpltCallback>
}
 800a09c:	bf00      	nop
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b086      	sub	sp, #24
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	2220      	movs	r2, #32
 800a0b8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	2b21      	cmp	r3, #33	@ 0x21
 800a0c4:	d107      	bne.n	800a0d6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a0c6:	2101      	movs	r1, #1
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fd27 	bl	800ab1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2211      	movs	r2, #17
 800a0d2:	631a      	str	r2, [r3, #48]	@ 0x30
 800a0d4:	e00c      	b.n	800a0f0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	2b22      	cmp	r3, #34	@ 0x22
 800a0e0:	d106      	bne.n	800a0f0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a0e2:	2102      	movs	r1, #2
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 fd19 	bl	800ab1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2212      	movs	r2, #18
 800a0ee:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6859      	ldr	r1, [r3, #4]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681a      	ldr	r2, [r3, #0]
 800a0fa:	4b4c      	ldr	r3, [pc, #304]	@ (800a22c <I2C_ITMasterCplt+0x188>)
 800a0fc:	400b      	ands	r3, r1
 800a0fe:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4a49      	ldr	r2, [pc, #292]	@ (800a230 <I2C_ITMasterCplt+0x18c>)
 800a10a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	f003 0310 	and.w	r3, r3, #16
 800a112:	2b00      	cmp	r3, #0
 800a114:	d009      	beq.n	800a12a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2210      	movs	r2, #16
 800a11c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a122:	f043 0204 	orr.w	r2, r3, #4
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a130:	b2db      	uxtb	r3, r3
 800a132:	2b60      	cmp	r3, #96	@ 0x60
 800a134:	d10a      	bne.n	800a14c <I2C_ITMasterCplt+0xa8>
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f003 0304 	and.w	r3, r3, #4
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d005      	beq.n	800a14c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a146:	b2db      	uxtb	r3, r3
 800a148:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a14a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fb40 	bl	800a7d2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a156:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	2b60      	cmp	r3, #96	@ 0x60
 800a162:	d002      	beq.n	800a16a <I2C_ITMasterCplt+0xc6>
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d006      	beq.n	800a178 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a16e:	4619      	mov	r1, r3
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 fa17 	bl	800a5a4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a176:	e054      	b.n	800a222 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	2b21      	cmp	r3, #33	@ 0x21
 800a182:	d124      	bne.n	800a1ce <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2220      	movs	r2, #32
 800a188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	2b40      	cmp	r3, #64	@ 0x40
 800a19c:	d10b      	bne.n	800a1b6 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f7ff f92b 	bl	800940a <HAL_I2C_MemTxCpltCallback>
}
 800a1b4:	e035      	b.n	800a222 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f7f6 ff86 	bl	80010d8 <HAL_I2C_MasterTxCpltCallback>
}
 800a1cc:	e029      	b.n	800a222 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	2b22      	cmp	r3, #34	@ 0x22
 800a1d8:	d123      	bne.n	800a222 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2220      	movs	r2, #32
 800a1de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2b40      	cmp	r3, #64	@ 0x40
 800a1f2:	d10b      	bne.n	800a20c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff f90a 	bl	800941e <HAL_I2C_MemRxCpltCallback>
}
 800a20a:	e00a      	b.n	800a222 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f7f6 ff69 	bl	80010f4 <HAL_I2C_MasterRxCpltCallback>
}
 800a222:	bf00      	nop
 800a224:	3718      	adds	r7, #24
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	fe00e800 	.word	0xfe00e800
 800a230:	ffff0000 	.word	0xffff0000

0800a234 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b086      	sub	sp, #24
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a24e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a256:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2220      	movs	r2, #32
 800a25e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a260:	7afb      	ldrb	r3, [r7, #11]
 800a262:	2b21      	cmp	r3, #33	@ 0x21
 800a264:	d002      	beq.n	800a26c <I2C_ITSlaveCplt+0x38>
 800a266:	7afb      	ldrb	r3, [r7, #11]
 800a268:	2b29      	cmp	r3, #41	@ 0x29
 800a26a:	d108      	bne.n	800a27e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a26c:	f248 0101 	movw	r1, #32769	@ 0x8001
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 fc53 	bl	800ab1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2221      	movs	r2, #33	@ 0x21
 800a27a:	631a      	str	r2, [r3, #48]	@ 0x30
 800a27c:	e019      	b.n	800a2b2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a27e:	7afb      	ldrb	r3, [r7, #11]
 800a280:	2b22      	cmp	r3, #34	@ 0x22
 800a282:	d002      	beq.n	800a28a <I2C_ITSlaveCplt+0x56>
 800a284:	7afb      	ldrb	r3, [r7, #11]
 800a286:	2b2a      	cmp	r3, #42	@ 0x2a
 800a288:	d108      	bne.n	800a29c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a28a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 fc44 	bl	800ab1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2222      	movs	r2, #34	@ 0x22
 800a298:	631a      	str	r2, [r3, #48]	@ 0x30
 800a29a:	e00a      	b.n	800a2b2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800a29c:	7afb      	ldrb	r3, [r7, #11]
 800a29e:	2b28      	cmp	r3, #40	@ 0x28
 800a2a0:	d107      	bne.n	800a2b2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800a2a2:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fc38 	bl	800ab1c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	685a      	ldr	r2, [r3, #4]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a2c0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	6859      	ldr	r1, [r3, #4]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	4b89      	ldr	r3, [pc, #548]	@ (800a4f4 <I2C_ITSlaveCplt+0x2c0>)
 800a2ce:	400b      	ands	r3, r1
 800a2d0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fa7d 	bl	800a7d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d013      	beq.n	800a30a <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	681a      	ldr	r2, [r3, #0]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a2f0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d01f      	beq.n	800a33a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	b29a      	uxth	r2, r3
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a308:	e017      	b.n	800a33a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a310:	2b00      	cmp	r3, #0
 800a312:	d012      	beq.n	800a33a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a322:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d006      	beq.n	800a33a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	b29a      	uxth	r2, r3
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	f003 0304 	and.w	r3, r3, #4
 800a340:	2b00      	cmp	r3, #0
 800a342:	d020      	beq.n	800a386 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	f023 0304 	bic.w	r3, r3, #4
 800a34a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a356:	b2d2      	uxtb	r2, r2
 800a358:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a35e:	1c5a      	adds	r2, r3, #1
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d00c      	beq.n	800a386 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a370:	3b01      	subs	r3, #1
 800a372:	b29a      	uxth	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	3b01      	subs	r3, #1
 800a380:	b29a      	uxth	r2, r3
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a38a:	b29b      	uxth	r3, r3
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d005      	beq.n	800a39c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a394:	f043 0204 	orr.w	r2, r3, #4
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	f003 0310 	and.w	r3, r3, #16
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d049      	beq.n	800a43a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d044      	beq.n	800a43a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d128      	bne.n	800a40c <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	2b28      	cmp	r3, #40	@ 0x28
 800a3c4:	d108      	bne.n	800a3d8 <I2C_ITSlaveCplt+0x1a4>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3cc:	d104      	bne.n	800a3d8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a3ce:	6979      	ldr	r1, [r7, #20]
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f893 	bl	800a4fc <I2C_ITListenCplt>
 800a3d6:	e030      	b.n	800a43a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	2b29      	cmp	r3, #41	@ 0x29
 800a3e2:	d10e      	bne.n	800a402 <I2C_ITSlaveCplt+0x1ce>
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a3ea:	d00a      	beq.n	800a402 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2210      	movs	r2, #16
 800a3f2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 f9ec 	bl	800a7d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f7ff fdf6 	bl	8009fec <I2C_ITSlaveSeqCplt>
 800a400:	e01b      	b.n	800a43a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2210      	movs	r2, #16
 800a408:	61da      	str	r2, [r3, #28]
 800a40a:	e016      	b.n	800a43a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2210      	movs	r2, #16
 800a412:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a418:	f043 0204 	orr.w	r2, r3, #4
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d003      	beq.n	800a42e <I2C_ITSlaveCplt+0x1fa>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a42c:	d105      	bne.n	800a43a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a432:	4619      	mov	r1, r3
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f8b5 	bl	800a5a4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d010      	beq.n	800a472 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a454:	4619      	mov	r1, r3
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 f8a4 	bl	800a5a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a462:	b2db      	uxtb	r3, r3
 800a464:	2b28      	cmp	r3, #40	@ 0x28
 800a466:	d141      	bne.n	800a4ec <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a468:	6979      	ldr	r1, [r7, #20]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 f846 	bl	800a4fc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a470:	e03c      	b.n	800a4ec <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a476:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a47a:	d014      	beq.n	800a4a6 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f7ff fdb5 	bl	8009fec <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	4a1c      	ldr	r2, [pc, #112]	@ (800a4f8 <I2C_ITSlaveCplt+0x2c4>)
 800a486:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2220      	movs	r2, #32
 800a48c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f7fe ffa9 	bl	80093f6 <HAL_I2C_ListenCpltCallback>
}
 800a4a4:	e022      	b.n	800a4ec <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	2b22      	cmp	r3, #34	@ 0x22
 800a4b0:	d10e      	bne.n	800a4d0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2220      	movs	r2, #32
 800a4b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7fe ff7c 	bl	80093c6 <HAL_I2C_SlaveRxCpltCallback>
}
 800a4ce:	e00d      	b.n	800a4ec <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2220      	movs	r2, #32
 800a4d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7fe ff63 	bl	80093b2 <HAL_I2C_SlaveTxCpltCallback>
}
 800a4ec:	bf00      	nop
 800a4ee:	3718      	adds	r7, #24
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	fe00e800 	.word	0xfe00e800
 800a4f8:	ffff0000 	.word	0xffff0000

0800a4fc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	4a25      	ldr	r2, [pc, #148]	@ (800a5a0 <I2C_ITListenCplt+0xa4>)
 800a50a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2220      	movs	r2, #32
 800a516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	f003 0304 	and.w	r3, r3, #4
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d022      	beq.n	800a578 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a53c:	b2d2      	uxtb	r2, r2
 800a53e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a544:	1c5a      	adds	r2, r3, #1
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d012      	beq.n	800a578 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a556:	3b01      	subs	r3, #1
 800a558:	b29a      	uxth	r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a562:	b29b      	uxth	r3, r3
 800a564:	3b01      	subs	r3, #1
 800a566:	b29a      	uxth	r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a570:	f043 0204 	orr.w	r2, r3, #4
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a578:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 facd 	bl	800ab1c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2210      	movs	r2, #16
 800a588:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2200      	movs	r2, #0
 800a58e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f7fe ff2f 	bl	80093f6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a598:	bf00      	nop
 800a59a:	3708      	adds	r7, #8
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	ffff0000 	.word	0xffff0000

0800a5a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5b4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a6d      	ldr	r2, [pc, #436]	@ (800a778 <I2C_ITError+0x1d4>)
 800a5c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	431a      	orrs	r2, r3
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a5d6:	7bfb      	ldrb	r3, [r7, #15]
 800a5d8:	2b28      	cmp	r3, #40	@ 0x28
 800a5da:	d005      	beq.n	800a5e8 <I2C_ITError+0x44>
 800a5dc:	7bfb      	ldrb	r3, [r7, #15]
 800a5de:	2b29      	cmp	r3, #41	@ 0x29
 800a5e0:	d002      	beq.n	800a5e8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a5e2:	7bfb      	ldrb	r3, [r7, #15]
 800a5e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5e6:	d10b      	bne.n	800a600 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a5e8:	2103      	movs	r1, #3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fa96 	bl	800ab1c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2228      	movs	r2, #40	@ 0x28
 800a5f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	4a60      	ldr	r2, [pc, #384]	@ (800a77c <I2C_ITError+0x1d8>)
 800a5fc:	635a      	str	r2, [r3, #52]	@ 0x34
 800a5fe:	e030      	b.n	800a662 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a600:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f000 fa89 	bl	800ab1c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 f8e1 	bl	800a7d2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a616:	b2db      	uxtb	r3, r3
 800a618:	2b60      	cmp	r3, #96	@ 0x60
 800a61a:	d01f      	beq.n	800a65c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2220      	movs	r2, #32
 800a620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	f003 0320 	and.w	r3, r3, #32
 800a62e:	2b20      	cmp	r3, #32
 800a630:	d114      	bne.n	800a65c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	699b      	ldr	r3, [r3, #24]
 800a638:	f003 0310 	and.w	r3, r3, #16
 800a63c:	2b10      	cmp	r3, #16
 800a63e:	d109      	bne.n	800a654 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2210      	movs	r2, #16
 800a646:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a64c:	f043 0204 	orr.w	r2, r3, #4
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2220      	movs	r2, #32
 800a65a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a666:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d039      	beq.n	800a6e4 <I2C_ITError+0x140>
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	2b11      	cmp	r3, #17
 800a674:	d002      	beq.n	800a67c <I2C_ITError+0xd8>
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	2b21      	cmp	r3, #33	@ 0x21
 800a67a:	d133      	bne.n	800a6e4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a686:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a68a:	d107      	bne.n	800a69c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a69a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7fd fa82 	bl	8007baa <HAL_DMA_GetState>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d017      	beq.n	800a6dc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b0:	4a33      	ldr	r2, [pc, #204]	@ (800a780 <I2C_ITError+0x1dc>)
 800a6b2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7fd f95c 	bl	800797e <HAL_DMA_Abort_IT>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d04d      	beq.n	800a768 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a6d6:	4610      	mov	r0, r2
 800a6d8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a6da:	e045      	b.n	800a768 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 f851 	bl	800a784 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a6e2:	e041      	b.n	800a768 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d039      	beq.n	800a760 <I2C_ITError+0x1bc>
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	2b12      	cmp	r3, #18
 800a6f0:	d002      	beq.n	800a6f8 <I2C_ITError+0x154>
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	2b22      	cmp	r3, #34	@ 0x22
 800a6f6:	d133      	bne.n	800a760 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a706:	d107      	bne.n	800a718 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	681a      	ldr	r2, [r3, #0]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a716:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a71c:	4618      	mov	r0, r3
 800a71e:	f7fd fa44 	bl	8007baa <HAL_DMA_GetState>
 800a722:	4603      	mov	r3, r0
 800a724:	2b01      	cmp	r3, #1
 800a726:	d017      	beq.n	800a758 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a72c:	4a14      	ldr	r2, [pc, #80]	@ (800a780 <I2C_ITError+0x1dc>)
 800a72e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7fd f91e 	bl	800797e <HAL_DMA_Abort_IT>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d011      	beq.n	800a76c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a752:	4610      	mov	r0, r2
 800a754:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a756:	e009      	b.n	800a76c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f813 	bl	800a784 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a75e:	e005      	b.n	800a76c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f000 f80f 	bl	800a784 <I2C_TreatErrorCallback>
  }
}
 800a766:	e002      	b.n	800a76e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a768:	bf00      	nop
 800a76a:	e000      	b.n	800a76e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a76c:	bf00      	nop
}
 800a76e:	bf00      	nop
 800a770:	3710      	adds	r7, #16
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	ffff0000 	.word	0xffff0000
 800a77c:	080096a9 	.word	0x080096a9
 800a780:	0800a975 	.word	0x0800a975

0800a784 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a792:	b2db      	uxtb	r3, r3
 800a794:	2b60      	cmp	r3, #96	@ 0x60
 800a796:	d10e      	bne.n	800a7b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2220      	movs	r2, #32
 800a79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f7fe fe49 	bl	8009446 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a7b4:	e009      	b.n	800a7ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f7fe fe34 	bl	8009432 <HAL_I2C_ErrorCallback>
}
 800a7ca:	bf00      	nop
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a7d2:	b480      	push	{r7}
 800a7d4:	b083      	sub	sp, #12
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	699b      	ldr	r3, [r3, #24]
 800a7e0:	f003 0302 	and.w	r3, r3, #2
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	d103      	bne.n	800a7f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	699b      	ldr	r3, [r3, #24]
 800a7f6:	f003 0301 	and.w	r3, r3, #1
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d007      	beq.n	800a80e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	699a      	ldr	r2, [r3, #24]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f042 0201 	orr.w	r2, r2, #1
 800a80c:	619a      	str	r2, [r3, #24]
  }
}
 800a80e:	bf00      	nop
 800a810:	370c      	adds	r7, #12
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr

0800a81a <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a81a:	b580      	push	{r7, lr}
 800a81c:	b084      	sub	sp, #16
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a826:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a836:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a83c:	b29b      	uxth	r3, r3
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d104      	bne.n	800a84c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a842:	2120      	movs	r1, #32
 800a844:	68f8      	ldr	r0, [r7, #12]
 800a846:	f000 f8e5 	bl	800aa14 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a84a:	e02d      	b.n	800a8a8 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a850:	68fa      	ldr	r2, [r7, #12]
 800a852:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800a854:	441a      	add	r2, r3
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a85e:	b29b      	uxth	r3, r3
 800a860:	2bff      	cmp	r3, #255	@ 0xff
 800a862:	d903      	bls.n	800a86c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	22ff      	movs	r2, #255	@ 0xff
 800a868:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a86a:	e004      	b.n	800a876 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a870:	b29a      	uxth	r2, r3
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a87e:	4619      	mov	r1, r3
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	3328      	adds	r3, #40	@ 0x28
 800a886:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800a88c:	f7fc fffc 	bl	8007888 <HAL_DMA_Start_IT>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d004      	beq.n	800a8a0 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a896:	2110      	movs	r1, #16
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	f7ff fe83 	bl	800a5a4 <I2C_ITError>
}
 800a89e:	e003      	b.n	800a8a8 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a8a0:	2140      	movs	r1, #64	@ 0x40
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f000 f8b6 	bl	800aa14 <I2C_Enable_IRQ>
}
 800a8a8:	bf00      	nop
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8bc:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a8cc:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d104      	bne.n	800a8e2 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a8d8:	2120      	movs	r1, #32
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f000 f89a 	bl	800aa14 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a8e0:	e02d      	b.n	800a93e <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800a8ea:	441a      	add	r2, r3
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	2bff      	cmp	r3, #255	@ 0xff
 800a8f8:	d903      	bls.n	800a902 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	22ff      	movs	r2, #255	@ 0xff
 800a8fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a900:	e004      	b.n	800a90c <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a906:	b29a      	uxth	r2, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	3324      	adds	r3, #36	@ 0x24
 800a916:	4619      	mov	r1, r3
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a91c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800a922:	f7fc ffb1 	bl	8007888 <HAL_DMA_Start_IT>
 800a926:	4603      	mov	r3, r0
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d004      	beq.n	800a936 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a92c:	2110      	movs	r1, #16
 800a92e:	68f8      	ldr	r0, [r7, #12]
 800a930:	f7ff fe38 	bl	800a5a4 <I2C_ITError>
}
 800a934:	e003      	b.n	800a93e <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a936:	2140      	movs	r1, #64	@ 0x40
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f000 f86b 	bl	800aa14 <I2C_Enable_IRQ>
}
 800a93e:	bf00      	nop
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a952:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a962:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a964:	2110      	movs	r1, #16
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f7ff fe1c 	bl	800a5a4 <I2C_ITError>
}
 800a96c:	bf00      	nop
 800a96e:	3710      	adds	r7, #16
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b084      	sub	sp, #16
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a980:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a986:	2b00      	cmp	r3, #0
 800a988:	d003      	beq.n	800a992 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a98e:	2200      	movs	r2, #0
 800a990:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a996:	2b00      	cmp	r3, #0
 800a998:	d003      	beq.n	800a9a2 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a99e:	2200      	movs	r2, #0
 800a9a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f7ff feee 	bl	800a784 <I2C_TreatErrorCallback>
}
 800a9a8:	bf00      	nop
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b087      	sub	sp, #28
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	60f8      	str	r0, [r7, #12]
 800a9b8:	607b      	str	r3, [r7, #4]
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	817b      	strh	r3, [r7, #10]
 800a9be:	4613      	mov	r3, r2
 800a9c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a9c2:	897b      	ldrh	r3, [r7, #10]
 800a9c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a9c8:	7a7b      	ldrb	r3, [r7, #9]
 800a9ca:	041b      	lsls	r3, r3, #16
 800a9cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a9d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	685a      	ldr	r2, [r3, #4]
 800a9e6:	6a3b      	ldr	r3, [r7, #32]
 800a9e8:	0d5b      	lsrs	r3, r3, #21
 800a9ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a9ee:	4b08      	ldr	r3, [pc, #32]	@ (800aa10 <I2C_TransferConfig+0x60>)
 800a9f0:	430b      	orrs	r3, r1
 800a9f2:	43db      	mvns	r3, r3
 800a9f4:	ea02 0103 	and.w	r1, r2, r3
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	697a      	ldr	r2, [r7, #20]
 800a9fe:	430a      	orrs	r2, r1
 800aa00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800aa02:	bf00      	nop
 800aa04:	371c      	adds	r7, #28
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	03ff63ff 	.word	0x03ff63ff

0800aa14 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b085      	sub	sp, #20
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	460b      	mov	r3, r1
 800aa1e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800aa20:	2300      	movs	r3, #0
 800aa22:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa28:	4a39      	ldr	r2, [pc, #228]	@ (800ab10 <I2C_Enable_IRQ+0xfc>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d032      	beq.n	800aa94 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800aa32:	4a38      	ldr	r2, [pc, #224]	@ (800ab14 <I2C_Enable_IRQ+0x100>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d02d      	beq.n	800aa94 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800aa3c:	4a36      	ldr	r2, [pc, #216]	@ (800ab18 <I2C_Enable_IRQ+0x104>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d028      	beq.n	800aa94 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800aa42:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	da03      	bge.n	800aa52 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800aa50:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800aa52:	887b      	ldrh	r3, [r7, #2]
 800aa54:	f003 0301 	and.w	r3, r3, #1
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d003      	beq.n	800aa64 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800aa62:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800aa64:	887b      	ldrh	r3, [r7, #2]
 800aa66:	f003 0302 	and.w	r3, r3, #2
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d003      	beq.n	800aa76 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800aa74:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800aa76:	887b      	ldrh	r3, [r7, #2]
 800aa78:	2b10      	cmp	r3, #16
 800aa7a:	d103      	bne.n	800aa84 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800aa82:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aa84:	887b      	ldrh	r3, [r7, #2]
 800aa86:	2b20      	cmp	r3, #32
 800aa88:	d133      	bne.n	800aaf2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	f043 0320 	orr.w	r3, r3, #32
 800aa90:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aa92:	e02e      	b.n	800aaf2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800aa94:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	da03      	bge.n	800aaa4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800aaa2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800aaa4:	887b      	ldrh	r3, [r7, #2]
 800aaa6:	f003 0301 	and.w	r3, r3, #1
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d003      	beq.n	800aab6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800aab4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800aab6:	887b      	ldrh	r3, [r7, #2]
 800aab8:	f003 0302 	and.w	r3, r3, #2
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d003      	beq.n	800aac8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800aac6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800aac8:	887b      	ldrh	r3, [r7, #2]
 800aaca:	2b10      	cmp	r3, #16
 800aacc:	d103      	bne.n	800aad6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800aad4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800aad6:	887b      	ldrh	r3, [r7, #2]
 800aad8:	2b20      	cmp	r3, #32
 800aada:	d103      	bne.n	800aae4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800aae2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800aae4:	887b      	ldrh	r3, [r7, #2]
 800aae6:	2b40      	cmp	r3, #64	@ 0x40
 800aae8:	d103      	bne.n	800aaf2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaf0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	6819      	ldr	r1, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	430a      	orrs	r2, r1
 800ab00:	601a      	str	r2, [r3, #0]
}
 800ab02:	bf00      	nop
 800ab04:	3714      	adds	r7, #20
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	0800989b 	.word	0x0800989b
 800ab14:	08009cbd 	.word	0x08009cbd
 800ab18:	08009a71 	.word	0x08009a71

0800ab1c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b085      	sub	sp, #20
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	460b      	mov	r3, r1
 800ab26:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ab2c:	887b      	ldrh	r3, [r7, #2]
 800ab2e:	f003 0301 	and.w	r3, r3, #1
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00f      	beq.n	800ab56 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800ab3c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ab4a:	2b28      	cmp	r3, #40	@ 0x28
 800ab4c:	d003      	beq.n	800ab56 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ab54:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ab56:	887b      	ldrh	r3, [r7, #2]
 800ab58:	f003 0302 	and.w	r3, r3, #2
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d00f      	beq.n	800ab80 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800ab66:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ab74:	2b28      	cmp	r3, #40	@ 0x28
 800ab76:	d003      	beq.n	800ab80 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ab7e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ab80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	da03      	bge.n	800ab90 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800ab8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ab90:	887b      	ldrh	r3, [r7, #2]
 800ab92:	2b10      	cmp	r3, #16
 800ab94:	d103      	bne.n	800ab9e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ab9c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ab9e:	887b      	ldrh	r3, [r7, #2]
 800aba0:	2b20      	cmp	r3, #32
 800aba2:	d103      	bne.n	800abac <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f043 0320 	orr.w	r3, r3, #32
 800abaa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800abac:	887b      	ldrh	r3, [r7, #2]
 800abae:	2b40      	cmp	r3, #64	@ 0x40
 800abb0:	d103      	bne.n	800abba <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abb8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	6819      	ldr	r1, [r3, #0]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	43da      	mvns	r2, r3
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	400a      	ands	r2, r1
 800abca:	601a      	str	r2, [r3, #0]
}
 800abcc:	bf00      	nop
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	2b20      	cmp	r3, #32
 800abec:	d138      	bne.n	800ac60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d101      	bne.n	800abfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800abf8:	2302      	movs	r3, #2
 800abfa:	e032      	b.n	800ac62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2201      	movs	r2, #1
 800ac00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2224      	movs	r2, #36	@ 0x24
 800ac08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f022 0201 	bic.w	r2, r2, #1
 800ac1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	6819      	ldr	r1, [r3, #0]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	683a      	ldr	r2, [r7, #0]
 800ac38:	430a      	orrs	r2, r1
 800ac3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f042 0201 	orr.w	r2, r2, #1
 800ac4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2220      	movs	r2, #32
 800ac50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2200      	movs	r2, #0
 800ac58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	e000      	b.n	800ac62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ac60:	2302      	movs	r3, #2
  }
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	370c      	adds	r7, #12
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	b085      	sub	sp, #20
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
 800ac76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	2b20      	cmp	r3, #32
 800ac82:	d139      	bne.n	800acf8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d101      	bne.n	800ac92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ac8e:	2302      	movs	r3, #2
 800ac90:	e033      	b.n	800acfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2201      	movs	r2, #1
 800ac96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2224      	movs	r2, #36	@ 0x24
 800ac9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f022 0201 	bic.w	r2, r2, #1
 800acb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800acc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	021b      	lsls	r3, r3, #8
 800acc6:	68fa      	ldr	r2, [r7, #12]
 800acc8:	4313      	orrs	r3, r2
 800acca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f042 0201 	orr.w	r2, r2, #1
 800ace2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2220      	movs	r2, #32
 800ace8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800acf4:	2300      	movs	r3, #0
 800acf6:	e000      	b.n	800acfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800acf8:	2302      	movs	r3, #2
  }
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3714      	adds	r7, #20
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
	...

0800ad08 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b085      	sub	sp, #20
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad10:	4b0b      	ldr	r3, [pc, #44]	@ (800ad40 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800ad12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad14:	4a0a      	ldr	r2, [pc, #40]	@ (800ad40 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800ad16:	f043 0301 	orr.w	r3, r3, #1
 800ad1a:	6613      	str	r3, [r2, #96]	@ 0x60
 800ad1c:	4b08      	ldr	r3, [pc, #32]	@ (800ad40 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800ad1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad20:	f003 0301 	and.w	r3, r3, #1
 800ad24:	60fb      	str	r3, [r7, #12]
 800ad26:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 800ad28:	4b06      	ldr	r3, [pc, #24]	@ (800ad44 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800ad2a:	685a      	ldr	r2, [r3, #4]
 800ad2c:	4905      	ldr	r1, [pc, #20]	@ (800ad44 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4313      	orrs	r3, r2
 800ad32:	604b      	str	r3, [r1, #4]
}
 800ad34:	bf00      	nop
 800ad36:	3714      	adds	r7, #20
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr
 800ad40:	40021000 	.word	0x40021000
 800ad44:	40010000 	.word	0x40010000

0800ad48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d141      	bne.n	800adda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ad56:	4b4b      	ldr	r3, [pc, #300]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ad5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad62:	d131      	bne.n	800adc8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ad64:	4b47      	ldr	r3, [pc, #284]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad6a:	4a46      	ldr	r2, [pc, #280]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ad74:	4b43      	ldr	r3, [pc, #268]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ad7c:	4a41      	ldr	r2, [pc, #260]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ad82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ad84:	4b40      	ldr	r3, [pc, #256]	@ (800ae88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	2232      	movs	r2, #50	@ 0x32
 800ad8a:	fb02 f303 	mul.w	r3, r2, r3
 800ad8e:	4a3f      	ldr	r2, [pc, #252]	@ (800ae8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ad90:	fba2 2303 	umull	r2, r3, r2, r3
 800ad94:	0c9b      	lsrs	r3, r3, #18
 800ad96:	3301      	adds	r3, #1
 800ad98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ad9a:	e002      	b.n	800ada2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	3b01      	subs	r3, #1
 800ada0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ada2:	4b38      	ldr	r3, [pc, #224]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ada4:	695b      	ldr	r3, [r3, #20]
 800ada6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800adaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adae:	d102      	bne.n	800adb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1f2      	bne.n	800ad9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800adb6:	4b33      	ldr	r3, [pc, #204]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adb8:	695b      	ldr	r3, [r3, #20]
 800adba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800adbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adc2:	d158      	bne.n	800ae76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800adc4:	2303      	movs	r3, #3
 800adc6:	e057      	b.n	800ae78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800adc8:	4b2e      	ldr	r3, [pc, #184]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adce:	4a2d      	ldr	r2, [pc, #180]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800add0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800add4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800add8:	e04d      	b.n	800ae76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ade0:	d141      	bne.n	800ae66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ade2:	4b28      	ldr	r3, [pc, #160]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800adea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adee:	d131      	bne.n	800ae54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800adf0:	4b24      	ldr	r3, [pc, #144]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adf6:	4a23      	ldr	r2, [pc, #140]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae00:	4b20      	ldr	r3, [pc, #128]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ae08:	4a1e      	ldr	r2, [pc, #120]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ae0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ae10:	4b1d      	ldr	r3, [pc, #116]	@ (800ae88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2232      	movs	r2, #50	@ 0x32
 800ae16:	fb02 f303 	mul.w	r3, r2, r3
 800ae1a:	4a1c      	ldr	r2, [pc, #112]	@ (800ae8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ae1c:	fba2 2303 	umull	r2, r3, r2, r3
 800ae20:	0c9b      	lsrs	r3, r3, #18
 800ae22:	3301      	adds	r3, #1
 800ae24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae26:	e002      	b.n	800ae2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae2e:	4b15      	ldr	r3, [pc, #84]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae30:	695b      	ldr	r3, [r3, #20]
 800ae32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae3a:	d102      	bne.n	800ae42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1f2      	bne.n	800ae28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ae42:	4b10      	ldr	r3, [pc, #64]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae4e:	d112      	bne.n	800ae76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ae50:	2303      	movs	r3, #3
 800ae52:	e011      	b.n	800ae78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae54:	4b0b      	ldr	r3, [pc, #44]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae5a:	4a0a      	ldr	r2, [pc, #40]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ae64:	e007      	b.n	800ae76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ae66:	4b07      	ldr	r3, [pc, #28]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ae6e:	4a05      	ldr	r2, [pc, #20]	@ (800ae84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ae74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3714      	adds	r7, #20
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr
 800ae84:	40007000 	.word	0x40007000
 800ae88:	2000000c 	.word	0x2000000c
 800ae8c:	431bde83 	.word	0x431bde83

0800ae90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800ae90:	b480      	push	{r7}
 800ae92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800ae94:	4b05      	ldr	r3, [pc, #20]	@ (800aeac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ae96:	689b      	ldr	r3, [r3, #8]
 800ae98:	4a04      	ldr	r2, [pc, #16]	@ (800aeac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ae9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ae9e:	6093      	str	r3, [r2, #8]
}
 800aea0:	bf00      	nop
 800aea2:	46bd      	mov	sp, r7
 800aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea8:	4770      	bx	lr
 800aeaa:	bf00      	nop
 800aeac:	40007000 	.word	0x40007000

0800aeb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b088      	sub	sp, #32
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d101      	bne.n	800aec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	e2fe      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d075      	beq.n	800afba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aece:	4b97      	ldr	r3, [pc, #604]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	f003 030c 	and.w	r3, r3, #12
 800aed6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aed8:	4b94      	ldr	r3, [pc, #592]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	f003 0303 	and.w	r3, r3, #3
 800aee0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800aee2:	69bb      	ldr	r3, [r7, #24]
 800aee4:	2b0c      	cmp	r3, #12
 800aee6:	d102      	bne.n	800aeee <HAL_RCC_OscConfig+0x3e>
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	2b03      	cmp	r3, #3
 800aeec:	d002      	beq.n	800aef4 <HAL_RCC_OscConfig+0x44>
 800aeee:	69bb      	ldr	r3, [r7, #24]
 800aef0:	2b08      	cmp	r3, #8
 800aef2:	d10b      	bne.n	800af0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aef4:	4b8d      	ldr	r3, [pc, #564]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d05b      	beq.n	800afb8 <HAL_RCC_OscConfig+0x108>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d157      	bne.n	800afb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e2d9      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af14:	d106      	bne.n	800af24 <HAL_RCC_OscConfig+0x74>
 800af16:	4b85      	ldr	r3, [pc, #532]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	4a84      	ldr	r2, [pc, #528]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af20:	6013      	str	r3, [r2, #0]
 800af22:	e01d      	b.n	800af60 <HAL_RCC_OscConfig+0xb0>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af2c:	d10c      	bne.n	800af48 <HAL_RCC_OscConfig+0x98>
 800af2e:	4b7f      	ldr	r3, [pc, #508]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a7e      	ldr	r2, [pc, #504]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800af38:	6013      	str	r3, [r2, #0]
 800af3a:	4b7c      	ldr	r3, [pc, #496]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4a7b      	ldr	r2, [pc, #492]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	e00b      	b.n	800af60 <HAL_RCC_OscConfig+0xb0>
 800af48:	4b78      	ldr	r3, [pc, #480]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4a77      	ldr	r2, [pc, #476]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	4b75      	ldr	r3, [pc, #468]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a74      	ldr	r2, [pc, #464]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d013      	beq.n	800af90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af68:	f7fa f9e2 	bl	8005330 <HAL_GetTick>
 800af6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af6e:	e008      	b.n	800af82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af70:	f7fa f9de 	bl	8005330 <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	2b64      	cmp	r3, #100	@ 0x64
 800af7c:	d901      	bls.n	800af82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800af7e:	2303      	movs	r3, #3
 800af80:	e29e      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af82:	4b6a      	ldr	r3, [pc, #424]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d0f0      	beq.n	800af70 <HAL_RCC_OscConfig+0xc0>
 800af8e:	e014      	b.n	800afba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af90:	f7fa f9ce 	bl	8005330 <HAL_GetTick>
 800af94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af96:	e008      	b.n	800afaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af98:	f7fa f9ca 	bl	8005330 <HAL_GetTick>
 800af9c:	4602      	mov	r2, r0
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	1ad3      	subs	r3, r2, r3
 800afa2:	2b64      	cmp	r3, #100	@ 0x64
 800afa4:	d901      	bls.n	800afaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800afa6:	2303      	movs	r3, #3
 800afa8:	e28a      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800afaa:	4b60      	ldr	r3, [pc, #384]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1f0      	bne.n	800af98 <HAL_RCC_OscConfig+0xe8>
 800afb6:	e000      	b.n	800afba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f003 0302 	and.w	r3, r3, #2
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d075      	beq.n	800b0b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800afc6:	4b59      	ldr	r3, [pc, #356]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	f003 030c 	and.w	r3, r3, #12
 800afce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800afd0:	4b56      	ldr	r3, [pc, #344]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	f003 0303 	and.w	r3, r3, #3
 800afd8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	2b0c      	cmp	r3, #12
 800afde:	d102      	bne.n	800afe6 <HAL_RCC_OscConfig+0x136>
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	2b02      	cmp	r3, #2
 800afe4:	d002      	beq.n	800afec <HAL_RCC_OscConfig+0x13c>
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	2b04      	cmp	r3, #4
 800afea:	d11f      	bne.n	800b02c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800afec:	4b4f      	ldr	r3, [pc, #316]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d005      	beq.n	800b004 <HAL_RCC_OscConfig+0x154>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d101      	bne.n	800b004 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	e25d      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b004:	4b49      	ldr	r3, [pc, #292]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	061b      	lsls	r3, r3, #24
 800b012:	4946      	ldr	r1, [pc, #280]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b014:	4313      	orrs	r3, r2
 800b016:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b018:	4b45      	ldr	r3, [pc, #276]	@ (800b130 <HAL_RCC_OscConfig+0x280>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7fa f93b 	bl	8005298 <HAL_InitTick>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d043      	beq.n	800b0b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e249      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d023      	beq.n	800b07c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b034:	4b3d      	ldr	r3, [pc, #244]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a3c      	ldr	r2, [pc, #240]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b03a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b03e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b040:	f7fa f976 	bl	8005330 <HAL_GetTick>
 800b044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b046:	e008      	b.n	800b05a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b048:	f7fa f972 	bl	8005330 <HAL_GetTick>
 800b04c:	4602      	mov	r2, r0
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	2b02      	cmp	r3, #2
 800b054:	d901      	bls.n	800b05a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b056:	2303      	movs	r3, #3
 800b058:	e232      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b05a:	4b34      	ldr	r3, [pc, #208]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b062:	2b00      	cmp	r3, #0
 800b064:	d0f0      	beq.n	800b048 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b066:	4b31      	ldr	r3, [pc, #196]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	691b      	ldr	r3, [r3, #16]
 800b072:	061b      	lsls	r3, r3, #24
 800b074:	492d      	ldr	r1, [pc, #180]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b076:	4313      	orrs	r3, r2
 800b078:	604b      	str	r3, [r1, #4]
 800b07a:	e01a      	b.n	800b0b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b07c:	4b2b      	ldr	r3, [pc, #172]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a2a      	ldr	r2, [pc, #168]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b082:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b088:	f7fa f952 	bl	8005330 <HAL_GetTick>
 800b08c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b08e:	e008      	b.n	800b0a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b090:	f7fa f94e 	bl	8005330 <HAL_GetTick>
 800b094:	4602      	mov	r2, r0
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	2b02      	cmp	r3, #2
 800b09c:	d901      	bls.n	800b0a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b09e:	2303      	movs	r3, #3
 800b0a0:	e20e      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b0a2:	4b22      	ldr	r3, [pc, #136]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1f0      	bne.n	800b090 <HAL_RCC_OscConfig+0x1e0>
 800b0ae:	e000      	b.n	800b0b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b0b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f003 0308 	and.w	r3, r3, #8
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d041      	beq.n	800b142 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	695b      	ldr	r3, [r3, #20]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d01c      	beq.n	800b100 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b0c6:	4b19      	ldr	r3, [pc, #100]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b0c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0cc:	4a17      	ldr	r2, [pc, #92]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b0ce:	f043 0301 	orr.w	r3, r3, #1
 800b0d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0d6:	f7fa f92b 	bl	8005330 <HAL_GetTick>
 800b0da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0dc:	e008      	b.n	800b0f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0de:	f7fa f927 	bl	8005330 <HAL_GetTick>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	1ad3      	subs	r3, r2, r3
 800b0e8:	2b02      	cmp	r3, #2
 800b0ea:	d901      	bls.n	800b0f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b0ec:	2303      	movs	r3, #3
 800b0ee:	e1e7      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0f0:	4b0e      	ldr	r3, [pc, #56]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b0f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0f6:	f003 0302 	and.w	r3, r3, #2
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d0ef      	beq.n	800b0de <HAL_RCC_OscConfig+0x22e>
 800b0fe:	e020      	b.n	800b142 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b100:	4b0a      	ldr	r3, [pc, #40]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b106:	4a09      	ldr	r2, [pc, #36]	@ (800b12c <HAL_RCC_OscConfig+0x27c>)
 800b108:	f023 0301 	bic.w	r3, r3, #1
 800b10c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b110:	f7fa f90e 	bl	8005330 <HAL_GetTick>
 800b114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b116:	e00d      	b.n	800b134 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b118:	f7fa f90a 	bl	8005330 <HAL_GetTick>
 800b11c:	4602      	mov	r2, r0
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	1ad3      	subs	r3, r2, r3
 800b122:	2b02      	cmp	r3, #2
 800b124:	d906      	bls.n	800b134 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b126:	2303      	movs	r3, #3
 800b128:	e1ca      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
 800b12a:	bf00      	nop
 800b12c:	40021000 	.word	0x40021000
 800b130:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b134:	4b8c      	ldr	r3, [pc, #560]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b136:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b13a:	f003 0302 	and.w	r3, r3, #2
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1ea      	bne.n	800b118 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f003 0304 	and.w	r3, r3, #4
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f000 80a6 	beq.w	800b29c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b150:	2300      	movs	r3, #0
 800b152:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b154:	4b84      	ldr	r3, [pc, #528]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d101      	bne.n	800b164 <HAL_RCC_OscConfig+0x2b4>
 800b160:	2301      	movs	r3, #1
 800b162:	e000      	b.n	800b166 <HAL_RCC_OscConfig+0x2b6>
 800b164:	2300      	movs	r3, #0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00d      	beq.n	800b186 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b16a:	4b7f      	ldr	r3, [pc, #508]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b16c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b16e:	4a7e      	ldr	r2, [pc, #504]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b174:	6593      	str	r3, [r2, #88]	@ 0x58
 800b176:	4b7c      	ldr	r3, [pc, #496]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b17a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b17e:	60fb      	str	r3, [r7, #12]
 800b180:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b182:	2301      	movs	r3, #1
 800b184:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b186:	4b79      	ldr	r3, [pc, #484]	@ (800b36c <HAL_RCC_OscConfig+0x4bc>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d118      	bne.n	800b1c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b192:	4b76      	ldr	r3, [pc, #472]	@ (800b36c <HAL_RCC_OscConfig+0x4bc>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4a75      	ldr	r2, [pc, #468]	@ (800b36c <HAL_RCC_OscConfig+0x4bc>)
 800b198:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b19c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b19e:	f7fa f8c7 	bl	8005330 <HAL_GetTick>
 800b1a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1a4:	e008      	b.n	800b1b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1a6:	f7fa f8c3 	bl	8005330 <HAL_GetTick>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	1ad3      	subs	r3, r2, r3
 800b1b0:	2b02      	cmp	r3, #2
 800b1b2:	d901      	bls.n	800b1b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b1b4:	2303      	movs	r3, #3
 800b1b6:	e183      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1b8:	4b6c      	ldr	r3, [pc, #432]	@ (800b36c <HAL_RCC_OscConfig+0x4bc>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d0f0      	beq.n	800b1a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d108      	bne.n	800b1de <HAL_RCC_OscConfig+0x32e>
 800b1cc:	4b66      	ldr	r3, [pc, #408]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1d2:	4a65      	ldr	r2, [pc, #404]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1d4:	f043 0301 	orr.w	r3, r3, #1
 800b1d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b1dc:	e024      	b.n	800b228 <HAL_RCC_OscConfig+0x378>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	2b05      	cmp	r3, #5
 800b1e4:	d110      	bne.n	800b208 <HAL_RCC_OscConfig+0x358>
 800b1e6:	4b60      	ldr	r3, [pc, #384]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1ec:	4a5e      	ldr	r2, [pc, #376]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1ee:	f043 0304 	orr.w	r3, r3, #4
 800b1f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b1f6:	4b5c      	ldr	r3, [pc, #368]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1fc:	4a5a      	ldr	r2, [pc, #360]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b1fe:	f043 0301 	orr.w	r3, r3, #1
 800b202:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b206:	e00f      	b.n	800b228 <HAL_RCC_OscConfig+0x378>
 800b208:	4b57      	ldr	r3, [pc, #348]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b20e:	4a56      	ldr	r2, [pc, #344]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b210:	f023 0301 	bic.w	r3, r3, #1
 800b214:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b218:	4b53      	ldr	r3, [pc, #332]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b21e:	4a52      	ldr	r2, [pc, #328]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b220:	f023 0304 	bic.w	r3, r3, #4
 800b224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d016      	beq.n	800b25e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b230:	f7fa f87e 	bl	8005330 <HAL_GetTick>
 800b234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b236:	e00a      	b.n	800b24e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b238:	f7fa f87a 	bl	8005330 <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b246:	4293      	cmp	r3, r2
 800b248:	d901      	bls.n	800b24e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e138      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b24e:	4b46      	ldr	r3, [pc, #280]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b254:	f003 0302 	and.w	r3, r3, #2
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d0ed      	beq.n	800b238 <HAL_RCC_OscConfig+0x388>
 800b25c:	e015      	b.n	800b28a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b25e:	f7fa f867 	bl	8005330 <HAL_GetTick>
 800b262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b264:	e00a      	b.n	800b27c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b266:	f7fa f863 	bl	8005330 <HAL_GetTick>
 800b26a:	4602      	mov	r2, r0
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	1ad3      	subs	r3, r2, r3
 800b270:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b274:	4293      	cmp	r3, r2
 800b276:	d901      	bls.n	800b27c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	e121      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b27c:	4b3a      	ldr	r3, [pc, #232]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b27e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b282:	f003 0302 	and.w	r3, r3, #2
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1ed      	bne.n	800b266 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b28a:	7ffb      	ldrb	r3, [r7, #31]
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d105      	bne.n	800b29c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b290:	4b35      	ldr	r3, [pc, #212]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b294:	4a34      	ldr	r2, [pc, #208]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b29a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f003 0320 	and.w	r3, r3, #32
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d03c      	beq.n	800b322 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	699b      	ldr	r3, [r3, #24]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d01c      	beq.n	800b2ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b2b0:	4b2d      	ldr	r3, [pc, #180]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b2b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b2b6:	4a2c      	ldr	r2, [pc, #176]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b2b8:	f043 0301 	orr.w	r3, r3, #1
 800b2bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2c0:	f7fa f836 	bl	8005330 <HAL_GetTick>
 800b2c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2c6:	e008      	b.n	800b2da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2c8:	f7fa f832 	bl	8005330 <HAL_GetTick>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	d901      	bls.n	800b2da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	e0f2      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2da:	4b23      	ldr	r3, [pc, #140]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b2dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b2e0:	f003 0302 	and.w	r3, r3, #2
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d0ef      	beq.n	800b2c8 <HAL_RCC_OscConfig+0x418>
 800b2e8:	e01b      	b.n	800b322 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b2ea:	4b1f      	ldr	r3, [pc, #124]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b2ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b2f0:	4a1d      	ldr	r2, [pc, #116]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b2f2:	f023 0301 	bic.w	r3, r3, #1
 800b2f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2fa:	f7fa f819 	bl	8005330 <HAL_GetTick>
 800b2fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b300:	e008      	b.n	800b314 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b302:	f7fa f815 	bl	8005330 <HAL_GetTick>
 800b306:	4602      	mov	r2, r0
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d901      	bls.n	800b314 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b310:	2303      	movs	r3, #3
 800b312:	e0d5      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b314:	4b14      	ldr	r3, [pc, #80]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b316:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b31a:	f003 0302 	and.w	r3, r3, #2
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1ef      	bne.n	800b302 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	69db      	ldr	r3, [r3, #28]
 800b326:	2b00      	cmp	r3, #0
 800b328:	f000 80c9 	beq.w	800b4be <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b32c:	4b0e      	ldr	r3, [pc, #56]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b32e:	689b      	ldr	r3, [r3, #8]
 800b330:	f003 030c 	and.w	r3, r3, #12
 800b334:	2b0c      	cmp	r3, #12
 800b336:	f000 8083 	beq.w	800b440 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	69db      	ldr	r3, [r3, #28]
 800b33e:	2b02      	cmp	r3, #2
 800b340:	d15e      	bne.n	800b400 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b342:	4b09      	ldr	r3, [pc, #36]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a08      	ldr	r2, [pc, #32]	@ (800b368 <HAL_RCC_OscConfig+0x4b8>)
 800b348:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b34c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b34e:	f7f9 ffef 	bl	8005330 <HAL_GetTick>
 800b352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b354:	e00c      	b.n	800b370 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b356:	f7f9 ffeb 	bl	8005330 <HAL_GetTick>
 800b35a:	4602      	mov	r2, r0
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	1ad3      	subs	r3, r2, r3
 800b360:	2b02      	cmp	r3, #2
 800b362:	d905      	bls.n	800b370 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b364:	2303      	movs	r3, #3
 800b366:	e0ab      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
 800b368:	40021000 	.word	0x40021000
 800b36c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b370:	4b55      	ldr	r3, [pc, #340]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d1ec      	bne.n	800b356 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b37c:	4b52      	ldr	r3, [pc, #328]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b37e:	68da      	ldr	r2, [r3, #12]
 800b380:	4b52      	ldr	r3, [pc, #328]	@ (800b4cc <HAL_RCC_OscConfig+0x61c>)
 800b382:	4013      	ands	r3, r2
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	6a11      	ldr	r1, [r2, #32]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b38c:	3a01      	subs	r2, #1
 800b38e:	0112      	lsls	r2, r2, #4
 800b390:	4311      	orrs	r1, r2
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b396:	0212      	lsls	r2, r2, #8
 800b398:	4311      	orrs	r1, r2
 800b39a:	687a      	ldr	r2, [r7, #4]
 800b39c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b39e:	0852      	lsrs	r2, r2, #1
 800b3a0:	3a01      	subs	r2, #1
 800b3a2:	0552      	lsls	r2, r2, #21
 800b3a4:	4311      	orrs	r1, r2
 800b3a6:	687a      	ldr	r2, [r7, #4]
 800b3a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b3aa:	0852      	lsrs	r2, r2, #1
 800b3ac:	3a01      	subs	r2, #1
 800b3ae:	0652      	lsls	r2, r2, #25
 800b3b0:	4311      	orrs	r1, r2
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b3b6:	06d2      	lsls	r2, r2, #27
 800b3b8:	430a      	orrs	r2, r1
 800b3ba:	4943      	ldr	r1, [pc, #268]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b3c0:	4b41      	ldr	r3, [pc, #260]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a40      	ldr	r2, [pc, #256]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b3ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b3cc:	4b3e      	ldr	r3, [pc, #248]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	4a3d      	ldr	r2, [pc, #244]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b3d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3d8:	f7f9 ffaa 	bl	8005330 <HAL_GetTick>
 800b3dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3de:	e008      	b.n	800b3f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3e0:	f7f9 ffa6 	bl	8005330 <HAL_GetTick>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	1ad3      	subs	r3, r2, r3
 800b3ea:	2b02      	cmp	r3, #2
 800b3ec:	d901      	bls.n	800b3f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b3ee:	2303      	movs	r3, #3
 800b3f0:	e066      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3f2:	4b35      	ldr	r3, [pc, #212]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d0f0      	beq.n	800b3e0 <HAL_RCC_OscConfig+0x530>
 800b3fe:	e05e      	b.n	800b4be <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b400:	4b31      	ldr	r3, [pc, #196]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a30      	ldr	r2, [pc, #192]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b40a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b40c:	f7f9 ff90 	bl	8005330 <HAL_GetTick>
 800b410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b412:	e008      	b.n	800b426 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b414:	f7f9 ff8c 	bl	8005330 <HAL_GetTick>
 800b418:	4602      	mov	r2, r0
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	1ad3      	subs	r3, r2, r3
 800b41e:	2b02      	cmp	r3, #2
 800b420:	d901      	bls.n	800b426 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b422:	2303      	movs	r3, #3
 800b424:	e04c      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b426:	4b28      	ldr	r3, [pc, #160]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d1f0      	bne.n	800b414 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b432:	4b25      	ldr	r3, [pc, #148]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b434:	68da      	ldr	r2, [r3, #12]
 800b436:	4924      	ldr	r1, [pc, #144]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b438:	4b25      	ldr	r3, [pc, #148]	@ (800b4d0 <HAL_RCC_OscConfig+0x620>)
 800b43a:	4013      	ands	r3, r2
 800b43c:	60cb      	str	r3, [r1, #12]
 800b43e:	e03e      	b.n	800b4be <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	69db      	ldr	r3, [r3, #28]
 800b444:	2b01      	cmp	r3, #1
 800b446:	d101      	bne.n	800b44c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b448:	2301      	movs	r3, #1
 800b44a:	e039      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b44c:	4b1e      	ldr	r3, [pc, #120]	@ (800b4c8 <HAL_RCC_OscConfig+0x618>)
 800b44e:	68db      	ldr	r3, [r3, #12]
 800b450:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	f003 0203 	and.w	r2, r3, #3
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6a1b      	ldr	r3, [r3, #32]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d12c      	bne.n	800b4ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b46a:	3b01      	subs	r3, #1
 800b46c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b46e:	429a      	cmp	r2, r3
 800b470:	d123      	bne.n	800b4ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b47e:	429a      	cmp	r2, r3
 800b480:	d11b      	bne.n	800b4ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b48e:	429a      	cmp	r2, r3
 800b490:	d113      	bne.n	800b4ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b49c:	085b      	lsrs	r3, r3, #1
 800b49e:	3b01      	subs	r3, #1
 800b4a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b4a2:	429a      	cmp	r2, r3
 800b4a4:	d109      	bne.n	800b4ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4b0:	085b      	lsrs	r3, r3, #1
 800b4b2:	3b01      	subs	r3, #1
 800b4b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d001      	beq.n	800b4be <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	e000      	b.n	800b4c0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b4be:	2300      	movs	r3, #0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3720      	adds	r7, #32
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}
 800b4c8:	40021000 	.word	0x40021000
 800b4cc:	019f800c 	.word	0x019f800c
 800b4d0:	feeefffc 	.word	0xfeeefffc

0800b4d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b086      	sub	sp, #24
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d101      	bne.n	800b4ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e11e      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b4ec:	4b91      	ldr	r3, [pc, #580]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f003 030f 	and.w	r3, r3, #15
 800b4f4:	683a      	ldr	r2, [r7, #0]
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d910      	bls.n	800b51c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4fa:	4b8e      	ldr	r3, [pc, #568]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f023 020f 	bic.w	r2, r3, #15
 800b502:	498c      	ldr	r1, [pc, #560]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	4313      	orrs	r3, r2
 800b508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b50a:	4b8a      	ldr	r3, [pc, #552]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f003 030f 	and.w	r3, r3, #15
 800b512:	683a      	ldr	r2, [r7, #0]
 800b514:	429a      	cmp	r2, r3
 800b516:	d001      	beq.n	800b51c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b518:	2301      	movs	r3, #1
 800b51a:	e106      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0301 	and.w	r3, r3, #1
 800b524:	2b00      	cmp	r3, #0
 800b526:	d073      	beq.n	800b610 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	2b03      	cmp	r3, #3
 800b52e:	d129      	bne.n	800b584 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b530:	4b81      	ldr	r3, [pc, #516]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d101      	bne.n	800b540 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b53c:	2301      	movs	r3, #1
 800b53e:	e0f4      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b540:	f000 f966 	bl	800b810 <RCC_GetSysClockFreqFromPLLSource>
 800b544:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	4a7c      	ldr	r2, [pc, #496]	@ (800b73c <HAL_RCC_ClockConfig+0x268>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d93f      	bls.n	800b5ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b54e:	4b7a      	ldr	r3, [pc, #488]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b550:	689b      	ldr	r3, [r3, #8]
 800b552:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d009      	beq.n	800b56e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b562:	2b00      	cmp	r3, #0
 800b564:	d033      	beq.n	800b5ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d12f      	bne.n	800b5ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b56e:	4b72      	ldr	r3, [pc, #456]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b570:	689b      	ldr	r3, [r3, #8]
 800b572:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b576:	4a70      	ldr	r2, [pc, #448]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b57c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b57e:	2380      	movs	r3, #128	@ 0x80
 800b580:	617b      	str	r3, [r7, #20]
 800b582:	e024      	b.n	800b5ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d107      	bne.n	800b59c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b58c:	4b6a      	ldr	r3, [pc, #424]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b594:	2b00      	cmp	r3, #0
 800b596:	d109      	bne.n	800b5ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b598:	2301      	movs	r3, #1
 800b59a:	e0c6      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b59c:	4b66      	ldr	r3, [pc, #408]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d101      	bne.n	800b5ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e0be      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b5ac:	f000 f8ce 	bl	800b74c <HAL_RCC_GetSysClockFreq>
 800b5b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	4a61      	ldr	r2, [pc, #388]	@ (800b73c <HAL_RCC_ClockConfig+0x268>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d909      	bls.n	800b5ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b5ba:	4b5f      	ldr	r3, [pc, #380]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b5c2:	4a5d      	ldr	r2, [pc, #372]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b5c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b5ca:	2380      	movs	r3, #128	@ 0x80
 800b5cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b5ce:	4b5a      	ldr	r3, [pc, #360]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	f023 0203 	bic.w	r2, r3, #3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	4957      	ldr	r1, [pc, #348]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5e0:	f7f9 fea6 	bl	8005330 <HAL_GetTick>
 800b5e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5e6:	e00a      	b.n	800b5fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5e8:	f7f9 fea2 	bl	8005330 <HAL_GetTick>
 800b5ec:	4602      	mov	r2, r0
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	1ad3      	subs	r3, r2, r3
 800b5f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d901      	bls.n	800b5fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b5fa:	2303      	movs	r3, #3
 800b5fc:	e095      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5fe:	4b4e      	ldr	r3, [pc, #312]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	f003 020c 	and.w	r2, r3, #12
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	685b      	ldr	r3, [r3, #4]
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d1eb      	bne.n	800b5e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 0302 	and.w	r3, r3, #2
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d023      	beq.n	800b664 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f003 0304 	and.w	r3, r3, #4
 800b624:	2b00      	cmp	r3, #0
 800b626:	d005      	beq.n	800b634 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b628:	4b43      	ldr	r3, [pc, #268]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	4a42      	ldr	r2, [pc, #264]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b62e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b632:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f003 0308 	and.w	r3, r3, #8
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d007      	beq.n	800b650 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b640:	4b3d      	ldr	r3, [pc, #244]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b642:	689b      	ldr	r3, [r3, #8]
 800b644:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b648:	4a3b      	ldr	r2, [pc, #236]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b64a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b64e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b650:	4b39      	ldr	r3, [pc, #228]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	4936      	ldr	r1, [pc, #216]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b65e:	4313      	orrs	r3, r2
 800b660:	608b      	str	r3, [r1, #8]
 800b662:	e008      	b.n	800b676 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	2b80      	cmp	r3, #128	@ 0x80
 800b668:	d105      	bne.n	800b676 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b66a:	4b33      	ldr	r3, [pc, #204]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b66c:	689b      	ldr	r3, [r3, #8]
 800b66e:	4a32      	ldr	r2, [pc, #200]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b670:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b674:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b676:	4b2f      	ldr	r3, [pc, #188]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f003 030f 	and.w	r3, r3, #15
 800b67e:	683a      	ldr	r2, [r7, #0]
 800b680:	429a      	cmp	r2, r3
 800b682:	d21d      	bcs.n	800b6c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b684:	4b2b      	ldr	r3, [pc, #172]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f023 020f 	bic.w	r2, r3, #15
 800b68c:	4929      	ldr	r1, [pc, #164]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	4313      	orrs	r3, r2
 800b692:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b694:	f7f9 fe4c 	bl	8005330 <HAL_GetTick>
 800b698:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b69a:	e00a      	b.n	800b6b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b69c:	f7f9 fe48 	bl	8005330 <HAL_GetTick>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	1ad3      	subs	r3, r2, r3
 800b6a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d901      	bls.n	800b6b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b6ae:	2303      	movs	r3, #3
 800b6b0:	e03b      	b.n	800b72a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6b2:	4b20      	ldr	r3, [pc, #128]	@ (800b734 <HAL_RCC_ClockConfig+0x260>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 030f 	and.w	r3, r3, #15
 800b6ba:	683a      	ldr	r2, [r7, #0]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d1ed      	bne.n	800b69c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 0304 	and.w	r3, r3, #4
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d008      	beq.n	800b6de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b6cc:	4b1a      	ldr	r3, [pc, #104]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	4917      	ldr	r1, [pc, #92]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f003 0308 	and.w	r3, r3, #8
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d009      	beq.n	800b6fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b6ea:	4b13      	ldr	r3, [pc, #76]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b6ec:	689b      	ldr	r3, [r3, #8]
 800b6ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	691b      	ldr	r3, [r3, #16]
 800b6f6:	00db      	lsls	r3, r3, #3
 800b6f8:	490f      	ldr	r1, [pc, #60]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b6fe:	f000 f825 	bl	800b74c <HAL_RCC_GetSysClockFreq>
 800b702:	4602      	mov	r2, r0
 800b704:	4b0c      	ldr	r3, [pc, #48]	@ (800b738 <HAL_RCC_ClockConfig+0x264>)
 800b706:	689b      	ldr	r3, [r3, #8]
 800b708:	091b      	lsrs	r3, r3, #4
 800b70a:	f003 030f 	and.w	r3, r3, #15
 800b70e:	490c      	ldr	r1, [pc, #48]	@ (800b740 <HAL_RCC_ClockConfig+0x26c>)
 800b710:	5ccb      	ldrb	r3, [r1, r3]
 800b712:	f003 031f 	and.w	r3, r3, #31
 800b716:	fa22 f303 	lsr.w	r3, r2, r3
 800b71a:	4a0a      	ldr	r2, [pc, #40]	@ (800b744 <HAL_RCC_ClockConfig+0x270>)
 800b71c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b71e:	4b0a      	ldr	r3, [pc, #40]	@ (800b748 <HAL_RCC_ClockConfig+0x274>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4618      	mov	r0, r3
 800b724:	f7f9 fdb8 	bl	8005298 <HAL_InitTick>
 800b728:	4603      	mov	r3, r0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3718      	adds	r7, #24
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	40022000 	.word	0x40022000
 800b738:	40021000 	.word	0x40021000
 800b73c:	04c4b400 	.word	0x04c4b400
 800b740:	0800d208 	.word	0x0800d208
 800b744:	2000000c 	.word	0x2000000c
 800b748:	20000014 	.word	0x20000014

0800b74c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b087      	sub	sp, #28
 800b750:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b752:	4b2c      	ldr	r3, [pc, #176]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b754:	689b      	ldr	r3, [r3, #8]
 800b756:	f003 030c 	and.w	r3, r3, #12
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d102      	bne.n	800b764 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b75e:	4b2a      	ldr	r3, [pc, #168]	@ (800b808 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b760:	613b      	str	r3, [r7, #16]
 800b762:	e047      	b.n	800b7f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b764:	4b27      	ldr	r3, [pc, #156]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	f003 030c 	and.w	r3, r3, #12
 800b76c:	2b08      	cmp	r3, #8
 800b76e:	d102      	bne.n	800b776 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b770:	4b26      	ldr	r3, [pc, #152]	@ (800b80c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b772:	613b      	str	r3, [r7, #16]
 800b774:	e03e      	b.n	800b7f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b776:	4b23      	ldr	r3, [pc, #140]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b778:	689b      	ldr	r3, [r3, #8]
 800b77a:	f003 030c 	and.w	r3, r3, #12
 800b77e:	2b0c      	cmp	r3, #12
 800b780:	d136      	bne.n	800b7f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b782:	4b20      	ldr	r3, [pc, #128]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b784:	68db      	ldr	r3, [r3, #12]
 800b786:	f003 0303 	and.w	r3, r3, #3
 800b78a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b78c:	4b1d      	ldr	r3, [pc, #116]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	091b      	lsrs	r3, r3, #4
 800b792:	f003 030f 	and.w	r3, r3, #15
 800b796:	3301      	adds	r3, #1
 800b798:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2b03      	cmp	r3, #3
 800b79e:	d10c      	bne.n	800b7ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b7a0:	4a1a      	ldr	r2, [pc, #104]	@ (800b80c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7a8:	4a16      	ldr	r2, [pc, #88]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7aa:	68d2      	ldr	r2, [r2, #12]
 800b7ac:	0a12      	lsrs	r2, r2, #8
 800b7ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b7b2:	fb02 f303 	mul.w	r3, r2, r3
 800b7b6:	617b      	str	r3, [r7, #20]
      break;
 800b7b8:	e00c      	b.n	800b7d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b7ba:	4a13      	ldr	r2, [pc, #76]	@ (800b808 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7c2:	4a10      	ldr	r2, [pc, #64]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7c4:	68d2      	ldr	r2, [r2, #12]
 800b7c6:	0a12      	lsrs	r2, r2, #8
 800b7c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b7cc:	fb02 f303 	mul.w	r3, r2, r3
 800b7d0:	617b      	str	r3, [r7, #20]
      break;
 800b7d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b7d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b804 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	0e5b      	lsrs	r3, r3, #25
 800b7da:	f003 0303 	and.w	r3, r3, #3
 800b7de:	3301      	adds	r3, #1
 800b7e0:	005b      	lsls	r3, r3, #1
 800b7e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b7e4:	697a      	ldr	r2, [r7, #20]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ec:	613b      	str	r3, [r7, #16]
 800b7ee:	e001      	b.n	800b7f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b7f4:	693b      	ldr	r3, [r7, #16]
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	371c      	adds	r7, #28
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b800:	4770      	bx	lr
 800b802:	bf00      	nop
 800b804:	40021000 	.word	0x40021000
 800b808:	00f42400 	.word	0x00f42400
 800b80c:	016e3600 	.word	0x016e3600

0800b810 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b810:	b480      	push	{r7}
 800b812:	b087      	sub	sp, #28
 800b814:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b816:	4b1e      	ldr	r3, [pc, #120]	@ (800b890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b818:	68db      	ldr	r3, [r3, #12]
 800b81a:	f003 0303 	and.w	r3, r3, #3
 800b81e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b820:	4b1b      	ldr	r3, [pc, #108]	@ (800b890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	091b      	lsrs	r3, r3, #4
 800b826:	f003 030f 	and.w	r3, r3, #15
 800b82a:	3301      	adds	r3, #1
 800b82c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	2b03      	cmp	r3, #3
 800b832:	d10c      	bne.n	800b84e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b834:	4a17      	ldr	r2, [pc, #92]	@ (800b894 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	fbb2 f3f3 	udiv	r3, r2, r3
 800b83c:	4a14      	ldr	r2, [pc, #80]	@ (800b890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b83e:	68d2      	ldr	r2, [r2, #12]
 800b840:	0a12      	lsrs	r2, r2, #8
 800b842:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b846:	fb02 f303 	mul.w	r3, r2, r3
 800b84a:	617b      	str	r3, [r7, #20]
    break;
 800b84c:	e00c      	b.n	800b868 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b84e:	4a12      	ldr	r2, [pc, #72]	@ (800b898 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	fbb2 f3f3 	udiv	r3, r2, r3
 800b856:	4a0e      	ldr	r2, [pc, #56]	@ (800b890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b858:	68d2      	ldr	r2, [r2, #12]
 800b85a:	0a12      	lsrs	r2, r2, #8
 800b85c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b860:	fb02 f303 	mul.w	r3, r2, r3
 800b864:	617b      	str	r3, [r7, #20]
    break;
 800b866:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b868:	4b09      	ldr	r3, [pc, #36]	@ (800b890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	0e5b      	lsrs	r3, r3, #25
 800b86e:	f003 0303 	and.w	r3, r3, #3
 800b872:	3301      	adds	r3, #1
 800b874:	005b      	lsls	r3, r3, #1
 800b876:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b880:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b882:	687b      	ldr	r3, [r7, #4]
}
 800b884:	4618      	mov	r0, r3
 800b886:	371c      	adds	r7, #28
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr
 800b890:	40021000 	.word	0x40021000
 800b894:	016e3600 	.word	0x016e3600
 800b898:	00f42400 	.word	0x00f42400

0800b89c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b086      	sub	sp, #24
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	f000 8098 	beq.w	800b9ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b8be:	4b43      	ldr	r3, [pc, #268]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d10d      	bne.n	800b8e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8ca:	4b40      	ldr	r3, [pc, #256]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ce:	4a3f      	ldr	r2, [pc, #252]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b8d6:	4b3d      	ldr	r3, [pc, #244]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8de:	60bb      	str	r3, [r7, #8]
 800b8e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b8e6:	4b3a      	ldr	r3, [pc, #232]	@ (800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	4a39      	ldr	r2, [pc, #228]	@ (800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b8ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b8f2:	f7f9 fd1d 	bl	8005330 <HAL_GetTick>
 800b8f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b8f8:	e009      	b.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8fa:	f7f9 fd19 	bl	8005330 <HAL_GetTick>
 800b8fe:	4602      	mov	r2, r0
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	1ad3      	subs	r3, r2, r3
 800b904:	2b02      	cmp	r3, #2
 800b906:	d902      	bls.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b908:	2303      	movs	r3, #3
 800b90a:	74fb      	strb	r3, [r7, #19]
        break;
 800b90c:	e005      	b.n	800b91a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b90e:	4b30      	ldr	r3, [pc, #192]	@ (800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b916:	2b00      	cmp	r3, #0
 800b918:	d0ef      	beq.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b91a:	7cfb      	ldrb	r3, [r7, #19]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d159      	bne.n	800b9d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b920:	4b2a      	ldr	r3, [pc, #168]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b92a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d01e      	beq.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	429a      	cmp	r2, r3
 800b93a:	d019      	beq.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b93c:	4b23      	ldr	r3, [pc, #140]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b93e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b942:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b946:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b948:	4b20      	ldr	r3, [pc, #128]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b94a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b94e:	4a1f      	ldr	r2, [pc, #124]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b958:	4b1c      	ldr	r3, [pc, #112]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b95e:	4a1b      	ldr	r2, [pc, #108]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b964:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b968:	4a18      	ldr	r2, [pc, #96]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	f003 0301 	and.w	r3, r3, #1
 800b976:	2b00      	cmp	r3, #0
 800b978:	d016      	beq.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b97a:	f7f9 fcd9 	bl	8005330 <HAL_GetTick>
 800b97e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b980:	e00b      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b982:	f7f9 fcd5 	bl	8005330 <HAL_GetTick>
 800b986:	4602      	mov	r2, r0
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	1ad3      	subs	r3, r2, r3
 800b98c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b990:	4293      	cmp	r3, r2
 800b992:	d902      	bls.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	74fb      	strb	r3, [r7, #19]
            break;
 800b998:	e006      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b99a:	4b0c      	ldr	r3, [pc, #48]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9a0:	f003 0302 	and.w	r3, r3, #2
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d0ec      	beq.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b9a8:	7cfb      	ldrb	r3, [r7, #19]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d10b      	bne.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b9ae:	4b07      	ldr	r3, [pc, #28]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9bc:	4903      	ldr	r1, [pc, #12]	@ (800b9cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b9c4:	e008      	b.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b9c6:	7cfb      	ldrb	r3, [r7, #19]
 800b9c8:	74bb      	strb	r3, [r7, #18]
 800b9ca:	e005      	b.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b9cc:	40021000 	.word	0x40021000
 800b9d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9d4:	7cfb      	ldrb	r3, [r7, #19]
 800b9d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b9d8:	7c7b      	ldrb	r3, [r7, #17]
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d105      	bne.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b9de:	4ba7      	ldr	r3, [pc, #668]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9e2:	4aa6      	ldr	r2, [pc, #664]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f003 0301 	and.w	r3, r3, #1
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00a      	beq.n	800ba0c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b9f6:	4ba1      	ldr	r3, [pc, #644]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b9f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9fc:	f023 0203 	bic.w	r2, r3, #3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	499d      	ldr	r1, [pc, #628]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba06:	4313      	orrs	r3, r2
 800ba08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f003 0302 	and.w	r3, r3, #2
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d00a      	beq.n	800ba2e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ba18:	4b98      	ldr	r3, [pc, #608]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba1e:	f023 020c 	bic.w	r2, r3, #12
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	689b      	ldr	r3, [r3, #8]
 800ba26:	4995      	ldr	r1, [pc, #596]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f003 0304 	and.w	r3, r3, #4
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00a      	beq.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ba3a:	4b90      	ldr	r3, [pc, #576]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	68db      	ldr	r3, [r3, #12]
 800ba48:	498c      	ldr	r1, [pc, #560]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f003 0308 	and.w	r3, r3, #8
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d00a      	beq.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ba5c:	4b87      	ldr	r3, [pc, #540]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	691b      	ldr	r3, [r3, #16]
 800ba6a:	4984      	ldr	r1, [pc, #528]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f003 0310 	and.w	r3, r3, #16
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d00a      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ba7e:	4b7f      	ldr	r3, [pc, #508]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	695b      	ldr	r3, [r3, #20]
 800ba8c:	497b      	ldr	r1, [pc, #492]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f003 0320 	and.w	r3, r3, #32
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d00a      	beq.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800baa0:	4b76      	ldr	r3, [pc, #472]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800baa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	699b      	ldr	r3, [r3, #24]
 800baae:	4973      	ldr	r1, [pc, #460]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bab0:	4313      	orrs	r3, r2
 800bab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d00a      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bac2:	4b6e      	ldr	r3, [pc, #440]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bac8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	69db      	ldr	r3, [r3, #28]
 800bad0:	496a      	ldr	r1, [pc, #424]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bad2:	4313      	orrs	r3, r2
 800bad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d00a      	beq.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bae4:	4b65      	ldr	r3, [pc, #404]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6a1b      	ldr	r3, [r3, #32]
 800baf2:	4962      	ldr	r1, [pc, #392]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800baf4:	4313      	orrs	r3, r2
 800baf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d00a      	beq.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bb06:	4b5d      	ldr	r3, [pc, #372]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb14:	4959      	ldr	r1, [pc, #356]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb16:	4313      	orrs	r3, r2
 800bb18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d00a      	beq.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bb28:	4b54      	ldr	r3, [pc, #336]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bb2e:	f023 0203 	bic.w	r2, r3, #3
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb36:	4951      	ldr	r1, [pc, #324]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d00a      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bb4a:	4b4c      	ldr	r3, [pc, #304]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb58:	4948      	ldr	r1, [pc, #288]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d015      	beq.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bb6c:	4b43      	ldr	r3, [pc, #268]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb7a:	4940      	ldr	r1, [pc, #256]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb8a:	d105      	bne.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb8c:	4b3b      	ldr	r3, [pc, #236]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb8e:	68db      	ldr	r3, [r3, #12]
 800bb90:	4a3a      	ldr	r2, [pc, #232]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb96:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d015      	beq.n	800bbd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bba4:	4b35      	ldr	r3, [pc, #212]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbaa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbb2:	4932      	ldr	r1, [pc, #200]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bbc2:	d105      	bne.n	800bbd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbc4:	4b2d      	ldr	r3, [pc, #180]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	4a2c      	ldr	r2, [pc, #176]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bbce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d015      	beq.n	800bc08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bbdc:	4b27      	ldr	r3, [pc, #156]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbe2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbea:	4924      	ldr	r1, [pc, #144]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbec:	4313      	orrs	r3, r2
 800bbee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bbfa:	d105      	bne.n	800bc08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbfc:	4b1f      	ldr	r3, [pc, #124]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbfe:	68db      	ldr	r3, [r3, #12]
 800bc00:	4a1e      	ldr	r2, [pc, #120]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc06:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d015      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc14:	4b19      	ldr	r3, [pc, #100]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc22:	4916      	ldr	r1, [pc, #88]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc24:	4313      	orrs	r3, r2
 800bc26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc32:	d105      	bne.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc34:	4b11      	ldr	r3, [pc, #68]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	4a10      	ldr	r2, [pc, #64]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc3e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d019      	beq.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc5a:	4908      	ldr	r1, [pc, #32]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc6a:	d109      	bne.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc6c:	4b03      	ldr	r3, [pc, #12]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	4a02      	ldr	r2, [pc, #8]	@ (800bc7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc76:	60d3      	str	r3, [r2, #12]
 800bc78:	e002      	b.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800bc7a:	bf00      	nop
 800bc7c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d015      	beq.n	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bc8c:	4b29      	ldr	r3, [pc, #164]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bc8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc9a:	4926      	ldr	r1, [pc, #152]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bc9c:	4313      	orrs	r3, r2
 800bc9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcaa:	d105      	bne.n	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bcac:	4b21      	ldr	r3, [pc, #132]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcae:	68db      	ldr	r3, [r3, #12]
 800bcb0:	4a20      	ldr	r2, [pc, #128]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bcb6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d015      	beq.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800bcc4:	4b1b      	ldr	r3, [pc, #108]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcd2:	4918      	ldr	r1, [pc, #96]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bce2:	d105      	bne.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bce4:	4b13      	ldr	r3, [pc, #76]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	4a12      	ldr	r2, [pc, #72]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bcee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d015      	beq.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bcfc:	4b0d      	ldr	r3, [pc, #52]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bcfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd0a:	490a      	ldr	r1, [pc, #40]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd1a:	d105      	bne.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd1c:	4b05      	ldr	r3, [pc, #20]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd1e:	68db      	ldr	r3, [r3, #12]
 800bd20:	4a04      	ldr	r2, [pc, #16]	@ (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bd28:	7cbb      	ldrb	r3, [r7, #18]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3718      	adds	r7, #24
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	40021000 	.word	0x40021000

0800bd38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b082      	sub	sp, #8
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d101      	bne.n	800bd4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bd46:	2301      	movs	r3, #1
 800bd48:	e049      	b.n	800bdde <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd50:	b2db      	uxtb	r3, r3
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d106      	bne.n	800bd64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f7f8 fc6c 	bl	800463c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2202      	movs	r2, #2
 800bd68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681a      	ldr	r2, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	3304      	adds	r3, #4
 800bd74:	4619      	mov	r1, r3
 800bd76:	4610      	mov	r0, r2
 800bd78:	f000 fa5c 	bl	800c234 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2201      	movs	r2, #1
 800bdd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3708      	adds	r7, #8
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
	...

0800bde8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d109      	bne.n	800be0c <HAL_TIM_PWM_Start+0x24>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bdfe:	b2db      	uxtb	r3, r3
 800be00:	2b01      	cmp	r3, #1
 800be02:	bf14      	ite	ne
 800be04:	2301      	movne	r3, #1
 800be06:	2300      	moveq	r3, #0
 800be08:	b2db      	uxtb	r3, r3
 800be0a:	e03c      	b.n	800be86 <HAL_TIM_PWM_Start+0x9e>
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	2b04      	cmp	r3, #4
 800be10:	d109      	bne.n	800be26 <HAL_TIM_PWM_Start+0x3e>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800be18:	b2db      	uxtb	r3, r3
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	bf14      	ite	ne
 800be1e:	2301      	movne	r3, #1
 800be20:	2300      	moveq	r3, #0
 800be22:	b2db      	uxtb	r3, r3
 800be24:	e02f      	b.n	800be86 <HAL_TIM_PWM_Start+0x9e>
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	2b08      	cmp	r3, #8
 800be2a:	d109      	bne.n	800be40 <HAL_TIM_PWM_Start+0x58>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800be32:	b2db      	uxtb	r3, r3
 800be34:	2b01      	cmp	r3, #1
 800be36:	bf14      	ite	ne
 800be38:	2301      	movne	r3, #1
 800be3a:	2300      	moveq	r3, #0
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	e022      	b.n	800be86 <HAL_TIM_PWM_Start+0x9e>
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	2b0c      	cmp	r3, #12
 800be44:	d109      	bne.n	800be5a <HAL_TIM_PWM_Start+0x72>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	2b01      	cmp	r3, #1
 800be50:	bf14      	ite	ne
 800be52:	2301      	movne	r3, #1
 800be54:	2300      	moveq	r3, #0
 800be56:	b2db      	uxtb	r3, r3
 800be58:	e015      	b.n	800be86 <HAL_TIM_PWM_Start+0x9e>
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	2b10      	cmp	r3, #16
 800be5e:	d109      	bne.n	800be74 <HAL_TIM_PWM_Start+0x8c>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be66:	b2db      	uxtb	r3, r3
 800be68:	2b01      	cmp	r3, #1
 800be6a:	bf14      	ite	ne
 800be6c:	2301      	movne	r3, #1
 800be6e:	2300      	moveq	r3, #0
 800be70:	b2db      	uxtb	r3, r3
 800be72:	e008      	b.n	800be86 <HAL_TIM_PWM_Start+0x9e>
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	bf14      	ite	ne
 800be80:	2301      	movne	r3, #1
 800be82:	2300      	moveq	r3, #0
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b00      	cmp	r3, #0
 800be88:	d001      	beq.n	800be8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800be8a:	2301      	movs	r3, #1
 800be8c:	e0a6      	b.n	800bfdc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d104      	bne.n	800be9e <HAL_TIM_PWM_Start+0xb6>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2202      	movs	r2, #2
 800be98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be9c:	e023      	b.n	800bee6 <HAL_TIM_PWM_Start+0xfe>
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	2b04      	cmp	r3, #4
 800bea2:	d104      	bne.n	800beae <HAL_TIM_PWM_Start+0xc6>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2202      	movs	r2, #2
 800bea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800beac:	e01b      	b.n	800bee6 <HAL_TIM_PWM_Start+0xfe>
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	2b08      	cmp	r3, #8
 800beb2:	d104      	bne.n	800bebe <HAL_TIM_PWM_Start+0xd6>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2202      	movs	r2, #2
 800beb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bebc:	e013      	b.n	800bee6 <HAL_TIM_PWM_Start+0xfe>
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	2b0c      	cmp	r3, #12
 800bec2:	d104      	bne.n	800bece <HAL_TIM_PWM_Start+0xe6>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2202      	movs	r2, #2
 800bec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800becc:	e00b      	b.n	800bee6 <HAL_TIM_PWM_Start+0xfe>
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	2b10      	cmp	r3, #16
 800bed2:	d104      	bne.n	800bede <HAL_TIM_PWM_Start+0xf6>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bedc:	e003      	b.n	800bee6 <HAL_TIM_PWM_Start+0xfe>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2202      	movs	r2, #2
 800bee2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	2201      	movs	r2, #1
 800beec:	6839      	ldr	r1, [r7, #0]
 800beee:	4618      	mov	r0, r3
 800bef0:	f000 fd7e 	bl	800c9f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a3a      	ldr	r2, [pc, #232]	@ (800bfe4 <HAL_TIM_PWM_Start+0x1fc>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d018      	beq.n	800bf30 <HAL_TIM_PWM_Start+0x148>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	4a39      	ldr	r2, [pc, #228]	@ (800bfe8 <HAL_TIM_PWM_Start+0x200>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d013      	beq.n	800bf30 <HAL_TIM_PWM_Start+0x148>
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	4a37      	ldr	r2, [pc, #220]	@ (800bfec <HAL_TIM_PWM_Start+0x204>)
 800bf0e:	4293      	cmp	r3, r2
 800bf10:	d00e      	beq.n	800bf30 <HAL_TIM_PWM_Start+0x148>
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	4a36      	ldr	r2, [pc, #216]	@ (800bff0 <HAL_TIM_PWM_Start+0x208>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d009      	beq.n	800bf30 <HAL_TIM_PWM_Start+0x148>
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4a34      	ldr	r2, [pc, #208]	@ (800bff4 <HAL_TIM_PWM_Start+0x20c>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d004      	beq.n	800bf30 <HAL_TIM_PWM_Start+0x148>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4a33      	ldr	r2, [pc, #204]	@ (800bff8 <HAL_TIM_PWM_Start+0x210>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d101      	bne.n	800bf34 <HAL_TIM_PWM_Start+0x14c>
 800bf30:	2301      	movs	r3, #1
 800bf32:	e000      	b.n	800bf36 <HAL_TIM_PWM_Start+0x14e>
 800bf34:	2300      	movs	r3, #0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d007      	beq.n	800bf4a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bf48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a25      	ldr	r2, [pc, #148]	@ (800bfe4 <HAL_TIM_PWM_Start+0x1fc>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d022      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf5c:	d01d      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4a26      	ldr	r2, [pc, #152]	@ (800bffc <HAL_TIM_PWM_Start+0x214>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d018      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a24      	ldr	r2, [pc, #144]	@ (800c000 <HAL_TIM_PWM_Start+0x218>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	d013      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4a23      	ldr	r2, [pc, #140]	@ (800c004 <HAL_TIM_PWM_Start+0x21c>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d00e      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4a19      	ldr	r2, [pc, #100]	@ (800bfe8 <HAL_TIM_PWM_Start+0x200>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d009      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a18      	ldr	r2, [pc, #96]	@ (800bfec <HAL_TIM_PWM_Start+0x204>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d004      	beq.n	800bf9a <HAL_TIM_PWM_Start+0x1b2>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a18      	ldr	r2, [pc, #96]	@ (800bff8 <HAL_TIM_PWM_Start+0x210>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d115      	bne.n	800bfc6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	689a      	ldr	r2, [r3, #8]
 800bfa0:	4b19      	ldr	r3, [pc, #100]	@ (800c008 <HAL_TIM_PWM_Start+0x220>)
 800bfa2:	4013      	ands	r3, r2
 800bfa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2b06      	cmp	r3, #6
 800bfaa:	d015      	beq.n	800bfd8 <HAL_TIM_PWM_Start+0x1f0>
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfb2:	d011      	beq.n	800bfd8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f042 0201 	orr.w	r2, r2, #1
 800bfc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfc4:	e008      	b.n	800bfd8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	681a      	ldr	r2, [r3, #0]
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f042 0201 	orr.w	r2, r2, #1
 800bfd4:	601a      	str	r2, [r3, #0]
 800bfd6:	e000      	b.n	800bfda <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3710      	adds	r7, #16
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	40012c00 	.word	0x40012c00
 800bfe8:	40013400 	.word	0x40013400
 800bfec:	40014000 	.word	0x40014000
 800bff0:	40014400 	.word	0x40014400
 800bff4:	40014800 	.word	0x40014800
 800bff8:	40015000 	.word	0x40015000
 800bffc:	40000400 	.word	0x40000400
 800c000:	40000800 	.word	0x40000800
 800c004:	40000c00 	.word	0x40000c00
 800c008:	00010007 	.word	0x00010007

0800c00c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b086      	sub	sp, #24
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c018:	2300      	movs	r3, #0
 800c01a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c022:	2b01      	cmp	r3, #1
 800c024:	d101      	bne.n	800c02a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c026:	2302      	movs	r3, #2
 800c028:	e0ff      	b.n	800c22a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	2201      	movs	r2, #1
 800c02e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2b14      	cmp	r3, #20
 800c036:	f200 80f0 	bhi.w	800c21a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c03a:	a201      	add	r2, pc, #4	@ (adr r2, 800c040 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c040:	0800c095 	.word	0x0800c095
 800c044:	0800c21b 	.word	0x0800c21b
 800c048:	0800c21b 	.word	0x0800c21b
 800c04c:	0800c21b 	.word	0x0800c21b
 800c050:	0800c0d5 	.word	0x0800c0d5
 800c054:	0800c21b 	.word	0x0800c21b
 800c058:	0800c21b 	.word	0x0800c21b
 800c05c:	0800c21b 	.word	0x0800c21b
 800c060:	0800c117 	.word	0x0800c117
 800c064:	0800c21b 	.word	0x0800c21b
 800c068:	0800c21b 	.word	0x0800c21b
 800c06c:	0800c21b 	.word	0x0800c21b
 800c070:	0800c157 	.word	0x0800c157
 800c074:	0800c21b 	.word	0x0800c21b
 800c078:	0800c21b 	.word	0x0800c21b
 800c07c:	0800c21b 	.word	0x0800c21b
 800c080:	0800c199 	.word	0x0800c199
 800c084:	0800c21b 	.word	0x0800c21b
 800c088:	0800c21b 	.word	0x0800c21b
 800c08c:	0800c21b 	.word	0x0800c21b
 800c090:	0800c1d9 	.word	0x0800c1d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	68b9      	ldr	r1, [r7, #8]
 800c09a:	4618      	mov	r0, r3
 800c09c:	f000 f97e 	bl	800c39c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	699a      	ldr	r2, [r3, #24]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f042 0208 	orr.w	r2, r2, #8
 800c0ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	699a      	ldr	r2, [r3, #24]
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f022 0204 	bic.w	r2, r2, #4
 800c0be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	6999      	ldr	r1, [r3, #24]
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	691a      	ldr	r2, [r3, #16]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	430a      	orrs	r2, r1
 800c0d0:	619a      	str	r2, [r3, #24]
      break;
 800c0d2:	e0a5      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	68b9      	ldr	r1, [r7, #8]
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 f9f8 	bl	800c4d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	699a      	ldr	r2, [r3, #24]
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c0ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	699a      	ldr	r2, [r3, #24]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c0fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6999      	ldr	r1, [r3, #24]
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	691b      	ldr	r3, [r3, #16]
 800c10a:	021a      	lsls	r2, r3, #8
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	430a      	orrs	r2, r1
 800c112:	619a      	str	r2, [r3, #24]
      break;
 800c114:	e084      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	68b9      	ldr	r1, [r7, #8]
 800c11c:	4618      	mov	r0, r3
 800c11e:	f000 fa6b 	bl	800c5f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	69da      	ldr	r2, [r3, #28]
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f042 0208 	orr.w	r2, r2, #8
 800c130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	69da      	ldr	r2, [r3, #28]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f022 0204 	bic.w	r2, r2, #4
 800c140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	69d9      	ldr	r1, [r3, #28]
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	691a      	ldr	r2, [r3, #16]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	430a      	orrs	r2, r1
 800c152:	61da      	str	r2, [r3, #28]
      break;
 800c154:	e064      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	68b9      	ldr	r1, [r7, #8]
 800c15c:	4618      	mov	r0, r3
 800c15e:	f000 fadd 	bl	800c71c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	69da      	ldr	r2, [r3, #28]
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	69da      	ldr	r2, [r3, #28]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	69d9      	ldr	r1, [r3, #28]
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	691b      	ldr	r3, [r3, #16]
 800c18c:	021a      	lsls	r2, r3, #8
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	430a      	orrs	r2, r1
 800c194:	61da      	str	r2, [r3, #28]
      break;
 800c196:	e043      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	68b9      	ldr	r1, [r7, #8]
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f000 fb50 	bl	800c844 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f042 0208 	orr.w	r2, r2, #8
 800c1b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f022 0204 	bic.w	r2, r2, #4
 800c1c2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	691a      	ldr	r2, [r3, #16]
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	430a      	orrs	r2, r1
 800c1d4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c1d6:	e023      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	68b9      	ldr	r1, [r7, #8]
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f000 fb9a 	bl	800c918 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c202:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	691b      	ldr	r3, [r3, #16]
 800c20e:	021a      	lsls	r2, r3, #8
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	430a      	orrs	r2, r1
 800c216:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c218:	e002      	b.n	800c220 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c21a:	2301      	movs	r3, #1
 800c21c:	75fb      	strb	r3, [r7, #23]
      break;
 800c21e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2200      	movs	r2, #0
 800c224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c228:	7dfb      	ldrb	r3, [r7, #23]
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3718      	adds	r7, #24
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop

0800c234 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c234:	b480      	push	{r7}
 800c236:	b085      	sub	sp, #20
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	4a4c      	ldr	r2, [pc, #304]	@ (800c378 <TIM_Base_SetConfig+0x144>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d017      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c252:	d013      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	4a49      	ldr	r2, [pc, #292]	@ (800c37c <TIM_Base_SetConfig+0x148>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d00f      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	4a48      	ldr	r2, [pc, #288]	@ (800c380 <TIM_Base_SetConfig+0x14c>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d00b      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	4a47      	ldr	r2, [pc, #284]	@ (800c384 <TIM_Base_SetConfig+0x150>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	d007      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	4a46      	ldr	r2, [pc, #280]	@ (800c388 <TIM_Base_SetConfig+0x154>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d003      	beq.n	800c27c <TIM_Base_SetConfig+0x48>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	4a45      	ldr	r2, [pc, #276]	@ (800c38c <TIM_Base_SetConfig+0x158>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d108      	bne.n	800c28e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	68fa      	ldr	r2, [r7, #12]
 800c28a:	4313      	orrs	r3, r2
 800c28c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	4a39      	ldr	r2, [pc, #228]	@ (800c378 <TIM_Base_SetConfig+0x144>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d023      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c29c:	d01f      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	4a36      	ldr	r2, [pc, #216]	@ (800c37c <TIM_Base_SetConfig+0x148>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d01b      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a35      	ldr	r2, [pc, #212]	@ (800c380 <TIM_Base_SetConfig+0x14c>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d017      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	4a34      	ldr	r2, [pc, #208]	@ (800c384 <TIM_Base_SetConfig+0x150>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d013      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a33      	ldr	r2, [pc, #204]	@ (800c388 <TIM_Base_SetConfig+0x154>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d00f      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a33      	ldr	r2, [pc, #204]	@ (800c390 <TIM_Base_SetConfig+0x15c>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d00b      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a32      	ldr	r2, [pc, #200]	@ (800c394 <TIM_Base_SetConfig+0x160>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d007      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	4a31      	ldr	r2, [pc, #196]	@ (800c398 <TIM_Base_SetConfig+0x164>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d003      	beq.n	800c2de <TIM_Base_SetConfig+0xaa>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	4a2c      	ldr	r2, [pc, #176]	@ (800c38c <TIM_Base_SetConfig+0x158>)
 800c2da:	4293      	cmp	r3, r2
 800c2dc:	d108      	bne.n	800c2f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	68db      	ldr	r3, [r3, #12]
 800c2ea:	68fa      	ldr	r2, [r7, #12]
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	695b      	ldr	r3, [r3, #20]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	68fa      	ldr	r2, [r7, #12]
 800c302:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	689a      	ldr	r2, [r3, #8]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a18      	ldr	r2, [pc, #96]	@ (800c378 <TIM_Base_SetConfig+0x144>)
 800c318:	4293      	cmp	r3, r2
 800c31a:	d013      	beq.n	800c344 <TIM_Base_SetConfig+0x110>
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4a1a      	ldr	r2, [pc, #104]	@ (800c388 <TIM_Base_SetConfig+0x154>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d00f      	beq.n	800c344 <TIM_Base_SetConfig+0x110>
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	4a1a      	ldr	r2, [pc, #104]	@ (800c390 <TIM_Base_SetConfig+0x15c>)
 800c328:	4293      	cmp	r3, r2
 800c32a:	d00b      	beq.n	800c344 <TIM_Base_SetConfig+0x110>
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	4a19      	ldr	r2, [pc, #100]	@ (800c394 <TIM_Base_SetConfig+0x160>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d007      	beq.n	800c344 <TIM_Base_SetConfig+0x110>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	4a18      	ldr	r2, [pc, #96]	@ (800c398 <TIM_Base_SetConfig+0x164>)
 800c338:	4293      	cmp	r3, r2
 800c33a:	d003      	beq.n	800c344 <TIM_Base_SetConfig+0x110>
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	4a13      	ldr	r2, [pc, #76]	@ (800c38c <TIM_Base_SetConfig+0x158>)
 800c340:	4293      	cmp	r3, r2
 800c342:	d103      	bne.n	800c34c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	691a      	ldr	r2, [r3, #16]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2201      	movs	r2, #1
 800c350:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	691b      	ldr	r3, [r3, #16]
 800c356:	f003 0301 	and.w	r3, r3, #1
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d105      	bne.n	800c36a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	f023 0201 	bic.w	r2, r3, #1
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	611a      	str	r2, [r3, #16]
  }
}
 800c36a:	bf00      	nop
 800c36c:	3714      	adds	r7, #20
 800c36e:	46bd      	mov	sp, r7
 800c370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c374:	4770      	bx	lr
 800c376:	bf00      	nop
 800c378:	40012c00 	.word	0x40012c00
 800c37c:	40000400 	.word	0x40000400
 800c380:	40000800 	.word	0x40000800
 800c384:	40000c00 	.word	0x40000c00
 800c388:	40013400 	.word	0x40013400
 800c38c:	40015000 	.word	0x40015000
 800c390:	40014000 	.word	0x40014000
 800c394:	40014400 	.word	0x40014400
 800c398:	40014800 	.word	0x40014800

0800c39c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c39c:	b480      	push	{r7}
 800c39e:	b087      	sub	sp, #28
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	6a1b      	ldr	r3, [r3, #32]
 800c3aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6a1b      	ldr	r3, [r3, #32]
 800c3b0:	f023 0201 	bic.w	r2, r3, #1
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	699b      	ldr	r3, [r3, #24]
 800c3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c3ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f023 0303 	bic.w	r3, r3, #3
 800c3d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	68fa      	ldr	r2, [r7, #12]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	f023 0302 	bic.w	r3, r3, #2
 800c3e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	4a30      	ldr	r2, [pc, #192]	@ (800c4b8 <TIM_OC1_SetConfig+0x11c>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d013      	beq.n	800c424 <TIM_OC1_SetConfig+0x88>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	4a2f      	ldr	r2, [pc, #188]	@ (800c4bc <TIM_OC1_SetConfig+0x120>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d00f      	beq.n	800c424 <TIM_OC1_SetConfig+0x88>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	4a2e      	ldr	r2, [pc, #184]	@ (800c4c0 <TIM_OC1_SetConfig+0x124>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d00b      	beq.n	800c424 <TIM_OC1_SetConfig+0x88>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	4a2d      	ldr	r2, [pc, #180]	@ (800c4c4 <TIM_OC1_SetConfig+0x128>)
 800c410:	4293      	cmp	r3, r2
 800c412:	d007      	beq.n	800c424 <TIM_OC1_SetConfig+0x88>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	4a2c      	ldr	r2, [pc, #176]	@ (800c4c8 <TIM_OC1_SetConfig+0x12c>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d003      	beq.n	800c424 <TIM_OC1_SetConfig+0x88>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	4a2b      	ldr	r2, [pc, #172]	@ (800c4cc <TIM_OC1_SetConfig+0x130>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d10c      	bne.n	800c43e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	f023 0308 	bic.w	r3, r3, #8
 800c42a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	68db      	ldr	r3, [r3, #12]
 800c430:	697a      	ldr	r2, [r7, #20]
 800c432:	4313      	orrs	r3, r2
 800c434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	f023 0304 	bic.w	r3, r3, #4
 800c43c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	4a1d      	ldr	r2, [pc, #116]	@ (800c4b8 <TIM_OC1_SetConfig+0x11c>)
 800c442:	4293      	cmp	r3, r2
 800c444:	d013      	beq.n	800c46e <TIM_OC1_SetConfig+0xd2>
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	4a1c      	ldr	r2, [pc, #112]	@ (800c4bc <TIM_OC1_SetConfig+0x120>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d00f      	beq.n	800c46e <TIM_OC1_SetConfig+0xd2>
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	4a1b      	ldr	r2, [pc, #108]	@ (800c4c0 <TIM_OC1_SetConfig+0x124>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d00b      	beq.n	800c46e <TIM_OC1_SetConfig+0xd2>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	4a1a      	ldr	r2, [pc, #104]	@ (800c4c4 <TIM_OC1_SetConfig+0x128>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d007      	beq.n	800c46e <TIM_OC1_SetConfig+0xd2>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	4a19      	ldr	r2, [pc, #100]	@ (800c4c8 <TIM_OC1_SetConfig+0x12c>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d003      	beq.n	800c46e <TIM_OC1_SetConfig+0xd2>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	4a18      	ldr	r2, [pc, #96]	@ (800c4cc <TIM_OC1_SetConfig+0x130>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d111      	bne.n	800c492 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c474:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c47c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	695b      	ldr	r3, [r3, #20]
 800c482:	693a      	ldr	r2, [r7, #16]
 800c484:	4313      	orrs	r3, r2
 800c486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	699b      	ldr	r3, [r3, #24]
 800c48c:	693a      	ldr	r2, [r7, #16]
 800c48e:	4313      	orrs	r3, r2
 800c490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	693a      	ldr	r2, [r7, #16]
 800c496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	68fa      	ldr	r2, [r7, #12]
 800c49c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	685a      	ldr	r2, [r3, #4]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	697a      	ldr	r2, [r7, #20]
 800c4aa:	621a      	str	r2, [r3, #32]
}
 800c4ac:	bf00      	nop
 800c4ae:	371c      	adds	r7, #28
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr
 800c4b8:	40012c00 	.word	0x40012c00
 800c4bc:	40013400 	.word	0x40013400
 800c4c0:	40014000 	.word	0x40014000
 800c4c4:	40014400 	.word	0x40014400
 800c4c8:	40014800 	.word	0x40014800
 800c4cc:	40015000 	.word	0x40015000

0800c4d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b087      	sub	sp, #28
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6a1b      	ldr	r3, [r3, #32]
 800c4de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6a1b      	ldr	r3, [r3, #32]
 800c4e4:	f023 0210 	bic.w	r2, r3, #16
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	699b      	ldr	r3, [r3, #24]
 800c4f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c4fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c50a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	021b      	lsls	r3, r3, #8
 800c512:	68fa      	ldr	r2, [r7, #12]
 800c514:	4313      	orrs	r3, r2
 800c516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c518:	697b      	ldr	r3, [r7, #20]
 800c51a:	f023 0320 	bic.w	r3, r3, #32
 800c51e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	689b      	ldr	r3, [r3, #8]
 800c524:	011b      	lsls	r3, r3, #4
 800c526:	697a      	ldr	r2, [r7, #20]
 800c528:	4313      	orrs	r3, r2
 800c52a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	4a2c      	ldr	r2, [pc, #176]	@ (800c5e0 <TIM_OC2_SetConfig+0x110>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d007      	beq.n	800c544 <TIM_OC2_SetConfig+0x74>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	4a2b      	ldr	r2, [pc, #172]	@ (800c5e4 <TIM_OC2_SetConfig+0x114>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d003      	beq.n	800c544 <TIM_OC2_SetConfig+0x74>
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	4a2a      	ldr	r2, [pc, #168]	@ (800c5e8 <TIM_OC2_SetConfig+0x118>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d10d      	bne.n	800c560 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c54a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	011b      	lsls	r3, r3, #4
 800c552:	697a      	ldr	r2, [r7, #20]
 800c554:	4313      	orrs	r3, r2
 800c556:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c55e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	4a1f      	ldr	r2, [pc, #124]	@ (800c5e0 <TIM_OC2_SetConfig+0x110>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d013      	beq.n	800c590 <TIM_OC2_SetConfig+0xc0>
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	4a1e      	ldr	r2, [pc, #120]	@ (800c5e4 <TIM_OC2_SetConfig+0x114>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d00f      	beq.n	800c590 <TIM_OC2_SetConfig+0xc0>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	4a1e      	ldr	r2, [pc, #120]	@ (800c5ec <TIM_OC2_SetConfig+0x11c>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d00b      	beq.n	800c590 <TIM_OC2_SetConfig+0xc0>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	4a1d      	ldr	r2, [pc, #116]	@ (800c5f0 <TIM_OC2_SetConfig+0x120>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d007      	beq.n	800c590 <TIM_OC2_SetConfig+0xc0>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	4a1c      	ldr	r2, [pc, #112]	@ (800c5f4 <TIM_OC2_SetConfig+0x124>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d003      	beq.n	800c590 <TIM_OC2_SetConfig+0xc0>
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4a17      	ldr	r2, [pc, #92]	@ (800c5e8 <TIM_OC2_SetConfig+0x118>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d113      	bne.n	800c5b8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c590:	693b      	ldr	r3, [r7, #16]
 800c592:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c596:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c598:	693b      	ldr	r3, [r7, #16]
 800c59a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c59e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	695b      	ldr	r3, [r3, #20]
 800c5a4:	009b      	lsls	r3, r3, #2
 800c5a6:	693a      	ldr	r2, [r7, #16]
 800c5a8:	4313      	orrs	r3, r2
 800c5aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	699b      	ldr	r3, [r3, #24]
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	693a      	ldr	r2, [r7, #16]
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	693a      	ldr	r2, [r7, #16]
 800c5bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	68fa      	ldr	r2, [r7, #12]
 800c5c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	685a      	ldr	r2, [r3, #4]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	697a      	ldr	r2, [r7, #20]
 800c5d0:	621a      	str	r2, [r3, #32]
}
 800c5d2:	bf00      	nop
 800c5d4:	371c      	adds	r7, #28
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	40012c00 	.word	0x40012c00
 800c5e4:	40013400 	.word	0x40013400
 800c5e8:	40015000 	.word	0x40015000
 800c5ec:	40014000 	.word	0x40014000
 800c5f0:	40014400 	.word	0x40014400
 800c5f4:	40014800 	.word	0x40014800

0800c5f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b087      	sub	sp, #28
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6a1b      	ldr	r3, [r3, #32]
 800c606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6a1b      	ldr	r3, [r3, #32]
 800c60c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	69db      	ldr	r3, [r3, #28]
 800c61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c62a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	f023 0303 	bic.w	r3, r3, #3
 800c632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	68fa      	ldr	r2, [r7, #12]
 800c63a:	4313      	orrs	r3, r2
 800c63c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	021b      	lsls	r3, r3, #8
 800c64c:	697a      	ldr	r2, [r7, #20]
 800c64e:	4313      	orrs	r3, r2
 800c650:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4a2b      	ldr	r2, [pc, #172]	@ (800c704 <TIM_OC3_SetConfig+0x10c>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d007      	beq.n	800c66a <TIM_OC3_SetConfig+0x72>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4a2a      	ldr	r2, [pc, #168]	@ (800c708 <TIM_OC3_SetConfig+0x110>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d003      	beq.n	800c66a <TIM_OC3_SetConfig+0x72>
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	4a29      	ldr	r2, [pc, #164]	@ (800c70c <TIM_OC3_SetConfig+0x114>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d10d      	bne.n	800c686 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c670:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	68db      	ldr	r3, [r3, #12]
 800c676:	021b      	lsls	r3, r3, #8
 800c678:	697a      	ldr	r2, [r7, #20]
 800c67a:	4313      	orrs	r3, r2
 800c67c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	4a1e      	ldr	r2, [pc, #120]	@ (800c704 <TIM_OC3_SetConfig+0x10c>)
 800c68a:	4293      	cmp	r3, r2
 800c68c:	d013      	beq.n	800c6b6 <TIM_OC3_SetConfig+0xbe>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	4a1d      	ldr	r2, [pc, #116]	@ (800c708 <TIM_OC3_SetConfig+0x110>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d00f      	beq.n	800c6b6 <TIM_OC3_SetConfig+0xbe>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	4a1d      	ldr	r2, [pc, #116]	@ (800c710 <TIM_OC3_SetConfig+0x118>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d00b      	beq.n	800c6b6 <TIM_OC3_SetConfig+0xbe>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	4a1c      	ldr	r2, [pc, #112]	@ (800c714 <TIM_OC3_SetConfig+0x11c>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d007      	beq.n	800c6b6 <TIM_OC3_SetConfig+0xbe>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	4a1b      	ldr	r2, [pc, #108]	@ (800c718 <TIM_OC3_SetConfig+0x120>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d003      	beq.n	800c6b6 <TIM_OC3_SetConfig+0xbe>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a16      	ldr	r2, [pc, #88]	@ (800c70c <TIM_OC3_SetConfig+0x114>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d113      	bne.n	800c6de <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c6bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c6c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	695b      	ldr	r3, [r3, #20]
 800c6ca:	011b      	lsls	r3, r3, #4
 800c6cc:	693a      	ldr	r2, [r7, #16]
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	699b      	ldr	r3, [r3, #24]
 800c6d6:	011b      	lsls	r3, r3, #4
 800c6d8:	693a      	ldr	r2, [r7, #16]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	693a      	ldr	r2, [r7, #16]
 800c6e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	68fa      	ldr	r2, [r7, #12]
 800c6e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	685a      	ldr	r2, [r3, #4]
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	697a      	ldr	r2, [r7, #20]
 800c6f6:	621a      	str	r2, [r3, #32]
}
 800c6f8:	bf00      	nop
 800c6fa:	371c      	adds	r7, #28
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c702:	4770      	bx	lr
 800c704:	40012c00 	.word	0x40012c00
 800c708:	40013400 	.word	0x40013400
 800c70c:	40015000 	.word	0x40015000
 800c710:	40014000 	.word	0x40014000
 800c714:	40014400 	.word	0x40014400
 800c718:	40014800 	.word	0x40014800

0800c71c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6a1b      	ldr	r3, [r3, #32]
 800c72a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	6a1b      	ldr	r3, [r3, #32]
 800c730:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	69db      	ldr	r3, [r3, #28]
 800c742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c74a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c74e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c756:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	021b      	lsls	r3, r3, #8
 800c75e:	68fa      	ldr	r2, [r7, #12]
 800c760:	4313      	orrs	r3, r2
 800c762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c76a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	689b      	ldr	r3, [r3, #8]
 800c770:	031b      	lsls	r3, r3, #12
 800c772:	697a      	ldr	r2, [r7, #20]
 800c774:	4313      	orrs	r3, r2
 800c776:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	4a2c      	ldr	r2, [pc, #176]	@ (800c82c <TIM_OC4_SetConfig+0x110>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d007      	beq.n	800c790 <TIM_OC4_SetConfig+0x74>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	4a2b      	ldr	r2, [pc, #172]	@ (800c830 <TIM_OC4_SetConfig+0x114>)
 800c784:	4293      	cmp	r3, r2
 800c786:	d003      	beq.n	800c790 <TIM_OC4_SetConfig+0x74>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a2a      	ldr	r2, [pc, #168]	@ (800c834 <TIM_OC4_SetConfig+0x118>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d10d      	bne.n	800c7ac <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	68db      	ldr	r3, [r3, #12]
 800c79c:	031b      	lsls	r3, r3, #12
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c7aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c82c <TIM_OC4_SetConfig+0x110>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d013      	beq.n	800c7dc <TIM_OC4_SetConfig+0xc0>
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	4a1e      	ldr	r2, [pc, #120]	@ (800c830 <TIM_OC4_SetConfig+0x114>)
 800c7b8:	4293      	cmp	r3, r2
 800c7ba:	d00f      	beq.n	800c7dc <TIM_OC4_SetConfig+0xc0>
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	4a1e      	ldr	r2, [pc, #120]	@ (800c838 <TIM_OC4_SetConfig+0x11c>)
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d00b      	beq.n	800c7dc <TIM_OC4_SetConfig+0xc0>
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	4a1d      	ldr	r2, [pc, #116]	@ (800c83c <TIM_OC4_SetConfig+0x120>)
 800c7c8:	4293      	cmp	r3, r2
 800c7ca:	d007      	beq.n	800c7dc <TIM_OC4_SetConfig+0xc0>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	4a1c      	ldr	r2, [pc, #112]	@ (800c840 <TIM_OC4_SetConfig+0x124>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d003      	beq.n	800c7dc <TIM_OC4_SetConfig+0xc0>
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	4a17      	ldr	r2, [pc, #92]	@ (800c834 <TIM_OC4_SetConfig+0x118>)
 800c7d8:	4293      	cmp	r3, r2
 800c7da:	d113      	bne.n	800c804 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c7e2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c7ea:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	695b      	ldr	r3, [r3, #20]
 800c7f0:	019b      	lsls	r3, r3, #6
 800c7f2:	693a      	ldr	r2, [r7, #16]
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	699b      	ldr	r3, [r3, #24]
 800c7fc:	019b      	lsls	r3, r3, #6
 800c7fe:	693a      	ldr	r2, [r7, #16]
 800c800:	4313      	orrs	r3, r2
 800c802:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	693a      	ldr	r2, [r7, #16]
 800c808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	68fa      	ldr	r2, [r7, #12]
 800c80e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	685a      	ldr	r2, [r3, #4]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	697a      	ldr	r2, [r7, #20]
 800c81c:	621a      	str	r2, [r3, #32]
}
 800c81e:	bf00      	nop
 800c820:	371c      	adds	r7, #28
 800c822:	46bd      	mov	sp, r7
 800c824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c828:	4770      	bx	lr
 800c82a:	bf00      	nop
 800c82c:	40012c00 	.word	0x40012c00
 800c830:	40013400 	.word	0x40013400
 800c834:	40015000 	.word	0x40015000
 800c838:	40014000 	.word	0x40014000
 800c83c:	40014400 	.word	0x40014400
 800c840:	40014800 	.word	0x40014800

0800c844 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c844:	b480      	push	{r7}
 800c846:	b087      	sub	sp, #28
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
 800c84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a1b      	ldr	r3, [r3, #32]
 800c852:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6a1b      	ldr	r3, [r3, #32]
 800c858:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c86a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c876:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	4313      	orrs	r3, r2
 800c880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c888:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	041b      	lsls	r3, r3, #16
 800c890:	693a      	ldr	r2, [r7, #16]
 800c892:	4313      	orrs	r3, r2
 800c894:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	4a19      	ldr	r2, [pc, #100]	@ (800c900 <TIM_OC5_SetConfig+0xbc>)
 800c89a:	4293      	cmp	r3, r2
 800c89c:	d013      	beq.n	800c8c6 <TIM_OC5_SetConfig+0x82>
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	4a18      	ldr	r2, [pc, #96]	@ (800c904 <TIM_OC5_SetConfig+0xc0>)
 800c8a2:	4293      	cmp	r3, r2
 800c8a4:	d00f      	beq.n	800c8c6 <TIM_OC5_SetConfig+0x82>
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	4a17      	ldr	r2, [pc, #92]	@ (800c908 <TIM_OC5_SetConfig+0xc4>)
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	d00b      	beq.n	800c8c6 <TIM_OC5_SetConfig+0x82>
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	4a16      	ldr	r2, [pc, #88]	@ (800c90c <TIM_OC5_SetConfig+0xc8>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d007      	beq.n	800c8c6 <TIM_OC5_SetConfig+0x82>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	4a15      	ldr	r2, [pc, #84]	@ (800c910 <TIM_OC5_SetConfig+0xcc>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d003      	beq.n	800c8c6 <TIM_OC5_SetConfig+0x82>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	4a14      	ldr	r2, [pc, #80]	@ (800c914 <TIM_OC5_SetConfig+0xd0>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d109      	bne.n	800c8da <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c8cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	695b      	ldr	r3, [r3, #20]
 800c8d2:	021b      	lsls	r3, r3, #8
 800c8d4:	697a      	ldr	r2, [r7, #20]
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	697a      	ldr	r2, [r7, #20]
 800c8de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	68fa      	ldr	r2, [r7, #12]
 800c8e4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	685a      	ldr	r2, [r3, #4]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	693a      	ldr	r2, [r7, #16]
 800c8f2:	621a      	str	r2, [r3, #32]
}
 800c8f4:	bf00      	nop
 800c8f6:	371c      	adds	r7, #28
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr
 800c900:	40012c00 	.word	0x40012c00
 800c904:	40013400 	.word	0x40013400
 800c908:	40014000 	.word	0x40014000
 800c90c:	40014400 	.word	0x40014400
 800c910:	40014800 	.word	0x40014800
 800c914:	40015000 	.word	0x40015000

0800c918 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c918:	b480      	push	{r7}
 800c91a:	b087      	sub	sp, #28
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
 800c920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6a1b      	ldr	r3, [r3, #32]
 800c926:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6a1b      	ldr	r3, [r3, #32]
 800c92c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	685b      	ldr	r3, [r3, #4]
 800c938:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c93e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c94a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	021b      	lsls	r3, r3, #8
 800c952:	68fa      	ldr	r2, [r7, #12]
 800c954:	4313      	orrs	r3, r2
 800c956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c95e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	051b      	lsls	r3, r3, #20
 800c966:	693a      	ldr	r2, [r7, #16]
 800c968:	4313      	orrs	r3, r2
 800c96a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	4a1a      	ldr	r2, [pc, #104]	@ (800c9d8 <TIM_OC6_SetConfig+0xc0>)
 800c970:	4293      	cmp	r3, r2
 800c972:	d013      	beq.n	800c99c <TIM_OC6_SetConfig+0x84>
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	4a19      	ldr	r2, [pc, #100]	@ (800c9dc <TIM_OC6_SetConfig+0xc4>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d00f      	beq.n	800c99c <TIM_OC6_SetConfig+0x84>
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	4a18      	ldr	r2, [pc, #96]	@ (800c9e0 <TIM_OC6_SetConfig+0xc8>)
 800c980:	4293      	cmp	r3, r2
 800c982:	d00b      	beq.n	800c99c <TIM_OC6_SetConfig+0x84>
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	4a17      	ldr	r2, [pc, #92]	@ (800c9e4 <TIM_OC6_SetConfig+0xcc>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d007      	beq.n	800c99c <TIM_OC6_SetConfig+0x84>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	4a16      	ldr	r2, [pc, #88]	@ (800c9e8 <TIM_OC6_SetConfig+0xd0>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d003      	beq.n	800c99c <TIM_OC6_SetConfig+0x84>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a15      	ldr	r2, [pc, #84]	@ (800c9ec <TIM_OC6_SetConfig+0xd4>)
 800c998:	4293      	cmp	r3, r2
 800c99a:	d109      	bne.n	800c9b0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c9a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	029b      	lsls	r3, r3, #10
 800c9aa:	697a      	ldr	r2, [r7, #20]
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	697a      	ldr	r2, [r7, #20]
 800c9b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	68fa      	ldr	r2, [r7, #12]
 800c9ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	685a      	ldr	r2, [r3, #4]
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	693a      	ldr	r2, [r7, #16]
 800c9c8:	621a      	str	r2, [r3, #32]
}
 800c9ca:	bf00      	nop
 800c9cc:	371c      	adds	r7, #28
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	40012c00 	.word	0x40012c00
 800c9dc:	40013400 	.word	0x40013400
 800c9e0:	40014000 	.word	0x40014000
 800c9e4:	40014400 	.word	0x40014400
 800c9e8:	40014800 	.word	0x40014800
 800c9ec:	40015000 	.word	0x40015000

0800c9f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b087      	sub	sp, #28
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	60f8      	str	r0, [r7, #12]
 800c9f8:	60b9      	str	r1, [r7, #8]
 800c9fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	f003 031f 	and.w	r3, r3, #31
 800ca02:	2201      	movs	r2, #1
 800ca04:	fa02 f303 	lsl.w	r3, r2, r3
 800ca08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	6a1a      	ldr	r2, [r3, #32]
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	43db      	mvns	r3, r3
 800ca12:	401a      	ands	r2, r3
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	6a1a      	ldr	r2, [r3, #32]
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	f003 031f 	and.w	r3, r3, #31
 800ca22:	6879      	ldr	r1, [r7, #4]
 800ca24:	fa01 f303 	lsl.w	r3, r1, r3
 800ca28:	431a      	orrs	r2, r3
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	621a      	str	r2, [r3, #32]
}
 800ca2e:	bf00      	nop
 800ca30:	371c      	adds	r7, #28
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr
	...

0800ca3c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
 800ca44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d109      	bne.n	800ca60 <HAL_TIMEx_PWMN_Start+0x24>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b01      	cmp	r3, #1
 800ca56:	bf14      	ite	ne
 800ca58:	2301      	movne	r3, #1
 800ca5a:	2300      	moveq	r3, #0
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	e022      	b.n	800caa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	2b04      	cmp	r3, #4
 800ca64:	d109      	bne.n	800ca7a <HAL_TIMEx_PWMN_Start+0x3e>
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca6c:	b2db      	uxtb	r3, r3
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	bf14      	ite	ne
 800ca72:	2301      	movne	r3, #1
 800ca74:	2300      	moveq	r3, #0
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	e015      	b.n	800caa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	2b08      	cmp	r3, #8
 800ca7e:	d109      	bne.n	800ca94 <HAL_TIMEx_PWMN_Start+0x58>
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ca86:	b2db      	uxtb	r3, r3
 800ca88:	2b01      	cmp	r3, #1
 800ca8a:	bf14      	ite	ne
 800ca8c:	2301      	movne	r3, #1
 800ca8e:	2300      	moveq	r3, #0
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	e008      	b.n	800caa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	bf14      	ite	ne
 800caa0:	2301      	movne	r3, #1
 800caa2:	2300      	moveq	r3, #0
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d001      	beq.n	800caae <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800caaa:	2301      	movs	r3, #1
 800caac:	e073      	b.n	800cb96 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d104      	bne.n	800cabe <HAL_TIMEx_PWMN_Start+0x82>
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2202      	movs	r2, #2
 800cab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cabc:	e013      	b.n	800cae6 <HAL_TIMEx_PWMN_Start+0xaa>
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	2b04      	cmp	r3, #4
 800cac2:	d104      	bne.n	800cace <HAL_TIMEx_PWMN_Start+0x92>
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2202      	movs	r2, #2
 800cac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cacc:	e00b      	b.n	800cae6 <HAL_TIMEx_PWMN_Start+0xaa>
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	2b08      	cmp	r3, #8
 800cad2:	d104      	bne.n	800cade <HAL_TIMEx_PWMN_Start+0xa2>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2202      	movs	r2, #2
 800cad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cadc:	e003      	b.n	800cae6 <HAL_TIMEx_PWMN_Start+0xaa>
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2202      	movs	r2, #2
 800cae2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2204      	movs	r2, #4
 800caec:	6839      	ldr	r1, [r7, #0]
 800caee:	4618      	mov	r0, r3
 800caf0:	f000 f9a3 	bl	800ce3a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cb02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	4a25      	ldr	r2, [pc, #148]	@ (800cba0 <HAL_TIMEx_PWMN_Start+0x164>)
 800cb0a:	4293      	cmp	r3, r2
 800cb0c:	d022      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb16:	d01d      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	4a21      	ldr	r2, [pc, #132]	@ (800cba4 <HAL_TIMEx_PWMN_Start+0x168>)
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d018      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a20      	ldr	r2, [pc, #128]	@ (800cba8 <HAL_TIMEx_PWMN_Start+0x16c>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d013      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	4a1e      	ldr	r2, [pc, #120]	@ (800cbac <HAL_TIMEx_PWMN_Start+0x170>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d00e      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4a1d      	ldr	r2, [pc, #116]	@ (800cbb0 <HAL_TIMEx_PWMN_Start+0x174>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d009      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a1b      	ldr	r2, [pc, #108]	@ (800cbb4 <HAL_TIMEx_PWMN_Start+0x178>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d004      	beq.n	800cb54 <HAL_TIMEx_PWMN_Start+0x118>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4a1a      	ldr	r2, [pc, #104]	@ (800cbb8 <HAL_TIMEx_PWMN_Start+0x17c>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d115      	bne.n	800cb80 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	689a      	ldr	r2, [r3, #8]
 800cb5a:	4b18      	ldr	r3, [pc, #96]	@ (800cbbc <HAL_TIMEx_PWMN_Start+0x180>)
 800cb5c:	4013      	ands	r3, r2
 800cb5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	2b06      	cmp	r3, #6
 800cb64:	d015      	beq.n	800cb92 <HAL_TIMEx_PWMN_Start+0x156>
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb6c:	d011      	beq.n	800cb92 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	681a      	ldr	r2, [r3, #0]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f042 0201 	orr.w	r2, r2, #1
 800cb7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb7e:	e008      	b.n	800cb92 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	f042 0201 	orr.w	r2, r2, #1
 800cb8e:	601a      	str	r2, [r3, #0]
 800cb90:	e000      	b.n	800cb94 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cb94:	2300      	movs	r3, #0
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3710      	adds	r7, #16
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	40012c00 	.word	0x40012c00
 800cba4:	40000400 	.word	0x40000400
 800cba8:	40000800 	.word	0x40000800
 800cbac:	40000c00 	.word	0x40000c00
 800cbb0:	40013400 	.word	0x40013400
 800cbb4:	40014000 	.word	0x40014000
 800cbb8:	40015000 	.word	0x40015000
 800cbbc:	00010007 	.word	0x00010007

0800cbc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b085      	sub	sp, #20
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
 800cbc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d101      	bne.n	800cbd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cbd4:	2302      	movs	r3, #2
 800cbd6:	e074      	b.n	800ccc2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2201      	movs	r2, #1
 800cbdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2202      	movs	r2, #2
 800cbe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	685b      	ldr	r3, [r3, #4]
 800cbee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	689b      	ldr	r3, [r3, #8]
 800cbf6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a34      	ldr	r2, [pc, #208]	@ (800ccd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d009      	beq.n	800cc16 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	4a33      	ldr	r2, [pc, #204]	@ (800ccd4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d004      	beq.n	800cc16 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	4a31      	ldr	r2, [pc, #196]	@ (800ccd8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cc12:	4293      	cmp	r3, r2
 800cc14:	d108      	bne.n	800cc28 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cc1c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	685b      	ldr	r3, [r3, #4]
 800cc22:	68fa      	ldr	r2, [r7, #12]
 800cc24:	4313      	orrs	r3, r2
 800cc26:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800cc2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	68fa      	ldr	r2, [r7, #12]
 800cc3a:	4313      	orrs	r3, r2
 800cc3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4a21      	ldr	r2, [pc, #132]	@ (800ccd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d022      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc58:	d01d      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	4a1f      	ldr	r2, [pc, #124]	@ (800ccdc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d018      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4a1d      	ldr	r2, [pc, #116]	@ (800cce0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cc6a:	4293      	cmp	r3, r2
 800cc6c:	d013      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	4a1c      	ldr	r2, [pc, #112]	@ (800cce4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d00e      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	4a15      	ldr	r2, [pc, #84]	@ (800ccd4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d009      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4a18      	ldr	r2, [pc, #96]	@ (800cce8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d004      	beq.n	800cc96 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4a11      	ldr	r2, [pc, #68]	@ (800ccd8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d10c      	bne.n	800ccb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	689b      	ldr	r3, [r3, #8]
 800cca2:	68ba      	ldr	r2, [r7, #8]
 800cca4:	4313      	orrs	r3, r2
 800cca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	68ba      	ldr	r2, [r7, #8]
 800ccae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ccc0:	2300      	movs	r3, #0
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3714      	adds	r7, #20
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
 800ccce:	bf00      	nop
 800ccd0:	40012c00 	.word	0x40012c00
 800ccd4:	40013400 	.word	0x40013400
 800ccd8:	40015000 	.word	0x40015000
 800ccdc:	40000400 	.word	0x40000400
 800cce0:	40000800 	.word	0x40000800
 800cce4:	40000c00 	.word	0x40000c00
 800cce8:	40014000 	.word	0x40014000

0800ccec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b085      	sub	sp, #20
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
 800ccf4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d101      	bne.n	800cd08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cd04:	2302      	movs	r3, #2
 800cd06:	e078      	b.n	800cdfa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	68db      	ldr	r3, [r3, #12]
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	689b      	ldr	r3, [r3, #8]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	4313      	orrs	r3, r2
 800cd38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	4313      	orrs	r3, r2
 800cd46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	691b      	ldr	r3, [r3, #16]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	695b      	ldr	r3, [r3, #20]
 800cd60:	4313      	orrs	r3, r2
 800cd62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	699b      	ldr	r3, [r3, #24]
 800cd7c:	041b      	lsls	r3, r3, #16
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	69db      	ldr	r3, [r3, #28]
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4a1c      	ldr	r2, [pc, #112]	@ (800ce08 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d009      	beq.n	800cdae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4a1b      	ldr	r2, [pc, #108]	@ (800ce0c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d004      	beq.n	800cdae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4a19      	ldr	r2, [pc, #100]	@ (800ce10 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d11c      	bne.n	800cde8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdb8:	051b      	lsls	r3, r3, #20
 800cdba:	4313      	orrs	r3, r2
 800cdbc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	6a1b      	ldr	r3, [r3, #32]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cde4:	4313      	orrs	r3, r2
 800cde6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	68fa      	ldr	r2, [r7, #12]
 800cdee:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cdf8:	2300      	movs	r3, #0
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3714      	adds	r7, #20
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	40012c00 	.word	0x40012c00
 800ce0c:	40013400 	.word	0x40013400
 800ce10:	40015000 	.word	0x40015000

0800ce14 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800ce2a:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 800ce2c:	2300      	movs	r3, #0
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	370c      	adds	r7, #12
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr

0800ce3a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ce3a:	b480      	push	{r7}
 800ce3c:	b087      	sub	sp, #28
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	60f8      	str	r0, [r7, #12]
 800ce42:	60b9      	str	r1, [r7, #8]
 800ce44:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	f003 030f 	and.w	r3, r3, #15
 800ce4c:	2204      	movs	r2, #4
 800ce4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce52:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	6a1a      	ldr	r2, [r3, #32]
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	43db      	mvns	r3, r3
 800ce5c:	401a      	ands	r2, r3
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6a1a      	ldr	r2, [r3, #32]
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	f003 030f 	and.w	r3, r3, #15
 800ce6c:	6879      	ldr	r1, [r7, #4]
 800ce6e:	fa01 f303 	lsl.w	r3, r1, r3
 800ce72:	431a      	orrs	r2, r3
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	621a      	str	r2, [r3, #32]
}
 800ce78:	bf00      	nop
 800ce7a:	371c      	adds	r7, #28
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce82:	4770      	bx	lr

0800ce84 <_ZdlPvj>:
 800ce84:	f000 b811 	b.w	800ceaa <_ZdlPv>

0800ce88 <_Znwj>:
 800ce88:	2801      	cmp	r0, #1
 800ce8a:	bf38      	it	cc
 800ce8c:	2001      	movcc	r0, #1
 800ce8e:	b510      	push	{r4, lr}
 800ce90:	4604      	mov	r4, r0
 800ce92:	4620      	mov	r0, r4
 800ce94:	f000 f81c 	bl	800ced0 <malloc>
 800ce98:	b100      	cbz	r0, 800ce9c <_Znwj+0x14>
 800ce9a:	bd10      	pop	{r4, pc}
 800ce9c:	f000 f808 	bl	800ceb0 <_ZSt15get_new_handlerv>
 800cea0:	b908      	cbnz	r0, 800cea6 <_Znwj+0x1e>
 800cea2:	f000 f80d 	bl	800cec0 <abort>
 800cea6:	4780      	blx	r0
 800cea8:	e7f3      	b.n	800ce92 <_Znwj+0xa>

0800ceaa <_ZdlPv>:
 800ceaa:	f000 b819 	b.w	800cee0 <free>
	...

0800ceb0 <_ZSt15get_new_handlerv>:
 800ceb0:	4b02      	ldr	r3, [pc, #8]	@ (800cebc <_ZSt15get_new_handlerv+0xc>)
 800ceb2:	6818      	ldr	r0, [r3, #0]
 800ceb4:	f3bf 8f5b 	dmb	ish
 800ceb8:	4770      	bx	lr
 800ceba:	bf00      	nop
 800cebc:	20000658 	.word	0x20000658

0800cec0 <abort>:
 800cec0:	b508      	push	{r3, lr}
 800cec2:	2006      	movs	r0, #6
 800cec4:	f000 f8f2 	bl	800d0ac <raise>
 800cec8:	2001      	movs	r0, #1
 800ceca:	f7f7 fcbd 	bl	8004848 <_exit>
	...

0800ced0 <malloc>:
 800ced0:	4b02      	ldr	r3, [pc, #8]	@ (800cedc <malloc+0xc>)
 800ced2:	4601      	mov	r1, r0
 800ced4:	6818      	ldr	r0, [r3, #0]
 800ced6:	f000 b82d 	b.w	800cf34 <_malloc_r>
 800ceda:	bf00      	nop
 800cedc:	2000001c 	.word	0x2000001c

0800cee0 <free>:
 800cee0:	4b02      	ldr	r3, [pc, #8]	@ (800ceec <free+0xc>)
 800cee2:	4601      	mov	r1, r0
 800cee4:	6818      	ldr	r0, [r3, #0]
 800cee6:	f000 b939 	b.w	800d15c <_free_r>
 800ceea:	bf00      	nop
 800ceec:	2000001c 	.word	0x2000001c

0800cef0 <sbrk_aligned>:
 800cef0:	b570      	push	{r4, r5, r6, lr}
 800cef2:	4e0f      	ldr	r6, [pc, #60]	@ (800cf30 <sbrk_aligned+0x40>)
 800cef4:	460c      	mov	r4, r1
 800cef6:	6831      	ldr	r1, [r6, #0]
 800cef8:	4605      	mov	r5, r0
 800cefa:	b911      	cbnz	r1, 800cf02 <sbrk_aligned+0x12>
 800cefc:	f000 f8f2 	bl	800d0e4 <_sbrk_r>
 800cf00:	6030      	str	r0, [r6, #0]
 800cf02:	4621      	mov	r1, r4
 800cf04:	4628      	mov	r0, r5
 800cf06:	f000 f8ed 	bl	800d0e4 <_sbrk_r>
 800cf0a:	1c43      	adds	r3, r0, #1
 800cf0c:	d103      	bne.n	800cf16 <sbrk_aligned+0x26>
 800cf0e:	f04f 34ff 	mov.w	r4, #4294967295
 800cf12:	4620      	mov	r0, r4
 800cf14:	bd70      	pop	{r4, r5, r6, pc}
 800cf16:	1cc4      	adds	r4, r0, #3
 800cf18:	f024 0403 	bic.w	r4, r4, #3
 800cf1c:	42a0      	cmp	r0, r4
 800cf1e:	d0f8      	beq.n	800cf12 <sbrk_aligned+0x22>
 800cf20:	1a21      	subs	r1, r4, r0
 800cf22:	4628      	mov	r0, r5
 800cf24:	f000 f8de 	bl	800d0e4 <_sbrk_r>
 800cf28:	3001      	adds	r0, #1
 800cf2a:	d1f2      	bne.n	800cf12 <sbrk_aligned+0x22>
 800cf2c:	e7ef      	b.n	800cf0e <sbrk_aligned+0x1e>
 800cf2e:	bf00      	nop
 800cf30:	2000065c 	.word	0x2000065c

0800cf34 <_malloc_r>:
 800cf34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf38:	1ccd      	adds	r5, r1, #3
 800cf3a:	f025 0503 	bic.w	r5, r5, #3
 800cf3e:	3508      	adds	r5, #8
 800cf40:	2d0c      	cmp	r5, #12
 800cf42:	bf38      	it	cc
 800cf44:	250c      	movcc	r5, #12
 800cf46:	2d00      	cmp	r5, #0
 800cf48:	4606      	mov	r6, r0
 800cf4a:	db01      	blt.n	800cf50 <_malloc_r+0x1c>
 800cf4c:	42a9      	cmp	r1, r5
 800cf4e:	d904      	bls.n	800cf5a <_malloc_r+0x26>
 800cf50:	230c      	movs	r3, #12
 800cf52:	6033      	str	r3, [r6, #0]
 800cf54:	2000      	movs	r0, #0
 800cf56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d030 <_malloc_r+0xfc>
 800cf5e:	f000 f869 	bl	800d034 <__malloc_lock>
 800cf62:	f8d8 3000 	ldr.w	r3, [r8]
 800cf66:	461c      	mov	r4, r3
 800cf68:	bb44      	cbnz	r4, 800cfbc <_malloc_r+0x88>
 800cf6a:	4629      	mov	r1, r5
 800cf6c:	4630      	mov	r0, r6
 800cf6e:	f7ff ffbf 	bl	800cef0 <sbrk_aligned>
 800cf72:	1c43      	adds	r3, r0, #1
 800cf74:	4604      	mov	r4, r0
 800cf76:	d158      	bne.n	800d02a <_malloc_r+0xf6>
 800cf78:	f8d8 4000 	ldr.w	r4, [r8]
 800cf7c:	4627      	mov	r7, r4
 800cf7e:	2f00      	cmp	r7, #0
 800cf80:	d143      	bne.n	800d00a <_malloc_r+0xd6>
 800cf82:	2c00      	cmp	r4, #0
 800cf84:	d04b      	beq.n	800d01e <_malloc_r+0xea>
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	4639      	mov	r1, r7
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	eb04 0903 	add.w	r9, r4, r3
 800cf90:	f000 f8a8 	bl	800d0e4 <_sbrk_r>
 800cf94:	4581      	cmp	r9, r0
 800cf96:	d142      	bne.n	800d01e <_malloc_r+0xea>
 800cf98:	6821      	ldr	r1, [r4, #0]
 800cf9a:	1a6d      	subs	r5, r5, r1
 800cf9c:	4629      	mov	r1, r5
 800cf9e:	4630      	mov	r0, r6
 800cfa0:	f7ff ffa6 	bl	800cef0 <sbrk_aligned>
 800cfa4:	3001      	adds	r0, #1
 800cfa6:	d03a      	beq.n	800d01e <_malloc_r+0xea>
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	442b      	add	r3, r5
 800cfac:	6023      	str	r3, [r4, #0]
 800cfae:	f8d8 3000 	ldr.w	r3, [r8]
 800cfb2:	685a      	ldr	r2, [r3, #4]
 800cfb4:	bb62      	cbnz	r2, 800d010 <_malloc_r+0xdc>
 800cfb6:	f8c8 7000 	str.w	r7, [r8]
 800cfba:	e00f      	b.n	800cfdc <_malloc_r+0xa8>
 800cfbc:	6822      	ldr	r2, [r4, #0]
 800cfbe:	1b52      	subs	r2, r2, r5
 800cfc0:	d420      	bmi.n	800d004 <_malloc_r+0xd0>
 800cfc2:	2a0b      	cmp	r2, #11
 800cfc4:	d917      	bls.n	800cff6 <_malloc_r+0xc2>
 800cfc6:	1961      	adds	r1, r4, r5
 800cfc8:	42a3      	cmp	r3, r4
 800cfca:	6025      	str	r5, [r4, #0]
 800cfcc:	bf18      	it	ne
 800cfce:	6059      	strne	r1, [r3, #4]
 800cfd0:	6863      	ldr	r3, [r4, #4]
 800cfd2:	bf08      	it	eq
 800cfd4:	f8c8 1000 	streq.w	r1, [r8]
 800cfd8:	5162      	str	r2, [r4, r5]
 800cfda:	604b      	str	r3, [r1, #4]
 800cfdc:	4630      	mov	r0, r6
 800cfde:	f000 f82f 	bl	800d040 <__malloc_unlock>
 800cfe2:	f104 000b 	add.w	r0, r4, #11
 800cfe6:	1d23      	adds	r3, r4, #4
 800cfe8:	f020 0007 	bic.w	r0, r0, #7
 800cfec:	1ac2      	subs	r2, r0, r3
 800cfee:	bf1c      	itt	ne
 800cff0:	1a1b      	subne	r3, r3, r0
 800cff2:	50a3      	strne	r3, [r4, r2]
 800cff4:	e7af      	b.n	800cf56 <_malloc_r+0x22>
 800cff6:	6862      	ldr	r2, [r4, #4]
 800cff8:	42a3      	cmp	r3, r4
 800cffa:	bf0c      	ite	eq
 800cffc:	f8c8 2000 	streq.w	r2, [r8]
 800d000:	605a      	strne	r2, [r3, #4]
 800d002:	e7eb      	b.n	800cfdc <_malloc_r+0xa8>
 800d004:	4623      	mov	r3, r4
 800d006:	6864      	ldr	r4, [r4, #4]
 800d008:	e7ae      	b.n	800cf68 <_malloc_r+0x34>
 800d00a:	463c      	mov	r4, r7
 800d00c:	687f      	ldr	r7, [r7, #4]
 800d00e:	e7b6      	b.n	800cf7e <_malloc_r+0x4a>
 800d010:	461a      	mov	r2, r3
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	42a3      	cmp	r3, r4
 800d016:	d1fb      	bne.n	800d010 <_malloc_r+0xdc>
 800d018:	2300      	movs	r3, #0
 800d01a:	6053      	str	r3, [r2, #4]
 800d01c:	e7de      	b.n	800cfdc <_malloc_r+0xa8>
 800d01e:	230c      	movs	r3, #12
 800d020:	6033      	str	r3, [r6, #0]
 800d022:	4630      	mov	r0, r6
 800d024:	f000 f80c 	bl	800d040 <__malloc_unlock>
 800d028:	e794      	b.n	800cf54 <_malloc_r+0x20>
 800d02a:	6005      	str	r5, [r0, #0]
 800d02c:	e7d6      	b.n	800cfdc <_malloc_r+0xa8>
 800d02e:	bf00      	nop
 800d030:	20000660 	.word	0x20000660

0800d034 <__malloc_lock>:
 800d034:	4801      	ldr	r0, [pc, #4]	@ (800d03c <__malloc_lock+0x8>)
 800d036:	f000 b88f 	b.w	800d158 <__retarget_lock_acquire_recursive>
 800d03a:	bf00      	nop
 800d03c:	200007a0 	.word	0x200007a0

0800d040 <__malloc_unlock>:
 800d040:	4801      	ldr	r0, [pc, #4]	@ (800d048 <__malloc_unlock+0x8>)
 800d042:	f000 b88a 	b.w	800d15a <__retarget_lock_release_recursive>
 800d046:	bf00      	nop
 800d048:	200007a0 	.word	0x200007a0

0800d04c <memset>:
 800d04c:	4402      	add	r2, r0
 800d04e:	4603      	mov	r3, r0
 800d050:	4293      	cmp	r3, r2
 800d052:	d100      	bne.n	800d056 <memset+0xa>
 800d054:	4770      	bx	lr
 800d056:	f803 1b01 	strb.w	r1, [r3], #1
 800d05a:	e7f9      	b.n	800d050 <memset+0x4>

0800d05c <_raise_r>:
 800d05c:	291f      	cmp	r1, #31
 800d05e:	b538      	push	{r3, r4, r5, lr}
 800d060:	4605      	mov	r5, r0
 800d062:	460c      	mov	r4, r1
 800d064:	d904      	bls.n	800d070 <_raise_r+0x14>
 800d066:	2316      	movs	r3, #22
 800d068:	6003      	str	r3, [r0, #0]
 800d06a:	f04f 30ff 	mov.w	r0, #4294967295
 800d06e:	bd38      	pop	{r3, r4, r5, pc}
 800d070:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d072:	b112      	cbz	r2, 800d07a <_raise_r+0x1e>
 800d074:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d078:	b94b      	cbnz	r3, 800d08e <_raise_r+0x32>
 800d07a:	4628      	mov	r0, r5
 800d07c:	f000 f830 	bl	800d0e0 <_getpid_r>
 800d080:	4622      	mov	r2, r4
 800d082:	4601      	mov	r1, r0
 800d084:	4628      	mov	r0, r5
 800d086:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d08a:	f000 b817 	b.w	800d0bc <_kill_r>
 800d08e:	2b01      	cmp	r3, #1
 800d090:	d00a      	beq.n	800d0a8 <_raise_r+0x4c>
 800d092:	1c59      	adds	r1, r3, #1
 800d094:	d103      	bne.n	800d09e <_raise_r+0x42>
 800d096:	2316      	movs	r3, #22
 800d098:	6003      	str	r3, [r0, #0]
 800d09a:	2001      	movs	r0, #1
 800d09c:	e7e7      	b.n	800d06e <_raise_r+0x12>
 800d09e:	2100      	movs	r1, #0
 800d0a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	4798      	blx	r3
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	e7e0      	b.n	800d06e <_raise_r+0x12>

0800d0ac <raise>:
 800d0ac:	4b02      	ldr	r3, [pc, #8]	@ (800d0b8 <raise+0xc>)
 800d0ae:	4601      	mov	r1, r0
 800d0b0:	6818      	ldr	r0, [r3, #0]
 800d0b2:	f7ff bfd3 	b.w	800d05c <_raise_r>
 800d0b6:	bf00      	nop
 800d0b8:	2000001c 	.word	0x2000001c

0800d0bc <_kill_r>:
 800d0bc:	b538      	push	{r3, r4, r5, lr}
 800d0be:	4d07      	ldr	r5, [pc, #28]	@ (800d0dc <_kill_r+0x20>)
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	4608      	mov	r0, r1
 800d0c6:	4611      	mov	r1, r2
 800d0c8:	602b      	str	r3, [r5, #0]
 800d0ca:	f7f7 fbad 	bl	8004828 <_kill>
 800d0ce:	1c43      	adds	r3, r0, #1
 800d0d0:	d102      	bne.n	800d0d8 <_kill_r+0x1c>
 800d0d2:	682b      	ldr	r3, [r5, #0]
 800d0d4:	b103      	cbz	r3, 800d0d8 <_kill_r+0x1c>
 800d0d6:	6023      	str	r3, [r4, #0]
 800d0d8:	bd38      	pop	{r3, r4, r5, pc}
 800d0da:	bf00      	nop
 800d0dc:	2000079c 	.word	0x2000079c

0800d0e0 <_getpid_r>:
 800d0e0:	f7f7 bb9a 	b.w	8004818 <_getpid>

0800d0e4 <_sbrk_r>:
 800d0e4:	b538      	push	{r3, r4, r5, lr}
 800d0e6:	4d06      	ldr	r5, [pc, #24]	@ (800d100 <_sbrk_r+0x1c>)
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	4608      	mov	r0, r1
 800d0ee:	602b      	str	r3, [r5, #0]
 800d0f0:	f7f7 fbb6 	bl	8004860 <_sbrk>
 800d0f4:	1c43      	adds	r3, r0, #1
 800d0f6:	d102      	bne.n	800d0fe <_sbrk_r+0x1a>
 800d0f8:	682b      	ldr	r3, [r5, #0]
 800d0fa:	b103      	cbz	r3, 800d0fe <_sbrk_r+0x1a>
 800d0fc:	6023      	str	r3, [r4, #0]
 800d0fe:	bd38      	pop	{r3, r4, r5, pc}
 800d100:	2000079c 	.word	0x2000079c

0800d104 <__errno>:
 800d104:	4b01      	ldr	r3, [pc, #4]	@ (800d10c <__errno+0x8>)
 800d106:	6818      	ldr	r0, [r3, #0]
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	2000001c 	.word	0x2000001c

0800d110 <__libc_init_array>:
 800d110:	b570      	push	{r4, r5, r6, lr}
 800d112:	4d0d      	ldr	r5, [pc, #52]	@ (800d148 <__libc_init_array+0x38>)
 800d114:	4c0d      	ldr	r4, [pc, #52]	@ (800d14c <__libc_init_array+0x3c>)
 800d116:	1b64      	subs	r4, r4, r5
 800d118:	10a4      	asrs	r4, r4, #2
 800d11a:	2600      	movs	r6, #0
 800d11c:	42a6      	cmp	r6, r4
 800d11e:	d109      	bne.n	800d134 <__libc_init_array+0x24>
 800d120:	4d0b      	ldr	r5, [pc, #44]	@ (800d150 <__libc_init_array+0x40>)
 800d122:	4c0c      	ldr	r4, [pc, #48]	@ (800d154 <__libc_init_array+0x44>)
 800d124:	f000 f864 	bl	800d1f0 <_init>
 800d128:	1b64      	subs	r4, r4, r5
 800d12a:	10a4      	asrs	r4, r4, #2
 800d12c:	2600      	movs	r6, #0
 800d12e:	42a6      	cmp	r6, r4
 800d130:	d105      	bne.n	800d13e <__libc_init_array+0x2e>
 800d132:	bd70      	pop	{r4, r5, r6, pc}
 800d134:	f855 3b04 	ldr.w	r3, [r5], #4
 800d138:	4798      	blx	r3
 800d13a:	3601      	adds	r6, #1
 800d13c:	e7ee      	b.n	800d11c <__libc_init_array+0xc>
 800d13e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d142:	4798      	blx	r3
 800d144:	3601      	adds	r6, #1
 800d146:	e7f2      	b.n	800d12e <__libc_init_array+0x1e>
 800d148:	0800d228 	.word	0x0800d228
 800d14c:	0800d228 	.word	0x0800d228
 800d150:	0800d228 	.word	0x0800d228
 800d154:	0800d248 	.word	0x0800d248

0800d158 <__retarget_lock_acquire_recursive>:
 800d158:	4770      	bx	lr

0800d15a <__retarget_lock_release_recursive>:
 800d15a:	4770      	bx	lr

0800d15c <_free_r>:
 800d15c:	b538      	push	{r3, r4, r5, lr}
 800d15e:	4605      	mov	r5, r0
 800d160:	2900      	cmp	r1, #0
 800d162:	d041      	beq.n	800d1e8 <_free_r+0x8c>
 800d164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d168:	1f0c      	subs	r4, r1, #4
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	bfb8      	it	lt
 800d16e:	18e4      	addlt	r4, r4, r3
 800d170:	f7ff ff60 	bl	800d034 <__malloc_lock>
 800d174:	4a1d      	ldr	r2, [pc, #116]	@ (800d1ec <_free_r+0x90>)
 800d176:	6813      	ldr	r3, [r2, #0]
 800d178:	b933      	cbnz	r3, 800d188 <_free_r+0x2c>
 800d17a:	6063      	str	r3, [r4, #4]
 800d17c:	6014      	str	r4, [r2, #0]
 800d17e:	4628      	mov	r0, r5
 800d180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d184:	f7ff bf5c 	b.w	800d040 <__malloc_unlock>
 800d188:	42a3      	cmp	r3, r4
 800d18a:	d908      	bls.n	800d19e <_free_r+0x42>
 800d18c:	6820      	ldr	r0, [r4, #0]
 800d18e:	1821      	adds	r1, r4, r0
 800d190:	428b      	cmp	r3, r1
 800d192:	bf01      	itttt	eq
 800d194:	6819      	ldreq	r1, [r3, #0]
 800d196:	685b      	ldreq	r3, [r3, #4]
 800d198:	1809      	addeq	r1, r1, r0
 800d19a:	6021      	streq	r1, [r4, #0]
 800d19c:	e7ed      	b.n	800d17a <_free_r+0x1e>
 800d19e:	461a      	mov	r2, r3
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	b10b      	cbz	r3, 800d1a8 <_free_r+0x4c>
 800d1a4:	42a3      	cmp	r3, r4
 800d1a6:	d9fa      	bls.n	800d19e <_free_r+0x42>
 800d1a8:	6811      	ldr	r1, [r2, #0]
 800d1aa:	1850      	adds	r0, r2, r1
 800d1ac:	42a0      	cmp	r0, r4
 800d1ae:	d10b      	bne.n	800d1c8 <_free_r+0x6c>
 800d1b0:	6820      	ldr	r0, [r4, #0]
 800d1b2:	4401      	add	r1, r0
 800d1b4:	1850      	adds	r0, r2, r1
 800d1b6:	4283      	cmp	r3, r0
 800d1b8:	6011      	str	r1, [r2, #0]
 800d1ba:	d1e0      	bne.n	800d17e <_free_r+0x22>
 800d1bc:	6818      	ldr	r0, [r3, #0]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	6053      	str	r3, [r2, #4]
 800d1c2:	4408      	add	r0, r1
 800d1c4:	6010      	str	r0, [r2, #0]
 800d1c6:	e7da      	b.n	800d17e <_free_r+0x22>
 800d1c8:	d902      	bls.n	800d1d0 <_free_r+0x74>
 800d1ca:	230c      	movs	r3, #12
 800d1cc:	602b      	str	r3, [r5, #0]
 800d1ce:	e7d6      	b.n	800d17e <_free_r+0x22>
 800d1d0:	6820      	ldr	r0, [r4, #0]
 800d1d2:	1821      	adds	r1, r4, r0
 800d1d4:	428b      	cmp	r3, r1
 800d1d6:	bf04      	itt	eq
 800d1d8:	6819      	ldreq	r1, [r3, #0]
 800d1da:	685b      	ldreq	r3, [r3, #4]
 800d1dc:	6063      	str	r3, [r4, #4]
 800d1de:	bf04      	itt	eq
 800d1e0:	1809      	addeq	r1, r1, r0
 800d1e2:	6021      	streq	r1, [r4, #0]
 800d1e4:	6054      	str	r4, [r2, #4]
 800d1e6:	e7ca      	b.n	800d17e <_free_r+0x22>
 800d1e8:	bd38      	pop	{r3, r4, r5, pc}
 800d1ea:	bf00      	nop
 800d1ec:	20000660 	.word	0x20000660

0800d1f0 <_init>:
 800d1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1f2:	bf00      	nop
 800d1f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1f6:	bc08      	pop	{r3}
 800d1f8:	469e      	mov	lr, r3
 800d1fa:	4770      	bx	lr

0800d1fc <_fini>:
 800d1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1fe:	bf00      	nop
 800d200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d202:	bc08      	pop	{r3}
 800d204:	469e      	mov	lr, r3
 800d206:	4770      	bx	lr
