#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr  1 09:27:46 2023
# Process ID: 6836
# Current directory: J:/Kody/vhdl/IUP_Laby/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36812 J:\Kody\vhdl\IUP_Laby\VGA\VGA.xpr
# Log file: J:/Kody/vhdl/IUP_Laby/VGA/vivado.log
# Journal file: J:/Kody/vhdl/IUP_Laby/VGA\vivado.jou
# Running On: DESKTOP-G1E6JH8, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 17102 MB
#-----------------------------------------------------------
start_gui
open_project J:/Kody/vhdl/IUP_Laby/VGA/VGA.xpr
close_project
open_project J:/Kody/vhdl/IUP_Laby/STOPWATCH_2/STOPWATCH_2.xpr
update_compile_order -fileset sources_1
close_project
create_project TIMERS_2 J:/Kody/vhdl/TIMERS_2 -part xc7a100tcsg324-1
file mkdir J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/freq_divider.vhd w ]
add_files J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/freq_divider.vhd
update_compile_order -fileset sources_1
close [ open J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/top.vhd w ]
add_files J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
file mkdir J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sim_1/new/tb_freq_divider.vhd w ]
add_files -fileset sim_1 J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sim_1/new/tb_freq_divider.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top freq_divider [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_freq_divider.tcl
close_sim
launch_simulation
source tb_freq_divider.tcl
close [ open J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/tbs.vhd w ]
add_files J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/tbs.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sim_1/new/tb_tbs.vhd w ]
add_files -fileset sim_1 J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sim_1/new/tb_tbs.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_freq_divider.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_tbs [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tbs [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation
launch_simulation
close_sim
close_project
open_project J:/Kody/vhdl/TIMERS_2/TIMERS_2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation
source tb_tbs.tcl
add_bp {J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/tbs.vhd} 86
close_sim
launch_simulation
source tb_tbs.tcl
run 1 ns
run 1 ns
run 1 ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
update_compile_order -fileset sources_1
remove_bps -file {J:/Kody/vhdl/TIMERS_2/TIMERS_2.srcs/sources_1/new/tbs.vhd} -line 86
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
source tb_tbs.tcl
close_sim
launch_simulation
source tb_tbs.tcl
close_sim
launch_simulation
source tb_tbs.tcl
close_sim
launch_simulation
source tb_tbs.tcl
close_sim
launch_simulation
source tb_tbs.tcl
close_sim
close_project
open_project J:/Kody/vhdl/IUP_Laby/VGA/VGA.xpr
save_project_as VGA_2 J:/Kody/vhdl/IUP_Laby/VGA_2 -force
add_files -norecurse {J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.srcs/sources_1/new/freq_divider.vhd J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.srcs/sources_1/new/tbs.vhd}
