<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1814" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1814{left:721px;bottom:68px;letter-spacing:0.11px;}
#t2_1814{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1814{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1814{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1814{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t6_1814{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_1814{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t8_1814{left:69px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_1814{left:640px;bottom:1044px;}
#ta_1814{left:655px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_1814{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_1814{left:69px;bottom:1004px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#td_1814{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#te_1814{left:745px;bottom:994px;}
#tf_1814{left:759px;bottom:987px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tg_1814{left:69px;bottom:970px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_1814{left:69px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#ti_1814{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1814{left:69px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_1814{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tl_1814{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1814{left:69px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tn_1814{left:69px;bottom:837px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_1814{left:69px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tp_1814{left:507px;bottom:820px;}
#tq_1814{left:515px;bottom:820px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tr_1814{left:69px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#ts_1814{left:69px;bottom:779px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tt_1814{left:69px;bottom:762px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tu_1814{left:69px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#tv_1814{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_1814{left:69px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1814{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ty_1814{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tz_1814{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t10_1814{left:69px;bottom:614px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t11_1814{left:69px;bottom:590px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#t12_1814{left:69px;bottom:573px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t13_1814{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_1814{left:69px;bottom:516px;letter-spacing:0.13px;}
#t15_1814{left:69px;bottom:492px;letter-spacing:-0.12px;}
#t16_1814{left:90px;bottom:474px;letter-spacing:-0.14px;}
#t17_1814{left:117px;bottom:455px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t18_1814{left:90px;bottom:437px;letter-spacing:-0.11px;}
#t19_1814{left:117px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1a_1814{left:69px;bottom:400px;letter-spacing:-0.16px;}
#t1b_1814{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_1814{left:69px;bottom:357px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_1814{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_1814{left:188px;bottom:338px;}
#t1f_1814{left:201px;bottom:339px;letter-spacing:-0.16px;}
#t1g_1814{left:69px;bottom:321px;letter-spacing:-0.18px;}
#t1h_1814{left:90px;bottom:302px;letter-spacing:-0.11px;}
#t1i_1814{left:117px;bottom:284px;letter-spacing:-0.11px;}
#t1j_1814{left:145px;bottom:266px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1k_1814{left:117px;bottom:247px;letter-spacing:-0.11px;}
#t1l_1814{left:145px;bottom:229px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1m_1814{left:90px;bottom:211px;letter-spacing:-0.07px;}
#t1n_1814{left:90px;bottom:192px;letter-spacing:-0.11px;}
#t1o_1814{left:117px;bottom:174px;letter-spacing:-0.11px;}
#t1p_1814{left:145px;bottom:156px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1q_1814{left:227px;bottom:155px;}
#t1r_1814{left:238px;bottom:156px;letter-spacing:-0.09px;}
#t1s_1814{left:117px;bottom:137px;letter-spacing:-0.09px;}
#t1t_1814{left:145px;bottom:119px;letter-spacing:-0.1px;}

.s1_1814{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1814{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1814{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1814{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_1814{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_1814{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_1814{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1814{font-size:17px;font-family:Symbol_b5z;color:#000;}
.s9_1814{font-size:15px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1814" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1814Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1814" style="-webkit-user-select: none;"><object width="935" height="1210" data="1814/1814.svg" type="image/svg+xml" id="pdf1814" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1814" class="t s1_1814">SAL/SAR/SHL/SHR—Shift </span>
<span id="t2_1814" class="t s2_1814">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1814" class="t s1_1814">4-594 </span><span id="t4_1814" class="t s1_1814">Vol. 2B </span>
<span id="t5_1814" class="t s3_1814">The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to </span>
<span id="t6_1814" class="t s3_1814">the right (toward less significant bit locations). For each shift count, the least significant bit of the destination </span>
<span id="t7_1814" class="t s3_1814">operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction </span>
<span id="t8_1814" class="t s3_1814">type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel </span>
<span id="t9_1814" class="t s4_1814">® </span>
<span id="ta_1814" class="t s3_1814">64 and IA-32 Architectures </span>
<span id="tb_1814" class="t s3_1814">Software Developer’s Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond </span>
<span id="tc_1814" class="t s3_1814">to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills </span>
<span id="td_1814" class="t s3_1814">the empty bit position’s shifted value with the sign of the unshifted value (see Figure 7-9 in the Intel </span>
<span id="te_1814" class="t s4_1814">® </span>
<span id="tf_1814" class="t s3_1814">64 and IA-32 </span>
<span id="tg_1814" class="t s3_1814">Architectures Software Developer’s Manual, Volume 1). </span>
<span id="th_1814" class="t s3_1814">The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination </span>
<span id="ti_1814" class="t s3_1814">operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides </span>
<span id="tj_1814" class="t s3_1814">the value by 2. </span>
<span id="tk_1814" class="t s3_1814">Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. </span>
<span id="tl_1814" class="t s3_1814">The quotient from the IDIV instruction is rounded toward zero, whereas the “quotient” of the SAR instruction is </span>
<span id="tm_1814" class="t s3_1814">rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the </span>
<span id="tn_1814" class="t s3_1814">IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to </span>
<span id="to_1814" class="t s3_1814">shift -9 right by two bits, the result is -3 and the “remainder” is </span><span id="tp_1814" class="t s5_1814">+</span><span id="tq_1814" class="t s3_1814">3; however, the SAR instruction stores only the </span>
<span id="tr_1814" class="t s3_1814">most significant bit of the remainder (in the CF flag). </span>
<span id="ts_1814" class="t s3_1814">The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the </span>
<span id="tt_1814" class="t s3_1814">result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is </span>
<span id="tu_1814" class="t s3_1814">set to 1. For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set </span>
<span id="tv_1814" class="t s3_1814">to the most-significant bit of the original operand. </span>
<span id="tw_1814" class="t s3_1814">In 64-bit mode, the instruction’s default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX </span>
<span id="tx_1814" class="t s3_1814">prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W </span>
<span id="ty_1814" class="t s3_1814">promotes operation to 64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of </span>
<span id="tz_1814" class="t s3_1814">this section for encoding data and limits. </span>
<span id="t10_1814" class="t s6_1814">IA-32 Architecture Compatibility </span>
<span id="t11_1814" class="t s3_1814">The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) </span>
<span id="t12_1814" class="t s3_1814">do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes </span>
<span id="t13_1814" class="t s3_1814">(including the virtual-8086 mode) to reduce the maximum execution time of the instructions. </span>
<span id="t14_1814" class="t s6_1814">Operation </span>
<span id="t15_1814" class="t s7_1814">IF 64-Bit Mode and using REX.W </span>
<span id="t16_1814" class="t s7_1814">THEN </span>
<span id="t17_1814" class="t s7_1814">countMASK := 3FH; </span>
<span id="t18_1814" class="t s7_1814">ELSE </span>
<span id="t19_1814" class="t s7_1814">countMASK := 1FH; </span>
<span id="t1a_1814" class="t s7_1814">FI </span>
<span id="t1b_1814" class="t s7_1814">tempCOUNT := (COUNT AND countMASK); </span>
<span id="t1c_1814" class="t s7_1814">tempDEST := DEST; </span>
<span id="t1d_1814" class="t s7_1814">WHILE (tempCOUNT </span><span id="t1e_1814" class="t s8_1814">≠ </span><span id="t1f_1814" class="t s7_1814">0) </span>
<span id="t1g_1814" class="t s7_1814">DO </span>
<span id="t1h_1814" class="t s7_1814">IF instruction is SAL or SHL </span>
<span id="t1i_1814" class="t s7_1814">THEN </span>
<span id="t1j_1814" class="t s7_1814">CF := MSB(DEST); </span>
<span id="t1k_1814" class="t s7_1814">ELSE (* Instruction is SAR or SHR *) </span>
<span id="t1l_1814" class="t s7_1814">CF := LSB(DEST); </span>
<span id="t1m_1814" class="t s7_1814">FI; </span>
<span id="t1n_1814" class="t s7_1814">IF instruction is SAL or SHL </span>
<span id="t1o_1814" class="t s7_1814">THEN </span>
<span id="t1p_1814" class="t s7_1814">DEST := DEST </span><span id="t1q_1814" class="t s9_1814">∗ </span><span id="t1r_1814" class="t s7_1814">2; </span>
<span id="t1s_1814" class="t s7_1814">ELSE </span>
<span id="t1t_1814" class="t s7_1814">IF instruction is SAR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
