INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COLLEGE/4-2/Courses/GIT/Comp Arch/lab1/lab1_2/lab1_2.srcs/sim_1/new/comp3b_behav_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp3b_behav_TB
