

================================================================
== Vitis HLS Report for 'lzw_stream'
================================================================
* Date:           Mon Nov 27 21:50:41 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        test_1127
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_hardware_encoder_fu_352  |hardware_encoder  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_269_1  |    32768|    32768|         1|          1|          1|  32768|       yes|
        |- VITIS_LOOP_278_1  |      512|      512|         1|          1|          1|    512|       yes|
        |- VITIS_LOOP_297_1  |      515|      515|         6|          2|          1|    256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2491|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   11|    4140|  11875|    -|
|Memory           |       66|    -|      24|     12|    -|
|Multiplexer      |        -|    -|       -|    517|    -|
|Register         |        -|    -|     478|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       68|   11|    4642|  14895|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       15|    3|       3|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |control_s_axi_U              |control_s_axi     |        0|   0|   284|    488|    0|
    |gmem_m_axi_U                 |gmem_m_axi        |        2|   0|   512|    580|    0|
    |grp_hardware_encoder_fu_352  |hardware_encoder  |        0|  11|  3344|  10807|    0|
    +-----------------------------+------------------+---------+----+------+-------+-----+
    |Total                        |                  |        2|  11|  4140|  11875|    0|
    +-----------------------------+------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+----------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |             Memory            |           Module           | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------------+----------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |hash_table_U                   |hash_table                  |       60|   0|   0|    0|  32768|   33|     1|      1081344|
    |my_assoc_mem_upper_key_mem_U   |my_assoc_mem_upper_key_mem  |        2|   0|   0|    0|    512|   64|     1|        32768|
    |my_assoc_mem_middle_key_mem_U  |my_assoc_mem_upper_key_mem  |        2|   0|   0|    0|    512|   64|     1|        32768|
    |my_assoc_mem_lower_key_mem_U   |my_assoc_mem_upper_key_mem  |        2|   0|   0|    0|    512|   64|     1|        32768|
    |my_assoc_mem_value_U           |my_assoc_mem_value          |        0|  24|  12|    0|     64|   12|     1|          768|
    +-------------------------------+----------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                          |                            |       66|  24|  12|    0|  34368|  237|     5|      1180416|
    +-------------------------------+----------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln10_fu_1633_p2     |         +|   0|  0|   22|          15|          15|
    |add_ln16_10_fu_997_p2   |         +|   0|  0|   16|          15|          15|
    |add_ln16_11_fu_1103_p2  |         +|   0|  0|   16|          15|          15|
    |add_ln16_1_fu_520_p2    |         +|   0|  0|   30|          23|          23|
    |add_ln16_2_fu_644_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln16_3_fu_774_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln16_4_fu_895_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln16_5_fu_1023_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln16_6_fu_1147_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln16_7_fu_618_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln16_8_fu_724_p2    |         +|   0|  0|   16|          15|          15|
    |add_ln16_9_fu_869_p2    |         +|   0|  0|   16|          15|          15|
    |add_ln16_fu_460_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln17_10_fu_1542_p2  |         +|   0|  0|   39|          32|          32|
    |add_ln17_11_fu_666_p2   |         +|   0|  0|   16|          26|          26|
    |add_ln17_12_fu_790_p2   |         +|   0|  0|   16|          26|          26|
    |add_ln17_13_fu_917_p2   |         +|   0|  0|   16|          26|          26|
    |add_ln17_14_fu_1045_p2  |         +|   0|  0|   16|          26|          26|
    |add_ln17_15_fu_1167_p2  |         +|   0|  0|   16|          26|          26|
    |add_ln17_16_fu_1241_p2  |         +|   0|  0|   16|          15|          15|
    |add_ln17_17_fu_1331_p2  |         +|   0|  0|   22|          15|          15|
    |add_ln17_18_fu_1415_p2  |         +|   0|  0|   22|          15|          15|
    |add_ln17_19_fu_1473_p2  |         +|   0|  0|   22|          15|          15|
    |add_ln17_1_fu_558_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln17_2_fu_684_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln17_3_fu_808_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln17_4_fu_935_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln17_5_fu_1063_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln17_6_fu_1185_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln17_7_fu_1275_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln17_8_fu_1365_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln17_9_fu_1484_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln17_fu_478_p2      |         +|   0|  0|   29|          22|          22|
    |add_ln18_10_fu_1223_p2  |         +|   0|  0|   16|          26|          26|
    |add_ln18_11_fu_1313_p2  |         +|   0|  0|   33|          26|          26|
    |add_ln18_12_fu_1403_p2  |         +|   0|  0|   33|          26|          26|
    |add_ln18_13_fu_1467_p2  |         +|   0|  0|   33|          26|          26|
    |add_ln18_14_fu_1565_p2  |         +|   0|  0|   33|          26|          26|
    |add_ln18_15_fu_1581_p2  |         +|   0|  0|   22|          15|          15|
    |add_ln18_1_fu_700_p2    |         +|   0|  0|   16|          15|          15|
    |add_ln18_2_fu_718_p2    |         +|   0|  0|   16|          26|          26|
    |add_ln18_3_fu_828_p2    |         +|   0|  0|   16|          15|          15|
    |add_ln18_4_fu_845_p2    |         +|   0|  0|   16|          26|          26|
    |add_ln18_5_fu_955_p2    |         +|   0|  0|   16|          15|          15|
    |add_ln18_6_fu_973_p2    |         +|   0|  0|   16|          26|          26|
    |add_ln18_7_fu_1079_p2   |         +|   0|  0|   16|          15|          15|
    |add_ln18_8_fu_1097_p2   |         +|   0|  0|   16|          26|          26|
    |add_ln18_9_fu_1205_p2   |         +|   0|  0|   16|          15|          15|
    |add_ln18_fu_594_p2      |         +|   0|  0|   33|          26|          26|
    |add_ln269_fu_368_p2     |         +|   0|  0|   23|          16|           1|
    |add_ln278_fu_385_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln91_fu_1742_p2     |         +|   0|  0|   39|          32|           1|
    |hashed_fu_1627_p2       |         +|   0|  0|   33|          26|          26|
    |i_3_fu_414_p2           |         +|   0|  0|   16|           9|           1|
    |icmp_ln269_fu_374_p2    |      icmp|   0|  0|   13|          16|          17|
    |icmp_ln278_fu_391_p2    |      icmp|   0|  0|   11|          10|          11|
    |icmp_ln297_fu_420_p2    |      icmp|   0|  0|   11|           9|          10|
    |icmp_ln85_fu_1721_p2    |      icmp|   0|  0|   17|          26|           1|
    |ap_block_state1         |        or|   0|  0|    2|           1|           1|
    |or_ln87_fu_1767_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln88_fu_1774_p2      |        or|   0|  0|   64|          64|          64|
    |or_ln89_fu_1781_p2      |        or|   0|  0|   64|          64|          64|
    |shl_ln87_fu_1758_p2     |       shl|   0|  0|  100|           1|          32|
    |ap_enable_pp2           |       xor|   0|  0|    2|           1|           2|
    |hashed_1_fu_1649_p2     |       xor|   0|  0|   15|          15|          15|
    |xor_ln16_1_fu_766_p2    |       xor|   0|  0|   26|          26|          26|
    |xor_ln16_2_fu_885_p2    |       xor|   0|  0|   26|          26|          26|
    |xor_ln16_3_fu_1013_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln16_4_fu_1139_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln16_fu_634_p2      |       xor|   0|  0|   26|          26|          26|
    |xor_ln17_1_fu_740_p2    |       xor|   0|  0|   15|          15|          15|
    |xor_ln17_2_fu_907_p2    |       xor|   0|  0|   15|          15|          15|
    |xor_ln17_3_fu_1035_p2   |       xor|   0|  0|   15|          15|          15|
    |xor_ln17_4_fu_1159_p2   |       xor|   0|  0|   15|          15|          15|
    |xor_ln17_5_fu_1257_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln17_6_fu_1347_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln17_7_fu_1431_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln17_8_fu_1525_p2   |       xor|   0|  0|   26|          26|          26|
    |xor_ln17_fu_656_p2      |       xor|   0|  0|   15|          15|          15|
    |xor_ln18_10_fu_1597_p2  |       xor|   0|  0|   26|          26|          26|
    |xor_ln18_11_fu_1295_p2  |       xor|   0|  0|   15|          15|          15|
    |xor_ln18_12_fu_1385_p2  |       xor|   0|  0|   15|          15|          15|
    |xor_ln18_13_fu_1449_p2  |       xor|   0|  0|   15|          15|          15|
    |xor_ln18_14_fu_1548_p2  |       xor|   0|  0|   15|          15|          15|
    |xor_ln18_1_fu_600_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_2_fu_749_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_3_fu_851_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_4_fu_979_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_5_fu_1122_p2   |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_6_fu_1229_p2   |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_7_fu_1319_p2   |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_8_fu_1409_p2   |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_9_fu_1503_p2   |       xor|   0|  0|   32|          32|          32|
    |xor_ln18_fu_498_p2      |       xor|   0|  0|   22|          22|          22|
    |xor_ln20_fu_1609_p2     |       xor|   0|  0|   15|          15|          15|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2491|        2251|        2198|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  54|         10|    1|         10|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_344_p4          |   9|          2|    9|         18|
    |empty_48_fu_194                       |   9|          2|   32|         64|
    |gmem_ARVALID                          |   9|          2|    1|          2|
    |gmem_AWVALID                          |   9|          2|    1|          2|
    |gmem_BREADY                           |   9|          2|    1|          2|
    |gmem_RREADY                           |   9|          2|    1|          2|
    |gmem_WVALID                           |   9|          2|    1|          2|
    |hash_table_address0                   |  26|          5|   15|         75|
    |hash_table_ce0                        |  14|          3|    1|          3|
    |hash_table_d0                         |  20|          4|   33|        132|
    |hash_table_we0                        |  14|          3|    1|          3|
    |i_1_reg_329                           |   9|          2|   10|         20|
    |i_2_reg_340                           |   9|          2|    9|         18|
    |i_reg_318                             |   9|          2|   16|         32|
    |my_assoc_mem_fill_fu_198              |   9|          2|   32|         64|
    |my_assoc_mem_lower_key_mem_address0   |  26|          5|    9|         45|
    |my_assoc_mem_lower_key_mem_ce0        |  14|          3|    1|          3|
    |my_assoc_mem_lower_key_mem_d0         |  20|          4|   64|        256|
    |my_assoc_mem_lower_key_mem_we0        |  14|          3|    1|          3|
    |my_assoc_mem_middle_key_mem_address0  |  26|          5|    9|         45|
    |my_assoc_mem_middle_key_mem_ce0       |  14|          3|    1|          3|
    |my_assoc_mem_middle_key_mem_d0        |  20|          4|   64|        256|
    |my_assoc_mem_middle_key_mem_we0       |  14|          3|    1|          3|
    |my_assoc_mem_upper_key_mem_address0   |  20|          4|    9|         36|
    |my_assoc_mem_upper_key_mem_ce0        |  14|          3|    1|          3|
    |my_assoc_mem_upper_key_mem_d0         |  20|          4|   64|        256|
    |my_assoc_mem_upper_key_mem_we0        |  14|          3|    1|          3|
    |my_assoc_mem_value_address0           |  14|          3|    6|         18|
    |my_assoc_mem_value_ce0                |  14|          3|    1|          3|
    |my_assoc_mem_value_d0                 |  14|          3|   12|         36|
    |my_assoc_mem_value_we0                |  14|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 517|        107|  411|       1425|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln16_11_reg_1893                      |  15|   0|   15|          0|
    |add_ln17_19_reg_1914                      |  15|   0|   15|          0|
    |add_ln17_2_reg_1856                       |  32|   0|   32|          0|
    |add_ln17_5_reg_1877                       |  32|   0|   32|          0|
    |add_ln18_13_reg_1909                      |  26|   0|   26|          0|
    |add_ln18_2_reg_1867                       |  26|   0|   26|          0|
    |add_ln18_8_reg_1888                       |  26|   0|   26|          0|
    |ap_CS_fsm                                 |   9|   0|    9|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_rst_n_inv                              |   1|   0|    1|          0|
    |ap_rst_reg_1                              |   1|   0|    1|          0|
    |ap_rst_reg_2                              |   1|   0|    1|          0|
    |empty_48_fu_194                           |  32|   0|   32|          0|
    |grp_hardware_encoder_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |hash_table_addr_1_reg_1919                |  15|   0|   15|          0|
    |i_1_reg_329                               |  10|   0|   10|          0|
    |i_2_reg_340                               |   9|   0|    9|          0|
    |i_2_reg_340_pp2_iter1_reg                 |   9|   0|    9|          0|
    |i_3_reg_1847                              |   9|   0|    9|          0|
    |i_reg_318                                 |  16|   0|   16|          0|
    |icmp_ln297_reg_1852                       |   1|   0|    1|          0|
    |icmp_ln85_reg_1933                        |   1|   0|    1|          0|
    |lshr_ln18_2_reg_1861                      |  26|   0|   26|          0|
    |lshr_ln18_5_reg_1882                      |  26|   0|   26|          0|
    |mem_lower_key_mem_addr_reg_1942           |   1|   0|    9|          8|
    |mem_middle_key_mem_addr_reg_1937          |   7|   0|    9|          2|
    |my_assoc_mem_fill_fu_198                  |  32|   0|   32|          0|
    |p_load_reg_1928                           |  32|   0|   32|          0|
    |trunc_ln16_1_reg_1898                     |  15|   0|   15|          0|
    |valid_reg_1924                            |   1|   0|    1|          0|
    |xor_ln17_1_reg_1872                       |  15|   0|   15|          0|
    |xor_ln18_8_reg_1903                       |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 478|   0|  488|         10|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    lzw_stream|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    lzw_stream|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    lzw_stream|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

