<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1440673861834" outputclass="nolist" xml:lang="en-us">
  <title class="- topic/title ">PMU functional description</title>
  <shortdesc class="- topic/shortdesc ">This section describes the functionality of the PMU. </shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">The PMU includes the following interfaces and counters:</p>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Event interface</dt>
          <dd class="- topic/dd ">Events from all other units from across the design are provided to the PMU.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">System register and APB interface</dt>
          <dd class="- topic/dd ">You can program the PMU registers using the system registers or the external APB
            interface.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Counters</dt>
          <dd class="- topic/dd ">The PMU has 32-bit counters that increment when they are enabled, based on events, and
            a 64-bit cycle counter.</dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">PMU register interfaces</dt>
          <dd class="- topic/dd ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core supports access to
            the performance monitor registers from the internal system register interface and a
            memory-mapped interface.</dd>
        </dlentry>
        
      </dl>
      
    </section>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="ste1440512904834.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">External register access permissions</linktext><desc class="- topic/desc ">Whether or not access is permitted to a register depends on:</desc></link></linkpool></linkpool></related-links></reference>