
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: weight_before[3] (input port clocked by clk)
Endpoint: _207_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v weight_before[3] (in)
     1    0.00                           weight_before[3] (net)
                  0.01    0.00    2.00 v input14/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.07    2.08 v input14/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net14 (net)
                  0.03    0.00    2.08 v _142_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.17    2.25 v _142_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _040_ (net)
                  0.03    0.00    2.25 v _143_/B (sky130_fd_sc_hd__or2_1)
                  0.05    0.20    2.45 v _143_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _041_ (net)
                  0.05    0.00    2.45 v _144_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30    2.75 v _144_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _042_ (net)
                  0.06    0.00    2.75 v _145_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.02    0.09    2.84 v _145_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.02    0.00    2.84 v _207_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.84   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _207_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 168 unannotated drivers.
 clk
 spk_post
 spk_pre
 time_step[0]
 time_step[1]
 time_step[2]
 time_step[3]
 time_step[4]
 time_step[5]
 time_step[6]
 time_step[7]
 weight_before[0]
 weight_before[1]
 weight_before[2]
 weight_before[3]
 weight_before[4]
 weight_before[5]
 weight_before[6]
 weight_before[7]
 _097_/X
 _098_/X
 _099_/X
 _100_/X
 _101_/X
 _102_/X
 _103_/X
 _104_/X
 _105_/X
 _106_/X
 _107_/X
 _108_/X
 _109_/X
 _110_/X
 _111_/X
 _112_/X
 _113_/Y
 _114_/Y
 _115_/X
 _116_/X
 _117_/X
 _118_/X
 _119_/X
 _120_/X
 _121_/X
 _122_/X
 _123_/X
 _124_/X
 _125_/Y
 _126_/X
 _127_/X
 _128_/X
 _129_/X
 _130_/X
 _131_/X
 _132_/Y
 _133_/X
 _134_/Y
 _135_/X
 _136_/X
 _137_/X
 _138_/X
 _139_/X
 _140_/Y
 _141_/Y
 _142_/X
 _143_/X
 _144_/X
 _145_/X
 _146_/X
 _147_/X
 _148_/X
 _149_/Y
 _150_/Y
 _151_/X
 _152_/Y
 _153_/Y
 _154_/X
 _155_/X
 _156_/X
 _157_/Y
 _158_/Y
 _159_/X
 _160_/X
 _161_/X
 _162_/X
 _163_/X
 _164_/Y
 _165_/Y
 _166_/X
 _167_/X
 _168_/Y
 _169_/X
 _170_/X
 _171_/X
 _172_/X
 _173_/X
 _174_/Y
 _175_/Y
 _176_/X
 _177_/X
 _178_/X
 _179_/X
 _180_/X
 _181_/X
 _182_/X
 _183_/X
 _184_/X
 _185_/X
 _186_/X
 _187_/X
 _188_/X
 _189_/X
 _190_/X
 _191_/X
 _192_/X
 _193_/X
 _194_/Q
 _195_/Q
 _196_/Q
 _197_/Q
 _198_/Q
 _199_/Q
 _200_/Q
 _201_/Q
 _202_/Q
 _203_/Q
 _204_/Q
 _205_/Q
 _206_/Q
 _207_/Q
 _208_/Q
 _209_/Q
 _210_/Q
 _211_/Q
 _212_/Q
 _213_/Q
 _214_/Q
 _215_/Q
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input2/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output19/X
 output20/X
 output21/X
 output22/X
 output23/X
 output24/X
 output25/X
 output26/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
