{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679885340905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679885340905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:49:00 2023 " "Processing started: Mon Mar 27 03:49:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679885340905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885340905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArmPipelined -c ArmPipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArmPipelined -c ArmPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885340905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679885341161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679885341162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(73) " "Verilog HDL warning at decoder.sv(73): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(82) " "Verilog HDL warning at decoder.sv(82): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(91) " "Verilog HDL warning at decoder.sv(91): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(120) " "Verilog HDL warning at decoder.sv(120): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(137) " "Verilog HDL warning at decoder.sv(137): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(139) " "Verilog HDL warning at decoder.sv(139): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346555 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(84) " "Verilog HDL warning at ALU.sv(84): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679885346555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 23 23 " "Found 23 design units, including 23 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopenr " "Found entity 2: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "3 condlogic " "Found entity 3: condlogic" {  } { { "condLogic.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "4 condcheck " "Found entity 4: condcheck" {  } { { "condLogic.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "5 ff_d2eCU " "Found entity 5: ff_d2eCU" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "6 ff_e2mCU " "Found entity 6: ff_e2mCU" {  } { { "ff_e2mCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mCU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "7 ff_m2wCU " "Found entity 7: ff_m2wCU" {  } { { "ff_m2wCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wCU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "8 controller " "Found entity 8: controller" {  } { { "controller.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "reg_file.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux3 " "Found entity 11: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "12 flopr " "Found entity 12: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "13 extend " "Found entity 13: extend" {  } { { "extend.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "14 adder " "Found entity 14: adder" {  } { { "adder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu_adder " "Found entity 15: alu_adder" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu " "Found entity 16: alu" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "17 ff_f2d " "Found entity 17: ff_f2d" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "18 ff_d2eDP " "Found entity 18: ff_d2eDP" {  } { { "ff_d2eDP.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eDP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "19 ff_e2mDP " "Found entity 19: ff_e2mDP" {  } { { "ff_e2mDP.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mDP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "20 ff_m2wDP " "Found entity 20: ff_m2wDP" {  } { { "ff_m2wDP.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wDP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "21 datapath " "Found entity 21: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "22 hazard " "Found entity 22: hazard" {  } { { "hazard.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""} { "Info" "ISGN_ENTITY_NAME" "23 arm " "Found entity 23: arm" {  } { { "arm.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armpipelined.bdf 1 1 " "Found 1 design units, including 1 entities, in source file armpipelined.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArmPipelined " "Found entity 1: ArmPipelined" {  } { { "ArmPipelined.bdf" "" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_prob/synthesis/source_prob.v 1 1 " "Found 1 design units, including 1 entities, in source file source_prob/synthesis/source_prob.v" { { "Info" "ISGN_ENTITY_NAME" "1 source_prob " "Found entity 1: source_prob" {  } { { "source_prob/synthesis/source_prob.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/source_prob.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_prob/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source_prob/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "source_prob/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885346562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_1E_M datapath.sv(75) " "Verilog HDL Implicit Net warning at datapath.sv(75): created implicit net for \"Match_1E_M\"" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_1E_W datapath.sv(76) " "Verilog HDL Implicit Net warning at datapath.sv(76): created implicit net for \"Match_1E_W\"" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_2E_M datapath.sv(77) " "Verilog HDL Implicit Net warning at datapath.sv(77): created implicit net for \"Match_2E_M\"" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_2E_W datapath.sv(78) " "Verilog HDL Implicit Net warning at datapath.sv(78): created implicit net for \"Match_2E_W\"" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_12D_E datapath.sv(79) " "Verilog HDL Implicit Net warning at datapath.sv(79): created implicit net for \"Match_12D_E\"" {  } { { "datapath.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE arm.sv(24) " "Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for \"MemtoRegE\"" {  } { { "arm.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW arm.sv(24) " "Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for \"PCSrcW\"" {  } { { "arm.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWrPendingF arm.sv(24) " "Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for \"PCWrPendingF\"" {  } { { "arm.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM arm.sv(24) " "Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for \"RegWriteM\"" {  } { { "arm.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArmPipelined " "Elaborating entity \"ArmPipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679885346605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:inst " "Elaborating entity \"arm\" for hierarchy \"arm:inst\"" {  } { { "ArmPipelined.bdf" "inst" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { { 184 504 752 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:inst\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:inst\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:inst\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:inst\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346626 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControlD\[0\] decoder.sv(145) " "Inferred latch for \"RegControlD\[0\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControlD\[1\] decoder.sv(145) " "Inferred latch for \"RegControlD\[1\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWriteD\[0\] decoder.sv(145) " "Inferred latch for \"FlagWriteD\[0\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWriteD\[1\] decoder.sv(145) " "Inferred latch for \"FlagWriteD\[1\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NoWriteD decoder.sv(145) " "Inferred latch for \"NoWriteD\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] decoder.sv(145) " "Inferred latch for \"ALUControlD\[0\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] decoder.sv(145) " "Inferred latch for \"ALUControlD\[1\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] decoder.sv(145) " "Inferred latch for \"ALUControlD\[2\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] decoder.sv(145) " "Inferred latch for \"ALUControlD\[3\]\" at decoder.sv(145)" {  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346628 "|ArmPipelined|arm:inst|controller:c|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d2eCU arm:inst\|controller:c\|ff_d2eCU:d2eCU " "Elaborating entity \"ff_d2eCU\" for hierarchy \"arm:inst\|controller:c\|ff_d2eCU:d2eCU\"" {  } { { "controller.sv" "d2eCU" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(37) " "Verilog HDL assignment warning at ff_d2eCU.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(38) " "Verilog HDL assignment warning at ff_d2eCU.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(39) " "Verilog HDL assignment warning at ff_d2eCU.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(40) " "Verilog HDL assignment warning at ff_d2eCU.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(43) " "Verilog HDL assignment warning at ff_d2eCU.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ff_d2eCU.sv(44) " "Verilog HDL assignment warning at ff_d2eCU.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ff_d2eCU.sv(45) " "Verilog HDL assignment warning at ff_d2eCU.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "ff_d2eCU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679885346634 "|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:inst\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:inst\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:inst\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condLogic.sv" "cc" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_e2mCU arm:inst\|controller:c\|ff_e2mCU:e2mCU " "Elaborating entity \"ff_e2mCU\" for hierarchy \"arm:inst\|controller:c\|ff_e2mCU:e2mCU\"" {  } { { "controller.sv" "e2mCU" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_m2wCU arm:inst\|controller:c\|ff_m2wCU:m2wCU " "Elaborating entity \"ff_m2wCU\" for hierarchy \"arm:inst\|controller:c\|ff_m2wCU:m2wCU\"" {  } { { "controller.sv" "m2wCU" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:inst\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:inst\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:inst\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:inst\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:inst\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"arm:inst\|datapath:dp\|flopenr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:inst\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:inst\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_f2d arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst " "Elaborating entity \"ff_f2d\" for hierarchy \"arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\"" {  } { { "datapath.sv" "ff_f2d_inst" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:inst\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:inst\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:inst\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:inst\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i reg_file.sv(11) " "Verilog HDL or VHDL warning at reg_file.sv(11): object \"i\" assigned a value but never read" {  } { { "reg_file.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679885346693 "|ArmPipelined|arm:inst|datapath:dp|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:inst\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:inst\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d2eDP arm:inst\|datapath:dp\|ff_d2eDP:ff_d2eDP_inst " "Elaborating entity \"ff_d2eDP\" for hierarchy \"arm:inst\|datapath:dp\|ff_d2eDP:ff_d2eDP_inst\"" {  } { { "datapath.sv" "ff_d2eDP_inst" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 arm:inst\|datapath:dp\|mux3:mux3A " "Elaborating entity \"mux3\" for hierarchy \"arm:inst\|datapath:dp\|mux3:mux3A\"" {  } { { "datapath.sv" "mux3A" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:inst\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:inst\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346716 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(66) " "Verilog HDL Case Statement warning at ALU.sv(66): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1679885346717 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(68) " "Verilog HDL Case Statement warning at ALU.sv(68): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1679885346717 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(61) " "Verilog HDL Case Statement warning at ALU.sv(61): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1679885346717 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.sv(28) " "Inferred latch for \"result\[0\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.sv(28) " "Inferred latch for \"result\[1\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.sv(28) " "Inferred latch for \"result\[2\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.sv(28) " "Inferred latch for \"result\[3\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.sv(28) " "Inferred latch for \"result\[4\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.sv(28) " "Inferred latch for \"result\[5\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.sv(28) " "Inferred latch for \"result\[6\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346718 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.sv(28) " "Inferred latch for \"result\[7\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.sv(28) " "Inferred latch for \"result\[8\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.sv(28) " "Inferred latch for \"result\[9\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.sv(28) " "Inferred latch for \"result\[10\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.sv(28) " "Inferred latch for \"result\[11\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.sv(28) " "Inferred latch for \"result\[12\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.sv(28) " "Inferred latch for \"result\[13\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.sv(28) " "Inferred latch for \"result\[14\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.sv(28) " "Inferred latch for \"result\[15\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.sv(28) " "Inferred latch for \"result\[16\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.sv(28) " "Inferred latch for \"result\[17\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.sv(28) " "Inferred latch for \"result\[18\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.sv(28) " "Inferred latch for \"result\[19\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.sv(28) " "Inferred latch for \"result\[20\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.sv(28) " "Inferred latch for \"result\[21\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.sv(28) " "Inferred latch for \"result\[22\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.sv(28) " "Inferred latch for \"result\[23\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.sv(28) " "Inferred latch for \"result\[24\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.sv(28) " "Inferred latch for \"result\[25\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.sv(28) " "Inferred latch for \"result\[26\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346719 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.sv(28) " "Inferred latch for \"result\[27\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346720 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.sv(28) " "Inferred latch for \"result\[28\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346720 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.sv(28) " "Inferred latch for \"result\[29\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346720 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.sv(28) " "Inferred latch for \"result\[30\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346720 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.sv(28) " "Inferred latch for \"result\[31\]\" at ALU.sv(28)" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885346720 "|ArmPipelined|arm:inst|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_adder arm:inst\|datapath:dp\|alu:alu\|alu_adder:add_instr " "Elaborating entity \"alu_adder\" for hierarchy \"arm:inst\|datapath:dp\|alu:alu\|alu_adder:add_instr\"" {  } { { "ALU.sv" "add_instr" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_e2mDP arm:inst\|datapath:dp\|ff_e2mDP:ff_e2mDP_inst " "Elaborating entity \"ff_e2mDP\" for hierarchy \"arm:inst\|datapath:dp\|ff_e2mDP:ff_e2mDP_inst\"" {  } { { "datapath.sv" "ff_e2mDP_inst" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_m2wDP arm:inst\|datapath:dp\|ff_m2wDP:ff_m2wDP_inst " "Elaborating entity \"ff_m2wDP\" for hierarchy \"arm:inst\|datapath:dp\|ff_m2wDP:ff_m2wDP_inst\"" {  } { { "datapath.sv" "ff_m2wDP_inst" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard arm:inst\|hazard:hu " "Elaborating entity \"hazard\" for hierarchy \"arm:inst\|hazard:hu\"" {  } { { "arm.sv" "hu" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:inst6 " "Elaborating entity \"imem\" for hierarchy \"imem:inst6\"" {  } { { "ArmPipelined.bdf" "inst6" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { { 376 312 472 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679885346753 "|ArmPipelined|imem:inst6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679885346753 "|ArmPipelined|imem:inst6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679885346753 "|ArmPipelined|imem:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst1\"" {  } { { "ArmPipelined.bdf" "inst1" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { { 288 848 1016 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_prob source_prob:inst7 " "Elaborating entity \"source_prob\" for hierarchy \"source_prob:inst7\"" {  } { { "ArmPipelined.bdf" "inst7" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { { 184 1080 1256 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "source_prob/synthesis/source_prob.v" "in_system_sources_probes_0" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/source_prob.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "source_prob/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "source_prob/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885346789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885346789 ""}  } { { "source_prob/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679885346789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885347139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885347250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885347296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885347304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"source_prob:inst7\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885347385 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679885347615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.27.03:49:09 Progress: Loading sld351b6f7b/alt_sld_fab_wrapper_hw.tcl " "2023.03.27.03:49:09 Progress: Loading sld351b6f7b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885349698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885351135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885351203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885352972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885353056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885353139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885353241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885353245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885353246 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679885353930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld351b6f7b/alt_sld_fab.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354292 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885354346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885354346 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:inst\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:inst\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "reg_file.sv" "rf" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679885355123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679885355123 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Harry/Downloads/Pipeline 1.0/db/ArmPipelined.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Harry/Downloads/Pipeline 1.0/db/ArmPipelined.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1679885355124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[2\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[2\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[3\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[3\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[4\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[4\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[5\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[5\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[6\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[6\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[7\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[7\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[31\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[31\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[30\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[30\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[29\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[29\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[28\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[28\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[27\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[27\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[26\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[26\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[25\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[25\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[24\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[24\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[23\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[23\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[22\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[22\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[21\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[21\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[20\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[20\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[19\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[19\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[18\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[18\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[17\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[17\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[16\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[16\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[15\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[15\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[14\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[14\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[13\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[13\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[12\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[12\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[11\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[11\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[10\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[10\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[9\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[9\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[8\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[8\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[1\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[1\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst\|datapath:dp\|alu:alu\|result\[0\] " "LATCH primitive \"arm:inst\|datapath:dp\|alu:alu\|result\[0\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679885355221 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:inst1\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:inst1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679885355344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679885355344 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679885355344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:inst1\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dmem:inst1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885355391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:inst1\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dmem:inst1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679885355392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679885355392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6c81 " "Found entity 1: altsyncram_6c81" {  } { { "db/altsyncram_6c81.tdf" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/db/altsyncram_6c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679885355429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885355429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679885355605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|ALUControlD\[0\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|ALUControlD\[3\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|NoWriteD " "Latch arm:inst\|controller:c\|decoder:dec\|NoWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|FlagWriteD\[1\] " "Latch arm:inst\|controller:c\|decoder:dec\|FlagWriteD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:inst\|controller:c\|decoder:dec\|FlagWriteD\[0\] " "Latch arm:inst\|controller:c\|decoder:dec\|FlagWriteD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\] " "Ports D and ENA on the latch are fed by the same signal arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679885355651 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679885355651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885356048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679885357220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.map.smsg " "Generated suppressed messages file C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885357410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679885357938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679885357938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2174 " "Implemented 2174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679885358054 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679885358054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2103 " "Implemented 2103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679885358054 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679885358054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679885358054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679885358074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:49:18 2023 " "Processing ended: Mon Mar 27 03:49:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679885358074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679885358074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679885358074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679885358074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679885359070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679885359070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:49:18 2023 " "Processing started: Mon Mar 27 03:49:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679885359070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679885359070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679885359070 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679885359140 ""}
{ "Info" "0" "" "Project  = ArmPipelined" {  } {  } 0 0 "Project  = ArmPipelined" 0 0 "Fitter" 0 0 1679885359140 ""}
{ "Info" "0" "" "Revision = ArmPipelined" {  } {  } 0 0 "Revision = ArmPipelined" 0 0 "Fitter" 0 0 1679885359140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679885359196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679885359196 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ArmPipelined EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ArmPipelined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679885359208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679885359238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679885359238 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679885359339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679885359343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679885359426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679885359426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679885359426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679885359426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679885359430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679885359430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679885359430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679885359430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679885359430 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679885359430 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679885359431 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679885359474 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 34 " "No exact pin location assignment(s) for 24 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679885359686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679885359885 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679885359886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679885359886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679885359886 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1679885359886 ""}
{ "Info" "ISTA_SDC_FOUND" "clk_new.sdc " "Reading SDC File: 'clk_new.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1679885359889 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Node: arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] is being clocked by arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679885359893 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679885359893 "|ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[20]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Rise) setup and hold " "From clk_max (Fall) to clk_max (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Rise) clk_max (Fall) setup and hold " "From clk_max (Rise) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Fall) setup and hold " "From clk_max (Fall) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885359901 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1679885359901 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679885359901 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679885359901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.500      clk_max " "  11.500      clk_max" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679885359901 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679885359901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679885359996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Destination node arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679885359996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\] " "Destination node arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[23\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679885359996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\] " "Destination node arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[24\]" {  } { { "ff_f2d.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679885359996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679885359996 ""}  } { { "ArmPipelined.bdf" "" { Schematic "C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf" { { 208 88 256 224 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679885359996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679885359996 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 3048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679885359996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arm:inst\|controller:c\|decoder:dec\|Mux9~1  " "Automatically promoted node arm:inst\|controller:c\|decoder:dec\|Mux9~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679885359996 ""}  } { { "decoder.sv" "" { Text "C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679885359996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679885360217 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679885360219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679885360219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679885360221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679885360224 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679885360227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679885360228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679885360229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679885360287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679885360289 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679885360289 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679885360292 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679885360292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679885360292 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679885360293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679885360293 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679885360293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679885360429 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679885360436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679885360873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679885361074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679885361095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679885363693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679885363693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679885363978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Harry/Downloads/Pipeline 1.0/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679885365159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679885365159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679885367637 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679885367637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679885367641 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679885367747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679885367762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679885367946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679885367947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679885368104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679885368510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.fit.smsg " "Generated suppressed messages file C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679885368799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5871 " "Peak virtual memory: 5871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679885369163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:49:29 2023 " "Processing ended: Mon Mar 27 03:49:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679885369163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679885369163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679885369163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679885369163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679885370035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679885370035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:49:29 2023 " "Processing started: Mon Mar 27 03:49:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679885370035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679885370035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679885370035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679885370242 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679885371119 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679885371139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679885371272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:49:31 2023 " "Processing ended: Mon Mar 27 03:49:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679885371272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679885371272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679885371272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679885371272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679885371863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679885372259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679885372260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:49:32 2023 " "Processing started: Mon Mar 27 03:49:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679885372260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679885372260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ArmPipelined -c ArmPipelined " "Command: quartus_sta ArmPipelined -c ArmPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679885372260 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679885372336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679885372452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679885372452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372484 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679885372631 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679885372667 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679885372667 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679885372667 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1679885372667 ""}
{ "Info" "ISTA_SDC_FOUND" "clk_new.sdc " "Reading SDC File: 'clk_new.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1679885372671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Node: arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] is being clocked by arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679885372677 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679885372677 "|ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[20]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885372681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885372681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Rise) setup and hold " "From clk_max (Fall) to clk_max (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885372681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Rise) clk_max (Fall) setup and hold " "From clk_max (Rise) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885372681 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Fall) setup and hold " "From clk_max (Fall) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885372681 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1679885372681 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679885372682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679885372688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.029 " "Worst-case setup slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 clk_max  " "    0.029               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.537               0.000 altera_reserved_tck  " "   46.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk_max  " "    0.298               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.383 " "Worst-case recovery slack is 97.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.383               0.000 altera_reserved_tck  " "   97.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.054 " "Worst-case removal slack is 1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 altera_reserved_tck  " "    1.054               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.350 " "Worst-case minimum pulse width slack is 5.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.350               0.000 clk_max  " "    5.350               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885372732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885372732 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.224 ns " "Worst Case Available Settling Time: 345.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885372783 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679885372783 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679885372787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679885372802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679885373104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Node: arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] is being clocked by arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679885373174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679885373174 "|ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[20]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Rise) setup and hold " "From clk_max (Fall) to clk_max (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Rise) clk_max (Fall) setup and hold " "From clk_max (Rise) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Fall) setup and hold " "From clk_max (Fall) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373175 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1679885373175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.632 " "Worst-case setup slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk_max  " "    0.632               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.968               0.000 altera_reserved_tck  " "   46.968               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk_max  " "    0.290               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.621 " "Worst-case recovery slack is 97.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.621               0.000 altera_reserved_tck  " "   97.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.952 " "Worst-case removal slack is 0.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 altera_reserved_tck  " "    0.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.369 " "Worst-case minimum pulse width slack is 5.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.369               0.000 clk_max  " "    5.369               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.606               0.000 altera_reserved_tck  " "   49.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.772 ns " "Worst Case Available Settling Time: 345.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679885373276 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679885373280 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Node: arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\] " "Latch arm:inst\|controller:c\|decoder:dec\|ALUControlD\[1\] is being clocked by arm:inst\|datapath:dp\|ff_f2d:ff_f2d_inst\|InstrD\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679885373351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679885373351 "|ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[20]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Rise) setup and hold " "From clk_max (Fall) to clk_max (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Rise) clk_max (Fall) setup and hold " "From clk_max (Rise) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_max (Fall) clk_max (Fall) setup and hold " "From clk_max (Fall) to clk_max (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679885373353 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1679885373353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.377 " "Worst-case setup slack is 2.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.377               0.000 clk_max  " "    2.377               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.224               0.000 altera_reserved_tck  " "   48.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk_max  " "    0.155               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.499 " "Worst-case recovery slack is 98.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.499               0.000 altera_reserved_tck  " "   98.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.580 " "Worst-case removal slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 altera_reserved_tck  " "    0.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.120 " "Worst-case minimum pulse width slack is 5.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.120               0.000 clk_max  " "    5.120               0.000 clk_max " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679885373384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679885373384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.581 ns " "Worst Case Available Settling Time: 347.581 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1679885373449 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679885373449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679885373701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679885373701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679885373763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:49:33 2023 " "Processing ended: Mon Mar 27 03:49:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679885373763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679885373763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679885373763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679885373763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679885374702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679885374702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:49:34 2023 " "Processing started: Mon Mar 27 03:49:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679885374702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679885374702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ArmPipelined -c ArmPipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679885374702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679885374995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ArmPipelined.svo C:/Users/Harry/Downloads/Pipeline 1.0/simulation/questa/ simulation " "Generated file ArmPipelined.svo in folder \"C:/Users/Harry/Downloads/Pipeline 1.0/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679885375442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679885375994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:49:35 2023 " "Processing ended: Mon Mar 27 03:49:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679885375994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679885375994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679885375994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679885375994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679885376584 ""}
