
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2.22

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency bit_count[2]$_DFFE_PN0P_/CLK ^
  -0.35 target latency tx_shift[5]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.06    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.95 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.95 ^ tx_ready$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.95   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    0.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.36 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.36   clock reconvergence pessimism
                          0.16    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.02    0.13    0.15    0.35 ^ input11/X (sky130_fd_sc_hd__clkbuf_2)
                                         net12 (net)
                  0.13    0.00    0.35 ^ _258_/A3 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.05    0.09    0.44 v _258_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _026_ (net)
                  0.05    0.00    0.44 v tx_ready$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    0.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.36 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.36   clock reconvergence pessimism
                          0.00    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.06    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.95 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.95 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.16    0.19    0.25    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.01    1.21 ^ state[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.21   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    5.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    5.36 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.36   clock reconvergence pessimism
                          0.19    5.55   library recovery time
                                  5.55   data required time
-----------------------------------------------------------------------------
                                  5.55   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    0.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.36 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.17    0.47    0.83 ^ bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_count[0] (net)
                  0.17    0.00    0.83 ^ _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.23    0.31    1.14 ^ _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.23    0.00    1.14 ^ _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.02    0.19    0.22    1.36 v _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.19    0.00    1.36 v _280_/B (sky130_fd_sc_hd__ha_2)
     7    0.03    0.11    0.39    1.75 v _280_/SUM (sky130_fd_sc_hd__ha_2)
                                         _130_ (net)
                  0.11    0.00    1.75 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.02    0.41    0.47    2.21 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.41    0.00    2.21 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.01    0.14    0.19    2.41 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.14    0.00    2.41 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.56    2.96 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.09    0.00    2.96 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.08    0.12    3.08 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.08    0.00    3.08 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.08   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.11    0.20    5.35 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    5.36 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.36   clock reconvergence pessimism
                         -0.06    5.30   library setup time
                                  5.30   data required time
-----------------------------------------------------------------------------
                                  5.30   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.06    0.00    0.73 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.95 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.95 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.16    0.19    0.25    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.01    1.21 ^ state[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.21   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    5.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    5.36 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.36   clock reconvergence pessimism
                          0.19    5.55   library recovery time
                                  5.55   data required time
-----------------------------------------------------------------------------
                                  5.55   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    0.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.36 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.17    0.47    0.83 ^ bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_count[0] (net)
                  0.17    0.00    0.83 ^ _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.23    0.31    1.14 ^ _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.23    0.00    1.14 ^ _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.02    0.19    0.22    1.36 v _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.19    0.00    1.36 v _280_/B (sky130_fd_sc_hd__ha_2)
     7    0.03    0.11    0.39    1.75 v _280_/SUM (sky130_fd_sc_hd__ha_2)
                                         _130_ (net)
                  0.11    0.00    1.75 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.02    0.41    0.47    2.21 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.41    0.00    2.21 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.01    0.14    0.19    2.41 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.14    0.00    2.41 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.56    2.96 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.09    0.00    2.96 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.08    0.12    3.08 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.08    0.00    3.08 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.08   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.03    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.11    0.20    5.35 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.11    0.00    5.36 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.36   clock reconvergence pessimism
                         -0.06    5.30   library setup time
                                  5.30   data required time
-----------------------------------------------------------------------------
                                  5.30   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.0523322820663452

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7080

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.024175012484192848

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.02930700220167637

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8249

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.36 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.36 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.47    0.83 ^ bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.31    1.14 ^ _285_/COUT (sky130_fd_sc_hd__ha_1)
   0.22    1.36 v _149_/Y (sky130_fd_sc_hd__nand3_1)
   0.39    1.75 v _280_/SUM (sky130_fd_sc_hd__ha_2)
   0.47    2.21 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
   0.19    2.41 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
   0.56    2.96 v _186_/X (sky130_fd_sc_hd__or4_1)
   0.12    3.08 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    3.08 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           3.08   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    5.35 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.36 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.36   clock reconvergence pessimism
  -0.06    5.30   library setup time
           5.30   data required time
---------------------------------------------------------
           5.30   data required time
          -3.08   data arrival time
---------------------------------------------------------
           2.22   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.35 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.36 ^ debug_miso_samples[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.73 ^ debug_miso_samples[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.13    0.86 ^ _234_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.86 ^ rx_data[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.36 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.36 ^ rx_data[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.36   clock reconvergence pessimism
  -0.02    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3605

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3607

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.0803

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.2162

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
71.947538

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.97e-04   9.25e-05   4.27e-10   4.90e-04  31.6%
Combinational          3.50e-04   5.36e-04   5.04e-10   8.86e-04  57.2%
Clock                  6.81e-05   1.05e-04   3.53e-11   1.73e-04  11.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.16e-04   7.33e-04   9.66e-10   1.55e-03 100.0%
                          52.7%      47.3%       0.0%
