{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572225526645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572225526654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 19:18:46 2019 " "Processing started: Sun Oct 27 19:18:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572225526654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225526654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225526654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572225527799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572225527799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572225543201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225543201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/bidirec.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/bidirec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirec " "Found entity 1: bidirec" {  } { { "../I2C/bidirec.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/bidirec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572225543211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225543211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_i2c " "Found entity 1: oled_i2c" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572225543221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225543221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/output_files/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572225543231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225543231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out_valid oled_i2c.v(52) " "Verilog HDL Implicit Net warning at oled_i2c.v(52): created implicit net for \"data_out_valid\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572225543231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oled_i2c " "Elaborating entity \"oled_i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572225543315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:div " "Elaborating entity \"divider\" for hierarchy \"divider:div\"" {  } { { "oled_i2c.v" "div" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572225543315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:U1 " "Elaborating entity \"I2C\" for hierarchy \"I2C:U1\"" {  } { { "oled_i2c.v" "U1" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572225543325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_posedge I2C.v(258) " "Verilog HDL or VHDL warning at I2C.v(258): object \"scl_posedge\" assigned a value but never read" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572225543325 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_negedge I2C.v(259) " "Verilog HDL or VHDL warning at I2C.v(259): object \"scl_negedge\" assigned a value but never read" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572225543325 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(462) " "Verilog HDL assignment warning at I2C.v(462): truncated value with size 32 to match size of target (4)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572225543325 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(511) " "Verilog HDL assignment warning at I2C.v(511): truncated value with size 32 to match size of target (4)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572225543325 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(542) " "Verilog HDL assignment warning at I2C.v(542): truncated value with size 32 to match size of target (4)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572225543335 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C.v(304) " "Verilog HDL Case Statement warning at I2C.v(304): incomplete case statement has no default case item" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 304 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572225543335 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 I2C.v(606) " "Verilog HDL assignment warning at I2C.v(606): truncated value with size 32 to match size of target (17)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572225543335 "|oled_i2c|I2C:U1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_leds\[4\] GND " "Pin \"debug_leds\[4\]\" is stuck at GND" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572225544451 "|oled_i2c|debug_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_leds\[7\] GND " "Pin \"debug_leds\[7\]\" is stuck at GND" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572225544451 "|oled_i2c|debug_leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_leds\[8\] GND " "Pin \"debug_leds\[8\]\" is stuck at GND" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572225544451 "|oled_i2c|debug_leds[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572225544451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572225544582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572225544891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572225545181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572225545181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataReady " "No output dependent on input pin \"dataReady\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|dataReady"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572225545324 "|oled_i2c|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572225545324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572225545324 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572225545324 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1572225545324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572225545324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572225545324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572225545376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 19:19:05 2019 " "Processing ended: Sun Oct 27 19:19:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572225545376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572225545376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572225545376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572225545376 ""}
