<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe')">rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.93</td>
<td class="s10 cl rt"><a href="mod2025.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2025.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2025.html#Toggle" > 75.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2025.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2025.html#inst_tag_179080"  onclick="showContent('inst_tag_179080')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 82.06</td>
<td class="s10 cl rt"><a href="mod2025.html#inst_tag_179080_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2025.html#inst_tag_179080_Cond" > 87.50</a></td>
<td class="s4 cl rt"><a href="mod2025.html#inst_tag_179080_Toggle" > 43.12</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179080_Branch" > 97.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2025.html#inst_tag_179078"  onclick="showContent('inst_tag_179078')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 86.98</td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179078_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod2025.html#inst_tag_179078_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2025.html#inst_tag_179078_Toggle" > 71.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179078_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2025.html#inst_tag_179079"  onclick="showContent('inst_tag_179079')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 91.62</td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179079_Line" > 95.92</a></td>
<td class="s10 cl rt"><a href="mod2025.html#inst_tag_179079_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2025.html#inst_tag_179079_Toggle" > 75.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179079_Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_179080'>
<hr>
<a name="inst_tag_179080"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179080" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.06</td>
<td class="s10 cl rt"><a href="mod2025.html#inst_tag_179080_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2025.html#inst_tag_179080_Cond" > 87.50</a></td>
<td class="s4 cl rt"><a href="mod2025.html#inst_tag_179080_Toggle" > 43.12</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179080_Branch" > 97.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s4 cl rt"> 46.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1070.html#inst_tag_75527" >FCB_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_38654" id="tag_urg_inst_38654">FsmCurState</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2654.html#inst_tag_239111" id="tag_urg_inst_239111">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199146" id="tag_urg_inst_199146">ummd90eb2</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199147" id="tag_urg_inst_199147">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199148" id="tag_urg_inst_199148">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2007.html#inst_tag_179018" id="tag_urg_inst_179018">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1952.html#inst_tag_176829" id="tag_urg_inst_176829">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261867" id="tag_urg_inst_261867">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261866" id="tag_urg_inst_261866">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261865" id="tag_urg_inst_261865">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261868" id="tag_urg_inst_261868">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151344" id="tag_urg_inst_151344">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151343" id="tag_urg_inst_151343">us6abbdefa_228</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2918.html#inst_tag_263933" id="tag_urg_inst_263933">uu201b9eee9c</a></td>
<td class="s4 cl rt"> 42.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod543.html#inst_tag_33117" id="tag_urg_inst_33117">uu246b8ec1</a></td>
<td class="s4 cl rt"> 41.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_179078'>
<hr>
<a name="inst_tag_179078"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179078" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.98</td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179078_Line" > 95.92</a></td>
<td class="s8 cl rt"><a href="mod2025.html#inst_tag_179078_Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod2025.html#inst_tag_179078_Toggle" > 71.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179078_Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.38</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s7 cl rt"> 74.63</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2235.html#inst_tag_197916" >DMA_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_38651" id="tag_urg_inst_38651">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2654.html#inst_tag_239108" id="tag_urg_inst_239108">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199137" id="tag_urg_inst_199137">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199138" id="tag_urg_inst_199138">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199139" id="tag_urg_inst_199139">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2007.html#inst_tag_179015" id="tag_urg_inst_179015">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1952.html#inst_tag_176726" id="tag_urg_inst_176726">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_0.html#inst_tag_261399" id="tag_urg_inst_261399">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_0.html#inst_tag_261398" id="tag_urg_inst_261398">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_0.html#inst_tag_261397" id="tag_urg_inst_261397">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_0.html#inst_tag_261400" id="tag_urg_inst_261400">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151315" id="tag_urg_inst_151315">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151314" id="tag_urg_inst_151314">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2918.html#inst_tag_263929" id="tag_urg_inst_263929">uu201b9eee9c</a></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod543.html#inst_tag_33113" id="tag_urg_inst_33113">uu246b8ec1</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_179079'>
<hr>
<a name="inst_tag_179079"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_179079" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.62</td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179079_Line" > 95.92</a></td>
<td class="s10 cl rt"><a href="mod2025.html#inst_tag_179079_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2025.html#inst_tag_179079_Toggle" > 75.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2025.html#inst_tag_179079_Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.77</td>
<td class="s9 cl rt"> 96.04</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.82</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2243.html#inst_tag_198817" >gbe_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_38652" id="tag_urg_inst_38652">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2654.html#inst_tag_239109" id="tag_urg_inst_239109">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199140" id="tag_urg_inst_199140">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199141" id="tag_urg_inst_199141">ummd90eb2_241</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199142" id="tag_urg_inst_199142">ummd90eb2_256</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2007.html#inst_tag_179016" id="tag_urg_inst_179016">ummddfd43</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1952.html#inst_tag_176784" id="tag_urg_inst_176784">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261719" id="tag_urg_inst_261719">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261718" id="tag_urg_inst_261718">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261717" id="tag_urg_inst_261717">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261720" id="tag_urg_inst_261720">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151334" id="tag_urg_inst_151334">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151333" id="tag_urg_inst_151333">us6abbdefa_228</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2918.html#inst_tag_263931" id="tag_urg_inst_263931">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod543.html#inst_tag_33115" id="tag_urg_inst_33115">uu246b8ec1</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2025.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21919</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21951</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21975</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21982</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21990</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22067</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>22129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21913                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21914      1/1          		if ( ! Sys_Clk_RstN )
21915      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21916      1/1          		else if ( CntCe )
21917      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21918                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21919      1/1          		case ( CurState )
21920      1/1          			2'b10   : PSelSetV = u_14e ;
21921      1/1          			2'b01   : PSelSetV = u_c602 ;
21922      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21923      1/1          			default : PSelSetV = 1'b0 ;
21924                   		endcase
21925                   	end
21926                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21927                   		.Clk( Sys_Clk )
21928                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21929                   	,	.Clk_En( Sys_Clk_En )
21930                   	,	.Clk_EnS( Sys_Clk_EnS )
21931                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21932                   	,	.Clk_RstN( Sys_Clk_RstN )
21933                   	,	.Clk_Tm( Sys_Clk_Tm )
21934                   	,	.O( ApbA_0_PSel )
21935                   	,	.Reset( PRdy )
21936                   	,	.Set( PSelSetV )
21937                   	);
21938                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21939                   		.Clk( Sys_Clk )
21940                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21941                   	,	.Clk_En( Sys_Clk_En )
21942                   	,	.Clk_EnS( Sys_Clk_EnS )
21943                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21944                   	,	.Clk_RstN( Sys_Clk_RstN )
21945                   	,	.Clk_Tm( Sys_Clk_Tm )
21946                   	,	.O( PEn )
21947                   	,	.Reset( PRdy )
21948                   	,	.Set( PSel )
21949                   	);
21950                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21951      1/1          		case ( CurState )
21952      1/1          			2'b10   : PSelSet = u_b9a5 ;
21953      1/1          			2'b01   : PSelSet = u_b081 ;
21954      1/1          			2'b0    : PSelSet = u_825f ;
21955      1/1          			default : PSelSet = 1'b0 ;
21956                   		endcase
21957                   	end
21958                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21959                   		.Clk( Sys_Clk )
21960                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21961                   	,	.Clk_En( Sys_Clk_En )
21962                   	,	.Clk_EnS( Sys_Clk_EnS )
21963                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21964                   	,	.Clk_RstN( Sys_Clk_RstN )
21965                   	,	.Clk_Tm( Sys_Clk_Tm )
21966                   	,	.O( PSel )
21967                   	,	.Reset( PRdy )
21968                   	,	.Set( PSelSet )
21969                   	);
21970                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21971                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21972                   	);
21973                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21974                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21975      1/1          		case ( uRdData1_caseSel )
21976      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21977      1/1          			default : RdData1 = 32'b0 ;
21978                   		endcase
21979                   	end
21980                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21981                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21982      1/1          		if ( ! Sys_Clk_RstN )
21983      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21984      1/1          		else if ( Sm_RD &amp; PRdy )
21985      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21986                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21987                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21988                   	);
21989                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21990      1/1          		if ( ! Sys_Clk_RstN )
21991      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21992      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21993      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21994                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21995                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21996                   	);
21997                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21998                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21999                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
22000                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
22001                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
22002                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
22003                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
22004                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
22005                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
22006                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
22007                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
22008                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
22009                   	,	.GenLcl_Req_User( GenLcl_Req_User )
22010                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
22011                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
22012                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
22013                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
22014                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
22015                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
22016                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
22017                   	,	.GenPrt_Req_Addr( u_Req_Addr )
22018                   	,	.GenPrt_Req_Be( u_Req_Be )
22019                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
22020                   	,	.GenPrt_Req_Data( u_Req_Data )
22021                   	,	.GenPrt_Req_Last( u_Req_Last )
22022                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
22023                   	,	.GenPrt_Req_Lock( u_Req_Lock )
22024                   	,	.GenPrt_Req_Opc( u_Req_Opc )
22025                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
22026                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
22027                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
22028                   	,	.GenPrt_Req_User( u_Req_User )
22029                   	,	.GenPrt_Req_Vld( u_Req_Vld )
22030                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
22031                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
22032                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
22033                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
22034                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
22035                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
22036                   	);
22037                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
22038                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
22039                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22040                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22041                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
22042                   		.Clk( Sys_Clk )
22043                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22044                   	,	.Clk_En( Sys_Clk_En )
22045                   	,	.Clk_EnS( Sys_Clk_EnS )
22046                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22047                   	,	.Clk_RstN( Sys_Clk_RstN )
22048                   	,	.Clk_Tm( Sys_Clk_Tm )
22049                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
22050                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
22051                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
22052                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
22053                   	,	.CurState( u_bdb6 )
22054                   	,	.NextState( u_b9ec )
22055                   	);
22056                   	assign CurState = u_bdb6;
22057                   	assign Sm_IDLE = CurState == 2'b00;
22058                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
22059                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
22060                   	assign Apb_0_paddr = ApbA_0_PAddr;
22061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22062      1/1          		if ( ! Sys_Clk_RstN )
22063      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
22064      1/1          		else if ( StartCnt )
22065      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
22066                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22067      1/1          		if ( ! Sys_Clk_RstN )
22068      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
22069      1/1          		else if ( StartCnt )
22070      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
22071                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22072      1/1          		if ( ! Sys_Clk_RstN )
22073      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
22074      1/1          		else if ( PSelSet )
22075      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
22076                   	assign Apb_0_psel = ApbA_0_PSel;
22077                   	assign Apb_0_penable = ApbA_0_PEnable;
22078                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
22079                   		.Clk( Sys_Clk )
22080                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22081                   	,	.Clk_En( Sys_Clk_En )
22082                   	,	.Clk_EnS( Sys_Clk_EnS )
22083                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22084                   	,	.Clk_RstN( Sys_Clk_RstN )
22085                   	,	.Clk_Tm( Sys_Clk_Tm )
22086                   	,	.O( ApbA_0_PEnable )
22087                   	,	.Reset( PRdy )
22088                   	,	.Set( Apb_0_psel )
22089                   	);
22090                   	assign ApbA_0_PWBe = WrBe1;
22091                   	assign Apb_0_pwbe = ApbA_0_PWBe;
22092                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
22093                   		.Dflt( 1'b0 )
22094                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
22095                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
22096                   	,	.O( WDCe )
22097                   	,	.Sel( CurState )
22098                   	);
22099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22100      1/1          		if ( ! Sys_Clk_RstN )
22101      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
22102      1/1          		else if ( WDCe )
22103      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
22104                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
22105                   	assign ApbA_0_PWData = WrData1;
22106                   	assign Apb_0_pwdata = ApbA_0_PWData;
22107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22108      1/1          		if ( ! Sys_Clk_RstN )
22109      1/1          			WrData &lt;= #1.0 ( 32'b0 );
22110      1/1          		else if ( WDCe )
22111      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
22112                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
22113                   	assign ApbA_0_PWrite = WriteEn;
22114                   	assign Apb_0_pwrite = ApbA_0_PWrite;
22115                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22116      1/1          		if ( ! Sys_Clk_RstN )
22117      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
22118      1/1          		else if ( StartCnt )
22119      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
22120                   	assign NiuEmpty = 1'b1;
22121                   	assign SmPwr_Idle = Sm_IDLE;
22122                   	assign Sys_Pwr_Idle = SmPwr_Idle;
22123                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
22124                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
22125                   	assign WakeUp_Gen = GenLcl_Req_Vld;
22126                   	// synopsys translate_off
22127                   	// synthesis translate_off
22128                   	always @( posedge Sys_Clk )
22129      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
22130      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
22131      <font color = "grey">unreachable  </font>				dontStop = 0;
22132      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
22133      <font color = "grey">unreachable  </font>				if (!dontStop) begin
22134      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
22135      <font color = "grey">unreachable  </font>					$stop;
22136                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
22137                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2025.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21856
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21917
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21992
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22058
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2025.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">23</td>
<td class="rt">58.97 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">374</td>
<td class="rt">75.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">184</td>
<td class="rt">74.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">23</td>
<td class="rt">58.97 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">374</td>
<td class="rt">75.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">190</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">184</td>
<td class="rt">74.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2025.html" >rsnoc_z_H_R_N_A_G2_U_U_7f373fbe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21856</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">22058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21914</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21919</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21951</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21982</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22067</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21856      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22058      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21914      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21915      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21916      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21917      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21919      		case ( CurState )
           		<font color = "green">-1-</font>  
21920      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21921      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21922      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21923      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21951      		case ( CurState )
           		<font color = "green">-1-</font>  
21952      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21953      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21954      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21955      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21975      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21976      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21977      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21982      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21983      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21984      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21985      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21990      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21991      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21992      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21993      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22063      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22064      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22065      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22067      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22068      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22069      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22070      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22072      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22073      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
22074      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
22075      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22101      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22102      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22103      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22109      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
22110      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22111      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22116      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22117      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22118      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22119      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179080'>
<a name="inst_tag_179080_Line"></a>
<b>Line Coverage for Instance : <a href="mod2025.html#inst_tag_179080" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21919</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21951</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21975</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21982</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21990</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22067</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>22129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21913                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21914      1/1          		if ( ! Sys_Clk_RstN )
21915      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21916      1/1          		else if ( CntCe )
21917      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21918                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21919      1/1          		case ( CurState )
21920      1/1          			2'b10   : PSelSetV = u_14e ;
21921      1/1          			2'b01   : PSelSetV = u_c602 ;
21922      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21923      1/1          			default : PSelSetV = 1'b0 ;
21924                   		endcase
21925                   	end
21926                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21927                   		.Clk( Sys_Clk )
21928                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21929                   	,	.Clk_En( Sys_Clk_En )
21930                   	,	.Clk_EnS( Sys_Clk_EnS )
21931                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21932                   	,	.Clk_RstN( Sys_Clk_RstN )
21933                   	,	.Clk_Tm( Sys_Clk_Tm )
21934                   	,	.O( ApbA_0_PSel )
21935                   	,	.Reset( PRdy )
21936                   	,	.Set( PSelSetV )
21937                   	);
21938                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21939                   		.Clk( Sys_Clk )
21940                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21941                   	,	.Clk_En( Sys_Clk_En )
21942                   	,	.Clk_EnS( Sys_Clk_EnS )
21943                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21944                   	,	.Clk_RstN( Sys_Clk_RstN )
21945                   	,	.Clk_Tm( Sys_Clk_Tm )
21946                   	,	.O( PEn )
21947                   	,	.Reset( PRdy )
21948                   	,	.Set( PSel )
21949                   	);
21950                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21951      1/1          		case ( CurState )
21952      1/1          			2'b10   : PSelSet = u_b9a5 ;
21953      1/1          			2'b01   : PSelSet = u_b081 ;
21954      1/1          			2'b0    : PSelSet = u_825f ;
21955      1/1          			default : PSelSet = 1'b0 ;
21956                   		endcase
21957                   	end
21958                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21959                   		.Clk( Sys_Clk )
21960                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21961                   	,	.Clk_En( Sys_Clk_En )
21962                   	,	.Clk_EnS( Sys_Clk_EnS )
21963                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21964                   	,	.Clk_RstN( Sys_Clk_RstN )
21965                   	,	.Clk_Tm( Sys_Clk_Tm )
21966                   	,	.O( PSel )
21967                   	,	.Reset( PRdy )
21968                   	,	.Set( PSelSet )
21969                   	);
21970                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21971                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21972                   	);
21973                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21974                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21975      1/1          		case ( uRdData1_caseSel )
21976      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21977      1/1          			default : RdData1 = 32'b0 ;
21978                   		endcase
21979                   	end
21980                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21981                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21982      1/1          		if ( ! Sys_Clk_RstN )
21983      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21984      1/1          		else if ( Sm_RD &amp; PRdy )
21985      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21986                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21987                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21988                   	);
21989                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21990      1/1          		if ( ! Sys_Clk_RstN )
21991      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21992      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21993      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21994                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21995                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21996                   	);
21997                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21998                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21999                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
22000                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
22001                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
22002                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
22003                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
22004                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
22005                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
22006                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
22007                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
22008                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
22009                   	,	.GenLcl_Req_User( GenLcl_Req_User )
22010                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
22011                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
22012                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
22013                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
22014                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
22015                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
22016                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
22017                   	,	.GenPrt_Req_Addr( u_Req_Addr )
22018                   	,	.GenPrt_Req_Be( u_Req_Be )
22019                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
22020                   	,	.GenPrt_Req_Data( u_Req_Data )
22021                   	,	.GenPrt_Req_Last( u_Req_Last )
22022                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
22023                   	,	.GenPrt_Req_Lock( u_Req_Lock )
22024                   	,	.GenPrt_Req_Opc( u_Req_Opc )
22025                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
22026                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
22027                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
22028                   	,	.GenPrt_Req_User( u_Req_User )
22029                   	,	.GenPrt_Req_Vld( u_Req_Vld )
22030                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
22031                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
22032                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
22033                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
22034                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
22035                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
22036                   	);
22037                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
22038                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
22039                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22040                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22041                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
22042                   		.Clk( Sys_Clk )
22043                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22044                   	,	.Clk_En( Sys_Clk_En )
22045                   	,	.Clk_EnS( Sys_Clk_EnS )
22046                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22047                   	,	.Clk_RstN( Sys_Clk_RstN )
22048                   	,	.Clk_Tm( Sys_Clk_Tm )
22049                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
22050                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
22051                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
22052                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
22053                   	,	.CurState( u_bdb6 )
22054                   	,	.NextState( u_b9ec )
22055                   	);
22056                   	assign CurState = u_bdb6;
22057                   	assign Sm_IDLE = CurState == 2'b00;
22058                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
22059                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
22060                   	assign Apb_0_paddr = ApbA_0_PAddr;
22061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22062      1/1          		if ( ! Sys_Clk_RstN )
22063      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
22064      1/1          		else if ( StartCnt )
22065      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
22066                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22067      1/1          		if ( ! Sys_Clk_RstN )
22068      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
22069      1/1          		else if ( StartCnt )
22070      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
22071                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22072      1/1          		if ( ! Sys_Clk_RstN )
22073      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
22074      1/1          		else if ( PSelSet )
22075      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
22076                   	assign Apb_0_psel = ApbA_0_PSel;
22077                   	assign Apb_0_penable = ApbA_0_PEnable;
22078                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
22079                   		.Clk( Sys_Clk )
22080                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22081                   	,	.Clk_En( Sys_Clk_En )
22082                   	,	.Clk_EnS( Sys_Clk_EnS )
22083                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22084                   	,	.Clk_RstN( Sys_Clk_RstN )
22085                   	,	.Clk_Tm( Sys_Clk_Tm )
22086                   	,	.O( ApbA_0_PEnable )
22087                   	,	.Reset( PRdy )
22088                   	,	.Set( Apb_0_psel )
22089                   	);
22090                   	assign ApbA_0_PWBe = WrBe1;
22091                   	assign Apb_0_pwbe = ApbA_0_PWBe;
22092                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
22093                   		.Dflt( 1'b0 )
22094                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
22095                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
22096                   	,	.O( WDCe )
22097                   	,	.Sel( CurState )
22098                   	);
22099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22100      1/1          		if ( ! Sys_Clk_RstN )
22101      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
22102      1/1          		else if ( WDCe )
22103      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
22104                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
22105                   	assign ApbA_0_PWData = WrData1;
22106                   	assign Apb_0_pwdata = ApbA_0_PWData;
22107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22108      1/1          		if ( ! Sys_Clk_RstN )
22109      1/1          			WrData &lt;= #1.0 ( 32'b0 );
22110      1/1          		else if ( WDCe )
22111      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
22112                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
22113                   	assign ApbA_0_PWrite = WriteEn;
22114                   	assign Apb_0_pwrite = ApbA_0_PWrite;
22115                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22116      1/1          		if ( ! Sys_Clk_RstN )
22117      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
22118      1/1          		else if ( StartCnt )
22119      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
22120                   	assign NiuEmpty = 1'b1;
22121                   	assign SmPwr_Idle = Sm_IDLE;
22122                   	assign Sys_Pwr_Idle = SmPwr_Idle;
22123                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
22124                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
22125                   	assign WakeUp_Gen = GenLcl_Req_Vld;
22126                   	// synopsys translate_off
22127                   	// synthesis translate_off
22128                   	always @( posedge Sys_Clk )
22129      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
22130      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
22131      <font color = "grey">unreachable  </font>				dontStop = 0;
22132      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
22133      <font color = "grey">unreachable  </font>				if (!dontStop) begin
22134      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
22135      <font color = "grey">unreachable  </font>					$stop;
22136                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
22137                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179080_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2025.html#inst_tag_179080" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21856
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21917
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21992
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22058
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_179080_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2025.html#inst_tag_179080" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">20</td>
<td class="rt">51.28 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">213</td>
<td class="rt">43.12 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">110</td>
<td class="rt">44.53 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">103</td>
<td class="rt">41.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">20</td>
<td class="rt">51.28 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">213</td>
<td class="rt">43.12 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">110</td>
<td class="rt">44.53 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">103</td>
<td class="rt">41.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179080_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2025.html#inst_tag_179080" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">41</td>
<td class="rt">97.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21856</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">22058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">21914</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21919</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21951</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21982</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22067</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21856      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22058      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21914      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21915      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21916      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21917      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21919      		case ( CurState )
           		<font color = "green">-1-</font>  
21920      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21921      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21922      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21923      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21951      		case ( CurState )
           		<font color = "green">-1-</font>  
21952      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21953      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21954      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21955      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21975      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21976      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21977      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21982      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21983      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21984      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21985      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21990      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21991      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21992      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21993      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22063      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22064      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22065      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22067      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22068      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22069      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22070      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22072      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22073      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
22074      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
22075      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22101      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22102      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22103      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22109      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
22110      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22111      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22116      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22117      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22118      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22119      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179078'>
<a name="inst_tag_179078_Line"></a>
<b>Line Coverage for Instance : <a href="mod2025.html#inst_tag_179078" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21919</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21951</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21975</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21982</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21990</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22067</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>22129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21913                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21914      1/1          		if ( ! Sys_Clk_RstN )
21915      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21916      1/1          		else if ( CntCe )
21917      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21918                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21919      1/1          		case ( CurState )
21920      1/1          			2'b10   : PSelSetV = u_14e ;
21921      1/1          			2'b01   : PSelSetV = u_c602 ;
21922      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21923      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
21924                   		endcase
21925                   	end
21926                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21927                   		.Clk( Sys_Clk )
21928                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21929                   	,	.Clk_En( Sys_Clk_En )
21930                   	,	.Clk_EnS( Sys_Clk_EnS )
21931                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21932                   	,	.Clk_RstN( Sys_Clk_RstN )
21933                   	,	.Clk_Tm( Sys_Clk_Tm )
21934                   	,	.O( ApbA_0_PSel )
21935                   	,	.Reset( PRdy )
21936                   	,	.Set( PSelSetV )
21937                   	);
21938                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21939                   		.Clk( Sys_Clk )
21940                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21941                   	,	.Clk_En( Sys_Clk_En )
21942                   	,	.Clk_EnS( Sys_Clk_EnS )
21943                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21944                   	,	.Clk_RstN( Sys_Clk_RstN )
21945                   	,	.Clk_Tm( Sys_Clk_Tm )
21946                   	,	.O( PEn )
21947                   	,	.Reset( PRdy )
21948                   	,	.Set( PSel )
21949                   	);
21950                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21951      1/1          		case ( CurState )
21952      1/1          			2'b10   : PSelSet = u_b9a5 ;
21953      1/1          			2'b01   : PSelSet = u_b081 ;
21954      1/1          			2'b0    : PSelSet = u_825f ;
21955      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
21956                   		endcase
21957                   	end
21958                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21959                   		.Clk( Sys_Clk )
21960                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21961                   	,	.Clk_En( Sys_Clk_En )
21962                   	,	.Clk_EnS( Sys_Clk_EnS )
21963                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21964                   	,	.Clk_RstN( Sys_Clk_RstN )
21965                   	,	.Clk_Tm( Sys_Clk_Tm )
21966                   	,	.O( PSel )
21967                   	,	.Reset( PRdy )
21968                   	,	.Set( PSelSet )
21969                   	);
21970                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21971                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21972                   	);
21973                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21974                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21975      1/1          		case ( uRdData1_caseSel )
21976      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21977      1/1          			default : RdData1 = 32'b0 ;
21978                   		endcase
21979                   	end
21980                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21981                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21982      1/1          		if ( ! Sys_Clk_RstN )
21983      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21984      1/1          		else if ( Sm_RD &amp; PRdy )
21985      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21986                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21987                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21988                   	);
21989                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21990      1/1          		if ( ! Sys_Clk_RstN )
21991      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21992      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21993      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21994                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21995                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21996                   	);
21997                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21998                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21999                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
22000                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
22001                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
22002                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
22003                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
22004                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
22005                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
22006                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
22007                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
22008                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
22009                   	,	.GenLcl_Req_User( GenLcl_Req_User )
22010                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
22011                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
22012                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
22013                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
22014                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
22015                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
22016                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
22017                   	,	.GenPrt_Req_Addr( u_Req_Addr )
22018                   	,	.GenPrt_Req_Be( u_Req_Be )
22019                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
22020                   	,	.GenPrt_Req_Data( u_Req_Data )
22021                   	,	.GenPrt_Req_Last( u_Req_Last )
22022                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
22023                   	,	.GenPrt_Req_Lock( u_Req_Lock )
22024                   	,	.GenPrt_Req_Opc( u_Req_Opc )
22025                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
22026                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
22027                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
22028                   	,	.GenPrt_Req_User( u_Req_User )
22029                   	,	.GenPrt_Req_Vld( u_Req_Vld )
22030                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
22031                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
22032                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
22033                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
22034                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
22035                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
22036                   	);
22037                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
22038                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
22039                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22040                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22041                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
22042                   		.Clk( Sys_Clk )
22043                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22044                   	,	.Clk_En( Sys_Clk_En )
22045                   	,	.Clk_EnS( Sys_Clk_EnS )
22046                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22047                   	,	.Clk_RstN( Sys_Clk_RstN )
22048                   	,	.Clk_Tm( Sys_Clk_Tm )
22049                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
22050                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
22051                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
22052                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
22053                   	,	.CurState( u_bdb6 )
22054                   	,	.NextState( u_b9ec )
22055                   	);
22056                   	assign CurState = u_bdb6;
22057                   	assign Sm_IDLE = CurState == 2'b00;
22058                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
22059                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
22060                   	assign Apb_0_paddr = ApbA_0_PAddr;
22061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22062      1/1          		if ( ! Sys_Clk_RstN )
22063      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
22064      1/1          		else if ( StartCnt )
22065      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
22066                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22067      1/1          		if ( ! Sys_Clk_RstN )
22068      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
22069      1/1          		else if ( StartCnt )
22070      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
22071                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22072      1/1          		if ( ! Sys_Clk_RstN )
22073      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
22074      1/1          		else if ( PSelSet )
22075      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
22076                   	assign Apb_0_psel = ApbA_0_PSel;
22077                   	assign Apb_0_penable = ApbA_0_PEnable;
22078                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
22079                   		.Clk( Sys_Clk )
22080                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22081                   	,	.Clk_En( Sys_Clk_En )
22082                   	,	.Clk_EnS( Sys_Clk_EnS )
22083                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22084                   	,	.Clk_RstN( Sys_Clk_RstN )
22085                   	,	.Clk_Tm( Sys_Clk_Tm )
22086                   	,	.O( ApbA_0_PEnable )
22087                   	,	.Reset( PRdy )
22088                   	,	.Set( Apb_0_psel )
22089                   	);
22090                   	assign ApbA_0_PWBe = WrBe1;
22091                   	assign Apb_0_pwbe = ApbA_0_PWBe;
22092                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
22093                   		.Dflt( 1'b0 )
22094                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
22095                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
22096                   	,	.O( WDCe )
22097                   	,	.Sel( CurState )
22098                   	);
22099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22100      1/1          		if ( ! Sys_Clk_RstN )
22101      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
22102      1/1          		else if ( WDCe )
22103      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
22104                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
22105                   	assign ApbA_0_PWData = WrData1;
22106                   	assign Apb_0_pwdata = ApbA_0_PWData;
22107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22108      1/1          		if ( ! Sys_Clk_RstN )
22109      1/1          			WrData &lt;= #1.0 ( 32'b0 );
22110      1/1          		else if ( WDCe )
22111      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
22112                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
22113                   	assign ApbA_0_PWrite = WriteEn;
22114                   	assign Apb_0_pwrite = ApbA_0_PWrite;
22115                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22116      1/1          		if ( ! Sys_Clk_RstN )
22117      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
22118      1/1          		else if ( StartCnt )
22119      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
22120                   	assign NiuEmpty = 1'b1;
22121                   	assign SmPwr_Idle = Sm_IDLE;
22122                   	assign Sys_Pwr_Idle = SmPwr_Idle;
22123                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
22124                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
22125                   	assign WakeUp_Gen = GenLcl_Req_Vld;
22126                   	// synopsys translate_off
22127                   	// synthesis translate_off
22128                   	always @( posedge Sys_Clk )
22129      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
22130      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
22131      <font color = "grey">unreachable  </font>				dontStop = 0;
22132      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
22133      <font color = "grey">unreachable  </font>				if (!dontStop) begin
22134      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
22135      <font color = "grey">unreachable  </font>					$stop;
22136                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
22137                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179078_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2025.html#inst_tag_179078" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21856
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21917
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21992
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22058
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_179078_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2025.html#inst_tag_179078" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">354</td>
<td class="rt">71.66 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">180</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">174</td>
<td class="rt">70.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">354</td>
<td class="rt">71.66 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">180</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">174</td>
<td class="rt">70.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179078_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2025.html#inst_tag_179078" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">39</td>
<td class="rt">92.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21856</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">22058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21914</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21919</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21951</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21982</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22067</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21856      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22058      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21914      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21915      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21916      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21917      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21919      		case ( CurState )
           		<font color = "red">-1-</font>  
21920      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21921      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21922      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21923      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21951      		case ( CurState )
           		<font color = "red">-1-</font>  
21952      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21953      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21954      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21955      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21975      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21976      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21977      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21982      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21983      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21984      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21985      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21990      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21991      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21992      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21993      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22063      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22064      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22065      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22067      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22068      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22069      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22070      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22072      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22073      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
22074      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
22075      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22101      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22102      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22103      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22109      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
22110      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22111      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22116      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22117      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22118      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22119      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_179079'>
<a name="inst_tag_179079_Line"></a>
<b>Line Coverage for Instance : <a href="mod2025.html#inst_tag_179079" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>49</td><td>47</td><td>95.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21919</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21951</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21975</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21982</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21990</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22067</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>22129</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21913                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21914      1/1          		if ( ! Sys_Clk_RstN )
21915      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21916      1/1          		else if ( CntCe )
21917      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21918                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21919      1/1          		case ( CurState )
21920      1/1          			2'b10   : PSelSetV = u_14e ;
21921      1/1          			2'b01   : PSelSetV = u_c602 ;
21922      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21923      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
21924                   		endcase
21925                   	end
21926                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21927                   		.Clk( Sys_Clk )
21928                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21929                   	,	.Clk_En( Sys_Clk_En )
21930                   	,	.Clk_EnS( Sys_Clk_EnS )
21931                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21932                   	,	.Clk_RstN( Sys_Clk_RstN )
21933                   	,	.Clk_Tm( Sys_Clk_Tm )
21934                   	,	.O( ApbA_0_PSel )
21935                   	,	.Reset( PRdy )
21936                   	,	.Set( PSelSetV )
21937                   	);
21938                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21939                   		.Clk( Sys_Clk )
21940                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21941                   	,	.Clk_En( Sys_Clk_En )
21942                   	,	.Clk_EnS( Sys_Clk_EnS )
21943                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21944                   	,	.Clk_RstN( Sys_Clk_RstN )
21945                   	,	.Clk_Tm( Sys_Clk_Tm )
21946                   	,	.O( PEn )
21947                   	,	.Reset( PRdy )
21948                   	,	.Set( PSel )
21949                   	);
21950                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21951      1/1          		case ( CurState )
21952      1/1          			2'b10   : PSelSet = u_b9a5 ;
21953      1/1          			2'b01   : PSelSet = u_b081 ;
21954      1/1          			2'b0    : PSelSet = u_825f ;
21955      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
21956                   		endcase
21957                   	end
21958                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21959                   		.Clk( Sys_Clk )
21960                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21961                   	,	.Clk_En( Sys_Clk_En )
21962                   	,	.Clk_EnS( Sys_Clk_EnS )
21963                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21964                   	,	.Clk_RstN( Sys_Clk_RstN )
21965                   	,	.Clk_Tm( Sys_Clk_Tm )
21966                   	,	.O( PSel )
21967                   	,	.Reset( PRdy )
21968                   	,	.Set( PSelSet )
21969                   	);
21970                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_241(
21971                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21972                   	);
21973                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
21974                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
21975      1/1          		case ( uRdData1_caseSel )
21976      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
21977      1/1          			default : RdData1 = 32'b0 ;
21978                   		endcase
21979                   	end
21980                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_228( .I( RdData1 ) , .O( RdData ) );
21981                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21982      1/1          		if ( ! Sys_Clk_RstN )
21983      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21984      1/1          		else if ( Sm_RD &amp; PRdy )
21985      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21986                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21987                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21988                   	);
21989                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21990      1/1          		if ( ! Sys_Clk_RstN )
21991      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21992      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21993      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21994                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_256(
21995                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21996                   	);
21997                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
21998                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21999                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
22000                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
22001                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
22002                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
22003                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
22004                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
22005                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
22006                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
22007                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
22008                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
22009                   	,	.GenLcl_Req_User( GenLcl_Req_User )
22010                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
22011                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
22012                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
22013                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
22014                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
22015                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
22016                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
22017                   	,	.GenPrt_Req_Addr( u_Req_Addr )
22018                   	,	.GenPrt_Req_Be( u_Req_Be )
22019                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
22020                   	,	.GenPrt_Req_Data( u_Req_Data )
22021                   	,	.GenPrt_Req_Last( u_Req_Last )
22022                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
22023                   	,	.GenPrt_Req_Lock( u_Req_Lock )
22024                   	,	.GenPrt_Req_Opc( u_Req_Opc )
22025                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
22026                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
22027                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
22028                   	,	.GenPrt_Req_User( u_Req_User )
22029                   	,	.GenPrt_Req_Vld( u_Req_Vld )
22030                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
22031                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
22032                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
22033                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
22034                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
22035                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
22036                   	);
22037                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
22038                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
22039                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22040                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
22041                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
22042                   		.Clk( Sys_Clk )
22043                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22044                   	,	.Clk_En( Sys_Clk_En )
22045                   	,	.Clk_EnS( Sys_Clk_EnS )
22046                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22047                   	,	.Clk_RstN( Sys_Clk_RstN )
22048                   	,	.Clk_Tm( Sys_Clk_Tm )
22049                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
22050                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
22051                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
22052                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
22053                   	,	.CurState( u_bdb6 )
22054                   	,	.NextState( u_b9ec )
22055                   	);
22056                   	assign CurState = u_bdb6;
22057                   	assign Sm_IDLE = CurState == 2'b00;
22058                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
22059                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
22060                   	assign Apb_0_paddr = ApbA_0_PAddr;
22061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22062      1/1          		if ( ! Sys_Clk_RstN )
22063      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
22064      1/1          		else if ( StartCnt )
22065      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
22066                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22067      1/1          		if ( ! Sys_Clk_RstN )
22068      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
22069      1/1          		else if ( StartCnt )
22070      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
22071                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22072      1/1          		if ( ! Sys_Clk_RstN )
22073      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
22074      1/1          		else if ( PSelSet )
22075      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
22076                   	assign Apb_0_psel = ApbA_0_PSel;
22077                   	assign Apb_0_penable = ApbA_0_PEnable;
22078                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
22079                   		.Clk( Sys_Clk )
22080                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22081                   	,	.Clk_En( Sys_Clk_En )
22082                   	,	.Clk_EnS( Sys_Clk_EnS )
22083                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22084                   	,	.Clk_RstN( Sys_Clk_RstN )
22085                   	,	.Clk_Tm( Sys_Clk_Tm )
22086                   	,	.O( ApbA_0_PEnable )
22087                   	,	.Reset( PRdy )
22088                   	,	.Set( Apb_0_psel )
22089                   	);
22090                   	assign ApbA_0_PWBe = WrBe1;
22091                   	assign Apb_0_pwbe = ApbA_0_PWBe;
22092                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
22093                   		.Dflt( 1'b0 )
22094                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
22095                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
22096                   	,	.O( WDCe )
22097                   	,	.Sel( CurState )
22098                   	);
22099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22100      1/1          		if ( ! Sys_Clk_RstN )
22101      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
22102      1/1          		else if ( WDCe )
22103      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
22104                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
22105                   	assign ApbA_0_PWData = WrData1;
22106                   	assign Apb_0_pwdata = ApbA_0_PWData;
22107                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22108      1/1          		if ( ! Sys_Clk_RstN )
22109      1/1          			WrData &lt;= #1.0 ( 32'b0 );
22110      1/1          		else if ( WDCe )
22111      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
22112                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
22113                   	assign ApbA_0_PWrite = WriteEn;
22114                   	assign Apb_0_pwrite = ApbA_0_PWrite;
22115                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22116      1/1          		if ( ! Sys_Clk_RstN )
22117      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
22118      1/1          		else if ( StartCnt )
22119      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
22120                   	assign NiuEmpty = 1'b1;
22121                   	assign SmPwr_Idle = Sm_IDLE;
22122                   	assign Sys_Pwr_Idle = SmPwr_Idle;
22123                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
22124                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
22125                   	assign WakeUp_Gen = GenLcl_Req_Vld;
22126                   	// synopsys translate_off
22127                   	// synthesis translate_off
22128                   	always @( posedge Sys_Clk )
22129      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
22130      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
22131      <font color = "grey">unreachable  </font>				dontStop = 0;
22132      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
22133      <font color = "grey">unreachable  </font>				if (!dontStop) begin
22134      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
22135      <font color = "grey">unreachable  </font>					$stop;
22136                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
22137                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_179079_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2025.html#inst_tag_179079" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21856
 EXPRESSION (u_394b ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21917
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21992
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22058
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_179079_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2025.html#inst_tag_179079" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">372</td>
<td class="rt">75.30 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">189</td>
<td class="rt">76.52 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">183</td>
<td class="rt">74.09 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">22</td>
<td class="rt">56.41 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">494</td>
<td class="rt">372</td>
<td class="rt">75.30 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">189</td>
<td class="rt">76.52 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">183</td>
<td class="rt">74.09 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_179079_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2025.html#inst_tag_179079" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">42</td>
<td class="rt">40</td>
<td class="rt">95.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21856</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">22058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21914</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21919</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21951</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21975</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21982</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22067</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21856      	assign GenLcl_Rsp_Status = u_394b ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22058      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21914      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21915      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21916      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21917      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21919      		case ( CurState )
           		<font color = "red">-1-</font>  
21920      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21921      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21922      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21923      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21951      		case ( CurState )
           		<font color = "red">-1-</font>  
21952      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21953      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21954      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21955      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21975      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21976      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21977      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21982      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21983      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21984      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21985      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21990      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21991      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21992      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21993      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22063      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22064      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22065      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22067      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22068      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22069      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22070      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22072      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22073      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
22074      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
22075      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22101      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22102      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22103      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22108      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22109      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
22110      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22111      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22116      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22117      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22118      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22119      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_179078">
    <li>
      <a href="#inst_tag_179078_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179078_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_179078_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179078_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_179079">
    <li>
      <a href="#inst_tag_179079_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179079_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_179079_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179079_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_179080">
    <li>
      <a href="#inst_tag_179080_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_179080_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_179080_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_179080_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7f373fbe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
