# Reading D:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# Loading project AJAY_A2_TEMP
# reading D:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini
# Loading project AJAY_A2_P01
# Compile of AJAY_A2_P01.v was successful.
# Compile of AJAY_A2_P01_TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.StimHalfAdder
# vsim -gui work.StimHalfAdder 
# Start time: 22:31:40 on Sep 08,2019
# Loading work.StimHalfAdder
# Loading work.HalfAdder
# Loading work.AndGate
# Loading work.XorGate
# Loading work.NotGate
# Loading# reading D:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini
# Loading project AJAY_A2_P02
2:12 on Sep 08,2019, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
set PrefMain(saveFile) Transcript_AJAY_A2_P01
# Transcript_AJAY_A2_P01
set PrefMain(file) Transcript_AJAY_A2_P01
# Transcript_AJAY_A2_P01
# Compile of AJAY_A2_P01.v was successful.
# Compile of AJAY_A2_P01_TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.StimHalfAdder
# vsim -gui work.StimHalfAdder 
# Start time: 22:35:41 on Sep 08,2019
# Loading work.StimHalfAdder
# Loading work.HalfAdder
# Loading work.AndGate
# Loading work.XorGate
# Loading work.NotGate
# Loading work.OrGate
add wave -position insertpoint sim:/StimHalfAdder/*
run -all
quit -sim
# End time: 23:05:00 on Sep 08,2019, Elapsed time: 0:29:19
# Errors: 0, Warnings: 0
