	"abs",	{OP_REG,OP_REG,0,0,0}, {R2,CPU_ALL,0,0x01000002LL,6},

	"add", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(4LL)|OP4(3LL)|OPC(2LL)|1,6,SZ_UNSIZED,0},	
	"add", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,IPR(3LL)|OPC(4LL),6,SZ_UNSIZED,0},	
	"addq", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(4LL),3,SZ_UNSIZED,0,0,OPC(2LL)|R2FUNC(4LL)},	
	"adds", {OP_REG,OP_REG,OP_REG,0,0}, {R2S,CPU_ALL,0,0,OPC(16LL),3,SZ_UNSIZED,0},	

	"and", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(0LL)|OPC(2LL)|1,6,SZ_UNSIZED,0},	
	"and", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,IPR(3LL)|OPC(8LL),6,SZ_UNSIZED,0,0},	
	
	"atom", {OP_IMM,0,0,0,0}, {ATOM,CPU_ALL,0,0,FMT2(0)|OPC(122LL),8,SZ_UNSIZED,0},	

	"bbc",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,OPC(44LL),6,SZ_UNSIZED,0},
	"bbc",	{OP_REG,OP_IMM,OP_IMM,0,0}, {B,CPU_ALL,0,0,OPC(46LL),6,SZ_UNSIZED,0, FLG_UI6},
	"bbs",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,OPC(45LL),6,SZ_UNSIZED,0},
	"bbs",	{OP_REG,OP_IMM,OP_IMM,0,0}, {B,CPU_ALL,0,0,OPC(47LL),6,SZ_UNSIZED,0, FLG_UI6},
	"bcc",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(41LL),6,SZ_UNSIZED,0},

	"bcdadd", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3,CPU_ALL,0,0,0x0000000000F5LL,8},	
	"bcdmul", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3,CPU_ALL,0,0,0x0400000000F5LL,8},	
	"bcdsub", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3,CPU_ALL,0,0,0x0200000000F5LL,8},	

//	"bcs",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(40LL),8,SZ_UNSIZED,0},
	"beq",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"beq",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(4LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"beqz",	{OP_REG,OP_IMM,0,0,0}, {BZ,CPU_ALL,0,0,BFN(4LL)|OPC(40LL),6,SZ_UNSIZED,0, FLG_BZ},

//	"beven",	{OP_REG,OP_IMM,0,0,0}, {B,CPU_ALL,0,COND(13LL)|OPC(28LL),8},

	"bge",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bge",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(4LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bgeu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bgeu",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(4LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bgt",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(5LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bgt",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(5LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bgtu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(5LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bgtu",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(5LL)|OPC(40LL),6,SZ_UNSIZED,0},
//	"bhi",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(43LL),6,SZ_UNSIZED,0},
//	"bhs",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ble",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(3LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ble",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(3LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bleu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(3LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bleu",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(3LL)|OPC(40LL),6,SZ_UNSIZED,0},
//	"blo",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
//	"bls",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,CM(1LL)|OPC(42LL),6,SZ_UNSIZED,0},
	"blt",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(2LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"blt",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(2LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"bltu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(2LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bltu",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(2LL)|OPC(40LL),6,SZ_UNSIZED,0},

	"bmap", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,FMT3(0)|R2FUNC(35)|IM2(0)|OPC(2LL),8,SZ_UNSIZED,0},	
	"bmm", 	{OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,FMT3(0)|R2FUNC(34)|IM2(0)|OPC(2LL),8,SZ_UNSIZED,0},	

	"bne",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"bne",	{OP_REG,OP_IMM,OP_IMM,0,0}, {BI,CPU_ALL,0,0,BFN(1LL)|OPC(40LL),6,SZ_UNSIZED,0},

	"bnez",	{OP_REG,OP_IMM,0,0,0}, {BZ,CPU_ALL,0,0,BFN(1LL)|OPC(40LL),6,SZ_UNSIZED,0, FLG_BZ},
//	"bodd",	{OP_REG,OP_IMM,0,0,0}, {B,CPU_ALL,0,COND(5LL)|OPC(28LL),8},
//	"bodd",	{OP_REG,OP_IMM,0,0,0}, {B,CPU_ALL,0,COND(5LL)|OPC(28LL),8},

	"bra",	{OP_IMM,0,0,0,0}, {B2,CPU_ALL,0,0,OPC(32LL),6,SZ_UNSIZED,0},
	"branch",	{OP_IMM,0,0,0,0}, {B2,CPU_ALL,0,0,OPC(32LL),6,SZ_UNSIZED,0},

	"brk",	{0,0,0,0,0}, {R1,CPU_ALL,0,0,0x00,3,SZ_UNSIZED,0},

	"bsr",	{OP_IMM,0,0,0,0}, {B2,CPU_ALL,0,0,LKT(1LL)|OPC(32LL),6,SZ_UNSIZED,0},
	"bsr",	{OP_LK,OP_IMM,0,0,0}, {BL2,CPU_ALL,0,0,OPC(32LL),6,SZ_UNSIZED,0},

	"bytndx", 	{OP_REG,OP_REG,OP_REG,0,0}, {R3,CPU_ALL,0,0,0xAA0000000002LL,8},	
	"bytndx", 	{OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,0x00000055LL,4},

	"chk", 	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3,CPU_ALL,0,0,0x320000000002LL,8},	
	"chk", 	{OP_REG,OP_REG,OP_REG,OP_IMM,0}, {R3,CPU_ALL,0,0,0x000000000045LL,8},	

	"clmul", 	{OP_REG,OP_REG,OP_REG,0,0}, {R3,CPU_ALL,0,0,0x5C0000000002LL,8},	
	"clmulh", 	{OP_REG,OP_REG,OP_REG,0,0}, {R3,CPU_ALL,0,0,0x5E0000000002LL,8},	

	"clr", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(56LL)|OPC(13LL),8},	
	"clr", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,OP_IMM,0}, {BFR3II,CPU_ALL,0,0,FUNC3(0LL)|OPC(13LL),8},	

	"cmovnz", 	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3,CPU_ALL,0,0,0x5A0000000002LL,8},	

	"cmp", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(3LL)|IM2(0)|OPC(2LL),8,SZ_UNSIZED,0},	
	"cmp", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(3LL)|IM2(1)|OPC(2LL),8,SZ_UNSIZED,0},	
	"cmp", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(11LL),8,SZ_UNSIZED,0,0},	

	"cntlz", {OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0,0x00000001,6},
	"cntpop", {OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0,0x04000001,6},

	"com", {OP_REG,OP_REG,0,0,0}, {RI,CPU_ALL,0,0,0xfffff80000LL|OPC(10LL),6},

	"cpuid", {OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0,0x41LL,6},
	
	"csrrc", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,FUNC3(3)|OPC(7),8,SZ_UNSIZED,0},
	"csrrd", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,FUNC3(0)|OPC(7),8,SZ_UNSIZED,0},
	"csrrs", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,FUNC3(2)|OPC(7),8,SZ_UNSIZED,0},
	"csrrw", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,FUNC3(1)|OPC(7),8,SZ_UNSIZED,0},
	"csrwr", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,FUNC3(1)|OPC(7),8,SZ_UNSIZED,0},

	"dbra",	{OP_IMM,0,0,0,0},{B,CPU_ALL,0,0,0x00001F000021LL,8,SZ_UNSIZED,0},

	"di",		{OP_NEXTREG,OP_NEXTREG,OP_REG,0,0}, {R3RR,CPU_ALL,0,0,0x2C0000000007LL,8},
	"dif",	{OP_REG,OP_REG,OP_REG,0,0}, {R3RR,CPU_ALL,0,0,0x280000000002LL,8},

	"div", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(17LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"div", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(13LL),8,SZ_UNSIZED,0},	

	"divu", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(20LL)|OPC(2LL),8},	
	"divu", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(21LL),8},

	"djmp",	{OP_IMM,0,0,0,0},{J2,CPU_ALL,0,0,0x000000000021LL,8},
	"djmp",	{OP_LK,OP_IMM,0,0,0},{JL2,CPU_ALL,0,0,0x000000000021LL,8},

	"enor", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"enor", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"enor", {OP_REG,OP_REG,OP_IMM,0,0}, {RIB,CPU_ALL,0,0,R2FUNC(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	

	"enter", {OP_IMM,OP_IMM,0,0,0}, {ENTER,CPU_ALL,0,0,OPC(84LL),3,SZ_UNSIZED,0},	

	"eor", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(2LL)|OP3(5LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"eor", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"eor", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,IPR(2LL)|OPC(10LL),8,SZ_UNSIZED,0,0},	
	
	"eorh",{OP_REG,OP_IMM,0,0,0}, {RISH,CPU_ALL,0,0,SC(2LL)|OPC(59LL),8,SZ_UNSIZED,0,0},
	"eorm",{OP_REG,OP_IMM,0,0,0}, {RISM,CPU_ALL,0,0,SC(1LL)|OPC(59LL),8,SZ_UNSIZED,0,0},
	"eors",{OP_REG,OP_IMM,OP_IMM,0,0}, {RIS,CPU_ALL,0,0,OPC(59LL),8,SZ_UNSIZED,0,0},

	"ext",	{OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(61)|OPC(13),8,SZ_INTALL,SZ_HEXI},
	"ext",	{OP_REG,OP_REG,OP_IMM,OP_IMM,0}, {BFR3II,CPU_ALL,0,0,FUNC3(5)|OPC(13),8,SZ_INTALL,SZ_HEXI},
	"exts",	{OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(61)|OPC(13),8,SZ_INTALL,SZ_HEXI},
	"exts",	{OP_REG,OP_REG,OP_IMM,OP_IMM,0}, {BFR3II,CPU_ALL,0,0,FUNC3(5)|OPC(13),8,SZ_INTALL,SZ_HEXI},
	"extu",	{OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(60)|OPC(13),8,SZ_INTALL,SZ_HEXI},
	"extu",	{OP_REG,OP_REG,OP_IMM,OP_IMM,0}, {BFR3II,CPU_ALL,0,0,FUNC3(4)|OPC(13),8,SZ_INTALL,SZ_HEXI},

	"fadd", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_VREG|OP_REG,0,0}, {R2,0,CPU_ALL,0,FUNC5(4LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fadd", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,0}, {RI,CPU_ALL,0,0,OPC(20LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fcmp", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_VREG|OP_REG,0,0}, {R2,CPU_ALL,0,0,FUNC5(5LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fcmp", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,0}, {RI,CPU_ALL,0,0,OPC(21LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fcmp", {OP_VREG|OP_REG,OP_IMM,OP_VREG|OP_REG,0}, {RIV,CPU_ALL,0,0,0x80000000LL|OPC(21LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	
	"fcvtdq", {OP_VREG|OP_REG,OP_VREG|OP_REG,0,0,0}, {R1,CPU_ALL,0,0,FLT1(11)|FUNC5(1)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	
	"fdiv", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_VREG|OP_REG,0,0}, {R2,CPU_ALL,0,0,FUNC5(7LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fdiv", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,0}, {RI,CPU_ALL,0,0,OPC(23LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fdiv", {OP_VREG|OP_REG,OP_IMM,OP_VREG|OP_REG,0}, {RIV,CPU_ALL,0,0,0x80000000LL|OPC(23LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fence",{OP_IMM,0,0,0,0},{BITS16,CPU_ALL,0,0,OPC(114LL),8,SZ_UNSIZED,0},
	"fmul", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_VREG|OP_REG,0,0}, {R2,CPU_ALL,0,0,FUNC5(6LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fmul", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,0}, {RI,CPU_ALL,0,0,OPC(22LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fneg", {OP_VREG|OP_REG,OP_VREG|OP_REG,0,0,0}, {R2,CPU_ALL,0,0,RB(34LL)|FUNC5(1LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fsub", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_VREG|OP_REG,0,0}, {R2,CPU_ALL,0,0,FUNC5(4LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	
	"fsub", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,0}, {RI,CPU_ALL,0,0,OPC(20LL),8,SZ_FLTALL,SZ_DOUBLE, FLG_NEGIMM,FLG_FP},	
	"ftoi", {OP_VREG|OP_REG,OP_VREG|OP_REG,0,0,0}, {R2,CPU_ALL,0,0,RB(2LL)|FUNC5(1LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	

	"ibeq",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"ibge",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|INCDEC(1LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ibgeu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(4LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"ibgt",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(5LL)|INCDEC(1LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ibgtu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(5LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"ibne",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(1LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"ible",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(3LL)|INCDEC(1LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ibleu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(3LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},
	"iblt",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(2LL)|INCDEC(1LL)|OPC(41LL),6,SZ_UNSIZED,0},
	"ibltu",	{OP_REG,OP_REG,OP_IMM,0,0}, {B,CPU_ALL,0,0,BFN(2LL)|INCDEC(1LL)|OPC(40LL),6,SZ_UNSIZED,0},

	"int",	{OP_IMM,OP_IMM,0,0,0}, {INT,CPU_ALL,0,0,0xA6LL,4},

	"itof", {OP_VREG|OP_REG,OP_VREG|OP_REG,0,0,0}, {R2,CPU_ALL,0,0,RB(3LL)|FUNC5(1LL)|OPC(12LL),8,SZ_FLTALL,SZ_DOUBLE,FLG_FP},	

	"jmp",	{OP_REGIND,0,0,0,0}, {J2,CPU_ALL,0,0,OPC(38LL),8, SZ_UNSIZED,0},
	"jmp",	{OP_REG,0,0,0,0}, {J2,CPU_ALL,0,0,OPC(38LL),8, SZ_UNSIZED,0},
	"jmp",	{OP_IMM,0,0,0,0}, {J4,CPU_ALL,0,0,OPC(33LL),8, SZ_UNSIZED,0},
	"jsr",	{OP_REGIND,0,0,0}, {J2,CPU_ALL,0,0,OPC(38LL),8, SZ_UNSIZED,0},
	"jsr",	{OP_LK,OP_IND_SCNDX,0,0,0}, {JSCNDX,CPU_ALL,0,0,R2FUNC(24LL)|0x80000000L|OPC(2LL),8, SZ_UNSIZED,0},
	"jsr",	{OP_LK,OP_REGIND,0,0,0}, {JL2,CPU_ALL,0,0,OPC(38LL),8, SZ_UNSIZED,0},
	"jsr",	{OP_LK,OP_IMM,0,0,0}, {JL4,CPU_ALL,0,0,OPC(33LL),8, SZ_UNSIZED,0},
	"jsr",	{OP_IMM,0,0,0,0}, {J4,CPU_ALL,0,0,OPC(33LL),8, SZ_UNSIZED,0},

	"lda",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP|FLG_REGIND},	
	"lda",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP|FLG_REGIND},	
	"lda",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,S(3)|OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP},	

	"ldb",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(64LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldb",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(64LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldb",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(64LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP},	

	"ldbu",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldbu",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldbu",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP},	
	"ldbz",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldbz",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"ldbz",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(65LL),6, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP},	

	"ldh",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(72LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP|FLG_REGIND},	
	"ldh",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(72LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP|FLG_REGIND},	
	"ldh",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSFUNC(8LL)|OPC(79LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP},	

	"ldi", {OP_REG,OP_NEXTREG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(4LL),6,SZ_UNSIZED, 0},	

	"ldo",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldo",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldo",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)||OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	
	"ldos",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(64LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldos",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(64LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldos",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(64LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	
	"ldou",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldou",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldou",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	
	"ldoz",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldoz",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"ldoz",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	

	"ldt",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(2)|OPC(64LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldt",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(2)|OPC(64LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldt",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(2)|OPC(64LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP},	
	"ldtu",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldtu",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldtu",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP},	
	"ldtz",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldtz",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"ldtz",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(2)|OPC(65LL),6, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP},	

	"ldw",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(1)|OPC(64LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldw",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(1)|OPC(64LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldw",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(1)|OPC(64LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP},	
	"ldwu",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldwu",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldwu",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP},	
	"ldwz",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldwz",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"ldwz",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(1)|OPC(65LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP},	

	"leave", {OP_IMM,OP_IMM,0,0,0}, {LEAVE,CPU_ALL,0,0,OPC(85LL),3,SZ_UNSIZED,0},	

	"load",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},
	"load",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},
	"load",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)|OPC(64LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	

	"loada",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP},	
	"loada",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP},	
	"loada",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,S(3)|OPC(88LL),6, SZ_UNSIZED, 0, FLG_LSDISP},	

	"loadi", {OP_REG,OP_NEXTREG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(4LL),6,SZ_UNSIZED, 0},	

	"lsr", {OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC(0x1LL)|OPC(88LL),8,SZ_UNSIZED,0},	
	"lsr", {OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHI(1LL)|SHFUNC(0x1LL)|OPC(88LL),8,SZ_UNSIZED,0},

	"max",	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,OPC(24LL),8},	
	"memdb",{0,0,0,0,0},{BITS16,CPU_ALL,0,0,0xff0000|OPC(114LL),8,SZ_UNSIZED,0},
	"memsb",{0,0,0,0,0},{BITS16,CPU_ALL,0,0,0xc00f00|OPC(114LL),8,SZ_UNSIZED,0},
	"min",	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,0x80000000|OPC(24LL),8},	

	"mod", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(25LL)|OPC(2),8,SZ_INTALL,SZ_HEXI},
	"mod", {OP_REG,OP_REG,OP_IMM,0,0}, {RIL,CPU_ALL,0,0,R2FUNC(25LL)|OPC(2),8,SZ_INTALL,SZ_HEXI},
	"modu", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(28LL)|OPC(2),8,SZ_INTALL,SZ_HEXI},
	"modu", {OP_REG,OP_REG,OP_IMM,0,0}, {RIL,CPU_ALL,0,0,R2FUNC(28LL)|OPC(2),8,SZ_INTALL,SZ_HEXI},

	"mov", {OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,OPC(15LL),3, SZ_UNSIZED, 0},	
	"move", {OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,OPC(15LL),3, SZ_UNSIZED, 0},	
	"move_sp", {OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,0x800000LL|OPC(15LL),3, SZ_UNSIZED, 0},	
//	"mov",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0x0817F00000AALL,8},
//	"move",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0x0817F00000AALL,8},
	"movsxb",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(2LL)|BFME(7LL)|BFMB(0LL)|OPC(39LL),8},
	"movsxt",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(2LL)|BFME(31LL)|BFMB(0LL)|OPC(39LL),8},
	"movsxw",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(2LL)|BFME(15LL)|BFMB(0LL)|OPC(39LL),8},
	"movzxb",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(3LL)|BFME(7LL)|BFMB(0LL)|OPC(39LL),8},
	"movzxt",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(3LL)|BFME(31LL)|BFMB(0LL)|OPC(39LL),8},
	"movzxw",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,BFFUNC(3LL)|BFME(15LL)|BFMB(0LL)|OPC(39LL),8},

	"mrts",	{0,0,0,0,0}, {RTS,CPU_ALL,0,0,0x01F2LL, 2},

	"mul", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(16LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"mul", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(6LL),8,SZ_UNSIZED,0,0},	

	"muladd", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,0x0C0000000002LL,8},	

	"mulf", {OP_REG,OP_REG,OP_REG,0,0}, {R3RR,CPU_ALL,0,0,0x2A0000000002LL,8},	
	"mulf", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0x15LL,8},

	"mulh", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(24LL)|OPC(2LL),8},	

	"mulu", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(19LL)|OPC(2LL),8},	
	"mulu", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(14LL),8,SZ_UNSIZED,0,0},	

	"mux",	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,OPC(25),8},	

	"nand", {OP_VREG,OP_VREG,OP_VREG|OP_REG|OP_IMM7,OP_VREG|OP_REG|OP_IMM7,0}, {R3,CPU_ALL,0,0,0x000000000102LL,8},	
	"nand", {OP_VREG,OP_VREG,OP_VREG|OP_REG|OP_IMM7,OP_VREG|OP_REG|OP_IMM7,OP_VMREG}, {R3,CPU_ALL,0,0,0x000000000102LL,8},	
	"nand", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(8LL)|OPC(2LL),8, SZ_INTALL, SZ_HEXI},	
	"nand", {OP_REG,OP_REG,OP_IMM,0}, {R3RI,CPU_ALL,0,0,R2FUNC(8LL)|OPC(2LL),8, SZ_INTALL, SZ_HEXI},	

	"neg", {OP_REG,OP_NEXTREG,OP_REG,0,0}, {R2,CPU_ALL,0,0,0x0000000DLL,6},	
//	"neg",	{OP_REG,OP_REG,0,0,0}, {R3,CPU_ALL,0,0x0A000001LL,4},

	"nop",	{0,0,0,0,0}, {BITS16,CPU_ALL,0,0,0xffffffLL,3, SZ_UNSIZED, 0},

	"nor", {OP_VREG,OP_VREG,OP_VREG|OP_REG|OP_IMM7,OP_VREG|OP_REG|OP_IMM7,0}, {R3,CPU_ALL,0,0,0x020000000102LL,8},	
	"nor", {OP_VREG,OP_VREG,OP_VREG|OP_REG|OP_IMM7,OP_VREG|OP_REG|OP_IMM7,OP_VMREG}, {R3,CPU_ALL,0,0,0x020000000102LL,8},	
	"nor", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R2,CPU_ALL,0,0,R2FUNC(9LL)|OPC(2LL),8},	
	"not", {OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0,R1FUNC(7LL)|OPC(1),8},

	"or", {OP_VREG,OP_VREG,OP_VREG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(1LL)|OPC(38LL),8,SZ_UNSIZED,0},	
	"or", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(1LL)|OP3(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"or", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(1LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"or", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,IPR(2LL)|OPC(9LL),8,SZ_UNSIZED,0,0},	

	"padi", {0,0,0,0,0}, {PADI,CPU_ALL,0,0xFF,0},

	"peekq",	{OP_REG,OP_NEXTREG,OP_IMM,0,0},{R3RR,CPU_ALL,0,0,0x140000000007LL,8},	
	"peekq",	{OP_REG,OP_NEXTREG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x140000000007LL,8},	

	"pcc",	{OP_REG,OP_PREDSTR,0,0,0}, {PRED,CPU_ALL,0,0,R2FUNC(32)|COND(11LL)|OPC(2LL),8, SZ_UNSIZED, 0},
	"pcs",	{OP_REG,OP_PREDSTR,0,0,0}, {PRED,CPU_ALL,0,0,R2FUNC(32)|COND(3LL)|OPC(2LL),8, SZ_UNSIZED, 0},
	"peq",	{OP_REG,OP_PREDSTR,0,0,0}, {PRED,CPU_ALL,0,0,R2FUNC(32)|COND(0LL)|OPC(2LL),8, SZ_UNSIZED, 0},
	"peven",	{OP_REG,OP_PREDSTR,0,0,0}, {PRED,CPU_ALL,0,0,R2FUNC(32)|COND(13LL)|OPC(2LL),8, SZ_UNSIZED, 0},

	"pfi",	{OP_REG,0,0,0,0},{R3RR,CPU_ALL,0,0,0x220000000007LL,8},	
	"pfx", 	{OP_IMM,0,0,0,0},{PFX,CPU_ALL,0,0,OPC(127LL),3,SZ_UNSIZED,0},

	"pop",	{OP_REG,OP_REG,OP_REG,OP_REG,OP_REG},{R5,CPU_ALL,0,0,0xA000000057LL,6},	
	"pop",	{OP_REG,OP_REG,OP_REG,OP_REG,0},{R4,CPU_ALL,0,0,0x8000000057LL,6},	
	"pop",	{OP_REG,OP_REG,OP_REG,0,0},{R3,CPU_ALL,0,0,0x6000000057LL,6},	
	"pop",	{OP_REG,OP_REG,0,0,0},{R3,CPU_ALL,0,0,0x400057LL,3},	
	"pop",	{OP_REG,0,0,0,0},{R3,CPU_ALL,0,0,0x200057LL,3},	

	"popq",	{OP_REG,OP_NEXTREG,OP_IMM,0,0},{R3RR,CPU_ALL,0,0,0x120000000007LL,8},	
	"popq",	{OP_REG,OP_NEXTREG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x120000000007LL,8},	

	"pred",	{OP_NEXTREG,OP_REG,OP_PREDSTR,0,0}, {PRED,CPU_ALL,0,0,OPC(121LL),8, SZ_UNSIZED, 0},

	"ptghash", {OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0,0x5E000001,4},

	"ptrdif",	{OP_REG,OP_REG,OP_REG,OP_IMM,0}, {R3RI,CPU_ALL,0,0,0x281000000002LL,8},
	"ptrdif",	{OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,0x280000000002LL,8},

	"push",	{OP_REG,OP_REG,OP_REG,OP_REG,OP_REG},{R5,CPU_ALL,0,0,0xA000000056LL,6},	
	"push",	{OP_REG,OP_REG,OP_REG,OP_REG,0},{R4,CPU_ALL,0,0,0x8000000056LL,6},	
	"push",	{OP_REG,OP_REG,OP_REG,0,0},{R3,CPU_ALL,0,0,0x6000000056LL,6},	
	"push",	{OP_REG,OP_REG,0,0,0},{R3,CPU_ALL,0,0,0x400056LL,3},	
	"push",	{OP_REG,0,0,0,0},{R3,CPU_ALL,0,0,0x200056LL,3},

	"pushq",	{OP_NEXTREG,OP_REG,OP_IMM,0,0},{R3RR,CPU_ALL,0,0,0x100000000007LL,8},	
	"pushq",	{OP_NEXTREG,OP_REG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x100000000007LL,8},	

//	"rem", {OP_VREG,OP_VREG,OP_VREG,0,0}, {R3,CPU_ALL,0,0x200000000102LL,8},	
//	"rem", {OP_REG,OP_REG,OP_REG,0,0}, {R3RR,CPU_ALL,0,0x200000000002LL,8},	
//	"rem", {OP_REG,OP_REG,OP_IMM,0,0}, {RIL,CPU_ALL,0,0x42LL,8},
	"repbc", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(6LL)|OPC(0LL),8},
	"repbs", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(7LL)|OPC(0LL),8},
	"repdeq", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(0LL),8},
	"repdge", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(4LL)|OPC(3LL),8},
	"repdgt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(5LL)|OPC(3LL),8},
	"repdle", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(3LL),8},
	"repdlt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(2LL),8},
	"repdne", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(1LL),8},
	"repeq", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(0LL),8},
	"repge", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(4LL)|OPC(3LL),8},
	"repgt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(5LL)|OPC(3LL),8},
	"repibc", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(6LL)|OPC(2LL),8},
	"repibs", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(7LL)|OPC(2LL),8},
	"repieq", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(0LL)|OPC(2LL),8},
	"repige", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(4LL)|OPC(2LL),8},
	"repigt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(5LL)|OPC(2LL),8},
	"repile", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(3LL)|OPC(2LL),8},
	"repilt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(2LL)|OPC(2LL),8},
	"repine", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|0x8000|CND3(1LL)|OPC(2LL),8},
	"reple", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(3LL),8},
	"replt", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(2LL),8},
	"repne", {OP_IMM,OP_IMM,0,0,0},{REP,CPU_ALL,0,0,R2FUNC(34LL)|CND3(2LL)|OPC(1LL),8},

	"resetq",	{OP_NEXTREG,OP_NEXTREG,OP_IMM,0,0},{R3RR,CPU_ALL,0,0,0x180000000007LL,8},	
	"resetq",	{OP_NEXTREG,OP_NEXTREG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x180000000007LL,8},	

	"revbit",	{OP_REG,OP_REG,0,0,0}, {R1,CPU_ALL,0,0x50000001LL,8},

//	"ret", {OP_REG,0,0,0,0}, {RTDR,CPU_ALL,0,0x80000000LL|R2FUNC(4LL)|OPC(2LL),8,SZ_INTALL,SZ_HEXI},	
	"ret", {OP_NEXTREG,OP_REG,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|LKS(1)|OPC(35LL),6,SZ_UNSIZED,0},	
	"ret", {0,0,0,0,0}, {RTDR,CPU_ALL,0,0,LKS(1LL)|RTYPE(0LL)|OPC(35LL),6,SZ_UNSIZED,0},	
	
	"retd", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {RTDR,CPU_ALL,0,0,0x80000000LL|R2FUNC(4LL)|LKS(1)|OPC(2LL),6,SZ_INTALL,SZ_HEXI},	
	"retd", {OP_NEXTREG,OP_IMM,OP_IMM,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|LKS(1LL)|OPC(35LL),6,SZ_INTALL,SZ_HEXI},	
	"retd", {OP_NEXTREG,OP_IMM,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|LKS(1LL)|OPC(35LL),6,SZ_INTALL,SZ_HEXI},	

	"rex",	{OP_IMM,OP_REG,0,0,0},{REX,CPU_ALL,0,0,0x200000000007LL,8},	

	"rol", {OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC(0LL)|OPC(88LL),8,SZ_UNSIZED,0},	
	"rol", {OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHI(1LL)|SHFUNC(0LL)|OPC(88LL),8,SZ_UNSIZED,0},	
	"ror", {OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC(1LL)|OPC(88LL),8,SZ_UNSIZED,0},	
	"ror", {OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHI(1LL)|SHFUNC(1LL)|OPC(88LL),8,SZ_UNSIZED,0},	

	"rtd", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {RTDR,CPU_ALL,0,0,0x80000000LL|R2FUNC(4LL)|LKS(1)|OPC(2LL),8,SZ_INTALL,SZ_HEXI},	
	"rtd", {OP_NEXTREG,OP_IMM,OP_IMM,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|LKS(1LL)|OPC(35LL),8,SZ_INTALL,SZ_HEXI},	
	"rtd", {OP_NEXTREG,OP_IMM,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|LKS(1LL)|OPC(35LL),8,SZ_INTALL,SZ_HEXI},	

	"rte",	{0,0,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(1LL)|OPC(35LL), 8},
	"rte2",	{0,0,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(2LL)|OPC(35LL), 8},
	"rti",	{0,0,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(1LL)|OPC(35LL), 8},
	"rti2",	{0,0,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(2LL)|OPC(35LL), 8},
	"rts", {OP_NEXTREG,OP_REG,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|OPC(35LL),8,SZ_INTALL,SZ_HEXI},	
	"rts", {0,0,0,0,0}, {RTDR,CPU_ALL,0,0,RTYPE(0LL)|RA(56LL)|OPC(35LL),8,SZ_UNSIZED,0},	

	"sbx", {OP_VREG|OP_REG,OP_VREG|OP_REG,OP_IMM,OP_IMM,0}, {RII,CPU_ALL,0,0,FUNC3(3LL)|OPC(13LL),8,SZ_INTALL,SZ_HEXI},	

	"sei",	{OP_REG,OP_NEXTREG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x2E0000000007LL,8},	

	"seq", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(16LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"seq", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(16LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"seq", {OP_REG,OP_REG,OP_IMM,0,0}, {RIB,CPU_ALL,R2FUNC(16LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sle", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(19LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sle", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(19LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sle", {OP_REG,OP_REG,OP_IMM,0,0}, {RIB,CPU_ALL,0,0,R2FUNC(19LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sleu", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(21LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sleu", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(21LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sleu", {OP_REG,OP_REG,OP_IMM,0,0}, {RIB,CPU_ALL,0,0,R2FUNC(21LL)|OPC(26LL),8,SZ_UNSIZED,0},	

	"sll", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC( 0LL)|OPC(83LL),6,SZ_UNSIZED,0},	
	"sll", {OP_REG,OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHFUNC( 8LL)|OPC(83LL),6,SZ_UNSIZED,0},	
	"sll", {OP_REG,OP_REG,OP_IMM,0,0}, {SI,CPU_ALL,0,0,SHFUNC( 8LL)|OPC(83LL),6,SZ_UNSIZED,0},	

	"slt", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(18LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"slt", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(18LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"slt", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(3LL),8,SZ_UNSIZED,0},	
//	"seq", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,0x4C0000000002LL,8},	
//	"seq", {OP_REG,OP_REG,OP_REG,OP_IMM,0}, {R3RI,CPU_ALL,0,0,0x4C0000000002LL,8},	

//	"slt", {OP_REG,OP_REG,OP_REG,0,0}, {R3,CPU_ALL,0,0,0x400000000002LL,8},	

//	"sne", {OP_REG,OP_REG,OP_REG,OP_IMM,0}, {R3RI,CPU_ALL,0,0,0x4E0000000002LL,8},	
//	"sne", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {R3RR,CPU_ALL,0,0,0x4E0000000002LL,8},	
	"sne", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(17LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sne", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(17LL)|OPC(26LL),8,SZ_UNSIZED,0},	
	"sne", {OP_REG,OP_REG,OP_IMM,0,0}, {RIB,CPU_ALL,0,0,R2FUNC(17LL)|OPC(26LL),8,SZ_UNSIZED,0},	

	"sra", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC( 2LL)|OPC(83LL),6,SZ_UNSIZED,0},	
	"sra", {OP_REG,OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHFUNC(10LL)|OPC(83LL),6,SZ_UNSIZED,0},	

	"srl", {OP_REG,OP_REG,OP_REG,OP_REG,0}, {SH,CPU_ALL,0,0,SHFUNC( 1LL)|OPC(83LL),6,SZ_UNSIZED,0},	
	"srl", {OP_REG,OP_REG,OP_REG,OP_IMM,0}, {SI,CPU_ALL,0,0,SHFUNC( 9LL)|OPC(83LL),6,SZ_UNSIZED,0},	

	"statq",	{OP_REG,OP_NEXTREG,OP_IMM,0,0},{R3RR,CPU_ALL,0,0,0x160000000007LL,8},	
	"statq",	{OP_REG,OP_NEXTREG,OP_REG,0,0},{R3RR,CPU_ALL,0,0,0x160000000007LL,8},	

	"stb",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(80LL),8, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"stb",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(80LL),8, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP|FLG_REGIND},	
	"stb",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSFUNC(0)|OPC(87LL),8, SZ_UNSIZED, SZ_BYTE, FLG_LSDISP},	

	"sth",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(84LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP|FLG_REGIND},	
	"sth",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(84LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP|FLG_REGIND},	
	"sth",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSFUNC(4LL)|OPC(87LL),8, SZ_UNSIZED, SZ_HEXI, FLG_LSDISP},	

	"sto",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"sto",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"sto",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	
	"store",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"store",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"store",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSSIZE(3)|OPC(72LL),6, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	
	"stos",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(72LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"stos",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(72LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP|FLG_REGIND},	
	"stos",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(72LL),3, SZ_UNSIZED, SZ_OCTA, FLG_LSDISP},	

	"stt",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(82LL),8, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"stt",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(82LL),8, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP|FLG_REGIND},	
	"stt",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,LSFUNC(2LL)|OPC(87LL),8, SZ_UNSIZED, SZ_TETRA, FLG_LSDISP},	

	"stw",	{OP_REG,OP_IMM,0,0,0}, {DIRECT,CPU_ALL,0,0,OPC(72LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"stw",	{OP_REG,OP_REGIND,0,0}, {REGIND,CPU_ALL,0,0,OPC(72LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP|FLG_REGIND},	
	"stw",	{OP_REG,OP_SCNDX,0,0,0}, {SCNDX,CPU_ALL,0,0,OPC(72LL),6, SZ_UNSIZED, SZ_WYDE, FLG_LSDISP},	

	"sub", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(4LL)|NRB(1LL)|OP3(3LL)|OPC(2LL),6,SZ_UNSIZED,0},	
	"sub", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(4LL),6,SZ_UNSIZED,0, FLG_NEGIMM},
	"subtract", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(4LL)|NRB(1LL)|OP3(3LL)|OPC(2LL),6,SZ_UNSIZED,0},	
	"subtract", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(4LL),6,SZ_UNSIZED,0, FLG_NEGIMM},

	"subf", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(5LL),8,SZ_UNSIZED,0},	
//	"subs", {OP_REG,OP_REG,OP_REG,0,0}, {R2S,CPU_ALL,0,0,OPC(16LL),3,SZ_UNSIZED,0},	

/* 0000_1010_0001_0001_1111_0000_0000_0000_0000_0000_AALL */

	"sxb",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,0x8E000000LL|OPC(19LL),4},
	"sxc",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,0x9E000000LL|OPC(19LL),4},
	"sxt",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,0xBE000000LL|OPC(19LL),4},
	"sxw",	{OP_REG,OP_REG,0,0,0}, {MV,CPU_ALL,0,0,0x9E000000LL|OPC(19LL),4},

	"sync", {OP_IMM,0,0,0,0}, {SYNC,CPU_ALL,0,0,0xFF00|OPC(114LL),8},
	"sys",	{OP_IMM,0,0,0,0}, {BITS40,CPU_ALL,0,0,OPC(0LL),8},
	"syscall",	{0,0,0,0,0}, {BITS40,CPU_ALL,0,0,OPC(0LL),8},

	"vmask",	{OP_VMSTR,0,0,0,0}, {VMASK,CPU_ALL,0,0,R2FUNC(34)|OPC(2),8},

	"wfi", {0,0,0,0,0}, {BITS16,CPU_ALL,0,0,0xFALL,2},

	"wydendx", 	{OP_REG,OP_REG,OP_REG,0,0}, {R3,CPU_ALL,0,0,0x360000000002LL,8},	
	"wydendx", 	{OP_REG,OP_REG,OP_IMM,0,0}, {RIL,CPU_ALL,0,0,0x56LL,8},	

	/* Alternate mnemonic for enor */

	/* Alternate mnemonic for eor */
	"xor", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(2LL)|OP3(5LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"xor", {OP_REG,OP_IMM,OP_REG,0,0}, {RIA,CPU_ALL,0,0,R2FUNC(2LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"xor", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,IPR(2LL)|OPC(10LL),8,SZ_UNSIZED,0,0},	
	"xorh",{OP_REG,OP_IMM,0,0,0}, {RISH,CPU_ALL,0,0,0x10000LL|OPC(59LL),8,SZ_UNSIZED,0,0},
	"xorm",{OP_REG,OP_IMM,0,0,0}, {RISM,CPU_ALL,0,0,0x8000LL|OPC(59LL),8,SZ_UNSIZED,0,0},
	"xors",{OP_REG,OP_IMM,OP_IMM,0,0}, {RIS,CPU_ALL,0,0,OPC(59LL),8,SZ_UNSIZED,0,0},

	"zseq", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(120LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"zseq", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,OPC(94LL),8,SZ_UNSIZED,0},	
	"zsle", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(115LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"zsle", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(97LL),8,SZ_UNSIZED,0},	
	"zsleu", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(117LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"zsleu", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(101LL),8,SZ_UNSIZED,0},	
	"zslt", {OP_REG,OP_REG,OP_REG,0,0}, {R2,CPU_ALL,0,0,R2FUNC(114LL)|OPC(2LL),8,SZ_UNSIZED,0},	
	"zslt", {OP_REG,OP_REG,OP_IMM,0,0}, {RI,CPU_ALL,0,0,OPC(96LL),8,SZ_UNSIZED,0},	
