<stg><name>cnn_top</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %vla1_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla1_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %vla42_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla42_i"/><MemPortTyVec>2 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %vla73_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla73_i"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %vla104_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla104_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %vla135_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla135_i"/><MemPortTyVec>2 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %vla166_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla166_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %x_assign = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_assign"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %x_assign_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_assign_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0

]]></Node>
<StgValue><ssdm name="call_ln2896"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0

]]></Node>
<StgValue><ssdm name="call_ln2896"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i

]]></Node>
<StgValue><ssdm name="call_ln2886"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i

]]></Node>
<StgValue><ssdm name="call_ln2886"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i

]]></Node>
<StgValue><ssdm name="call_ln2898"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i

]]></Node>
<StgValue><ssdm name="call_ln2898"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:21 %call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1

]]></Node>
<StgValue><ssdm name="call_ln2901"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:21 %call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1

]]></Node>
<StgValue><ssdm name="call_ln2901"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:22 %call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i

]]></Node>
<StgValue><ssdm name="call_ln2889"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:22 %call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i

]]></Node>
<StgValue><ssdm name="call_ln2889"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:23 %call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i

]]></Node>
<StgValue><ssdm name="call_ln2903"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:23 %call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i

]]></Node>
<StgValue><ssdm name="call_ln2903"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:24 %call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2

]]></Node>
<StgValue><ssdm name="call_ln2891"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:24 %call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2

]]></Node>
<StgValue><ssdm name="call_ln2891"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="57" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:25 %call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="call_ln2892"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="58" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:25 %call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="call_ln2892"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="59" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_assign_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:27 %x_assign_2_load = load i5 %x_assign_2_addr

]]></Node>
<StgValue><ssdm name="x_assign_2_load"/></StgValue>
</operation>

<operation id="61" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %x_assign_2_addr_1 = getelementptr i32 %x_assign_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:29 %x_assign_2_load_1 = load i5 %x_assign_2_addr_1

]]></Node>
<StgValue><ssdm name="x_assign_2_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="63" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:27 %x_assign_2_load = load i5 %x_assign_2_addr

]]></Node>
<StgValue><ssdm name="x_assign_2_load"/></StgValue>
</operation>

<operation id="64" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:29 %x_assign_2_load_1 = load i5 %x_assign_2_addr_1

]]></Node>
<StgValue><ssdm name="x_assign_2_load_1"/></StgValue>
</operation>

<operation id="65" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %x_assign_2_addr_2 = getelementptr i32 %x_assign_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:31 %x_assign_2_load_2 = load i5 %x_assign_2_addr_2

]]></Node>
<StgValue><ssdm name="x_assign_2_load_2"/></StgValue>
</operation>

<operation id="67" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %x_assign_2_addr_3 = getelementptr i32 %x_assign_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:33 %x_assign_2_load_3 = load i5 %x_assign_2_addr_3

]]></Node>
<StgValue><ssdm name="x_assign_2_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="69" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:31 %x_assign_2_load_2 = load i5 %x_assign_2_addr_2

]]></Node>
<StgValue><ssdm name="x_assign_2_load_2"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:33 %x_assign_2_load_3 = load i5 %x_assign_2_addr_3

]]></Node>
<StgValue><ssdm name="x_assign_2_load_3"/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %x_assign_2_addr_4 = getelementptr i32 %x_assign_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:35 %x_assign_2_load_4 = load i5 %x_assign_2_addr_4

]]></Node>
<StgValue><ssdm name="x_assign_2_load_4"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %x_assign_2_addr_5 = getelementptr i32 %x_assign_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:37 %x_assign_2_load_5 = load i5 %x_assign_2_addr_5

]]></Node>
<StgValue><ssdm name="x_assign_2_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:35 %x_assign_2_load_4 = load i5 %x_assign_2_addr_4

]]></Node>
<StgValue><ssdm name="x_assign_2_load_4"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:37 %x_assign_2_load_5 = load i5 %x_assign_2_addr_5

]]></Node>
<StgValue><ssdm name="x_assign_2_load_5"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %x_assign_2_addr_6 = getelementptr i32 %x_assign_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_6"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:39 %x_assign_2_load_6 = load i5 %x_assign_2_addr_6

]]></Node>
<StgValue><ssdm name="x_assign_2_load_6"/></StgValue>
</operation>

<operation id="79" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %x_assign_2_addr_7 = getelementptr i32 %x_assign_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:41 %x_assign_2_load_7 = load i5 %x_assign_2_addr_7

]]></Node>
<StgValue><ssdm name="x_assign_2_load_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="81" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:39 %x_assign_2_load_6 = load i5 %x_assign_2_addr_6

]]></Node>
<StgValue><ssdm name="x_assign_2_load_6"/></StgValue>
</operation>

<operation id="82" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:41 %x_assign_2_load_7 = load i5 %x_assign_2_addr_7

]]></Node>
<StgValue><ssdm name="x_assign_2_load_7"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %x_assign_2_addr_8 = getelementptr i32 %x_assign_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_8"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:43 %x_assign_2_load_8 = load i5 %x_assign_2_addr_8

]]></Node>
<StgValue><ssdm name="x_assign_2_load_8"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %x_assign_2_addr_9 = getelementptr i32 %x_assign_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_9"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:45 %x_assign_2_load_9 = load i5 %x_assign_2_addr_9

]]></Node>
<StgValue><ssdm name="x_assign_2_load_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="87" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:43 %x_assign_2_load_8 = load i5 %x_assign_2_addr_8

]]></Node>
<StgValue><ssdm name="x_assign_2_load_8"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:45 %x_assign_2_load_9 = load i5 %x_assign_2_addr_9

]]></Node>
<StgValue><ssdm name="x_assign_2_load_9"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %x_assign_2_addr_10 = getelementptr i32 %x_assign_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_10"/></StgValue>
</operation>

<operation id="90" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:47 %x_assign_2_load_10 = load i5 %x_assign_2_addr_10

]]></Node>
<StgValue><ssdm name="x_assign_2_load_10"/></StgValue>
</operation>

<operation id="91" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %x_assign_2_addr_11 = getelementptr i32 %x_assign_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_11"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:49 %x_assign_2_load_11 = load i5 %x_assign_2_addr_11

]]></Node>
<StgValue><ssdm name="x_assign_2_load_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="93" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:47 %x_assign_2_load_10 = load i5 %x_assign_2_addr_10

]]></Node>
<StgValue><ssdm name="x_assign_2_load_10"/></StgValue>
</operation>

<operation id="94" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:49 %x_assign_2_load_11 = load i5 %x_assign_2_addr_11

]]></Node>
<StgValue><ssdm name="x_assign_2_load_11"/></StgValue>
</operation>

<operation id="95" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %x_assign_2_addr_12 = getelementptr i32 %x_assign_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_12"/></StgValue>
</operation>

<operation id="96" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:51 %x_assign_2_load_12 = load i5 %x_assign_2_addr_12

]]></Node>
<StgValue><ssdm name="x_assign_2_load_12"/></StgValue>
</operation>

<operation id="97" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %x_assign_2_addr_13 = getelementptr i32 %x_assign_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_13"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:53 %x_assign_2_load_13 = load i5 %x_assign_2_addr_13

]]></Node>
<StgValue><ssdm name="x_assign_2_load_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="99" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:51 %x_assign_2_load_12 = load i5 %x_assign_2_addr_12

]]></Node>
<StgValue><ssdm name="x_assign_2_load_12"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:53 %x_assign_2_load_13 = load i5 %x_assign_2_addr_13

]]></Node>
<StgValue><ssdm name="x_assign_2_load_13"/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %x_assign_2_addr_14 = getelementptr i32 %x_assign_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_14"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:55 %x_assign_2_load_14 = load i5 %x_assign_2_addr_14

]]></Node>
<StgValue><ssdm name="x_assign_2_load_14"/></StgValue>
</operation>

<operation id="103" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %x_assign_2_addr_15 = getelementptr i32 %x_assign_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_15"/></StgValue>
</operation>

<operation id="104" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:57 %x_assign_2_load_15 = load i5 %x_assign_2_addr_15

]]></Node>
<StgValue><ssdm name="x_assign_2_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="105" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:55 %x_assign_2_load_14 = load i5 %x_assign_2_addr_14

]]></Node>
<StgValue><ssdm name="x_assign_2_load_14"/></StgValue>
</operation>

<operation id="106" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:57 %x_assign_2_load_15 = load i5 %x_assign_2_addr_15

]]></Node>
<StgValue><ssdm name="x_assign_2_load_15"/></StgValue>
</operation>

<operation id="107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %x_assign_2_addr_16 = getelementptr i32 %x_assign_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_16"/></StgValue>
</operation>

<operation id="108" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:59 %x_assign_2_load_16 = load i5 %x_assign_2_addr_16

]]></Node>
<StgValue><ssdm name="x_assign_2_load_16"/></StgValue>
</operation>

<operation id="109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %x_assign_2_addr_17 = getelementptr i32 %x_assign_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_17"/></StgValue>
</operation>

<operation id="110" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:61 %x_assign_2_load_17 = load i5 %x_assign_2_addr_17

]]></Node>
<StgValue><ssdm name="x_assign_2_load_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="111" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:59 %x_assign_2_load_16 = load i5 %x_assign_2_addr_16

]]></Node>
<StgValue><ssdm name="x_assign_2_load_16"/></StgValue>
</operation>

<operation id="112" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:61 %x_assign_2_load_17 = load i5 %x_assign_2_addr_17

]]></Node>
<StgValue><ssdm name="x_assign_2_load_17"/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %x_assign_2_addr_18 = getelementptr i32 %x_assign_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_18"/></StgValue>
</operation>

<operation id="114" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:63 %x_assign_2_load_18 = load i5 %x_assign_2_addr_18

]]></Node>
<StgValue><ssdm name="x_assign_2_load_18"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %x_assign_2_addr_19 = getelementptr i32 %x_assign_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_19"/></StgValue>
</operation>

<operation id="116" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:65 %x_assign_2_load_19 = load i5 %x_assign_2_addr_19

]]></Node>
<StgValue><ssdm name="x_assign_2_load_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="117" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:63 %x_assign_2_load_18 = load i5 %x_assign_2_addr_18

]]></Node>
<StgValue><ssdm name="x_assign_2_load_18"/></StgValue>
</operation>

<operation id="118" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:65 %x_assign_2_load_19 = load i5 %x_assign_2_addr_19

]]></Node>
<StgValue><ssdm name="x_assign_2_load_19"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %x_assign_2_addr_20 = getelementptr i32 %x_assign_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_20"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:67 %x_assign_2_load_20 = load i5 %x_assign_2_addr_20

]]></Node>
<StgValue><ssdm name="x_assign_2_load_20"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %x_assign_2_addr_21 = getelementptr i32 %x_assign_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_21"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:69 %x_assign_2_load_21 = load i5 %x_assign_2_addr_21

]]></Node>
<StgValue><ssdm name="x_assign_2_load_21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="123" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:67 %x_assign_2_load_20 = load i5 %x_assign_2_addr_20

]]></Node>
<StgValue><ssdm name="x_assign_2_load_20"/></StgValue>
</operation>

<operation id="124" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:69 %x_assign_2_load_21 = load i5 %x_assign_2_addr_21

]]></Node>
<StgValue><ssdm name="x_assign_2_load_21"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %x_assign_2_addr_22 = getelementptr i32 %x_assign_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_22"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:71 %x_assign_2_load_22 = load i5 %x_assign_2_addr_22

]]></Node>
<StgValue><ssdm name="x_assign_2_load_22"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %x_assign_2_addr_23 = getelementptr i32 %x_assign_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_23"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:73 %x_assign_2_load_23 = load i5 %x_assign_2_addr_23

]]></Node>
<StgValue><ssdm name="x_assign_2_load_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="129" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:71 %x_assign_2_load_22 = load i5 %x_assign_2_addr_22

]]></Node>
<StgValue><ssdm name="x_assign_2_load_22"/></StgValue>
</operation>

<operation id="130" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:73 %x_assign_2_load_23 = load i5 %x_assign_2_addr_23

]]></Node>
<StgValue><ssdm name="x_assign_2_load_23"/></StgValue>
</operation>

<operation id="131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %x_assign_2_addr_24 = getelementptr i32 %x_assign_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_24"/></StgValue>
</operation>

<operation id="132" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:75 %x_assign_2_load_24 = load i5 %x_assign_2_addr_24

]]></Node>
<StgValue><ssdm name="x_assign_2_load_24"/></StgValue>
</operation>

<operation id="133" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %x_assign_2_addr_25 = getelementptr i32 %x_assign_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_25"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:77 %x_assign_2_load_25 = load i5 %x_assign_2_addr_25

]]></Node>
<StgValue><ssdm name="x_assign_2_load_25"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="135" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:75 %x_assign_2_load_24 = load i5 %x_assign_2_addr_24

]]></Node>
<StgValue><ssdm name="x_assign_2_load_24"/></StgValue>
</operation>

<operation id="136" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:77 %x_assign_2_load_25 = load i5 %x_assign_2_addr_25

]]></Node>
<StgValue><ssdm name="x_assign_2_load_25"/></StgValue>
</operation>

<operation id="137" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %x_assign_2_addr_26 = getelementptr i32 %x_assign_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_26"/></StgValue>
</operation>

<operation id="138" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:79 %x_assign_2_load_26 = load i5 %x_assign_2_addr_26

]]></Node>
<StgValue><ssdm name="x_assign_2_load_26"/></StgValue>
</operation>

<operation id="139" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %x_assign_2_addr_27 = getelementptr i32 %x_assign_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_27"/></StgValue>
</operation>

<operation id="140" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:81 %x_assign_2_load_27 = load i5 %x_assign_2_addr_27

]]></Node>
<StgValue><ssdm name="x_assign_2_load_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="141" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:79 %x_assign_2_load_26 = load i5 %x_assign_2_addr_26

]]></Node>
<StgValue><ssdm name="x_assign_2_load_26"/></StgValue>
</operation>

<operation id="142" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:81 %x_assign_2_load_27 = load i5 %x_assign_2_addr_27

]]></Node>
<StgValue><ssdm name="x_assign_2_load_27"/></StgValue>
</operation>

<operation id="143" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %x_assign_2_addr_28 = getelementptr i32 %x_assign_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_28"/></StgValue>
</operation>

<operation id="144" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:83 %x_assign_2_load_28 = load i5 %x_assign_2_addr_28

]]></Node>
<StgValue><ssdm name="x_assign_2_load_28"/></StgValue>
</operation>

<operation id="145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %x_assign_2_addr_29 = getelementptr i32 %x_assign_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_29"/></StgValue>
</operation>

<operation id="146" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:85 %x_assign_2_load_29 = load i5 %x_assign_2_addr_29

]]></Node>
<StgValue><ssdm name="x_assign_2_load_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="147" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:83 %x_assign_2_load_28 = load i5 %x_assign_2_addr_28

]]></Node>
<StgValue><ssdm name="x_assign_2_load_28"/></StgValue>
</operation>

<operation id="148" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:85 %x_assign_2_load_29 = load i5 %x_assign_2_addr_29

]]></Node>
<StgValue><ssdm name="x_assign_2_load_29"/></StgValue>
</operation>

<operation id="149" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %x_assign_2_addr_30 = getelementptr i32 %x_assign_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_30"/></StgValue>
</operation>

<operation id="150" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:87 %x_assign_2_load_30 = load i5 %x_assign_2_addr_30

]]></Node>
<StgValue><ssdm name="x_assign_2_load_30"/></StgValue>
</operation>

<operation id="151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %x_assign_2_addr_31 = getelementptr i32 %x_assign_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="x_assign_2_addr_31"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:89 %x_assign_2_load_31 = load i5 %x_assign_2_addr_31

]]></Node>
<StgValue><ssdm name="x_assign_2_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="153" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:87 %x_assign_2_load_30 = load i5 %x_assign_2_addr_30

]]></Node>
<StgValue><ssdm name="x_assign_2_load_30"/></StgValue>
</operation>

<operation id="154" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:89 %x_assign_2_load_31 = load i5 %x_assign_2_addr_31

]]></Node>
<StgValue><ssdm name="x_assign_2_load_31"/></StgValue>
</operation>

<operation id="155" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32">
<![CDATA[
entry:90 %call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3

]]></Node>
<StgValue><ssdm name="call_ln2840"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="156" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln2785 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln2785"/></StgValue>
</operation>

<operation id="157" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="160" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %y, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="164" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32">
<![CDATA[
entry:90 %call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3

]]></Node>
<StgValue><ssdm name="call_ln2840"/></StgValue>
</operation>

<operation id="167" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
entry:91 %ret_ln2788 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2788"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="201" name="x" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="y" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="weight0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="weight0_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="bias1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bias1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="weight1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="weight1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="weight2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="weight2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="bias2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bias2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="weight3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="weight3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="bias3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bias3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="211" from="StgValue_210" to="vla1_i" fromId="210" toId="35">
</dataflow>
<dataflow id="212" from="StgValue_210" to="vla42_i" fromId="210" toId="36">
</dataflow>
<dataflow id="213" from="StgValue_210" to="vla73_i" fromId="210" toId="37">
</dataflow>
<dataflow id="214" from="StgValue_210" to="vla104_i" fromId="210" toId="38">
</dataflow>
<dataflow id="215" from="StgValue_210" to="vla135_i" fromId="210" toId="39">
</dataflow>
<dataflow id="216" from="StgValue_210" to="vla166_i" fromId="210" toId="40">
</dataflow>
<dataflow id="217" from="StgValue_210" to="x_assign" fromId="210" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_210" to="x_assign_2" fromId="210" toId="42">
</dataflow>
<dataflow id="220" from="conv2d.1" to="call_ln2896" fromId="219" toId="43">
</dataflow>
<dataflow id="221" from="x" to="call_ln2896" fromId="201" toId="43">
</dataflow>
<dataflow id="222" from="vla1_i" to="call_ln2896" fromId="35" toId="43">
</dataflow>
<dataflow id="223" from="weight0_0" to="call_ln2896" fromId="203" toId="43">
</dataflow>
<dataflow id="224" from="conv2d.1" to="call_ln2896" fromId="219" toId="44">
</dataflow>
<dataflow id="225" from="x" to="call_ln2896" fromId="201" toId="44">
</dataflow>
<dataflow id="226" from="vla1_i" to="call_ln2896" fromId="35" toId="44">
</dataflow>
<dataflow id="227" from="weight0_0" to="call_ln2896" fromId="203" toId="44">
</dataflow>
<dataflow id="229" from="cnn_top_Pipeline_VITIS_LOOP_2872_1" to="call_ln2886" fromId="228" toId="45">
</dataflow>
<dataflow id="230" from="vla1_i" to="call_ln2886" fromId="35" toId="45">
</dataflow>
<dataflow id="231" from="vla42_i" to="call_ln2886" fromId="36" toId="45">
</dataflow>
<dataflow id="232" from="cnn_top_Pipeline_VITIS_LOOP_2872_1" to="call_ln2886" fromId="228" toId="46">
</dataflow>
<dataflow id="233" from="vla1_i" to="call_ln2886" fromId="35" toId="46">
</dataflow>
<dataflow id="234" from="vla42_i" to="call_ln2886" fromId="36" toId="46">
</dataflow>
<dataflow id="236" from="maxpool2d.1" to="call_ln2898" fromId="235" toId="47">
</dataflow>
<dataflow id="237" from="vla42_i" to="call_ln2898" fromId="36" toId="47">
</dataflow>
<dataflow id="238" from="vla73_i" to="call_ln2898" fromId="37" toId="47">
</dataflow>
<dataflow id="239" from="maxpool2d.1" to="call_ln2898" fromId="235" toId="48">
</dataflow>
<dataflow id="240" from="vla42_i" to="call_ln2898" fromId="36" toId="48">
</dataflow>
<dataflow id="241" from="vla73_i" to="call_ln2898" fromId="37" toId="48">
</dataflow>
<dataflow id="243" from="conv2d" to="call_ln2901" fromId="242" toId="49">
</dataflow>
<dataflow id="244" from="vla73_i" to="call_ln2901" fromId="37" toId="49">
</dataflow>
<dataflow id="245" from="vla104_i" to="call_ln2901" fromId="38" toId="49">
</dataflow>
<dataflow id="246" from="bias1" to="call_ln2901" fromId="204" toId="49">
</dataflow>
<dataflow id="247" from="weight1" to="call_ln2901" fromId="205" toId="49">
</dataflow>
<dataflow id="248" from="conv2d" to="call_ln2901" fromId="242" toId="50">
</dataflow>
<dataflow id="249" from="vla73_i" to="call_ln2901" fromId="37" toId="50">
</dataflow>
<dataflow id="250" from="vla104_i" to="call_ln2901" fromId="38" toId="50">
</dataflow>
<dataflow id="251" from="bias1" to="call_ln2901" fromId="204" toId="50">
</dataflow>
<dataflow id="252" from="weight1" to="call_ln2901" fromId="205" toId="50">
</dataflow>
<dataflow id="254" from="cnn_top_Pipeline_VITIS_LOOP_2872_14" to="call_ln2889" fromId="253" toId="51">
</dataflow>
<dataflow id="255" from="vla104_i" to="call_ln2889" fromId="38" toId="51">
</dataflow>
<dataflow id="256" from="vla135_i" to="call_ln2889" fromId="39" toId="51">
</dataflow>
<dataflow id="257" from="cnn_top_Pipeline_VITIS_LOOP_2872_14" to="call_ln2889" fromId="253" toId="52">
</dataflow>
<dataflow id="258" from="vla104_i" to="call_ln2889" fromId="38" toId="52">
</dataflow>
<dataflow id="259" from="vla135_i" to="call_ln2889" fromId="39" toId="52">
</dataflow>
<dataflow id="261" from="maxpool2d" to="call_ln2903" fromId="260" toId="53">
</dataflow>
<dataflow id="262" from="vla135_i" to="call_ln2903" fromId="39" toId="53">
</dataflow>
<dataflow id="263" from="vla166_i" to="call_ln2903" fromId="40" toId="53">
</dataflow>
<dataflow id="264" from="maxpool2d" to="call_ln2903" fromId="260" toId="54">
</dataflow>
<dataflow id="265" from="vla135_i" to="call_ln2903" fromId="39" toId="54">
</dataflow>
<dataflow id="266" from="vla166_i" to="call_ln2903" fromId="40" toId="54">
</dataflow>
<dataflow id="268" from="cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" to="call_ln2891" fromId="267" toId="55">
</dataflow>
<dataflow id="269" from="vla166_i" to="call_ln2891" fromId="40" toId="55">
</dataflow>
<dataflow id="270" from="x_assign" to="call_ln2891" fromId="41" toId="55">
</dataflow>
<dataflow id="271" from="weight2" to="call_ln2891" fromId="206" toId="55">
</dataflow>
<dataflow id="272" from="bias2" to="call_ln2891" fromId="207" toId="55">
</dataflow>
<dataflow id="273" from="cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" to="call_ln2891" fromId="267" toId="56">
</dataflow>
<dataflow id="274" from="vla166_i" to="call_ln2891" fromId="40" toId="56">
</dataflow>
<dataflow id="275" from="x_assign" to="call_ln2891" fromId="41" toId="56">
</dataflow>
<dataflow id="276" from="weight2" to="call_ln2891" fromId="206" toId="56">
</dataflow>
<dataflow id="277" from="bias2" to="call_ln2891" fromId="207" toId="56">
</dataflow>
<dataflow id="279" from="cnn_top_Pipeline_VITIS_LOOP_2872_15" to="call_ln2892" fromId="278" toId="57">
</dataflow>
<dataflow id="280" from="x_assign" to="call_ln2892" fromId="41" toId="57">
</dataflow>
<dataflow id="281" from="x_assign_2" to="call_ln2892" fromId="42" toId="57">
</dataflow>
<dataflow id="282" from="cnn_top_Pipeline_VITIS_LOOP_2872_15" to="call_ln2892" fromId="278" toId="58">
</dataflow>
<dataflow id="283" from="x_assign" to="call_ln2892" fromId="41" toId="58">
</dataflow>
<dataflow id="284" from="x_assign_2" to="call_ln2892" fromId="42" toId="58">
</dataflow>
<dataflow id="285" from="x_assign_2" to="x_assign_2_addr" fromId="42" toId="59">
</dataflow>
<dataflow id="287" from="StgValue_286" to="x_assign_2_addr" fromId="286" toId="59">
</dataflow>
<dataflow id="288" from="StgValue_286" to="x_assign_2_addr" fromId="286" toId="59">
</dataflow>
<dataflow id="289" from="x_assign_2_addr" to="x_assign_2_load" fromId="59" toId="60">
</dataflow>
<dataflow id="290" from="x_assign_2" to="x_assign_2_addr_1" fromId="42" toId="61">
</dataflow>
<dataflow id="291" from="StgValue_286" to="x_assign_2_addr_1" fromId="286" toId="61">
</dataflow>
<dataflow id="292" from="StgValue_210" to="x_assign_2_addr_1" fromId="210" toId="61">
</dataflow>
<dataflow id="293" from="x_assign_2_addr_1" to="x_assign_2_load_1" fromId="61" toId="62">
</dataflow>
<dataflow id="294" from="x_assign_2_addr" to="x_assign_2_load" fromId="59" toId="63">
</dataflow>
<dataflow id="295" from="x_assign_2_addr_1" to="x_assign_2_load_1" fromId="61" toId="64">
</dataflow>
<dataflow id="296" from="x_assign_2" to="x_assign_2_addr_2" fromId="42" toId="65">
</dataflow>
<dataflow id="297" from="StgValue_286" to="x_assign_2_addr_2" fromId="286" toId="65">
</dataflow>
<dataflow id="299" from="StgValue_298" to="x_assign_2_addr_2" fromId="298" toId="65">
</dataflow>
<dataflow id="300" from="x_assign_2_addr_2" to="x_assign_2_load_2" fromId="65" toId="66">
</dataflow>
<dataflow id="301" from="x_assign_2" to="x_assign_2_addr_3" fromId="42" toId="67">
</dataflow>
<dataflow id="302" from="StgValue_286" to="x_assign_2_addr_3" fromId="286" toId="67">
</dataflow>
<dataflow id="304" from="StgValue_303" to="x_assign_2_addr_3" fromId="303" toId="67">
</dataflow>
<dataflow id="305" from="x_assign_2_addr_3" to="x_assign_2_load_3" fromId="67" toId="68">
</dataflow>
<dataflow id="306" from="x_assign_2_addr_2" to="x_assign_2_load_2" fromId="65" toId="69">
</dataflow>
<dataflow id="307" from="x_assign_2_addr_3" to="x_assign_2_load_3" fromId="67" toId="70">
</dataflow>
<dataflow id="308" from="x_assign_2" to="x_assign_2_addr_4" fromId="42" toId="71">
</dataflow>
<dataflow id="309" from="StgValue_286" to="x_assign_2_addr_4" fromId="286" toId="71">
</dataflow>
<dataflow id="311" from="StgValue_310" to="x_assign_2_addr_4" fromId="310" toId="71">
</dataflow>
<dataflow id="312" from="x_assign_2_addr_4" to="x_assign_2_load_4" fromId="71" toId="72">
</dataflow>
<dataflow id="313" from="x_assign_2" to="x_assign_2_addr_5" fromId="42" toId="73">
</dataflow>
<dataflow id="314" from="StgValue_286" to="x_assign_2_addr_5" fromId="286" toId="73">
</dataflow>
<dataflow id="316" from="StgValue_315" to="x_assign_2_addr_5" fromId="315" toId="73">
</dataflow>
<dataflow id="317" from="x_assign_2_addr_5" to="x_assign_2_load_5" fromId="73" toId="74">
</dataflow>
<dataflow id="318" from="x_assign_2_addr_4" to="x_assign_2_load_4" fromId="71" toId="75">
</dataflow>
<dataflow id="319" from="x_assign_2_addr_5" to="x_assign_2_load_5" fromId="73" toId="76">
</dataflow>
<dataflow id="320" from="x_assign_2" to="x_assign_2_addr_6" fromId="42" toId="77">
</dataflow>
<dataflow id="321" from="StgValue_286" to="x_assign_2_addr_6" fromId="286" toId="77">
</dataflow>
<dataflow id="323" from="StgValue_322" to="x_assign_2_addr_6" fromId="322" toId="77">
</dataflow>
<dataflow id="324" from="x_assign_2_addr_6" to="x_assign_2_load_6" fromId="77" toId="78">
</dataflow>
<dataflow id="325" from="x_assign_2" to="x_assign_2_addr_7" fromId="42" toId="79">
</dataflow>
<dataflow id="326" from="StgValue_286" to="x_assign_2_addr_7" fromId="286" toId="79">
</dataflow>
<dataflow id="328" from="StgValue_327" to="x_assign_2_addr_7" fromId="327" toId="79">
</dataflow>
<dataflow id="329" from="x_assign_2_addr_7" to="x_assign_2_load_7" fromId="79" toId="80">
</dataflow>
<dataflow id="330" from="x_assign_2_addr_6" to="x_assign_2_load_6" fromId="77" toId="81">
</dataflow>
<dataflow id="331" from="x_assign_2_addr_7" to="x_assign_2_load_7" fromId="79" toId="82">
</dataflow>
<dataflow id="332" from="x_assign_2" to="x_assign_2_addr_8" fromId="42" toId="83">
</dataflow>
<dataflow id="333" from="StgValue_286" to="x_assign_2_addr_8" fromId="286" toId="83">
</dataflow>
<dataflow id="335" from="StgValue_334" to="x_assign_2_addr_8" fromId="334" toId="83">
</dataflow>
<dataflow id="336" from="x_assign_2_addr_8" to="x_assign_2_load_8" fromId="83" toId="84">
</dataflow>
<dataflow id="337" from="x_assign_2" to="x_assign_2_addr_9" fromId="42" toId="85">
</dataflow>
<dataflow id="338" from="StgValue_286" to="x_assign_2_addr_9" fromId="286" toId="85">
</dataflow>
<dataflow id="340" from="StgValue_339" to="x_assign_2_addr_9" fromId="339" toId="85">
</dataflow>
<dataflow id="341" from="x_assign_2_addr_9" to="x_assign_2_load_9" fromId="85" toId="86">
</dataflow>
<dataflow id="342" from="x_assign_2_addr_8" to="x_assign_2_load_8" fromId="83" toId="87">
</dataflow>
<dataflow id="343" from="x_assign_2_addr_9" to="x_assign_2_load_9" fromId="85" toId="88">
</dataflow>
<dataflow id="344" from="x_assign_2" to="x_assign_2_addr_10" fromId="42" toId="89">
</dataflow>
<dataflow id="345" from="StgValue_286" to="x_assign_2_addr_10" fromId="286" toId="89">
</dataflow>
<dataflow id="347" from="StgValue_346" to="x_assign_2_addr_10" fromId="346" toId="89">
</dataflow>
<dataflow id="348" from="x_assign_2_addr_10" to="x_assign_2_load_10" fromId="89" toId="90">
</dataflow>
<dataflow id="349" from="x_assign_2" to="x_assign_2_addr_11" fromId="42" toId="91">
</dataflow>
<dataflow id="350" from="StgValue_286" to="x_assign_2_addr_11" fromId="286" toId="91">
</dataflow>
<dataflow id="352" from="StgValue_351" to="x_assign_2_addr_11" fromId="351" toId="91">
</dataflow>
<dataflow id="353" from="x_assign_2_addr_11" to="x_assign_2_load_11" fromId="91" toId="92">
</dataflow>
<dataflow id="354" from="x_assign_2_addr_10" to="x_assign_2_load_10" fromId="89" toId="93">
</dataflow>
<dataflow id="355" from="x_assign_2_addr_11" to="x_assign_2_load_11" fromId="91" toId="94">
</dataflow>
<dataflow id="356" from="x_assign_2" to="x_assign_2_addr_12" fromId="42" toId="95">
</dataflow>
<dataflow id="357" from="StgValue_286" to="x_assign_2_addr_12" fromId="286" toId="95">
</dataflow>
<dataflow id="359" from="StgValue_358" to="x_assign_2_addr_12" fromId="358" toId="95">
</dataflow>
<dataflow id="360" from="x_assign_2_addr_12" to="x_assign_2_load_12" fromId="95" toId="96">
</dataflow>
<dataflow id="361" from="x_assign_2" to="x_assign_2_addr_13" fromId="42" toId="97">
</dataflow>
<dataflow id="362" from="StgValue_286" to="x_assign_2_addr_13" fromId="286" toId="97">
</dataflow>
<dataflow id="364" from="StgValue_363" to="x_assign_2_addr_13" fromId="363" toId="97">
</dataflow>
<dataflow id="365" from="x_assign_2_addr_13" to="x_assign_2_load_13" fromId="97" toId="98">
</dataflow>
<dataflow id="366" from="x_assign_2_addr_12" to="x_assign_2_load_12" fromId="95" toId="99">
</dataflow>
<dataflow id="367" from="x_assign_2_addr_13" to="x_assign_2_load_13" fromId="97" toId="100">
</dataflow>
<dataflow id="368" from="x_assign_2" to="x_assign_2_addr_14" fromId="42" toId="101">
</dataflow>
<dataflow id="369" from="StgValue_286" to="x_assign_2_addr_14" fromId="286" toId="101">
</dataflow>
<dataflow id="371" from="StgValue_370" to="x_assign_2_addr_14" fromId="370" toId="101">
</dataflow>
<dataflow id="372" from="x_assign_2_addr_14" to="x_assign_2_load_14" fromId="101" toId="102">
</dataflow>
<dataflow id="373" from="x_assign_2" to="x_assign_2_addr_15" fromId="42" toId="103">
</dataflow>
<dataflow id="374" from="StgValue_286" to="x_assign_2_addr_15" fromId="286" toId="103">
</dataflow>
<dataflow id="376" from="StgValue_375" to="x_assign_2_addr_15" fromId="375" toId="103">
</dataflow>
<dataflow id="377" from="x_assign_2_addr_15" to="x_assign_2_load_15" fromId="103" toId="104">
</dataflow>
<dataflow id="378" from="x_assign_2_addr_14" to="x_assign_2_load_14" fromId="101" toId="105">
</dataflow>
<dataflow id="379" from="x_assign_2_addr_15" to="x_assign_2_load_15" fromId="103" toId="106">
</dataflow>
<dataflow id="380" from="x_assign_2" to="x_assign_2_addr_16" fromId="42" toId="107">
</dataflow>
<dataflow id="381" from="StgValue_286" to="x_assign_2_addr_16" fromId="286" toId="107">
</dataflow>
<dataflow id="383" from="StgValue_382" to="x_assign_2_addr_16" fromId="382" toId="107">
</dataflow>
<dataflow id="384" from="x_assign_2_addr_16" to="x_assign_2_load_16" fromId="107" toId="108">
</dataflow>
<dataflow id="385" from="x_assign_2" to="x_assign_2_addr_17" fromId="42" toId="109">
</dataflow>
<dataflow id="386" from="StgValue_286" to="x_assign_2_addr_17" fromId="286" toId="109">
</dataflow>
<dataflow id="388" from="StgValue_387" to="x_assign_2_addr_17" fromId="387" toId="109">
</dataflow>
<dataflow id="389" from="x_assign_2_addr_17" to="x_assign_2_load_17" fromId="109" toId="110">
</dataflow>
<dataflow id="390" from="x_assign_2_addr_16" to="x_assign_2_load_16" fromId="107" toId="111">
</dataflow>
<dataflow id="391" from="x_assign_2_addr_17" to="x_assign_2_load_17" fromId="109" toId="112">
</dataflow>
<dataflow id="392" from="x_assign_2" to="x_assign_2_addr_18" fromId="42" toId="113">
</dataflow>
<dataflow id="393" from="StgValue_286" to="x_assign_2_addr_18" fromId="286" toId="113">
</dataflow>
<dataflow id="395" from="StgValue_394" to="x_assign_2_addr_18" fromId="394" toId="113">
</dataflow>
<dataflow id="396" from="x_assign_2_addr_18" to="x_assign_2_load_18" fromId="113" toId="114">
</dataflow>
<dataflow id="397" from="x_assign_2" to="x_assign_2_addr_19" fromId="42" toId="115">
</dataflow>
<dataflow id="398" from="StgValue_286" to="x_assign_2_addr_19" fromId="286" toId="115">
</dataflow>
<dataflow id="400" from="StgValue_399" to="x_assign_2_addr_19" fromId="399" toId="115">
</dataflow>
<dataflow id="401" from="x_assign_2_addr_19" to="x_assign_2_load_19" fromId="115" toId="116">
</dataflow>
<dataflow id="402" from="x_assign_2_addr_18" to="x_assign_2_load_18" fromId="113" toId="117">
</dataflow>
<dataflow id="403" from="x_assign_2_addr_19" to="x_assign_2_load_19" fromId="115" toId="118">
</dataflow>
<dataflow id="404" from="x_assign_2" to="x_assign_2_addr_20" fromId="42" toId="119">
</dataflow>
<dataflow id="405" from="StgValue_286" to="x_assign_2_addr_20" fromId="286" toId="119">
</dataflow>
<dataflow id="407" from="StgValue_406" to="x_assign_2_addr_20" fromId="406" toId="119">
</dataflow>
<dataflow id="408" from="x_assign_2_addr_20" to="x_assign_2_load_20" fromId="119" toId="120">
</dataflow>
<dataflow id="409" from="x_assign_2" to="x_assign_2_addr_21" fromId="42" toId="121">
</dataflow>
<dataflow id="410" from="StgValue_286" to="x_assign_2_addr_21" fromId="286" toId="121">
</dataflow>
<dataflow id="412" from="StgValue_411" to="x_assign_2_addr_21" fromId="411" toId="121">
</dataflow>
<dataflow id="413" from="x_assign_2_addr_21" to="x_assign_2_load_21" fromId="121" toId="122">
</dataflow>
<dataflow id="414" from="x_assign_2_addr_20" to="x_assign_2_load_20" fromId="119" toId="123">
</dataflow>
<dataflow id="415" from="x_assign_2_addr_21" to="x_assign_2_load_21" fromId="121" toId="124">
</dataflow>
<dataflow id="416" from="x_assign_2" to="x_assign_2_addr_22" fromId="42" toId="125">
</dataflow>
<dataflow id="417" from="StgValue_286" to="x_assign_2_addr_22" fromId="286" toId="125">
</dataflow>
<dataflow id="419" from="StgValue_418" to="x_assign_2_addr_22" fromId="418" toId="125">
</dataflow>
<dataflow id="420" from="x_assign_2_addr_22" to="x_assign_2_load_22" fromId="125" toId="126">
</dataflow>
<dataflow id="421" from="x_assign_2" to="x_assign_2_addr_23" fromId="42" toId="127">
</dataflow>
<dataflow id="422" from="StgValue_286" to="x_assign_2_addr_23" fromId="286" toId="127">
</dataflow>
<dataflow id="424" from="StgValue_423" to="x_assign_2_addr_23" fromId="423" toId="127">
</dataflow>
<dataflow id="425" from="x_assign_2_addr_23" to="x_assign_2_load_23" fromId="127" toId="128">
</dataflow>
<dataflow id="426" from="x_assign_2_addr_22" to="x_assign_2_load_22" fromId="125" toId="129">
</dataflow>
<dataflow id="427" from="x_assign_2_addr_23" to="x_assign_2_load_23" fromId="127" toId="130">
</dataflow>
<dataflow id="428" from="x_assign_2" to="x_assign_2_addr_24" fromId="42" toId="131">
</dataflow>
<dataflow id="429" from="StgValue_286" to="x_assign_2_addr_24" fromId="286" toId="131">
</dataflow>
<dataflow id="431" from="StgValue_430" to="x_assign_2_addr_24" fromId="430" toId="131">
</dataflow>
<dataflow id="432" from="x_assign_2_addr_24" to="x_assign_2_load_24" fromId="131" toId="132">
</dataflow>
<dataflow id="433" from="x_assign_2" to="x_assign_2_addr_25" fromId="42" toId="133">
</dataflow>
<dataflow id="434" from="StgValue_286" to="x_assign_2_addr_25" fromId="286" toId="133">
</dataflow>
<dataflow id="436" from="StgValue_435" to="x_assign_2_addr_25" fromId="435" toId="133">
</dataflow>
<dataflow id="437" from="x_assign_2_addr_25" to="x_assign_2_load_25" fromId="133" toId="134">
</dataflow>
<dataflow id="438" from="x_assign_2_addr_24" to="x_assign_2_load_24" fromId="131" toId="135">
</dataflow>
<dataflow id="439" from="x_assign_2_addr_25" to="x_assign_2_load_25" fromId="133" toId="136">
</dataflow>
<dataflow id="440" from="x_assign_2" to="x_assign_2_addr_26" fromId="42" toId="137">
</dataflow>
<dataflow id="441" from="StgValue_286" to="x_assign_2_addr_26" fromId="286" toId="137">
</dataflow>
<dataflow id="443" from="StgValue_442" to="x_assign_2_addr_26" fromId="442" toId="137">
</dataflow>
<dataflow id="444" from="x_assign_2_addr_26" to="x_assign_2_load_26" fromId="137" toId="138">
</dataflow>
<dataflow id="445" from="x_assign_2" to="x_assign_2_addr_27" fromId="42" toId="139">
</dataflow>
<dataflow id="446" from="StgValue_286" to="x_assign_2_addr_27" fromId="286" toId="139">
</dataflow>
<dataflow id="448" from="StgValue_447" to="x_assign_2_addr_27" fromId="447" toId="139">
</dataflow>
<dataflow id="449" from="x_assign_2_addr_27" to="x_assign_2_load_27" fromId="139" toId="140">
</dataflow>
<dataflow id="450" from="x_assign_2_addr_26" to="x_assign_2_load_26" fromId="137" toId="141">
</dataflow>
<dataflow id="451" from="x_assign_2_addr_27" to="x_assign_2_load_27" fromId="139" toId="142">
</dataflow>
<dataflow id="452" from="x_assign_2" to="x_assign_2_addr_28" fromId="42" toId="143">
</dataflow>
<dataflow id="453" from="StgValue_286" to="x_assign_2_addr_28" fromId="286" toId="143">
</dataflow>
<dataflow id="455" from="StgValue_454" to="x_assign_2_addr_28" fromId="454" toId="143">
</dataflow>
<dataflow id="456" from="x_assign_2_addr_28" to="x_assign_2_load_28" fromId="143" toId="144">
</dataflow>
<dataflow id="457" from="x_assign_2" to="x_assign_2_addr_29" fromId="42" toId="145">
</dataflow>
<dataflow id="458" from="StgValue_286" to="x_assign_2_addr_29" fromId="286" toId="145">
</dataflow>
<dataflow id="460" from="StgValue_459" to="x_assign_2_addr_29" fromId="459" toId="145">
</dataflow>
<dataflow id="461" from="x_assign_2_addr_29" to="x_assign_2_load_29" fromId="145" toId="146">
</dataflow>
<dataflow id="462" from="x_assign_2_addr_28" to="x_assign_2_load_28" fromId="143" toId="147">
</dataflow>
<dataflow id="463" from="x_assign_2_addr_29" to="x_assign_2_load_29" fromId="145" toId="148">
</dataflow>
<dataflow id="464" from="x_assign_2" to="x_assign_2_addr_30" fromId="42" toId="149">
</dataflow>
<dataflow id="465" from="StgValue_286" to="x_assign_2_addr_30" fromId="286" toId="149">
</dataflow>
<dataflow id="467" from="StgValue_466" to="x_assign_2_addr_30" fromId="466" toId="149">
</dataflow>
<dataflow id="468" from="x_assign_2_addr_30" to="x_assign_2_load_30" fromId="149" toId="150">
</dataflow>
<dataflow id="469" from="x_assign_2" to="x_assign_2_addr_31" fromId="42" toId="151">
</dataflow>
<dataflow id="470" from="StgValue_286" to="x_assign_2_addr_31" fromId="286" toId="151">
</dataflow>
<dataflow id="472" from="StgValue_471" to="x_assign_2_addr_31" fromId="471" toId="151">
</dataflow>
<dataflow id="473" from="x_assign_2_addr_31" to="x_assign_2_load_31" fromId="151" toId="152">
</dataflow>
<dataflow id="474" from="x_assign_2_addr_30" to="x_assign_2_load_30" fromId="149" toId="153">
</dataflow>
<dataflow id="475" from="x_assign_2_addr_31" to="x_assign_2_load_31" fromId="151" toId="154">
</dataflow>
<dataflow id="477" from="cnn_top_Pipeline_VITIS_LOOP_2835_1" to="call_ln2840" fromId="476" toId="155">
</dataflow>
<dataflow id="478" from="x_assign_2_load" to="call_ln2840" fromId="63" toId="155">
</dataflow>
<dataflow id="479" from="x_assign_2_load_1" to="call_ln2840" fromId="64" toId="155">
</dataflow>
<dataflow id="480" from="x_assign_2_load_2" to="call_ln2840" fromId="69" toId="155">
</dataflow>
<dataflow id="481" from="x_assign_2_load_3" to="call_ln2840" fromId="70" toId="155">
</dataflow>
<dataflow id="482" from="x_assign_2_load_4" to="call_ln2840" fromId="75" toId="155">
</dataflow>
<dataflow id="483" from="x_assign_2_load_5" to="call_ln2840" fromId="76" toId="155">
</dataflow>
<dataflow id="484" from="x_assign_2_load_6" to="call_ln2840" fromId="81" toId="155">
</dataflow>
<dataflow id="485" from="x_assign_2_load_7" to="call_ln2840" fromId="82" toId="155">
</dataflow>
<dataflow id="486" from="x_assign_2_load_8" to="call_ln2840" fromId="87" toId="155">
</dataflow>
<dataflow id="487" from="x_assign_2_load_9" to="call_ln2840" fromId="88" toId="155">
</dataflow>
<dataflow id="488" from="x_assign_2_load_10" to="call_ln2840" fromId="93" toId="155">
</dataflow>
<dataflow id="489" from="x_assign_2_load_11" to="call_ln2840" fromId="94" toId="155">
</dataflow>
<dataflow id="490" from="x_assign_2_load_12" to="call_ln2840" fromId="99" toId="155">
</dataflow>
<dataflow id="491" from="x_assign_2_load_13" to="call_ln2840" fromId="100" toId="155">
</dataflow>
<dataflow id="492" from="x_assign_2_load_14" to="call_ln2840" fromId="105" toId="155">
</dataflow>
<dataflow id="493" from="x_assign_2_load_15" to="call_ln2840" fromId="106" toId="155">
</dataflow>
<dataflow id="494" from="x_assign_2_load_16" to="call_ln2840" fromId="111" toId="155">
</dataflow>
<dataflow id="495" from="x_assign_2_load_17" to="call_ln2840" fromId="112" toId="155">
</dataflow>
<dataflow id="496" from="x_assign_2_load_18" to="call_ln2840" fromId="117" toId="155">
</dataflow>
<dataflow id="497" from="x_assign_2_load_19" to="call_ln2840" fromId="118" toId="155">
</dataflow>
<dataflow id="498" from="x_assign_2_load_20" to="call_ln2840" fromId="123" toId="155">
</dataflow>
<dataflow id="499" from="x_assign_2_load_21" to="call_ln2840" fromId="124" toId="155">
</dataflow>
<dataflow id="500" from="x_assign_2_load_22" to="call_ln2840" fromId="129" toId="155">
</dataflow>
<dataflow id="501" from="x_assign_2_load_23" to="call_ln2840" fromId="130" toId="155">
</dataflow>
<dataflow id="502" from="x_assign_2_load_24" to="call_ln2840" fromId="135" toId="155">
</dataflow>
<dataflow id="503" from="x_assign_2_load_25" to="call_ln2840" fromId="136" toId="155">
</dataflow>
<dataflow id="504" from="x_assign_2_load_26" to="call_ln2840" fromId="141" toId="155">
</dataflow>
<dataflow id="505" from="x_assign_2_load_27" to="call_ln2840" fromId="142" toId="155">
</dataflow>
<dataflow id="506" from="x_assign_2_load_28" to="call_ln2840" fromId="147" toId="155">
</dataflow>
<dataflow id="507" from="x_assign_2_load_29" to="call_ln2840" fromId="148" toId="155">
</dataflow>
<dataflow id="508" from="x_assign_2_load_30" to="call_ln2840" fromId="153" toId="155">
</dataflow>
<dataflow id="509" from="x_assign_2_load_31" to="call_ln2840" fromId="154" toId="155">
</dataflow>
<dataflow id="510" from="y" to="call_ln2840" fromId="202" toId="155">
</dataflow>
<dataflow id="511" from="weight3" to="call_ln2840" fromId="208" toId="155">
</dataflow>
<dataflow id="512" from="bias3" to="call_ln2840" fromId="209" toId="155">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln2785" fromId="513" toId="156">
</dataflow>
<dataflow id="516" from="empty_4" to="spectopmodule_ln2785" fromId="515" toId="156">
</dataflow>
<dataflow id="518" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="517" toId="157">
</dataflow>
<dataflow id="519" from="x" to="specinterface_ln0" fromId="201" toId="157">
</dataflow>
<dataflow id="521" from="empty_6" to="specinterface_ln0" fromId="520" toId="157">
</dataflow>
<dataflow id="523" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="524" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="526" from="empty_1" to="specinterface_ln0" fromId="525" toId="157">
</dataflow>
<dataflow id="527" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="528" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="530" from="empty_0" to="specinterface_ln0" fromId="529" toId="157">
</dataflow>
<dataflow id="532" from="empty_7" to="specinterface_ln0" fromId="531" toId="157">
</dataflow>
<dataflow id="533" from="empty_1" to="specinterface_ln0" fromId="525" toId="157">
</dataflow>
<dataflow id="534" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="535" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="536" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="537" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="538" from="empty_1" to="specinterface_ln0" fromId="525" toId="157">
</dataflow>
<dataflow id="539" from="empty_1" to="specinterface_ln0" fromId="525" toId="157">
</dataflow>
<dataflow id="541" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="157">
</dataflow>
<dataflow id="542" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="157">
</dataflow>
<dataflow id="543" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="517" toId="158">
</dataflow>
<dataflow id="544" from="x" to="specinterface_ln0" fromId="201" toId="158">
</dataflow>
<dataflow id="546" from="empty" to="specinterface_ln0" fromId="545" toId="158">
</dataflow>
<dataflow id="547" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="548" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="549" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="551" from="StgValue_550" to="specinterface_ln0" fromId="550" toId="158">
</dataflow>
<dataflow id="552" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="553" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="554" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="555" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="556" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="557" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="558" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="559" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="560" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="561" from="empty_1" to="specinterface_ln0" fromId="525" toId="158">
</dataflow>
<dataflow id="562" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="158">
</dataflow>
<dataflow id="563" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="158">
</dataflow>
<dataflow id="565" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="564" toId="159">
</dataflow>
<dataflow id="566" from="x" to="specmemcore_ln0" fromId="201" toId="159">
</dataflow>
<dataflow id="568" from="StgValue_567" to="specmemcore_ln0" fromId="567" toId="159">
</dataflow>
<dataflow id="570" from="StgValue_569" to="specmemcore_ln0" fromId="569" toId="159">
</dataflow>
<dataflow id="571" from="StgValue_210" to="specmemcore_ln0" fromId="210" toId="159">
</dataflow>
<dataflow id="573" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="572" toId="160">
</dataflow>
<dataflow id="574" from="x" to="specbitsmap_ln0" fromId="201" toId="160">
</dataflow>
<dataflow id="575" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="517" toId="161">
</dataflow>
<dataflow id="576" from="y" to="specinterface_ln0" fromId="202" toId="161">
</dataflow>
<dataflow id="577" from="empty_6" to="specinterface_ln0" fromId="520" toId="161">
</dataflow>
<dataflow id="578" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="579" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="580" from="empty_1" to="specinterface_ln0" fromId="525" toId="161">
</dataflow>
<dataflow id="581" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="582" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="583" from="empty_0" to="specinterface_ln0" fromId="529" toId="161">
</dataflow>
<dataflow id="585" from="empty_11" to="specinterface_ln0" fromId="584" toId="161">
</dataflow>
<dataflow id="586" from="empty_1" to="specinterface_ln0" fromId="525" toId="161">
</dataflow>
<dataflow id="587" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="588" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="589" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="590" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="591" from="empty_1" to="specinterface_ln0" fromId="525" toId="161">
</dataflow>
<dataflow id="592" from="empty_1" to="specinterface_ln0" fromId="525" toId="161">
</dataflow>
<dataflow id="593" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="161">
</dataflow>
<dataflow id="594" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="161">
</dataflow>
<dataflow id="595" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="517" toId="162">
</dataflow>
<dataflow id="596" from="y" to="specinterface_ln0" fromId="202" toId="162">
</dataflow>
<dataflow id="597" from="empty" to="specinterface_ln0" fromId="545" toId="162">
</dataflow>
<dataflow id="598" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="599" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="600" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="601" from="StgValue_550" to="specinterface_ln0" fromId="550" toId="162">
</dataflow>
<dataflow id="602" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="603" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="604" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="605" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="606" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="607" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="608" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="609" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="610" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="611" from="empty_1" to="specinterface_ln0" fromId="525" toId="162">
</dataflow>
<dataflow id="612" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="162">
</dataflow>
<dataflow id="613" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="162">
</dataflow>
<dataflow id="614" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="564" toId="163">
</dataflow>
<dataflow id="615" from="y" to="specmemcore_ln0" fromId="202" toId="163">
</dataflow>
<dataflow id="616" from="StgValue_567" to="specmemcore_ln0" fromId="567" toId="163">
</dataflow>
<dataflow id="617" from="StgValue_569" to="specmemcore_ln0" fromId="569" toId="163">
</dataflow>
<dataflow id="618" from="StgValue_210" to="specmemcore_ln0" fromId="210" toId="163">
</dataflow>
<dataflow id="619" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="572" toId="164">
</dataflow>
<dataflow id="620" from="y" to="specbitsmap_ln0" fromId="202" toId="164">
</dataflow>
<dataflow id="621" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="517" toId="165">
</dataflow>
<dataflow id="622" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="623" from="empty_6" to="specinterface_ln0" fromId="520" toId="165">
</dataflow>
<dataflow id="624" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="625" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="626" from="empty_1" to="specinterface_ln0" fromId="525" toId="165">
</dataflow>
<dataflow id="627" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="628" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="629" from="empty_0" to="specinterface_ln0" fromId="529" toId="165">
</dataflow>
<dataflow id="630" from="empty_1" to="specinterface_ln0" fromId="525" toId="165">
</dataflow>
<dataflow id="631" from="empty_1" to="specinterface_ln0" fromId="525" toId="165">
</dataflow>
<dataflow id="632" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="633" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="634" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="635" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="636" from="empty_1" to="specinterface_ln0" fromId="525" toId="165">
</dataflow>
<dataflow id="637" from="empty_1" to="specinterface_ln0" fromId="525" toId="165">
</dataflow>
<dataflow id="638" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="165">
</dataflow>
<dataflow id="639" from="StgValue_522" to="specinterface_ln0" fromId="522" toId="165">
</dataflow>
<dataflow id="640" from="cnn_top_Pipeline_VITIS_LOOP_2835_1" to="call_ln2840" fromId="476" toId="166">
</dataflow>
<dataflow id="641" from="x_assign_2_load" to="call_ln2840" fromId="63" toId="166">
</dataflow>
<dataflow id="642" from="x_assign_2_load_1" to="call_ln2840" fromId="64" toId="166">
</dataflow>
<dataflow id="643" from="x_assign_2_load_2" to="call_ln2840" fromId="69" toId="166">
</dataflow>
<dataflow id="644" from="x_assign_2_load_3" to="call_ln2840" fromId="70" toId="166">
</dataflow>
<dataflow id="645" from="x_assign_2_load_4" to="call_ln2840" fromId="75" toId="166">
</dataflow>
<dataflow id="646" from="x_assign_2_load_5" to="call_ln2840" fromId="76" toId="166">
</dataflow>
<dataflow id="647" from="x_assign_2_load_6" to="call_ln2840" fromId="81" toId="166">
</dataflow>
<dataflow id="648" from="x_assign_2_load_7" to="call_ln2840" fromId="82" toId="166">
</dataflow>
<dataflow id="649" from="x_assign_2_load_8" to="call_ln2840" fromId="87" toId="166">
</dataflow>
<dataflow id="650" from="x_assign_2_load_9" to="call_ln2840" fromId="88" toId="166">
</dataflow>
<dataflow id="651" from="x_assign_2_load_10" to="call_ln2840" fromId="93" toId="166">
</dataflow>
<dataflow id="652" from="x_assign_2_load_11" to="call_ln2840" fromId="94" toId="166">
</dataflow>
<dataflow id="653" from="x_assign_2_load_12" to="call_ln2840" fromId="99" toId="166">
</dataflow>
<dataflow id="654" from="x_assign_2_load_13" to="call_ln2840" fromId="100" toId="166">
</dataflow>
<dataflow id="655" from="x_assign_2_load_14" to="call_ln2840" fromId="105" toId="166">
</dataflow>
<dataflow id="656" from="x_assign_2_load_15" to="call_ln2840" fromId="106" toId="166">
</dataflow>
<dataflow id="657" from="x_assign_2_load_16" to="call_ln2840" fromId="111" toId="166">
</dataflow>
<dataflow id="658" from="x_assign_2_load_17" to="call_ln2840" fromId="112" toId="166">
</dataflow>
<dataflow id="659" from="x_assign_2_load_18" to="call_ln2840" fromId="117" toId="166">
</dataflow>
<dataflow id="660" from="x_assign_2_load_19" to="call_ln2840" fromId="118" toId="166">
</dataflow>
<dataflow id="661" from="x_assign_2_load_20" to="call_ln2840" fromId="123" toId="166">
</dataflow>
<dataflow id="662" from="x_assign_2_load_21" to="call_ln2840" fromId="124" toId="166">
</dataflow>
<dataflow id="663" from="x_assign_2_load_22" to="call_ln2840" fromId="129" toId="166">
</dataflow>
<dataflow id="664" from="x_assign_2_load_23" to="call_ln2840" fromId="130" toId="166">
</dataflow>
<dataflow id="665" from="x_assign_2_load_24" to="call_ln2840" fromId="135" toId="166">
</dataflow>
<dataflow id="666" from="x_assign_2_load_25" to="call_ln2840" fromId="136" toId="166">
</dataflow>
<dataflow id="667" from="x_assign_2_load_26" to="call_ln2840" fromId="141" toId="166">
</dataflow>
<dataflow id="668" from="x_assign_2_load_27" to="call_ln2840" fromId="142" toId="166">
</dataflow>
<dataflow id="669" from="x_assign_2_load_28" to="call_ln2840" fromId="147" toId="166">
</dataflow>
<dataflow id="670" from="x_assign_2_load_29" to="call_ln2840" fromId="148" toId="166">
</dataflow>
<dataflow id="671" from="x_assign_2_load_30" to="call_ln2840" fromId="153" toId="166">
</dataflow>
<dataflow id="672" from="x_assign_2_load_31" to="call_ln2840" fromId="154" toId="166">
</dataflow>
<dataflow id="673" from="y" to="call_ln2840" fromId="202" toId="166">
</dataflow>
<dataflow id="674" from="weight3" to="call_ln2840" fromId="208" toId="166">
</dataflow>
<dataflow id="675" from="bias3" to="call_ln2840" fromId="209" toId="166">
</dataflow>
</dataflows>


</stg>
