// Seed: 3594012143
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    id_3 <= 1;
  end
  module_0();
  reg id_8 = {id_8, id_3};
  assign id_6 = 1'd0;
endmodule
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output wand id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    output uwire id_6,
    output wor id_7,
    output tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input supply0 module_2,
    input supply1 id_12,
    output supply0 id_13
);
  id_15 :
  assert property (@(negedge 1) 1)
  else $display(1);
  always disable id_16;
  module_0();
  wire id_17;
  assign id_0 = 1;
  wire id_18;
  assign id_13 = 1;
endmodule
