Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Jul  3 14:26:30 2020
| Host         : FB1-CSE-G530-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.170        0.000                      0                28058        0.021        0.000                      0                28058        4.020        0.000                       0                 25920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.170        0.000                      0                28058        0.021        0.000                      0                28058        4.020        0.000                       0                 25920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 2.148ns (21.725%)  route 7.739ns (78.275%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.643     2.937    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/Q
                         net (fo=65, routed)          7.739    11.132    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/Q[1]
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.124    11.256 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98/O
                         net (fo=1, routed)           0.000    11.256    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98_n_0
    SLICE_X97Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.806    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98_n_0
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98_n_0
    SLICE_X97Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.148    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98_n_0
    SLICE_X97Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.262    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.376    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.490    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.824 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__98/O[1]
                         net (fo=1, routed)           0.000    12.824    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum01_out[29]
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.778    12.957    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/s00_axi_aclk
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[29]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[29]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 2.127ns (21.558%)  route 7.739ns (78.442%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.643     2.937    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/Q
                         net (fo=65, routed)          7.739    11.132    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/Q[1]
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.124    11.256 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98/O
                         net (fo=1, routed)           0.000    11.256    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98_n_0
    SLICE_X97Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.806    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98_n_0
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98_n_0
    SLICE_X97Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.148    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98_n_0
    SLICE_X97Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.262    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.376    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.490    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.803 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__98/O[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum01_out[31]
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.778    12.957    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/s00_axi_aclk
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[31]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[31]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 2.034ns (21.144%)  route 7.586ns (78.856%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.868 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.757     3.051    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=65, routed)          7.577    11.084    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[31][5]
    SLICE_X107Y22        LUT2 (Prop_lut2_I1_O)        0.124    11.208 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum[7]_i_4__38/O
                         net (fo=1, routed)           0.000    11.208    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum[7]_i_4__38_n_0
    SLICE_X107Y22        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.758 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    11.758    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__38_n_0
    SLICE_X107Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    11.872    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__38_n_0
    SLICE_X107Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__38/CO[3]
                         net (fo=1, routed)           0.009    11.995    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__38_n_0
    SLICE_X107Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.109    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__38_n_0
    SLICE_X107Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.223    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__38_n_0
    SLICE_X107Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.337    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__38_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.671 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__38/O[1]
                         net (fo=1, routed)           0.000    12.671    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum0[29]
    SLICE_X107Y28        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.688    12.868    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/s00_axi_aclk
    SLICE_X107Y28        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[29]/C
                         clock pessimism              0.129    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X107Y28        FDRE (Setup_fdre_C_D)        0.062    12.904    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[29]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 2.013ns (20.972%)  route 7.586ns (79.028%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.868 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.757     3.051    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=65, routed)          7.577    11.084    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[31][5]
    SLICE_X107Y22        LUT2 (Prop_lut2_I1_O)        0.124    11.208 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum[7]_i_4__38/O
                         net (fo=1, routed)           0.000    11.208    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum[7]_i_4__38_n_0
    SLICE_X107Y22        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.758 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    11.758    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__38_n_0
    SLICE_X107Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    11.872    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__38_n_0
    SLICE_X107Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.986 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__38/CO[3]
                         net (fo=1, routed)           0.009    11.995    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__38_n_0
    SLICE_X107Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.109 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.109    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__38_n_0
    SLICE_X107Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.223 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.223    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__38_n_0
    SLICE_X107Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.337 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__38/CO[3]
                         net (fo=1, routed)           0.000    12.337    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__38_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.650 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__38/O[3]
                         net (fo=1, routed)           0.000    12.650    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum0[31]
    SLICE_X107Y28        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.688    12.868    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/s00_axi_aclk
    SLICE_X107Y28        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[31]/C
                         clock pessimism              0.129    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X107Y28        FDRE (Setup_fdre_C_D)        0.062    12.904    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[47].middle.encrypt/sig_out_y_sum_reg[31]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.594ns  (logic 2.034ns (21.201%)  route 7.560ns (78.799%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.757     3.051    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=65, routed)          7.560    11.067    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[31][5]
    SLICE_X109Y16        LUT2 (Prop_lut2_I1_O)        0.124    11.191 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum[7]_i_4__37/O
                         net (fo=1, routed)           0.000    11.191    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum[7]_i_4__37_n_0
    SLICE_X109Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.741 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.741    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__37_n_0
    SLICE_X109Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.855 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__37_n_0
    SLICE_X109Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__37_n_0
    SLICE_X109Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.083    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__37_n_0
    SLICE_X109Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.197 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.197    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__37_n_0
    SLICE_X109Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.311 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.311    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__37_n_0
    SLICE_X109Y22        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.645 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__37/O[1]
                         net (fo=1, routed)           0.000    12.645    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum0[29]
    SLICE_X109Y22        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.686    12.865    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/s00_axi_aclk
    SLICE_X109Y22        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[29]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X109Y22        FDRE (Setup_fdre_C_D)        0.062    12.902    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[29]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 2.053ns (20.966%)  route 7.739ns (79.034%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.643     2.937    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/Q
                         net (fo=65, routed)          7.739    11.132    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/Q[1]
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.124    11.256 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98/O
                         net (fo=1, routed)           0.000    11.256    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98_n_0
    SLICE_X97Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.806    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98_n_0
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98_n_0
    SLICE_X97Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.148    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98_n_0
    SLICE_X97Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.262    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.376    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.490    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.729 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__98/O[2]
                         net (fo=1, routed)           0.000    12.729    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum01_out[30]
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.778    12.957    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/s00_axi_aclk
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[30]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[30]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/sig_out_y_sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 1.885ns (19.726%)  route 7.671ns (80.274%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 12.861 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.757     3.051    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[7]/Q
                         net (fo=65, routed)          7.671    11.178    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[31][7]
    SLICE_X107Y51        LUT2 (Prop_lut2_I1_O)        0.124    11.302 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum[7]_i_2__2/O
                         net (fo=1, routed)           0.000    11.302    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum[7]_i_2__2_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.703 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.703    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__2_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.817    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__2_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.931    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__2_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.045    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__2_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.159    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__2_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.273    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__2_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.607 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[27].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.607    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/sig_out_y_sum0[29]
    SLICE_X107Y57        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/sig_out_y_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.682    12.861    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/s00_axi_aclk
    SLICE_X107Y57        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/sig_out_y_sum_reg[29]/C
                         clock pessimism              0.115    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X107Y57        FDRE (Setup_fdre_C_D)        0.062    12.884    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[28].middle.encrypt/sig_out_y_sum_reg[29]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.013ns (21.028%)  route 7.560ns (78.972%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.757     3.051    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=65, routed)          7.560    11.067    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[31][5]
    SLICE_X109Y16        LUT2 (Prop_lut2_I1_O)        0.124    11.191 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum[7]_i_4__37/O
                         net (fo=1, routed)           0.000    11.191    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum[7]_i_4__37_n_0
    SLICE_X109Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.741 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.741    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__37_n_0
    SLICE_X109Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.855 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__37_n_0
    SLICE_X109Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__37_n_0
    SLICE_X109Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.083    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__37_n_0
    SLICE_X109Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.197 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.197    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__37_n_0
    SLICE_X109Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.311 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__37/CO[3]
                         net (fo=1, routed)           0.000    12.311    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__37_n_0
    SLICE_X109Y22        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.624 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[45].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__37/O[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum0[31]
    SLICE_X109Y22        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.686    12.865    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/s00_axi_aclk
    SLICE_X109Y22        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[31]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X109Y22        FDRE (Setup_fdre_C_D)        0.062    12.902    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[46].middle.encrypt/sig_out_y_sum_reg[31]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 2.037ns (20.836%)  route 7.739ns (79.164%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.643     2.937    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/Q
                         net (fo=65, routed)          7.739    11.132    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/Q[1]
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.124    11.256 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98/O
                         net (fo=1, routed)           0.000    11.256    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98_n_0
    SLICE_X97Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.806    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98_n_0
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98_n_0
    SLICE_X97Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.148    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98_n_0
    SLICE_X97Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.262    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.376    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.490    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.713 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[31]_i_1__98/O[0]
                         net (fo=1, routed)           0.000    12.713    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum01_out[28]
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.778    12.957    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/s00_axi_aclk
    SLICE_X97Y137        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[28]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[28]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 2.034ns (20.812%)  route 7.739ns (79.188%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.643     2.937    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg20_reg[1]/Q
                         net (fo=65, routed)          7.739    11.132    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/Q[1]
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.124    11.256 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98/O
                         net (fo=1, routed)           0.000    11.256    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum[3]_i_4__98_n_0
    SLICE_X97Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.806 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.806    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[3]_i_1__98_n_0
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    11.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[7]_i_1__98_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[11]_i_1__98_n_0
    SLICE_X97Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.148    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[15]_i_1__98_n_0
    SLICE_X97Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.262    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[19]_i_1__98_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    12.376    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[23]_i_1__98_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.710 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[31].middle.reg_sum/sig_out_y_sum_reg[27]_i_1__98/O[1]
                         net (fo=1, routed)           0.000    12.710    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum01_out[25]
    SLICE_X97Y136        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       1.777    12.956    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/s00_axi_aclk
    SLICE_X97Y136        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[25]/C
                         clock pessimism              0.129    13.085    
                         clock uncertainty           -0.154    12.931    
    SLICE_X97Y136        FDRE (Setup_fdre_C_D)        0.062    12.993    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[32].middle.decrypt/sig_out_y_sum_reg[25]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.429%)  route 0.217ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[14]/Q
                         net (fo=5, routed)           0.217     1.248    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[14]
    SLICE_X52Y51         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.821     1.187    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y51         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[14]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.429%)  route 0.217ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[22]/Q
                         net (fo=5, routed)           0.217     1.248    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[22]
    SLICE_X52Y53         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.820     1.186    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y53         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[22]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.encrypt/sig_out_y_v1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.755%)  route 0.187ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.584     0.920    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.encrypt/s00_axi_aclk
    SLICE_X86Y50         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.encrypt/sig_out_y_v1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.encrypt/sig_out_y_v1_reg[15]/Q
                         net (fo=1, routed)           0.187     1.270    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/D[15]
    SLICE_X89Y47         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.859     1.225    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/s00_axi_aclk
    SLICE_X89Y47         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/reg_out_reg[15]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y47         FDRE (Hold_fdre_C_D)         0.051     1.246    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[42].middle.reg_v1/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/sig_out_y_v1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.374ns (77.315%)  route 0.110ns (22.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.580     0.916    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/s00_axi_aclk
    SLICE_X66Y98         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/reg_out_reg[14]/Q
                         net (fo=2, routed)           0.109     1.189    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_v1[7]_550[14]
    SLICE_X65Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.306 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_out_y_v1_reg[15]_i_1__67/CO[3]
                         net (fo=1, routed)           0.000     1.306    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_out_y_v1_reg[15]_i_1__67_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.345 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_out_y_v1_reg[19]_i_1__67/CO[3]
                         net (fo=1, routed)           0.001     1.345    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_out_y_v1_reg[19]_i_1__67_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.399 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[7].middle.reg_v1/sig_out_y_v1_reg[23]_i_1__67/O[0]
                         net (fo=1, routed)           0.000     1.399    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/sig_out_y_v102_out[20]
    SLICE_X65Y100        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/sig_out_y_v1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.935     1.301    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/s00_axi_aclk
    SLICE_X65Y100        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/sig_out_y_v1_reg[20]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[8].middle.decrypt/sig_out_y_v1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.encrypt/sig_out_y_sum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.416%)  route 0.205ns (55.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.574     0.910    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.encrypt/s00_axi_aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.encrypt/sig_out_y_sum_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.encrypt/sig_out_y_sum_reg[22]/Q
                         net (fo=3, routed)           0.205     1.279    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/D[22]
    SLICE_X26Y49         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.860     1.226    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/s00_axi_aclk
    SLICE_X26Y49         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/reg_out_reg[22]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.053     1.249    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[2].middle.reg_sum/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.191%)  route 0.228ns (61.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[18]/Q
                         net (fo=5, routed)           0.228     1.260    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[18]
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.821     1.187    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[18]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.076     1.228    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.decrypt/sig_out_y_sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/reg_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.100%)  route 0.229ns (61.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.630     0.966    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.decrypt/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.decrypt/sig_out_y_sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.decrypt/sig_out_y_sum_reg[14]/Q
                         net (fo=3, routed)           0.229     1.336    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/D[14]
    SLICE_X47Y112        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.906     1.272    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/s00_axi_aclk
    SLICE_X47Y112        FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/reg_out_reg[14]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X47Y112        FDRE (Hold_fdre_C_D)         0.070     1.303    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/decrypt_oliver/multiple_blocks[49].middle.reg_sum/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.889%)  route 0.231ns (62.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[19]/Q
                         net (fo=5, routed)           0.231     1.263    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[19]
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.821     1.187    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y52         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[19]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.078     1.230    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.191%)  route 0.228ns (61.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[26]/Q
                         net (fo=6, routed)           0.228     1.260    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[26]
    SLICE_X52Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.820     1.186    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[26]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.076     1.227    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.889%)  route 0.231ns (62.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.555     0.891    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.encrypt/sig_out_y_v0_reg[27]/Q
                         net (fo=4, routed)           0.231     1.263    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/D[27]
    SLICE_X52Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25920, routed)       0.820     1.186    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/s00_axi_aclk
    SLICE_X52Y54         FDRE                                         r  design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[27]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.078     1.229    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/encrypt_oliver/multiple_blocks[18].middle.reg_v0/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y84    design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



