
STM32_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003164  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003270  08003270  00013270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003294  08003294  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003294  08003294  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003294  08003294  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003294  08003294  00013294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003298  08003298  00013298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0800329c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000064  08003300  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08003300  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008f0d  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020de  00000000  00000000  00028fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b68  00000000  00000000  0002b0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000892  00000000  00000000  0002bc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017957  00000000  00000000  0002c4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f211  00000000  00000000  00043e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082768  00000000  00000000  00053022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002b28  00000000  00000000  000d578c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000d82b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08003258 	.word	0x08003258

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08003258 	.word	0x08003258

0800014c <CHECKCO>:
#include "button.h"

int checkco=0;

int CHECKCO()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	return checkco;
 8000150:	4b02      	ldr	r3, [pc, #8]	; (800015c <CHECKCO+0x10>)
 8000152:	681b      	ldr	r3, [r3, #0]
}
 8000154:	4618      	mov	r0, r3
 8000156:	46bd      	mov	sp, r7
 8000158:	bc80      	pop	{r7}
 800015a:	4770      	bx	lr
 800015c:	20000080 	.word	0x20000080

08000160 <getkeyinput>:

void getkeyinput()
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
	getkeyinput1();
 8000164:	f000 f8cc 	bl	8000300 <getkeyinput1>
	getkeyinput3();
 8000168:	f000 fa36 	bl	80005d8 <getkeyinput3>
	if(is_button3_press()==1)
 800016c:	f000 fa22 	bl	80005b4 <is_button3_press>
 8000170:	4603      	mov	r3, r0
 8000172:	2b01      	cmp	r3, #1
 8000174:	d10e      	bne.n	8000194 <getkeyinput+0x34>
	{
		  if(checkco==0)
 8000176:	4b3b      	ldr	r3, [pc, #236]	; (8000264 <getkeyinput+0x104>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	2b00      	cmp	r3, #0
 800017c:	d103      	bne.n	8000186 <getkeyinput+0x26>
		  {checkco=1;}
 800017e:	4b39      	ldr	r3, [pc, #228]	; (8000264 <getkeyinput+0x104>)
 8000180:	2201      	movs	r2, #1
 8000182:	601a      	str	r2, [r3, #0]
 8000184:	e006      	b.n	8000194 <getkeyinput+0x34>
		  else if(checkco==1)
 8000186:	4b37      	ldr	r3, [pc, #220]	; (8000264 <getkeyinput+0x104>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	2b01      	cmp	r3, #1
 800018c:	d102      	bne.n	8000194 <getkeyinput+0x34>
		  {checkco=0;}
 800018e:	4b35      	ldr	r3, [pc, #212]	; (8000264 <getkeyinput+0x104>)
 8000190:	2200      	movs	r2, #0
 8000192:	601a      	str	r2, [r3, #0]
	}
	switch (mode)
 8000194:	4b34      	ldr	r3, [pc, #208]	; (8000268 <getkeyinput+0x108>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	3b01      	subs	r3, #1
 800019a:	2b03      	cmp	r3, #3
 800019c:	d857      	bhi.n	800024e <getkeyinput+0xee>
 800019e:	a201      	add	r2, pc, #4	; (adr r2, 80001a4 <getkeyinput+0x44>)
 80001a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001a4:	080001b5 	.word	0x080001b5
 80001a8:	080001d7 	.word	0x080001d7
 80001ac:	080001ff 	.word	0x080001ff
 80001b0:	08000227 	.word	0x08000227
	{
	case 1 :
		if(checkco==1)
 80001b4:	4b2b      	ldr	r3, [pc, #172]	; (8000264 <getkeyinput+0x104>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d105      	bne.n	80001c8 <getkeyinput+0x68>
	    {
			fsm_run();
 80001bc:	f000 fefa 	bl	8000fb4 <fsm_run>
		    display_traffic1();
 80001c0:	f001 faae 	bl	8001720 <display_traffic1>
			display_traffic2();
 80001c4:	f001 fbea 	bl	800199c <display_traffic2>
	    }
	    if(checkco==0)
 80001c8:	4b26      	ldr	r3, [pc, #152]	; (8000264 <getkeyinput+0x104>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d140      	bne.n	8000252 <getkeyinput+0xf2>
		{
			turn_off();
 80001d0:	f000 fef8 	bl	8000fc4 <turn_off>
	    }
		break;
 80001d4:	e03d      	b.n	8000252 <getkeyinput+0xf2>
	case 2 :
		if(checkco==1)
 80001d6:	4b23      	ldr	r3, [pc, #140]	; (8000264 <getkeyinput+0x104>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	2b01      	cmp	r3, #1
 80001dc:	d108      	bne.n	80001f0 <getkeyinput+0x90>
	    {
			if(timerforled==0)
 80001de:	4b23      	ldr	r3, [pc, #140]	; (800026c <getkeyinput+0x10c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d102      	bne.n	80001ec <getkeyinput+0x8c>
			{
				timerforled=50;
 80001e6:	4b21      	ldr	r3, [pc, #132]	; (800026c <getkeyinput+0x10c>)
 80001e8:	2232      	movs	r2, #50	; 0x32
 80001ea:	601a      	str	r2, [r3, #0]
			}
			getkeyinput2();
 80001ec:	f000 f95c 	bl	80004a8 <getkeyinput2>
	    }
	    if(checkco==0)
 80001f0:	4b1c      	ldr	r3, [pc, #112]	; (8000264 <getkeyinput+0x104>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d12e      	bne.n	8000256 <getkeyinput+0xf6>
		{
			turn_off();
 80001f8:	f000 fee4 	bl	8000fc4 <turn_off>
	    }
		break;
 80001fc:	e02b      	b.n	8000256 <getkeyinput+0xf6>
	case 3 :
		if(checkco==1)
 80001fe:	4b19      	ldr	r3, [pc, #100]	; (8000264 <getkeyinput+0x104>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	2b01      	cmp	r3, #1
 8000204:	d108      	bne.n	8000218 <getkeyinput+0xb8>
	    {
			if(timerforled==0)
 8000206:	4b19      	ldr	r3, [pc, #100]	; (800026c <getkeyinput+0x10c>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d102      	bne.n	8000214 <getkeyinput+0xb4>
			{
				timerforled=50;
 800020e:	4b17      	ldr	r3, [pc, #92]	; (800026c <getkeyinput+0x10c>)
 8000210:	2232      	movs	r2, #50	; 0x32
 8000212:	601a      	str	r2, [r3, #0]
			}
			getkeyinput2();
 8000214:	f000 f948 	bl	80004a8 <getkeyinput2>
	    }
	    if(checkco==0)
 8000218:	4b12      	ldr	r3, [pc, #72]	; (8000264 <getkeyinput+0x104>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d11c      	bne.n	800025a <getkeyinput+0xfa>
		{
			turn_off();
 8000220:	f000 fed0 	bl	8000fc4 <turn_off>
	    }
		break;
 8000224:	e019      	b.n	800025a <getkeyinput+0xfa>
	case 4 :
		if(checkco==1)
 8000226:	4b0f      	ldr	r3, [pc, #60]	; (8000264 <getkeyinput+0x104>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	2b01      	cmp	r3, #1
 800022c:	d108      	bne.n	8000240 <getkeyinput+0xe0>
	    {
			if(timerforled==0)
 800022e:	4b0f      	ldr	r3, [pc, #60]	; (800026c <getkeyinput+0x10c>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d102      	bne.n	800023c <getkeyinput+0xdc>
			{
			   timerforled=50;
 8000236:	4b0d      	ldr	r3, [pc, #52]	; (800026c <getkeyinput+0x10c>)
 8000238:	2232      	movs	r2, #50	; 0x32
 800023a:	601a      	str	r2, [r3, #0]
			}
			getkeyinput2();
 800023c:	f000 f934 	bl	80004a8 <getkeyinput2>
	    }
	    if(checkco==0)
 8000240:	4b08      	ldr	r3, [pc, #32]	; (8000264 <getkeyinput+0x104>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d10a      	bne.n	800025e <getkeyinput+0xfe>
		{
			turn_off();
 8000248:	f000 febc 	bl	8000fc4 <turn_off>
	    }
		 break;
 800024c:	e007      	b.n	800025e <getkeyinput+0xfe>
	default : break;
 800024e:	bf00      	nop
 8000250:	e006      	b.n	8000260 <getkeyinput+0x100>
		break;
 8000252:	bf00      	nop
 8000254:	e004      	b.n	8000260 <getkeyinput+0x100>
		break;
 8000256:	bf00      	nop
 8000258:	e002      	b.n	8000260 <getkeyinput+0x100>
		break;
 800025a:	bf00      	nop
 800025c:	e000      	b.n	8000260 <getkeyinput+0x100>
		 break;
 800025e:	bf00      	nop
	}

}
 8000260:	bf00      	nop
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000080 	.word	0x20000080
 8000268:	20000018 	.word	0x20000018
 800026c:	20000020 	.word	0x20000020

08000270 <checkchedo>:
int timercountdown = 200;

int mode = 1;

void checkchedo()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	if(CHECKCO()==0)
 8000274:	f7ff ff6a 	bl	800014c <CHECKCO>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d135      	bne.n	80002ea <checkchedo+0x7a>
	{
	switch (count)
 800027e:	4b1e      	ldr	r3, [pc, #120]	; (80002f8 <checkchedo+0x88>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	3b01      	subs	r3, #1
 8000284:	2b03      	cmp	r3, #3
 8000286:	d82f      	bhi.n	80002e8 <checkchedo+0x78>
 8000288:	a201      	add	r2, pc, #4	; (adr r2, 8000290 <checkchedo+0x20>)
 800028a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800028e:	bf00      	nop
 8000290:	080002a1 	.word	0x080002a1
 8000294:	080002b3 	.word	0x080002b3
 8000298:	080002c5 	.word	0x080002c5
 800029c:	080002d7 	.word	0x080002d7
	{
	case 1 :
		update7SEGa(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f000 f9e9 	bl	8000678 <update7SEGa>
		display7SEGa(count);
 80002a6:	4b14      	ldr	r3, [pc, #80]	; (80002f8 <checkchedo+0x88>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 fa0e 	bl	80006cc <display7SEGa>
		break;
 80002b0:	e01b      	b.n	80002ea <checkchedo+0x7a>
	case 2 :
		update7SEGa(1);
 80002b2:	2001      	movs	r0, #1
 80002b4:	f000 f9e0 	bl	8000678 <update7SEGa>
		display7SEGa(count);
 80002b8:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <checkchedo+0x88>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 fa05 	bl	80006cc <display7SEGa>
		break;
 80002c2:	e012      	b.n	80002ea <checkchedo+0x7a>
	case 3 :
		update7SEGa(1);
 80002c4:	2001      	movs	r0, #1
 80002c6:	f000 f9d7 	bl	8000678 <update7SEGa>
		display7SEGa(count);
 80002ca:	4b0b      	ldr	r3, [pc, #44]	; (80002f8 <checkchedo+0x88>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 f9fc 	bl	80006cc <display7SEGa>
		break;
 80002d4:	e009      	b.n	80002ea <checkchedo+0x7a>
	case 4 :
		update7SEGa(1);
 80002d6:	2001      	movs	r0, #1
 80002d8:	f000 f9ce 	bl	8000678 <update7SEGa>
		display7SEGa(count);
 80002dc:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <checkchedo+0x88>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 f9f3 	bl	80006cc <display7SEGa>
		break;
 80002e6:	e000      	b.n	80002ea <checkchedo+0x7a>
	default : break;
 80002e8:	bf00      	nop
	}
	}
	mode=count;
 80002ea:	4b03      	ldr	r3, [pc, #12]	; (80002f8 <checkchedo+0x88>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a03      	ldr	r2, [pc, #12]	; (80002fc <checkchedo+0x8c>)
 80002f0:	6013      	str	r3, [r2, #0]

}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	20000000 	.word	0x20000000
 80002fc:	20000018 	.word	0x20000018

08000300 <getkeyinput1>:

void getkeyinput1()
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	keyreg0=keyreg1;
 8000304:	4b25      	ldr	r3, [pc, #148]	; (800039c <getkeyinput1+0x9c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a25      	ldr	r2, [pc, #148]	; (80003a0 <getkeyinput1+0xa0>)
 800030a:	6013      	str	r3, [r2, #0]
	keyreg1=keyreg2;
 800030c:	4b25      	ldr	r3, [pc, #148]	; (80003a4 <getkeyinput1+0xa4>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a22      	ldr	r2, [pc, #136]	; (800039c <getkeyinput1+0x9c>)
 8000312:	6013      	str	r3, [r2, #0]
	keyreg2=HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000314:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000318:	4823      	ldr	r0, [pc, #140]	; (80003a8 <getkeyinput1+0xa8>)
 800031a:	f001 ff63 	bl	80021e4 <HAL_GPIO_ReadPin>
 800031e:	4603      	mov	r3, r0
 8000320:	461a      	mov	r2, r3
 8000322:	4b20      	ldr	r3, [pc, #128]	; (80003a4 <getkeyinput1+0xa4>)
 8000324:	601a      	str	r2, [r3, #0]
	if((keyreg0==keyreg1)&&(keyreg1==keyreg2))
 8000326:	4b1e      	ldr	r3, [pc, #120]	; (80003a0 <getkeyinput1+0xa0>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <getkeyinput1+0x9c>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	429a      	cmp	r2, r3
 8000330:	d12f      	bne.n	8000392 <getkeyinput1+0x92>
 8000332:	4b1a      	ldr	r3, [pc, #104]	; (800039c <getkeyinput1+0x9c>)
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	4b1b      	ldr	r3, [pc, #108]	; (80003a4 <getkeyinput1+0xa4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	429a      	cmp	r2, r3
 800033c:	d129      	bne.n	8000392 <getkeyinput1+0x92>
	{
		if(keyreg3!=keyreg2)
 800033e:	4b1b      	ldr	r3, [pc, #108]	; (80003ac <getkeyinput1+0xac>)
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <getkeyinput1+0xa4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	429a      	cmp	r2, r3
 8000348:	d017      	beq.n	800037a <getkeyinput1+0x7a>
		{
			keyreg3=keyreg2;
 800034a:	4b16      	ldr	r3, [pc, #88]	; (80003a4 <getkeyinput1+0xa4>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a17      	ldr	r2, [pc, #92]	; (80003ac <getkeyinput1+0xac>)
 8000350:	6013      	str	r3, [r2, #0]
			if(keyreg2==pressed_state)
 8000352:	4b14      	ldr	r3, [pc, #80]	; (80003a4 <getkeyinput1+0xa4>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d11b      	bne.n	8000392 <getkeyinput1+0x92>
			{
				///TO DO
				count++;
 800035a:	4b15      	ldr	r3, [pc, #84]	; (80003b0 <getkeyinput1+0xb0>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	3301      	adds	r3, #1
 8000360:	4a13      	ldr	r2, [pc, #76]	; (80003b0 <getkeyinput1+0xb0>)
 8000362:	6013      	str	r3, [r2, #0]
				if(count>4){count=1;}
 8000364:	4b12      	ldr	r3, [pc, #72]	; (80003b0 <getkeyinput1+0xb0>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	2b04      	cmp	r3, #4
 800036a:	dd02      	ble.n	8000372 <getkeyinput1+0x72>
 800036c:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <getkeyinput1+0xb0>)
 800036e:	2201      	movs	r2, #1
 8000370:	601a      	str	r2, [r3, #0]
				timercountdown=200;
 8000372:	4b10      	ldr	r3, [pc, #64]	; (80003b4 <getkeyinput1+0xb4>)
 8000374:	22c8      	movs	r2, #200	; 0xc8
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	e00b      	b.n	8000392 <getkeyinput1+0x92>
			}
		}
		else
		{
			timercountdown--;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <getkeyinput1+0xb4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	3b01      	subs	r3, #1
 8000380:	4a0c      	ldr	r2, [pc, #48]	; (80003b4 <getkeyinput1+0xb4>)
 8000382:	6013      	str	r3, [r2, #0]
			if(timercountdown==0)
 8000384:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <getkeyinput1+0xb4>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d102      	bne.n	8000392 <getkeyinput1+0x92>
			{
				keyreg3=normal_state;
 800038c:	4b07      	ldr	r3, [pc, #28]	; (80003ac <getkeyinput1+0xac>)
 800038e:	2201      	movs	r2, #1
 8000390:	601a      	str	r2, [r3, #0]
			}
		}
	}
	checkchedo();
 8000392:	f7ff ff6d 	bl	8000270 <checkchedo>
}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	20000008 	.word	0x20000008
 80003a0:	20000004 	.word	0x20000004
 80003a4:	2000000c 	.word	0x2000000c
 80003a8:	40011000 	.word	0x40011000
 80003ac:	20000010 	.word	0x20000010
 80003b0:	20000000 	.word	0x20000000
 80003b4:	20000014 	.word	0x20000014

080003b8 <settimerforchedo>:

int keyreg23=normal_state;
int timercountdown2 = 200;

void settimerforchedo()
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	switch (mode)
 80003bc:	4b13      	ldr	r3, [pc, #76]	; (800040c <settimerforchedo+0x54>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b04      	cmp	r3, #4
 80003c2:	d018      	beq.n	80003f6 <settimerforchedo+0x3e>
 80003c4:	2b04      	cmp	r3, #4
 80003c6:	dc1e      	bgt.n	8000406 <settimerforchedo+0x4e>
 80003c8:	2b02      	cmp	r3, #2
 80003ca:	d002      	beq.n	80003d2 <settimerforchedo+0x1a>
 80003cc:	2b03      	cmp	r3, #3
 80003ce:	d009      	beq.n	80003e4 <settimerforchedo+0x2c>
	case 3 :
		changetimer2(timerupdate*100);
		break;
	case 4 :
		changetimer3(timerupdate*100);
	default : break;
 80003d0:	e019      	b.n	8000406 <settimerforchedo+0x4e>
		changetimer1(timerupdate*100);
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <settimerforchedo+0x58>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2264      	movs	r2, #100	; 0x64
 80003d8:	fb02 f303 	mul.w	r3, r2, r3
 80003dc:	4618      	mov	r0, r3
 80003de:	f000 fea5 	bl	800112c <changetimer1>
		break;
 80003e2:	e011      	b.n	8000408 <settimerforchedo+0x50>
		changetimer2(timerupdate*100);
 80003e4:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <settimerforchedo+0x58>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	2264      	movs	r2, #100	; 0x64
 80003ea:	fb02 f303 	mul.w	r3, r2, r3
 80003ee:	4618      	mov	r0, r3
 80003f0:	f000 feaa 	bl	8001148 <changetimer2>
		break;
 80003f4:	e008      	b.n	8000408 <settimerforchedo+0x50>
		changetimer3(timerupdate*100);
 80003f6:	4b06      	ldr	r3, [pc, #24]	; (8000410 <settimerforchedo+0x58>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2264      	movs	r2, #100	; 0x64
 80003fc:	fb02 f303 	mul.w	r3, r2, r3
 8000400:	4618      	mov	r0, r3
 8000402:	f000 feaf 	bl	8001164 <changetimer3>
	default : break;
 8000406:	bf00      	nop
	}
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000018 	.word	0x20000018
 8000410:	2000001c 	.word	0x2000001c

08000414 <display_chedo>:

void display_chedo()
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	update7SEGb(counter);
 8000418:	4b0e      	ldr	r3, [pc, #56]	; (8000454 <display_chedo+0x40>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4618      	mov	r0, r3
 800041e:	f000 fae5 	bl	80009ec <update7SEGb>
	display7SEGb(led[counter]);
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <display_chedo+0x40>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a0c      	ldr	r2, [pc, #48]	; (8000458 <display_chedo+0x44>)
 8000428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800042c:	4618      	mov	r0, r3
 800042e:	f000 fb09 	bl	8000a44 <display7SEGb>
	if(counter==0)
 8000432:	4b08      	ldr	r3, [pc, #32]	; (8000454 <display_chedo+0x40>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d103      	bne.n	8000442 <display_chedo+0x2e>
	{
		counter=1;
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <display_chedo+0x40>)
 800043c:	2201      	movs	r2, #1
 800043e:	601a      	str	r2, [r3, #0]
	}
	else if(counter==1)
	{
		counter=0;
	}
}
 8000440:	e006      	b.n	8000450 <display_chedo+0x3c>
	else if(counter==1)
 8000442:	4b04      	ldr	r3, [pc, #16]	; (8000454 <display_chedo+0x40>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d102      	bne.n	8000450 <display_chedo+0x3c>
		counter=0;
 800044a:	4b02      	ldr	r3, [pc, #8]	; (8000454 <display_chedo+0x40>)
 800044c:	2200      	movs	r2, #0
 800044e:	601a      	str	r2, [r3, #0]
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}
 8000454:	20000084 	.word	0x20000084
 8000458:	20000088 	.word	0x20000088

0800045c <updateclockbuffer>:

void updateclockbuffer()
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
	led[0]=timerupdate/10;
 8000460:	4b0e      	ldr	r3, [pc, #56]	; (800049c <updateclockbuffer+0x40>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a0e      	ldr	r2, [pc, #56]	; (80004a0 <updateclockbuffer+0x44>)
 8000466:	fb82 1203 	smull	r1, r2, r2, r3
 800046a:	1092      	asrs	r2, r2, #2
 800046c:	17db      	asrs	r3, r3, #31
 800046e:	1ad3      	subs	r3, r2, r3
 8000470:	4a0c      	ldr	r2, [pc, #48]	; (80004a4 <updateclockbuffer+0x48>)
 8000472:	6013      	str	r3, [r2, #0]
	led[1]=timerupdate%10;
 8000474:	4b09      	ldr	r3, [pc, #36]	; (800049c <updateclockbuffer+0x40>)
 8000476:	6819      	ldr	r1, [r3, #0]
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <updateclockbuffer+0x44>)
 800047a:	fb83 2301 	smull	r2, r3, r3, r1
 800047e:	109a      	asrs	r2, r3, #2
 8000480:	17cb      	asrs	r3, r1, #31
 8000482:	1ad2      	subs	r2, r2, r3
 8000484:	4613      	mov	r3, r2
 8000486:	009b      	lsls	r3, r3, #2
 8000488:	4413      	add	r3, r2
 800048a:	005b      	lsls	r3, r3, #1
 800048c:	1aca      	subs	r2, r1, r3
 800048e:	4b05      	ldr	r3, [pc, #20]	; (80004a4 <updateclockbuffer+0x48>)
 8000490:	605a      	str	r2, [r3, #4]
}
 8000492:	bf00      	nop
 8000494:	46bd      	mov	sp, r7
 8000496:	bc80      	pop	{r7}
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	2000001c 	.word	0x2000001c
 80004a0:	66666667 	.word	0x66666667
 80004a4:	20000088 	.word	0x20000088

080004a8 <getkeyinput2>:


void getkeyinput2()
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	keyreg20=keyreg21;
 80004ac:	4b37      	ldr	r3, [pc, #220]	; (800058c <getkeyinput2+0xe4>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a37      	ldr	r2, [pc, #220]	; (8000590 <getkeyinput2+0xe8>)
 80004b2:	6013      	str	r3, [r2, #0]
	keyreg21=keyreg22;
 80004b4:	4b37      	ldr	r3, [pc, #220]	; (8000594 <getkeyinput2+0xec>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a34      	ldr	r2, [pc, #208]	; (800058c <getkeyinput2+0xe4>)
 80004ba:	6013      	str	r3, [r2, #0]
	keyreg22=HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 80004bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004c0:	4835      	ldr	r0, [pc, #212]	; (8000598 <getkeyinput2+0xf0>)
 80004c2:	f001 fe8f 	bl	80021e4 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	461a      	mov	r2, r3
 80004ca:	4b32      	ldr	r3, [pc, #200]	; (8000594 <getkeyinput2+0xec>)
 80004cc:	601a      	str	r2, [r3, #0]
	if((keyreg20==keyreg21)&&(keyreg21==keyreg22))
 80004ce:	4b30      	ldr	r3, [pc, #192]	; (8000590 <getkeyinput2+0xe8>)
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	4b2e      	ldr	r3, [pc, #184]	; (800058c <getkeyinput2+0xe4>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	429a      	cmp	r2, r3
 80004d8:	d12f      	bne.n	800053a <getkeyinput2+0x92>
 80004da:	4b2c      	ldr	r3, [pc, #176]	; (800058c <getkeyinput2+0xe4>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	4b2d      	ldr	r3, [pc, #180]	; (8000594 <getkeyinput2+0xec>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	429a      	cmp	r2, r3
 80004e4:	d129      	bne.n	800053a <getkeyinput2+0x92>
	{
		if(keyreg23!=keyreg22)
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <getkeyinput2+0xf4>)
 80004e8:	681a      	ldr	r2, [r3, #0]
 80004ea:	4b2a      	ldr	r3, [pc, #168]	; (8000594 <getkeyinput2+0xec>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	429a      	cmp	r2, r3
 80004f0:	d017      	beq.n	8000522 <getkeyinput2+0x7a>
		{
			keyreg23=keyreg22;
 80004f2:	4b28      	ldr	r3, [pc, #160]	; (8000594 <getkeyinput2+0xec>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a29      	ldr	r2, [pc, #164]	; (800059c <getkeyinput2+0xf4>)
 80004f8:	6013      	str	r3, [r2, #0]
			if(keyreg22==pressed_state)
 80004fa:	4b26      	ldr	r3, [pc, #152]	; (8000594 <getkeyinput2+0xec>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d11b      	bne.n	800053a <getkeyinput2+0x92>
			{
				///TO DO
				timerupdate++;
 8000502:	4b27      	ldr	r3, [pc, #156]	; (80005a0 <getkeyinput2+0xf8>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	3301      	adds	r3, #1
 8000508:	4a25      	ldr	r2, [pc, #148]	; (80005a0 <getkeyinput2+0xf8>)
 800050a:	6013      	str	r3, [r2, #0]
				if(timerupdate>99){timerupdate=1;}
 800050c:	4b24      	ldr	r3, [pc, #144]	; (80005a0 <getkeyinput2+0xf8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2b63      	cmp	r3, #99	; 0x63
 8000512:	dd02      	ble.n	800051a <getkeyinput2+0x72>
 8000514:	4b22      	ldr	r3, [pc, #136]	; (80005a0 <getkeyinput2+0xf8>)
 8000516:	2201      	movs	r2, #1
 8000518:	601a      	str	r2, [r3, #0]
				timercountdown2=200;
 800051a:	4b22      	ldr	r3, [pc, #136]	; (80005a4 <getkeyinput2+0xfc>)
 800051c:	22c8      	movs	r2, #200	; 0xc8
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	e00b      	b.n	800053a <getkeyinput2+0x92>
			}
		}
		else
		{
			timercountdown2--;
 8000522:	4b20      	ldr	r3, [pc, #128]	; (80005a4 <getkeyinput2+0xfc>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	3b01      	subs	r3, #1
 8000528:	4a1e      	ldr	r2, [pc, #120]	; (80005a4 <getkeyinput2+0xfc>)
 800052a:	6013      	str	r3, [r2, #0]
			if(timercountdown2==0)
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <getkeyinput2+0xfc>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d102      	bne.n	800053a <getkeyinput2+0x92>
			{
				keyreg23=normal_state;
 8000534:	4b19      	ldr	r3, [pc, #100]	; (800059c <getkeyinput2+0xf4>)
 8000536:	2201      	movs	r2, #1
 8000538:	601a      	str	r2, [r3, #0]
			}
		}
	}
	timerforled--;
 800053a:	4b1b      	ldr	r3, [pc, #108]	; (80005a8 <getkeyinput2+0x100>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	3b01      	subs	r3, #1
 8000540:	4a19      	ldr	r2, [pc, #100]	; (80005a8 <getkeyinput2+0x100>)
 8000542:	6013      	str	r3, [r2, #0]
	updateclockbuffer();
 8000544:	f7ff ff8a 	bl	800045c <updateclockbuffer>
	settimerforchedo();
 8000548:	f7ff ff36 	bl	80003b8 <settimerforchedo>
	if(timerforled==0)
 800054c:	4b16      	ldr	r3, [pc, #88]	; (80005a8 <getkeyinput2+0x100>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d119      	bne.n	8000588 <getkeyinput2+0xe0>
	{
		if(mode==2){HAL_GPIO_TogglePin(led_red2_GPIO_Port, led_red2_Pin);}
 8000554:	4b15      	ldr	r3, [pc, #84]	; (80005ac <getkeyinput2+0x104>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2b02      	cmp	r3, #2
 800055a:	d103      	bne.n	8000564 <getkeyinput2+0xbc>
 800055c:	2108      	movs	r1, #8
 800055e:	4814      	ldr	r0, [pc, #80]	; (80005b0 <getkeyinput2+0x108>)
 8000560:	f001 fe6f 	bl	8002242 <HAL_GPIO_TogglePin>
		if(mode==3){HAL_GPIO_TogglePin(led_green2_GPIO_Port, led_green2_Pin);}
 8000564:	4b11      	ldr	r3, [pc, #68]	; (80005ac <getkeyinput2+0x104>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b03      	cmp	r3, #3
 800056a:	d103      	bne.n	8000574 <getkeyinput2+0xcc>
 800056c:	2110      	movs	r1, #16
 800056e:	4810      	ldr	r0, [pc, #64]	; (80005b0 <getkeyinput2+0x108>)
 8000570:	f001 fe67 	bl	8002242 <HAL_GPIO_TogglePin>
		if(mode==4){HAL_GPIO_TogglePin(led_yellow2_GPIO_Port, led_yellow2_Pin);}
 8000574:	4b0d      	ldr	r3, [pc, #52]	; (80005ac <getkeyinput2+0x104>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	2b04      	cmp	r3, #4
 800057a:	d103      	bne.n	8000584 <getkeyinput2+0xdc>
 800057c:	2120      	movs	r1, #32
 800057e:	480c      	ldr	r0, [pc, #48]	; (80005b0 <getkeyinput2+0x108>)
 8000580:	f001 fe5f 	bl	8002242 <HAL_GPIO_TogglePin>
		display_chedo();
 8000584:	f7ff ff46 	bl	8000414 <display_chedo>
	}

}
 8000588:	bf00      	nop
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000028 	.word	0x20000028
 8000590:	20000024 	.word	0x20000024
 8000594:	2000002c 	.word	0x2000002c
 8000598:	40011000 	.word	0x40011000
 800059c:	20000030 	.word	0x20000030
 80005a0:	2000001c 	.word	0x2000001c
 80005a4:	20000034 	.word	0x20000034
 80005a8:	20000020 	.word	0x20000020
 80005ac:	20000018 	.word	0x20000018
 80005b0:	40010800 	.word	0x40010800

080005b4 <is_button3_press>:
int timercountdown3 = 200;

int button3_flag=0;

int is_button3_press()
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	if(button3_flag==1)
 80005b8:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <is_button3_press+0x20>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d104      	bne.n	80005ca <is_button3_press+0x16>
	{
		button3_flag=0;
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <is_button3_press+0x20>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
		return 1;
 80005c6:	2301      	movs	r3, #1
 80005c8:	e000      	b.n	80005cc <is_button3_press+0x18>
	}
	return 0;
 80005ca:	2300      	movs	r3, #0
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	20000090 	.word	0x20000090

080005d8 <getkeyinput3>:

void getkeyinput3()
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	keyreg30=keyreg31;
 80005dc:	4b1f      	ldr	r3, [pc, #124]	; (800065c <getkeyinput3+0x84>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a1f      	ldr	r2, [pc, #124]	; (8000660 <getkeyinput3+0x88>)
 80005e2:	6013      	str	r3, [r2, #0]
	keyreg31=keyreg32;
 80005e4:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <getkeyinput3+0x8c>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a1c      	ldr	r2, [pc, #112]	; (800065c <getkeyinput3+0x84>)
 80005ea:	6013      	str	r3, [r2, #0]
	keyreg32=HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 80005ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f0:	481d      	ldr	r0, [pc, #116]	; (8000668 <getkeyinput3+0x90>)
 80005f2:	f001 fdf7 	bl	80021e4 <HAL_GPIO_ReadPin>
 80005f6:	4603      	mov	r3, r0
 80005f8:	461a      	mov	r2, r3
 80005fa:	4b1a      	ldr	r3, [pc, #104]	; (8000664 <getkeyinput3+0x8c>)
 80005fc:	601a      	str	r2, [r3, #0]
	if((keyreg30==keyreg31)&&(keyreg31==keyreg32))
 80005fe:	4b18      	ldr	r3, [pc, #96]	; (8000660 <getkeyinput3+0x88>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	4b16      	ldr	r3, [pc, #88]	; (800065c <getkeyinput3+0x84>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	429a      	cmp	r2, r3
 8000608:	d126      	bne.n	8000658 <getkeyinput3+0x80>
 800060a:	4b14      	ldr	r3, [pc, #80]	; (800065c <getkeyinput3+0x84>)
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	4b15      	ldr	r3, [pc, #84]	; (8000664 <getkeyinput3+0x8c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	429a      	cmp	r2, r3
 8000614:	d120      	bne.n	8000658 <getkeyinput3+0x80>
	{
		if(keyreg33!=keyreg32)
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <getkeyinput3+0x94>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	4b12      	ldr	r3, [pc, #72]	; (8000664 <getkeyinput3+0x8c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	429a      	cmp	r2, r3
 8000620:	d00e      	beq.n	8000640 <getkeyinput3+0x68>
		{
			keyreg33=keyreg32;
 8000622:	4b10      	ldr	r3, [pc, #64]	; (8000664 <getkeyinput3+0x8c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a11      	ldr	r2, [pc, #68]	; (800066c <getkeyinput3+0x94>)
 8000628:	6013      	str	r3, [r2, #0]
			if(keyreg32==pressed_state)
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <getkeyinput3+0x8c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d112      	bne.n	8000658 <getkeyinput3+0x80>
			{
				///TO DO
				button3_flag=1;
 8000632:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <getkeyinput3+0x98>)
 8000634:	2201      	movs	r2, #1
 8000636:	601a      	str	r2, [r3, #0]
				timercountdown3=200;
 8000638:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <getkeyinput3+0x9c>)
 800063a:	22c8      	movs	r2, #200	; 0xc8
 800063c:	601a      	str	r2, [r3, #0]
			{
				keyreg33=normal_state;
			}
		}
	}
}
 800063e:	e00b      	b.n	8000658 <getkeyinput3+0x80>
			timercountdown3--;
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <getkeyinput3+0x9c>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	3b01      	subs	r3, #1
 8000646:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <getkeyinput3+0x9c>)
 8000648:	6013      	str	r3, [r2, #0]
			if(timercountdown3==0)
 800064a:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <getkeyinput3+0x9c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d102      	bne.n	8000658 <getkeyinput3+0x80>
				keyreg33=normal_state;
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <getkeyinput3+0x94>)
 8000654:	2201      	movs	r2, #1
 8000656:	601a      	str	r2, [r3, #0]
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	2000003c 	.word	0x2000003c
 8000660:	20000038 	.word	0x20000038
 8000664:	20000040 	.word	0x20000040
 8000668:	40011000 	.word	0x40011000
 800066c:	20000044 	.word	0x20000044
 8000670:	20000090 	.word	0x20000090
 8000674:	20000048 	.word	0x20000048

08000678 <update7SEGa>:
 *      Author: tuann
 */
#include "display1.h"

 void update7SEGa ( int index )
  {
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
    switch ( index )
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d003      	beq.n	800068e <update7SEGa+0x16>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b01      	cmp	r3, #1
 800068a:	d00c      	beq.n	80006a6 <update7SEGa+0x2e>
        break ;
    case 1:
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, SET);
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, RESET);
        break ;
    default : break ;
 800068c:	e017      	b.n	80006be <update7SEGa+0x46>
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2180      	movs	r1, #128	; 0x80
 8000692:	480d      	ldr	r0, [pc, #52]	; (80006c8 <update7SEGa+0x50>)
 8000694:	f001 fdbd 	bl	8002212 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, SET);
 8000698:	2201      	movs	r2, #1
 800069a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800069e:	480a      	ldr	r0, [pc, #40]	; (80006c8 <update7SEGa+0x50>)
 80006a0:	f001 fdb7 	bl	8002212 <HAL_GPIO_WritePin>
        break ;
 80006a4:	e00b      	b.n	80006be <update7SEGa+0x46>
	    HAL_GPIO_WritePin(en0_GPIO_Port,en0_Pin, SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	4807      	ldr	r0, [pc, #28]	; (80006c8 <update7SEGa+0x50>)
 80006ac:	f001 fdb1 	bl	8002212 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en1_GPIO_Port,en1_Pin, RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006b6:	4804      	ldr	r0, [pc, #16]	; (80006c8 <update7SEGa+0x50>)
 80006b8:	f001 fdab 	bl	8002212 <HAL_GPIO_WritePin>
        break ;
 80006bc:	bf00      	nop
    }
  }
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40010800 	.word	0x40010800

080006cc <display7SEGa>:

 void display7SEGa(int index)
  {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  	switch (index)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2b09      	cmp	r3, #9
 80006d8:	f200 8180 	bhi.w	80009dc <display7SEGa+0x310>
 80006dc:	a201      	add	r2, pc, #4	; (adr r2, 80006e4 <display7SEGa+0x18>)
 80006de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e2:	bf00      	nop
 80006e4:	0800070d 	.word	0x0800070d
 80006e8:	08000755 	.word	0x08000755
 80006ec:	0800079d 	.word	0x0800079d
 80006f0:	080007e5 	.word	0x080007e5
 80006f4:	0800082d 	.word	0x0800082d
 80006f8:	08000875 	.word	0x08000875
 80006fc:	080008bd 	.word	0x080008bd
 8000700:	08000905 	.word	0x08000905
 8000704:	0800094d 	.word	0x0800094d
 8000708:	08000995 	.word	0x08000995
  	{
  	case 0 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	2101      	movs	r1, #1
 8000710:	48b5      	ldr	r0, [pc, #724]	; (80009e8 <display7SEGa+0x31c>)
 8000712:	f001 fd7e 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	2102      	movs	r1, #2
 800071a:	48b3      	ldr	r0, [pc, #716]	; (80009e8 <display7SEGa+0x31c>)
 800071c:	f001 fd79 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2104      	movs	r1, #4
 8000724:	48b0      	ldr	r0, [pc, #704]	; (80009e8 <display7SEGa+0x31c>)
 8000726:	f001 fd74 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2108      	movs	r1, #8
 800072e:	48ae      	ldr	r0, [pc, #696]	; (80009e8 <display7SEGa+0x31c>)
 8000730:	f001 fd6f 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	2110      	movs	r1, #16
 8000738:	48ab      	ldr	r0, [pc, #684]	; (80009e8 <display7SEGa+0x31c>)
 800073a:	f001 fd6a 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2120      	movs	r1, #32
 8000742:	48a9      	ldr	r0, [pc, #676]	; (80009e8 <display7SEGa+0x31c>)
 8000744:	f001 fd65 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000748:	2201      	movs	r2, #1
 800074a:	2140      	movs	r1, #64	; 0x40
 800074c:	48a6      	ldr	r0, [pc, #664]	; (80009e8 <display7SEGa+0x31c>)
 800074e:	f001 fd60 	bl	8002212 <HAL_GPIO_WritePin>
  	    break ;
 8000752:	e144      	b.n	80009de <display7SEGa+0x312>
  	case 1 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2101      	movs	r1, #1
 8000758:	48a3      	ldr	r0, [pc, #652]	; (80009e8 <display7SEGa+0x31c>)
 800075a:	f001 fd5a 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2102      	movs	r1, #2
 8000762:	48a1      	ldr	r0, [pc, #644]	; (80009e8 <display7SEGa+0x31c>)
 8000764:	f001 fd55 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2104      	movs	r1, #4
 800076c:	489e      	ldr	r0, [pc, #632]	; (80009e8 <display7SEGa+0x31c>)
 800076e:	f001 fd50 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 8000772:	2201      	movs	r2, #1
 8000774:	2108      	movs	r1, #8
 8000776:	489c      	ldr	r0, [pc, #624]	; (80009e8 <display7SEGa+0x31c>)
 8000778:	f001 fd4b 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800077c:	2201      	movs	r2, #1
 800077e:	2110      	movs	r1, #16
 8000780:	4899      	ldr	r0, [pc, #612]	; (80009e8 <display7SEGa+0x31c>)
 8000782:	f001 fd46 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 8000786:	2201      	movs	r2, #1
 8000788:	2120      	movs	r1, #32
 800078a:	4897      	ldr	r0, [pc, #604]	; (80009e8 <display7SEGa+0x31c>)
 800078c:	f001 fd41 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000790:	2201      	movs	r2, #1
 8000792:	2140      	movs	r1, #64	; 0x40
 8000794:	4894      	ldr	r0, [pc, #592]	; (80009e8 <display7SEGa+0x31c>)
 8000796:	f001 fd3c 	bl	8002212 <HAL_GPIO_WritePin>
  	    break;
 800079a:	e120      	b.n	80009de <display7SEGa+0x312>
  	case 2 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2101      	movs	r1, #1
 80007a0:	4891      	ldr	r0, [pc, #580]	; (80009e8 <display7SEGa+0x31c>)
 80007a2:	f001 fd36 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2102      	movs	r1, #2
 80007aa:	488f      	ldr	r0, [pc, #572]	; (80009e8 <display7SEGa+0x31c>)
 80007ac:	f001 fd31 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	2104      	movs	r1, #4
 80007b4:	488c      	ldr	r0, [pc, #560]	; (80009e8 <display7SEGa+0x31c>)
 80007b6:	f001 fd2c 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2108      	movs	r1, #8
 80007be:	488a      	ldr	r0, [pc, #552]	; (80009e8 <display7SEGa+0x31c>)
 80007c0:	f001 fd27 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2110      	movs	r1, #16
 80007c8:	4887      	ldr	r0, [pc, #540]	; (80009e8 <display7SEGa+0x31c>)
 80007ca:	f001 fd22 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 80007ce:	2201      	movs	r2, #1
 80007d0:	2120      	movs	r1, #32
 80007d2:	4885      	ldr	r0, [pc, #532]	; (80009e8 <display7SEGa+0x31c>)
 80007d4:	f001 fd1d 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	2140      	movs	r1, #64	; 0x40
 80007dc:	4882      	ldr	r0, [pc, #520]	; (80009e8 <display7SEGa+0x31c>)
 80007de:	f001 fd18 	bl	8002212 <HAL_GPIO_WritePin>
  	    break ;
 80007e2:	e0fc      	b.n	80009de <display7SEGa+0x312>
  	case 3 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2101      	movs	r1, #1
 80007e8:	487f      	ldr	r0, [pc, #508]	; (80009e8 <display7SEGa+0x31c>)
 80007ea:	f001 fd12 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2102      	movs	r1, #2
 80007f2:	487d      	ldr	r0, [pc, #500]	; (80009e8 <display7SEGa+0x31c>)
 80007f4:	f001 fd0d 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2104      	movs	r1, #4
 80007fc:	487a      	ldr	r0, [pc, #488]	; (80009e8 <display7SEGa+0x31c>)
 80007fe:	f001 fd08 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2108      	movs	r1, #8
 8000806:	4878      	ldr	r0, [pc, #480]	; (80009e8 <display7SEGa+0x31c>)
 8000808:	f001 fd03 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800080c:	2201      	movs	r2, #1
 800080e:	2110      	movs	r1, #16
 8000810:	4875      	ldr	r0, [pc, #468]	; (80009e8 <display7SEGa+0x31c>)
 8000812:	f001 fcfe 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 8000816:	2201      	movs	r2, #1
 8000818:	2120      	movs	r1, #32
 800081a:	4873      	ldr	r0, [pc, #460]	; (80009e8 <display7SEGa+0x31c>)
 800081c:	f001 fcf9 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	2140      	movs	r1, #64	; 0x40
 8000824:	4870      	ldr	r0, [pc, #448]	; (80009e8 <display7SEGa+0x31c>)
 8000826:	f001 fcf4 	bl	8002212 <HAL_GPIO_WritePin>
  	    break ;
 800082a:	e0d8      	b.n	80009de <display7SEGa+0x312>
  	case 4 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, SET);
 800082c:	2201      	movs	r2, #1
 800082e:	2101      	movs	r1, #1
 8000830:	486d      	ldr	r0, [pc, #436]	; (80009e8 <display7SEGa+0x31c>)
 8000832:	f001 fcee 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2102      	movs	r1, #2
 800083a:	486b      	ldr	r0, [pc, #428]	; (80009e8 <display7SEGa+0x31c>)
 800083c:	f001 fce9 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2104      	movs	r1, #4
 8000844:	4868      	ldr	r0, [pc, #416]	; (80009e8 <display7SEGa+0x31c>)
 8000846:	f001 fce4 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 800084a:	2201      	movs	r2, #1
 800084c:	2108      	movs	r1, #8
 800084e:	4866      	ldr	r0, [pc, #408]	; (80009e8 <display7SEGa+0x31c>)
 8000850:	f001 fcdf 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2110      	movs	r1, #16
 8000858:	4863      	ldr	r0, [pc, #396]	; (80009e8 <display7SEGa+0x31c>)
 800085a:	f001 fcda 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2120      	movs	r1, #32
 8000862:	4861      	ldr	r0, [pc, #388]	; (80009e8 <display7SEGa+0x31c>)
 8000864:	f001 fcd5 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	2140      	movs	r1, #64	; 0x40
 800086c:	485e      	ldr	r0, [pc, #376]	; (80009e8 <display7SEGa+0x31c>)
 800086e:	f001 fcd0 	bl	8002212 <HAL_GPIO_WritePin>
  		break ;
 8000872:	e0b4      	b.n	80009de <display7SEGa+0x312>
  	case 5 :
  		HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2101      	movs	r1, #1
 8000878:	485b      	ldr	r0, [pc, #364]	; (80009e8 <display7SEGa+0x31c>)
 800087a:	f001 fcca 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, SET);
 800087e:	2201      	movs	r2, #1
 8000880:	2102      	movs	r1, #2
 8000882:	4859      	ldr	r0, [pc, #356]	; (80009e8 <display7SEGa+0x31c>)
 8000884:	f001 fcc5 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2104      	movs	r1, #4
 800088c:	4856      	ldr	r0, [pc, #344]	; (80009e8 <display7SEGa+0x31c>)
 800088e:	f001 fcc0 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2108      	movs	r1, #8
 8000896:	4854      	ldr	r0, [pc, #336]	; (80009e8 <display7SEGa+0x31c>)
 8000898:	f001 fcbb 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800089c:	2201      	movs	r2, #1
 800089e:	2110      	movs	r1, #16
 80008a0:	4851      	ldr	r0, [pc, #324]	; (80009e8 <display7SEGa+0x31c>)
 80008a2:	f001 fcb6 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2120      	movs	r1, #32
 80008aa:	484f      	ldr	r0, [pc, #316]	; (80009e8 <display7SEGa+0x31c>)
 80008ac:	f001 fcb1 	bl	8002212 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2140      	movs	r1, #64	; 0x40
 80008b4:	484c      	ldr	r0, [pc, #304]	; (80009e8 <display7SEGa+0x31c>)
 80008b6:	f001 fcac 	bl	8002212 <HAL_GPIO_WritePin>
  		break ;
 80008ba:	e090      	b.n	80009de <display7SEGa+0x312>
  	case 6 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	2101      	movs	r1, #1
 80008c0:	4849      	ldr	r0, [pc, #292]	; (80009e8 <display7SEGa+0x31c>)
 80008c2:	f001 fca6 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	2102      	movs	r1, #2
 80008ca:	4847      	ldr	r0, [pc, #284]	; (80009e8 <display7SEGa+0x31c>)
 80008cc:	f001 fca1 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2104      	movs	r1, #4
 80008d4:	4844      	ldr	r0, [pc, #272]	; (80009e8 <display7SEGa+0x31c>)
 80008d6:	f001 fc9c 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2108      	movs	r1, #8
 80008de:	4842      	ldr	r0, [pc, #264]	; (80009e8 <display7SEGa+0x31c>)
 80008e0:	f001 fc97 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2110      	movs	r1, #16
 80008e8:	483f      	ldr	r0, [pc, #252]	; (80009e8 <display7SEGa+0x31c>)
 80008ea:	f001 fc92 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2120      	movs	r1, #32
 80008f2:	483d      	ldr	r0, [pc, #244]	; (80009e8 <display7SEGa+0x31c>)
 80008f4:	f001 fc8d 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	; 0x40
 80008fc:	483a      	ldr	r0, [pc, #232]	; (80009e8 <display7SEGa+0x31c>)
 80008fe:	f001 fc88 	bl	8002212 <HAL_GPIO_WritePin>
  	  	break ;
 8000902:	e06c      	b.n	80009de <display7SEGa+0x312>
  	case 7 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2101      	movs	r1, #1
 8000908:	4837      	ldr	r0, [pc, #220]	; (80009e8 <display7SEGa+0x31c>)
 800090a:	f001 fc82 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2102      	movs	r1, #2
 8000912:	4835      	ldr	r0, [pc, #212]	; (80009e8 <display7SEGa+0x31c>)
 8000914:	f001 fc7d 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	2104      	movs	r1, #4
 800091c:	4832      	ldr	r0, [pc, #200]	; (80009e8 <display7SEGa+0x31c>)
 800091e:	f001 fc78 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, SET);
 8000922:	2201      	movs	r2, #1
 8000924:	2108      	movs	r1, #8
 8000926:	4830      	ldr	r0, [pc, #192]	; (80009e8 <display7SEGa+0x31c>)
 8000928:	f001 fc73 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 800092c:	2201      	movs	r2, #1
 800092e:	2110      	movs	r1, #16
 8000930:	482d      	ldr	r0, [pc, #180]	; (80009e8 <display7SEGa+0x31c>)
 8000932:	f001 fc6e 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2120      	movs	r1, #32
 800093a:	482b      	ldr	r0, [pc, #172]	; (80009e8 <display7SEGa+0x31c>)
 800093c:	f001 fc69 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2140      	movs	r1, #64	; 0x40
 8000944:	4828      	ldr	r0, [pc, #160]	; (80009e8 <display7SEGa+0x31c>)
 8000946:	f001 fc64 	bl	8002212 <HAL_GPIO_WritePin>
  	  	break ;
 800094a:	e048      	b.n	80009de <display7SEGa+0x312>
  	case 8 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2101      	movs	r1, #1
 8000950:	4825      	ldr	r0, [pc, #148]	; (80009e8 <display7SEGa+0x31c>)
 8000952:	f001 fc5e 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2102      	movs	r1, #2
 800095a:	4823      	ldr	r0, [pc, #140]	; (80009e8 <display7SEGa+0x31c>)
 800095c:	f001 fc59 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2104      	movs	r1, #4
 8000964:	4820      	ldr	r0, [pc, #128]	; (80009e8 <display7SEGa+0x31c>)
 8000966:	f001 fc54 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2108      	movs	r1, #8
 800096e:	481e      	ldr	r0, [pc, #120]	; (80009e8 <display7SEGa+0x31c>)
 8000970:	f001 fc4f 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	2110      	movs	r1, #16
 8000978:	481b      	ldr	r0, [pc, #108]	; (80009e8 <display7SEGa+0x31c>)
 800097a:	f001 fc4a 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	2120      	movs	r1, #32
 8000982:	4819      	ldr	r0, [pc, #100]	; (80009e8 <display7SEGa+0x31c>)
 8000984:	f001 fc45 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2140      	movs	r1, #64	; 0x40
 800098c:	4816      	ldr	r0, [pc, #88]	; (80009e8 <display7SEGa+0x31c>)
 800098e:	f001 fc40 	bl	8002212 <HAL_GPIO_WritePin>
  	  	break ;
 8000992:	e024      	b.n	80009de <display7SEGa+0x312>
  	case 9 :
  	  	HAL_GPIO_WritePin(chan1a_GPIO_Port,chan1a_Pin, RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	2101      	movs	r1, #1
 8000998:	4813      	ldr	r0, [pc, #76]	; (80009e8 <display7SEGa+0x31c>)
 800099a:	f001 fc3a 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1b_GPIO_Port,chan1b_Pin, RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2102      	movs	r1, #2
 80009a2:	4811      	ldr	r0, [pc, #68]	; (80009e8 <display7SEGa+0x31c>)
 80009a4:	f001 fc35 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1c_GPIO_Port,chan1c_Pin, RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2104      	movs	r1, #4
 80009ac:	480e      	ldr	r0, [pc, #56]	; (80009e8 <display7SEGa+0x31c>)
 80009ae:	f001 fc30 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1d_GPIO_Port,chan1d_Pin, RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2108      	movs	r1, #8
 80009b6:	480c      	ldr	r0, [pc, #48]	; (80009e8 <display7SEGa+0x31c>)
 80009b8:	f001 fc2b 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1e_GPIO_Port,chan1e_Pin, SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	2110      	movs	r1, #16
 80009c0:	4809      	ldr	r0, [pc, #36]	; (80009e8 <display7SEGa+0x31c>)
 80009c2:	f001 fc26 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1f_GPIO_Port,chan1f_Pin, RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2120      	movs	r1, #32
 80009ca:	4807      	ldr	r0, [pc, #28]	; (80009e8 <display7SEGa+0x31c>)
 80009cc:	f001 fc21 	bl	8002212 <HAL_GPIO_WritePin>
  	  	HAL_GPIO_WritePin(chan1g_GPIO_Port,chan1g_Pin, RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2140      	movs	r1, #64	; 0x40
 80009d4:	4804      	ldr	r0, [pc, #16]	; (80009e8 <display7SEGa+0x31c>)
 80009d6:	f001 fc1c 	bl	8002212 <HAL_GPIO_WritePin>
  	  	break ;
 80009da:	e000      	b.n	80009de <display7SEGa+0x312>
  	default : break;
 80009dc:	bf00      	nop
  	}
  }
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40010c00 	.word	0x40010c00

080009ec <update7SEGb>:
 */

#include "display2.h"

 void update7SEGb ( int index )
  {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
    switch ( index )
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d003      	beq.n	8000a02 <update7SEGb+0x16>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d00d      	beq.n	8000a1c <update7SEGb+0x30>
        break ;
    case 1:
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, SET);
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, RESET);
        break ;
    default : break ;
 8000a00:	e019      	b.n	8000a36 <update7SEGb+0x4a>
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a08:	480d      	ldr	r0, [pc, #52]	; (8000a40 <update7SEGb+0x54>)
 8000a0a:	f001 fc02 	bl	8002212 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, SET);
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a14:	480a      	ldr	r0, [pc, #40]	; (8000a40 <update7SEGb+0x54>)
 8000a16:	f001 fbfc 	bl	8002212 <HAL_GPIO_WritePin>
        break ;
 8000a1a:	e00c      	b.n	8000a36 <update7SEGb+0x4a>
	    HAL_GPIO_WritePin(en2_GPIO_Port,en2_Pin, SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a22:	4807      	ldr	r0, [pc, #28]	; (8000a40 <update7SEGb+0x54>)
 8000a24:	f001 fbf5 	bl	8002212 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(en3_GPIO_Port,en3_Pin, RESET);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a2e:	4804      	ldr	r0, [pc, #16]	; (8000a40 <update7SEGb+0x54>)
 8000a30:	f001 fbef 	bl	8002212 <HAL_GPIO_WritePin>
        break ;
 8000a34:	bf00      	nop
    }
  }
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40010800 	.word	0x40010800

08000a44 <display7SEGb>:


void display7SEGb(int index)
   {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
   	switch (index)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2b09      	cmp	r3, #9
 8000a50:	f200 81bc 	bhi.w	8000dcc <display7SEGb+0x388>
 8000a54:	a201      	add	r2, pc, #4	; (adr r2, 8000a5c <display7SEGb+0x18>)
 8000a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a5a:	bf00      	nop
 8000a5c:	08000a85 	.word	0x08000a85
 8000a60:	08000ad9 	.word	0x08000ad9
 8000a64:	08000b2d 	.word	0x08000b2d
 8000a68:	08000b81 	.word	0x08000b81
 8000a6c:	08000bd5 	.word	0x08000bd5
 8000a70:	08000c29 	.word	0x08000c29
 8000a74:	08000c7d 	.word	0x08000c7d
 8000a78:	08000cd1 	.word	0x08000cd1
 8000a7c:	08000d25 	.word	0x08000d25
 8000a80:	08000d79 	.word	0x08000d79
   	{
   	case 0 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2180      	movs	r1, #128	; 0x80
 8000a88:	48d3      	ldr	r0, [pc, #844]	; (8000dd8 <display7SEGb+0x394>)
 8000a8a:	f001 fbc2 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a94:	48d0      	ldr	r0, [pc, #832]	; (8000dd8 <display7SEGb+0x394>)
 8000a96:	f001 fbbc 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa0:	48cd      	ldr	r0, [pc, #820]	; (8000dd8 <display7SEGb+0x394>)
 8000aa2:	f001 fbb6 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aac:	48ca      	ldr	r0, [pc, #808]	; (8000dd8 <display7SEGb+0x394>)
 8000aae:	f001 fbb0 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ab8:	48c7      	ldr	r0, [pc, #796]	; (8000dd8 <display7SEGb+0x394>)
 8000aba:	f001 fbaa 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ac4:	48c4      	ldr	r0, [pc, #784]	; (8000dd8 <display7SEGb+0x394>)
 8000ac6:	f001 fba4 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 8000aca:	2201      	movs	r2, #1
 8000acc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad0:	48c1      	ldr	r0, [pc, #772]	; (8000dd8 <display7SEGb+0x394>)
 8000ad2:	f001 fb9e 	bl	8002212 <HAL_GPIO_WritePin>
   	    break ;
 8000ad6:	e17a      	b.n	8000dce <display7SEGb+0x38a>
   	case 1 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	2180      	movs	r1, #128	; 0x80
 8000adc:	48be      	ldr	r0, [pc, #760]	; (8000dd8 <display7SEGb+0x394>)
 8000ade:	f001 fb98 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ae8:	48bb      	ldr	r0, [pc, #748]	; (8000dd8 <display7SEGb+0x394>)
 8000aea:	f001 fb92 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af4:	48b8      	ldr	r0, [pc, #736]	; (8000dd8 <display7SEGb+0x394>)
 8000af6:	f001 fb8c 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 8000afa:	2201      	movs	r2, #1
 8000afc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b00:	48b5      	ldr	r0, [pc, #724]	; (8000dd8 <display7SEGb+0x394>)
 8000b02:	f001 fb86 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b0c:	48b2      	ldr	r0, [pc, #712]	; (8000dd8 <display7SEGb+0x394>)
 8000b0e:	f001 fb80 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000b12:	2201      	movs	r2, #1
 8000b14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b18:	48af      	ldr	r0, [pc, #700]	; (8000dd8 <display7SEGb+0x394>)
 8000b1a:	f001 fb7a 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b24:	48ac      	ldr	r0, [pc, #688]	; (8000dd8 <display7SEGb+0x394>)
 8000b26:	f001 fb74 	bl	8002212 <HAL_GPIO_WritePin>
   	    break;
 8000b2a:	e150      	b.n	8000dce <display7SEGb+0x38a>
   	case 2 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2180      	movs	r1, #128	; 0x80
 8000b30:	48a9      	ldr	r0, [pc, #676]	; (8000dd8 <display7SEGb+0x394>)
 8000b32:	f001 fb6e 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b3c:	48a6      	ldr	r0, [pc, #664]	; (8000dd8 <display7SEGb+0x394>)
 8000b3e:	f001 fb68 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, SET);
 8000b42:	2201      	movs	r2, #1
 8000b44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b48:	48a3      	ldr	r0, [pc, #652]	; (8000dd8 <display7SEGb+0x394>)
 8000b4a:	f001 fb62 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b54:	48a0      	ldr	r0, [pc, #640]	; (8000dd8 <display7SEGb+0x394>)
 8000b56:	f001 fb5c 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b60:	489d      	ldr	r0, [pc, #628]	; (8000dd8 <display7SEGb+0x394>)
 8000b62:	f001 fb56 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b6c:	489a      	ldr	r0, [pc, #616]	; (8000dd8 <display7SEGb+0x394>)
 8000b6e:	f001 fb50 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b78:	4897      	ldr	r0, [pc, #604]	; (8000dd8 <display7SEGb+0x394>)
 8000b7a:	f001 fb4a 	bl	8002212 <HAL_GPIO_WritePin>
   	    break ;
 8000b7e:	e126      	b.n	8000dce <display7SEGb+0x38a>
   	case 3 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2180      	movs	r1, #128	; 0x80
 8000b84:	4894      	ldr	r0, [pc, #592]	; (8000dd8 <display7SEGb+0x394>)
 8000b86:	f001 fb44 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b90:	4891      	ldr	r0, [pc, #580]	; (8000dd8 <display7SEGb+0x394>)
 8000b92:	f001 fb3e 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b9c:	488e      	ldr	r0, [pc, #568]	; (8000dd8 <display7SEGb+0x394>)
 8000b9e:	f001 fb38 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ba8:	488b      	ldr	r0, [pc, #556]	; (8000dd8 <display7SEGb+0x394>)
 8000baa:	f001 fb32 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bb4:	4888      	ldr	r0, [pc, #544]	; (8000dd8 <display7SEGb+0x394>)
 8000bb6:	f001 fb2c 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc0:	4885      	ldr	r0, [pc, #532]	; (8000dd8 <display7SEGb+0x394>)
 8000bc2:	f001 fb26 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bcc:	4882      	ldr	r0, [pc, #520]	; (8000dd8 <display7SEGb+0x394>)
 8000bce:	f001 fb20 	bl	8002212 <HAL_GPIO_WritePin>
   	    break ;
 8000bd2:	e0fc      	b.n	8000dce <display7SEGb+0x38a>
   	case 4 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, SET);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	2180      	movs	r1, #128	; 0x80
 8000bd8:	487f      	ldr	r0, [pc, #508]	; (8000dd8 <display7SEGb+0x394>)
 8000bda:	f001 fb1a 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000bde:	2200      	movs	r2, #0
 8000be0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be4:	487c      	ldr	r0, [pc, #496]	; (8000dd8 <display7SEGb+0x394>)
 8000be6:	f001 fb14 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf0:	4879      	ldr	r0, [pc, #484]	; (8000dd8 <display7SEGb+0x394>)
 8000bf2:	f001 fb0e 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bfc:	4876      	ldr	r0, [pc, #472]	; (8000dd8 <display7SEGb+0x394>)
 8000bfe:	f001 fb08 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000c02:	2201      	movs	r2, #1
 8000c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c08:	4873      	ldr	r0, [pc, #460]	; (8000dd8 <display7SEGb+0x394>)
 8000c0a:	f001 fb02 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c14:	4870      	ldr	r0, [pc, #448]	; (8000dd8 <display7SEGb+0x394>)
 8000c16:	f001 fafc 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c20:	486d      	ldr	r0, [pc, #436]	; (8000dd8 <display7SEGb+0x394>)
 8000c22:	f001 faf6 	bl	8002212 <HAL_GPIO_WritePin>
   		break ;
 8000c26:	e0d2      	b.n	8000dce <display7SEGb+0x38a>
   	case 5 :
   		HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	486a      	ldr	r0, [pc, #424]	; (8000dd8 <display7SEGb+0x394>)
 8000c2e:	f001 faf0 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, SET);
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c38:	4867      	ldr	r0, [pc, #412]	; (8000dd8 <display7SEGb+0x394>)
 8000c3a:	f001 faea 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c44:	4864      	ldr	r0, [pc, #400]	; (8000dd8 <display7SEGb+0x394>)
 8000c46:	f001 fae4 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c50:	4861      	ldr	r0, [pc, #388]	; (8000dd8 <display7SEGb+0x394>)
 8000c52:	f001 fade 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000c56:	2201      	movs	r2, #1
 8000c58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c5c:	485e      	ldr	r0, [pc, #376]	; (8000dd8 <display7SEGb+0x394>)
 8000c5e:	f001 fad8 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c68:	485b      	ldr	r0, [pc, #364]	; (8000dd8 <display7SEGb+0x394>)
 8000c6a:	f001 fad2 	bl	8002212 <HAL_GPIO_WritePin>
   		HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c74:	4858      	ldr	r0, [pc, #352]	; (8000dd8 <display7SEGb+0x394>)
 8000c76:	f001 facc 	bl	8002212 <HAL_GPIO_WritePin>
   		break ;
 8000c7a:	e0a8      	b.n	8000dce <display7SEGb+0x38a>
   	case 6 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2180      	movs	r1, #128	; 0x80
 8000c80:	4855      	ldr	r0, [pc, #340]	; (8000dd8 <display7SEGb+0x394>)
 8000c82:	f001 fac6 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c8c:	4852      	ldr	r0, [pc, #328]	; (8000dd8 <display7SEGb+0x394>)
 8000c8e:	f001 fac0 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c98:	484f      	ldr	r0, [pc, #316]	; (8000dd8 <display7SEGb+0x394>)
 8000c9a:	f001 faba 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ca4:	484c      	ldr	r0, [pc, #304]	; (8000dd8 <display7SEGb+0x394>)
 8000ca6:	f001 fab4 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb0:	4849      	ldr	r0, [pc, #292]	; (8000dd8 <display7SEGb+0x394>)
 8000cb2:	f001 faae 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cbc:	4846      	ldr	r0, [pc, #280]	; (8000dd8 <display7SEGb+0x394>)
 8000cbe:	f001 faa8 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc8:	4843      	ldr	r0, [pc, #268]	; (8000dd8 <display7SEGb+0x394>)
 8000cca:	f001 faa2 	bl	8002212 <HAL_GPIO_WritePin>
   	   	break;
 8000cce:	e07e      	b.n	8000dce <display7SEGb+0x38a>
   	case 7 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2180      	movs	r1, #128	; 0x80
 8000cd4:	4840      	ldr	r0, [pc, #256]	; (8000dd8 <display7SEGb+0x394>)
 8000cd6:	f001 fa9c 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce0:	483d      	ldr	r0, [pc, #244]	; (8000dd8 <display7SEGb+0x394>)
 8000ce2:	f001 fa96 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cec:	483a      	ldr	r0, [pc, #232]	; (8000dd8 <display7SEGb+0x394>)
 8000cee:	f001 fa90 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, SET);
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cf8:	4837      	ldr	r0, [pc, #220]	; (8000dd8 <display7SEGb+0x394>)
 8000cfa:	f001 fa8a 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d04:	4834      	ldr	r0, [pc, #208]	; (8000dd8 <display7SEGb+0x394>)
 8000d06:	f001 fa84 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, SET);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d10:	4831      	ldr	r0, [pc, #196]	; (8000dd8 <display7SEGb+0x394>)
 8000d12:	f001 fa7e 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d1c:	482e      	ldr	r0, [pc, #184]	; (8000dd8 <display7SEGb+0x394>)
 8000d1e:	f001 fa78 	bl	8002212 <HAL_GPIO_WritePin>
   	   	break;
 8000d22:	e054      	b.n	8000dce <display7SEGb+0x38a>
   	case 8 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2180      	movs	r1, #128	; 0x80
 8000d28:	482b      	ldr	r0, [pc, #172]	; (8000dd8 <display7SEGb+0x394>)
 8000d2a:	f001 fa72 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d34:	4828      	ldr	r0, [pc, #160]	; (8000dd8 <display7SEGb+0x394>)
 8000d36:	f001 fa6c 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d40:	4825      	ldr	r0, [pc, #148]	; (8000dd8 <display7SEGb+0x394>)
 8000d42:	f001 fa66 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d4c:	4822      	ldr	r0, [pc, #136]	; (8000dd8 <display7SEGb+0x394>)
 8000d4e:	f001 fa60 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d58:	481f      	ldr	r0, [pc, #124]	; (8000dd8 <display7SEGb+0x394>)
 8000d5a:	f001 fa5a 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d64:	481c      	ldr	r0, [pc, #112]	; (8000dd8 <display7SEGb+0x394>)
 8000d66:	f001 fa54 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d70:	4819      	ldr	r0, [pc, #100]	; (8000dd8 <display7SEGb+0x394>)
 8000d72:	f001 fa4e 	bl	8002212 <HAL_GPIO_WritePin>
   	   	break;
 8000d76:	e02a      	b.n	8000dce <display7SEGb+0x38a>
   	case 9 :
   	   	HAL_GPIO_WritePin(chan2a_GPIO_Port,chan2a_Pin, RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2180      	movs	r1, #128	; 0x80
 8000d7c:	4816      	ldr	r0, [pc, #88]	; (8000dd8 <display7SEGb+0x394>)
 8000d7e:	f001 fa48 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2b_GPIO_Port,chan2b_Pin, RESET);
 8000d82:	2200      	movs	r2, #0
 8000d84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d88:	4813      	ldr	r0, [pc, #76]	; (8000dd8 <display7SEGb+0x394>)
 8000d8a:	f001 fa42 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2c_GPIO_Port,chan2c_Pin, RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d94:	4810      	ldr	r0, [pc, #64]	; (8000dd8 <display7SEGb+0x394>)
 8000d96:	f001 fa3c 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2d_GPIO_Port,chan2d_Pin, RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <display7SEGb+0x394>)
 8000da2:	f001 fa36 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2e_GPIO_Port,chan2e_Pin, SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dac:	480a      	ldr	r0, [pc, #40]	; (8000dd8 <display7SEGb+0x394>)
 8000dae:	f001 fa30 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2f_GPIO_Port,chan2f_Pin, RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db8:	4807      	ldr	r0, [pc, #28]	; (8000dd8 <display7SEGb+0x394>)
 8000dba:	f001 fa2a 	bl	8002212 <HAL_GPIO_WritePin>
   	   	HAL_GPIO_WritePin(chan2g_GPIO_Port,chan2g_Pin, RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc4:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <display7SEGb+0x394>)
 8000dc6:	f001 fa24 	bl	8002212 <HAL_GPIO_WritePin>
   	   	break;
 8000dca:	e000      	b.n	8000dce <display7SEGb+0x38a>
   	default : break;
 8000dcc:	bf00      	nop
   	}
   }
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40010c00 	.word	0x40010c00

08000ddc <fsm_run1>:

int duration =0 ;
int duration2 =0 ;

void fsm_run1()
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	switch(status1)
 8000de0:	4b33      	ldr	r3, [pc, #204]	; (8000eb0 <fsm_run1+0xd4>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d85a      	bhi.n	8000e9e <fsm_run1+0xc2>
 8000de8:	a201      	add	r2, pc, #4	; (adr r2, 8000df0 <fsm_run1+0x14>)
 8000dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dee:	bf00      	nop
 8000df0:	08000e01 	.word	0x08000e01
 8000df4:	08000e21 	.word	0x08000e21
 8000df8:	08000e4b 	.word	0x08000e4b
 8000dfc:	08000e75 	.word	0x08000e75
	{
	case INIT :
		turn_off();
 8000e00:	f000 f8e0 	bl	8000fc4 <turn_off>
		status1=auto_red;
 8000e04:	4b2a      	ldr	r3, [pc, #168]	; (8000eb0 <fsm_run1+0xd4>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	601a      	str	r2, [r3, #0]
		duration=timer1+50;
 8000e0a:	4b2a      	ldr	r3, [pc, #168]	; (8000eb4 <fsm_run1+0xd8>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	3332      	adds	r3, #50	; 0x32
 8000e10:	4a29      	ldr	r2, [pc, #164]	; (8000eb8 <fsm_run1+0xdc>)
 8000e12:	6013      	str	r3, [r2, #0]
		settimer1(duration);
 8000e14:	4b28      	ldr	r3, [pc, #160]	; (8000eb8 <fsm_run1+0xdc>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 fae1 	bl	80013e0 <settimer1>
		break;
 8000e1e:	e045      	b.n	8000eac <fsm_run1+0xd0>
	case auto_red:
		turn_on(0);
 8000e20:	2000      	movs	r0, #0
 8000e22:	f000 f8f3 	bl	800100c <turn_on>
		if(timer1_flag==1)
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <fsm_run1+0xe0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d139      	bne.n	8000ea2 <fsm_run1+0xc6>
		{
			status1=auto_green;
 8000e2e:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <fsm_run1+0xd4>)
 8000e30:	2202      	movs	r2, #2
 8000e32:	601a      	str	r2, [r3, #0]
			duration=timer2+50;
 8000e34:	4b22      	ldr	r3, [pc, #136]	; (8000ec0 <fsm_run1+0xe4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3332      	adds	r3, #50	; 0x32
 8000e3a:	4a1f      	ldr	r2, [pc, #124]	; (8000eb8 <fsm_run1+0xdc>)
 8000e3c:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <fsm_run1+0xdc>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 facc 	bl	80013e0 <settimer1>
		}
		break;
 8000e48:	e02b      	b.n	8000ea2 <fsm_run1+0xc6>
	case auto_green :
		turn_on(1);
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f000 f8de 	bl	800100c <turn_on>
		if(timer1_flag==1)
 8000e50:	4b1a      	ldr	r3, [pc, #104]	; (8000ebc <fsm_run1+0xe0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d126      	bne.n	8000ea6 <fsm_run1+0xca>
		{
			status1=auto_yellow;
 8000e58:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <fsm_run1+0xd4>)
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	601a      	str	r2, [r3, #0]
			duration=timer3+50;
 8000e5e:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <fsm_run1+0xe8>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	3332      	adds	r3, #50	; 0x32
 8000e64:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <fsm_run1+0xdc>)
 8000e66:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000e68:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <fsm_run1+0xdc>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 fab7 	bl	80013e0 <settimer1>
		}
		break;
 8000e72:	e018      	b.n	8000ea6 <fsm_run1+0xca>
	case auto_yellow :
		turn_on(2);
 8000e74:	2002      	movs	r0, #2
 8000e76:	f000 f8c9 	bl	800100c <turn_on>
		if(timer1_flag==1)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <fsm_run1+0xe0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d113      	bne.n	8000eaa <fsm_run1+0xce>
		{
			status1=auto_red;
 8000e82:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <fsm_run1+0xd4>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	601a      	str	r2, [r3, #0]
			duration=timer1+50;
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <fsm_run1+0xd8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	3332      	adds	r3, #50	; 0x32
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <fsm_run1+0xdc>)
 8000e90:	6013      	str	r3, [r2, #0]
			settimer1(duration);
 8000e92:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <fsm_run1+0xdc>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 faa2 	bl	80013e0 <settimer1>
		}
		break;
 8000e9c:	e005      	b.n	8000eaa <fsm_run1+0xce>
	default :  break;
 8000e9e:	bf00      	nop
 8000ea0:	e004      	b.n	8000eac <fsm_run1+0xd0>
		break;
 8000ea2:	bf00      	nop
 8000ea4:	e002      	b.n	8000eac <fsm_run1+0xd0>
		break;
 8000ea6:	bf00      	nop
 8000ea8:	e000      	b.n	8000eac <fsm_run1+0xd0>
		break;
 8000eaa:	bf00      	nop
	}
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	2000009c 	.word	0x2000009c
 8000eb4:	2000004c 	.word	0x2000004c
 8000eb8:	20000094 	.word	0x20000094
 8000ebc:	200000f8 	.word	0x200000f8
 8000ec0:	20000050 	.word	0x20000050
 8000ec4:	20000054 	.word	0x20000054

08000ec8 <fsm_run2>:

void fsm_run2()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	switch(status2)
 8000ecc:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <fsm_run2+0xd4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b03      	cmp	r3, #3
 8000ed2:	d85a      	bhi.n	8000f8a <fsm_run2+0xc2>
 8000ed4:	a201      	add	r2, pc, #4	; (adr r2, 8000edc <fsm_run2+0x14>)
 8000ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eda:	bf00      	nop
 8000edc:	08000eed 	.word	0x08000eed
 8000ee0:	08000f0d 	.word	0x08000f0d
 8000ee4:	08000f37 	.word	0x08000f37
 8000ee8:	08000f61 	.word	0x08000f61
	{
	case INIT :
		turn_off();
 8000eec:	f000 f86a 	bl	8000fc4 <turn_off>
		status2=auto_green;
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <fsm_run2+0xd4>)
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	601a      	str	r2, [r3, #0]
		duration2=timer2+50;
 8000ef6:	4b2a      	ldr	r3, [pc, #168]	; (8000fa0 <fsm_run2+0xd8>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3332      	adds	r3, #50	; 0x32
 8000efc:	4a29      	ldr	r2, [pc, #164]	; (8000fa4 <fsm_run2+0xdc>)
 8000efe:	6013      	str	r3, [r2, #0]
		settimer2(duration2);
 8000f00:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <fsm_run2+0xdc>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 fa7f 	bl	8001408 <settimer2>
		break;
 8000f0a:	e045      	b.n	8000f98 <fsm_run2+0xd0>
	case auto_red:
		turn_on2(0);
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f000 f8c5 	bl	800109c <turn_on2>
		if(timer2_flag==1)
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <fsm_run2+0xe0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d139      	bne.n	8000f8e <fsm_run2+0xc6>
		{
			status2=auto_green;
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <fsm_run2+0xd4>)
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	601a      	str	r2, [r3, #0]
			duration2=timer2+50;
 8000f20:	4b1f      	ldr	r3, [pc, #124]	; (8000fa0 <fsm_run2+0xd8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3332      	adds	r3, #50	; 0x32
 8000f26:	4a1f      	ldr	r2, [pc, #124]	; (8000fa4 <fsm_run2+0xdc>)
 8000f28:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	; (8000fa4 <fsm_run2+0xdc>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 fa6a 	bl	8001408 <settimer2>
		}
		break;
 8000f34:	e02b      	b.n	8000f8e <fsm_run2+0xc6>
	case auto_green :
		turn_on2(1);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 f8b0 	bl	800109c <turn_on2>
		if(timer2_flag==1)
 8000f3c:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <fsm_run2+0xe0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d126      	bne.n	8000f92 <fsm_run2+0xca>
		{
			status2=auto_yellow;
 8000f44:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <fsm_run2+0xd4>)
 8000f46:	2203      	movs	r2, #3
 8000f48:	601a      	str	r2, [r3, #0]
			duration2=timer3+50;
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <fsm_run2+0xe4>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3332      	adds	r3, #50	; 0x32
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <fsm_run2+0xdc>)
 8000f52:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000f54:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <fsm_run2+0xdc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f000 fa55 	bl	8001408 <settimer2>
		}
		break;
 8000f5e:	e018      	b.n	8000f92 <fsm_run2+0xca>
	case auto_yellow :
		turn_on2(2);
 8000f60:	2002      	movs	r0, #2
 8000f62:	f000 f89b 	bl	800109c <turn_on2>
		if(timer2_flag==1)
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <fsm_run2+0xe0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d113      	bne.n	8000f96 <fsm_run2+0xce>
		{
			status2=auto_red;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <fsm_run2+0xd4>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	601a      	str	r2, [r3, #0]
			duration2=timer1+50;
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <fsm_run2+0xe8>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	3332      	adds	r3, #50	; 0x32
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	; (8000fa4 <fsm_run2+0xdc>)
 8000f7c:	6013      	str	r3, [r2, #0]
			settimer2(duration2);
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <fsm_run2+0xdc>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fa40 	bl	8001408 <settimer2>
		}
		break;
 8000f88:	e005      	b.n	8000f96 <fsm_run2+0xce>
	default :  break;
 8000f8a:	bf00      	nop
 8000f8c:	e004      	b.n	8000f98 <fsm_run2+0xd0>
		break;
 8000f8e:	bf00      	nop
 8000f90:	e002      	b.n	8000f98 <fsm_run2+0xd0>
		break;
 8000f92:	bf00      	nop
 8000f94:	e000      	b.n	8000f98 <fsm_run2+0xd0>
		break;
 8000f96:	bf00      	nop
	}
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000a0 	.word	0x200000a0
 8000fa0:	20000050 	.word	0x20000050
 8000fa4:	20000098 	.word	0x20000098
 8000fa8:	20000100 	.word	0x20000100
 8000fac:	20000054 	.word	0x20000054
 8000fb0:	2000004c 	.word	0x2000004c

08000fb4 <fsm_run>:

void fsm_run()
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	fsm_run1();
 8000fb8:	f7ff ff10 	bl	8000ddc <fsm_run1>
	fsm_run2();
 8000fbc:	f7ff ff84 	bl	8000ec8 <fsm_run2>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <turn_off>:
 */

#include "fsm_auto_help.h"

void turn_off()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2101      	movs	r1, #1
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <turn_off+0x44>)
 8000fce:	f001 f920 	bl	8002212 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	480c      	ldr	r0, [pc, #48]	; (8001008 <turn_off+0x44>)
 8000fd8:	f001 f91b 	bl	8002212 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2104      	movs	r1, #4
 8000fe0:	4809      	ldr	r0, [pc, #36]	; (8001008 <turn_off+0x44>)
 8000fe2:	f001 f916 	bl	8002212 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2108      	movs	r1, #8
 8000fea:	4807      	ldr	r0, [pc, #28]	; (8001008 <turn_off+0x44>)
 8000fec:	f001 f911 	bl	8002212 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2110      	movs	r1, #16
 8000ff4:	4804      	ldr	r0, [pc, #16]	; (8001008 <turn_off+0x44>)
 8000ff6:	f001 f90c 	bl	8002212 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2120      	movs	r1, #32
 8000ffe:	4802      	ldr	r0, [pc, #8]	; (8001008 <turn_off+0x44>)
 8001000:	f001 f907 	bl	8002212 <HAL_GPIO_WritePin>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40010800 	.word	0x40010800

0800100c <turn_on>:

void turn_on(int index)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	switch (index)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d029      	beq.n	800106e <turn_on+0x62>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b02      	cmp	r3, #2
 800101e:	dc36      	bgt.n	800108e <turn_on+0x82>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <turn_on+0x22>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d010      	beq.n	800104e <turn_on+0x42>
	case 2 :
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, RESET);
		break ;
	default : break;
 800102c:	e02f      	b.n	800108e <turn_on+0x82>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2101      	movs	r1, #1
 8001032:	4819      	ldr	r0, [pc, #100]	; (8001098 <turn_on+0x8c>)
 8001034:	f001 f8ed 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2102      	movs	r1, #2
 800103c:	4816      	ldr	r0, [pc, #88]	; (8001098 <turn_on+0x8c>)
 800103e:	f001 f8e8 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8001042:	2201      	movs	r2, #1
 8001044:	2104      	movs	r1, #4
 8001046:	4814      	ldr	r0, [pc, #80]	; (8001098 <turn_on+0x8c>)
 8001048:	f001 f8e3 	bl	8002212 <HAL_GPIO_WritePin>
		break ;
 800104c:	e020      	b.n	8001090 <turn_on+0x84>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 800104e:	2201      	movs	r2, #1
 8001050:	2101      	movs	r1, #1
 8001052:	4811      	ldr	r0, [pc, #68]	; (8001098 <turn_on+0x8c>)
 8001054:	f001 f8dd 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2102      	movs	r1, #2
 800105c:	480e      	ldr	r0, [pc, #56]	; (8001098 <turn_on+0x8c>)
 800105e:	f001 f8d8 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, SET);
 8001062:	2201      	movs	r2, #1
 8001064:	2104      	movs	r1, #4
 8001066:	480c      	ldr	r0, [pc, #48]	; (8001098 <turn_on+0x8c>)
 8001068:	f001 f8d3 	bl	8002212 <HAL_GPIO_WritePin>
		break;
 800106c:	e010      	b.n	8001090 <turn_on+0x84>
		HAL_GPIO_WritePin(led_red1_GPIO_Port, led_red1_Pin, SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2101      	movs	r1, #1
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <turn_on+0x8c>)
 8001074:	f001 f8cd 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green1_GPIO_Port, led_green1_Pin, SET);
 8001078:	2201      	movs	r2, #1
 800107a:	2102      	movs	r1, #2
 800107c:	4806      	ldr	r0, [pc, #24]	; (8001098 <turn_on+0x8c>)
 800107e:	f001 f8c8 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow1_GPIO_Port, led_yellow1_Pin, RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2104      	movs	r1, #4
 8001086:	4804      	ldr	r0, [pc, #16]	; (8001098 <turn_on+0x8c>)
 8001088:	f001 f8c3 	bl	8002212 <HAL_GPIO_WritePin>
		break ;
 800108c:	e000      	b.n	8001090 <turn_on+0x84>
	default : break;
 800108e:	bf00      	nop
	}
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40010800 	.word	0x40010800

0800109c <turn_on2>:

void turn_on2(int index)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	switch (index)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d029      	beq.n	80010fe <turn_on2+0x62>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	dc36      	bgt.n	800111e <turn_on2+0x82>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <turn_on2+0x22>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d010      	beq.n	80010de <turn_on2+0x42>
	case 2 :
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, RESET);
		break ;
	default : break;
 80010bc:	e02f      	b.n	800111e <turn_on2+0x82>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2108      	movs	r1, #8
 80010c2:	4819      	ldr	r0, [pc, #100]	; (8001128 <turn_on2+0x8c>)
 80010c4:	f001 f8a5 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2110      	movs	r1, #16
 80010cc:	4816      	ldr	r0, [pc, #88]	; (8001128 <turn_on2+0x8c>)
 80010ce:	f001 f8a0 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 80010d2:	2201      	movs	r2, #1
 80010d4:	2120      	movs	r1, #32
 80010d6:	4814      	ldr	r0, [pc, #80]	; (8001128 <turn_on2+0x8c>)
 80010d8:	f001 f89b 	bl	8002212 <HAL_GPIO_WritePin>
		break ;
 80010dc:	e020      	b.n	8001120 <turn_on2+0x84>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	2108      	movs	r1, #8
 80010e2:	4811      	ldr	r0, [pc, #68]	; (8001128 <turn_on2+0x8c>)
 80010e4:	f001 f895 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2110      	movs	r1, #16
 80010ec:	480e      	ldr	r0, [pc, #56]	; (8001128 <turn_on2+0x8c>)
 80010ee:	f001 f890 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	2120      	movs	r1, #32
 80010f6:	480c      	ldr	r0, [pc, #48]	; (8001128 <turn_on2+0x8c>)
 80010f8:	f001 f88b 	bl	8002212 <HAL_GPIO_WritePin>
		break;
 80010fc:	e010      	b.n	8001120 <turn_on2+0x84>
		HAL_GPIO_WritePin(led_red2_GPIO_Port, led_red2_Pin, SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	2108      	movs	r1, #8
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <turn_on2+0x8c>)
 8001104:	f001 f885 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_green2_GPIO_Port, led_green2_Pin, SET);
 8001108:	2201      	movs	r2, #1
 800110a:	2110      	movs	r1, #16
 800110c:	4806      	ldr	r0, [pc, #24]	; (8001128 <turn_on2+0x8c>)
 800110e:	f001 f880 	bl	8002212 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(led_yellow2_GPIO_Port, led_yellow2_Pin, RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	2120      	movs	r1, #32
 8001116:	4804      	ldr	r0, [pc, #16]	; (8001128 <turn_on2+0x8c>)
 8001118:	f001 f87b 	bl	8002212 <HAL_GPIO_WritePin>
		break ;
 800111c:	e000      	b.n	8001120 <turn_on2+0x84>
	default : break;
 800111e:	bf00      	nop
	}
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40010800 	.word	0x40010800

0800112c <changetimer1>:
int timer1=500;
int timer2=300;
int timer3=200;

void changetimer1(int duration)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	timer1=duration;
 8001134:	4a03      	ldr	r2, [pc, #12]	; (8001144 <changetimer1+0x18>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6013      	str	r3, [r2, #0]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	2000004c 	.word	0x2000004c

08001148 <changetimer2>:

void changetimer2(int duration)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	timer2=duration;
 8001150:	4a03      	ldr	r2, [pc, #12]	; (8001160 <changetimer2+0x18>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6013      	str	r3, [r2, #0]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	20000050 	.word	0x20000050

08001164 <changetimer3>:

void changetimer3(int duration)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	timer3=duration;
 800116c:	4a03      	ldr	r2, [pc, #12]	; (800117c <changetimer3+0x18>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6013      	str	r3, [r2, #0]
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr
 800117c:	20000054 	.word	0x20000054

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001184:	f000 fd42 	bl	8001c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001188:	f000 f81e 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118c:	f000 f8a4 	bl	80012d8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001190:	f000 f856 	bl	8001240 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001194:	4807      	ldr	r0, [pc, #28]	; (80011b4 <main+0x34>)
 8001196:	f001 fc9b 	bl	8002ad0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status1=INIT;
 800119a:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <main+0x38>)
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
  status2=INIT;
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <main+0x3c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
  status3=INIT;
 80011a6:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <main+0x40>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
  status4=INIT;
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <main+0x44>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <main+0x32>
 80011b4:	200000ac 	.word	0x200000ac
 80011b8:	2000009c 	.word	0x2000009c
 80011bc:	200000a0 	.word	0x200000a0
 80011c0:	200000a4 	.word	0x200000a4
 80011c4:	200000a8 	.word	0x200000a8

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b090      	sub	sp, #64	; 0x40
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	2228      	movs	r2, #40	; 0x28
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f002 f812 	bl	8003200 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ea:	2302      	movs	r3, #2
 80011ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ee:	2301      	movs	r3, #1
 80011f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f2:	2310      	movs	r3, #16
 80011f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011f6:	2300      	movs	r3, #0
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fa:	f107 0318 	add.w	r3, r7, #24
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 f838 	bl	8002274 <HAL_RCC_OscConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800120a:	f000 f8e3 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120e:	230f      	movs	r3, #15
 8001210:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f001 faa6 	bl	8002778 <HAL_RCC_ClockConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001232:	f000 f8cf 	bl	80013d4 <Error_Handler>
  }
}
 8001236:	bf00      	nop
 8001238:	3740      	adds	r7, #64	; 0x40
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800125c:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <MX_TIM2_Init+0x94>)
 800125e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001262:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001266:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800126a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <MX_TIM2_Init+0x94>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001274:	2209      	movs	r2, #9
 8001276:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <MX_TIM2_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001284:	4813      	ldr	r0, [pc, #76]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001286:	f001 fbd3 	bl	8002a30 <HAL_TIM_Base_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001290:	f000 f8a0 	bl	80013d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001294:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MX_TIM2_Init+0x94>)
 80012a2:	f001 fd69 	bl	8002d78 <HAL_TIM_ConfigClockSource>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012ac:	f000 f892 	bl	80013d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <MX_TIM2_Init+0x94>)
 80012be:	f001 ff35 	bl	800312c <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012c8:	f000 f884 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200000ac 	.word	0x200000ac

080012d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	f107 0310 	add.w	r3, r7, #16
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ec:	4b2f      	ldr	r3, [pc, #188]	; (80013ac <MX_GPIO_Init+0xd4>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a2e      	ldr	r2, [pc, #184]	; (80013ac <MX_GPIO_Init+0xd4>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <MX_GPIO_Init+0xd4>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f003 0310 	and.w	r3, r3, #16
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001304:	4b29      	ldr	r3, [pc, #164]	; (80013ac <MX_GPIO_Init+0xd4>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	4a28      	ldr	r2, [pc, #160]	; (80013ac <MX_GPIO_Init+0xd4>)
 800130a:	f043 0304 	orr.w	r3, r3, #4
 800130e:	6193      	str	r3, [r2, #24]
 8001310:	4b26      	ldr	r3, [pc, #152]	; (80013ac <MX_GPIO_Init+0xd4>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131c:	4b23      	ldr	r3, [pc, #140]	; (80013ac <MX_GPIO_Init+0xd4>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a22      	ldr	r2, [pc, #136]	; (80013ac <MX_GPIO_Init+0xd4>)
 8001322:	f043 0308 	orr.w	r3, r3, #8
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_GPIO_Init+0xd4>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_red1_Pin|led_green1_Pin|led_yellow1_Pin|led_red2_Pin
 8001334:	2200      	movs	r2, #0
 8001336:	f240 71bf 	movw	r1, #1983	; 0x7bf
 800133a:	481d      	ldr	r0, [pc, #116]	; (80013b0 <MX_GPIO_Init+0xd8>)
 800133c:	f000 ff69 	bl	8002212 <HAL_GPIO_WritePin>
                          |led_green2_Pin|led_yellow2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, chan1a_Pin|chan1b_Pin|chan1c_Pin|chan2d_Pin
 8001340:	2200      	movs	r2, #0
 8001342:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001346:	481b      	ldr	r0, [pc, #108]	; (80013b4 <MX_GPIO_Init+0xdc>)
 8001348:	f000 ff63 	bl	8002212 <HAL_GPIO_WritePin>
                          |chan2e_Pin|chan2f_Pin|chan2g_Pin|chan1d_Pin
                          |chan1e_Pin|chan1f_Pin|chan1g_Pin|chan2a_Pin
                          |chan2b_Pin|chan2c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 800134c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001350:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001356:	2301      	movs	r3, #1
 8001358:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135a:	f107 0310 	add.w	r3, r7, #16
 800135e:	4619      	mov	r1, r3
 8001360:	4815      	ldr	r0, [pc, #84]	; (80013b8 <MX_GPIO_Init+0xe0>)
 8001362:	f000 fdc3 	bl	8001eec <HAL_GPIO_Init>

  /*Configure GPIO pins : led_red1_Pin led_green1_Pin led_yellow1_Pin led_red2_Pin
                           led_green2_Pin led_yellow2_Pin en0_Pin en1_Pin
                           en2_Pin en3_Pin */
  GPIO_InitStruct.Pin = led_red1_Pin|led_green1_Pin|led_yellow1_Pin|led_red2_Pin
 8001366:	f240 73bf 	movw	r3, #1983	; 0x7bf
 800136a:	613b      	str	r3, [r7, #16]
                          |led_green2_Pin|led_yellow2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2302      	movs	r3, #2
 8001376:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	4619      	mov	r1, r3
 800137e:	480c      	ldr	r0, [pc, #48]	; (80013b0 <MX_GPIO_Init+0xd8>)
 8001380:	f000 fdb4 	bl	8001eec <HAL_GPIO_Init>

  /*Configure GPIO pins : chan1a_Pin chan1b_Pin chan1c_Pin chan2d_Pin
                           chan2e_Pin chan2f_Pin chan2g_Pin chan1d_Pin
                           chan1e_Pin chan1f_Pin chan1g_Pin chan2a_Pin
                           chan2b_Pin chan2c_Pin */
  GPIO_InitStruct.Pin = chan1a_Pin|chan1b_Pin|chan1c_Pin|chan2d_Pin
 8001384:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001388:	613b      	str	r3, [r7, #16]
                          |chan2e_Pin|chan2f_Pin|chan2g_Pin|chan1d_Pin
                          |chan1e_Pin|chan1f_Pin|chan1g_Pin|chan2a_Pin
                          |chan2b_Pin|chan2c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2302      	movs	r3, #2
 8001394:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_GPIO_Init+0xdc>)
 800139e:	f000 fda5 	bl	8001eec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010800 	.word	0x40010800
 80013b4:	40010c00 	.word	0x40010c00
 80013b8:	40011000 	.word	0x40011000

080013bc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	timerrun();
 80013c4:	f000 f884 	bl	80014d0 <timerrun>
	getkeyinput();
 80013c8:	f7fe feca 	bl	8000160 <getkeyinput>
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	e7fe      	b.n	80013dc <Error_Handler+0x8>
	...

080013e0 <settimer1>:
int timer5_flag=0;
int timer6_counter=0;
int timer6_flag=0;

void settimer1(int duration)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	timer1_counter=duration;
 80013e8:	4a05      	ldr	r2, [pc, #20]	; (8001400 <settimer1+0x20>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 80013ee:	4b05      	ldr	r3, [pc, #20]	; (8001404 <settimer1+0x24>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	200000f4 	.word	0x200000f4
 8001404:	200000f8 	.word	0x200000f8

08001408 <settimer2>:
void settimer2(int duration)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	timer2_counter=duration;
 8001410:	4a05      	ldr	r2, [pc, #20]	; (8001428 <settimer2+0x20>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8001416:	4b05      	ldr	r3, [pc, #20]	; (800142c <settimer2+0x24>)
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	200000fc 	.word	0x200000fc
 800142c:	20000100 	.word	0x20000100

08001430 <settimer3>:
void settimer3(int duration)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	timer3_counter=duration;
 8001438:	4a05      	ldr	r2, [pc, #20]	; (8001450 <settimer3+0x20>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <settimer3+0x24>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	20000104 	.word	0x20000104
 8001454:	20000108 	.word	0x20000108

08001458 <settimer4>:
void settimer4(int duration)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	timer4_counter=duration;
 8001460:	4a05      	ldr	r2, [pc, #20]	; (8001478 <settimer4+0x20>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <settimer4+0x24>)
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	2000010c 	.word	0x2000010c
 800147c:	20000110 	.word	0x20000110

08001480 <settimer5>:
void settimer5(int duration)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	timer5_counter=duration;
 8001488:	4a05      	ldr	r2, [pc, #20]	; (80014a0 <settimer5+0x20>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
	timer5_flag=0;
 800148e:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <settimer5+0x24>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	20000114 	.word	0x20000114
 80014a4:	20000118 	.word	0x20000118

080014a8 <settimer6>:
void settimer6(int duration)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	timer6_counter=duration;
 80014b0:	4a05      	ldr	r2, [pc, #20]	; (80014c8 <settimer6+0x20>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
	timer6_flag=0;
 80014b6:	4b05      	ldr	r3, [pc, #20]	; (80014cc <settimer6+0x24>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	2000011c 	.word	0x2000011c
 80014cc:	20000120 	.word	0x20000120

080014d0 <timerrun>:

void timerrun()
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	if(timer1_counter>0)
 80014d4:	4b31      	ldr	r3, [pc, #196]	; (800159c <timerrun+0xcc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dd04      	ble.n	80014e6 <timerrun+0x16>
	{
		timer1_counter--;
 80014dc:	4b2f      	ldr	r3, [pc, #188]	; (800159c <timerrun+0xcc>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3b01      	subs	r3, #1
 80014e2:	4a2e      	ldr	r2, [pc, #184]	; (800159c <timerrun+0xcc>)
 80014e4:	6013      	str	r3, [r2, #0]
	}
	if(timer1_counter<=0)
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <timerrun+0xcc>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	dc02      	bgt.n	80014f4 <timerrun+0x24>
	{
		timer1_flag=1;
 80014ee:	4b2c      	ldr	r3, [pc, #176]	; (80015a0 <timerrun+0xd0>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter>0)
 80014f4:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <timerrun+0xd4>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	dd04      	ble.n	8001506 <timerrun+0x36>
	{
		timer2_counter--;
 80014fc:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <timerrun+0xd4>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	3b01      	subs	r3, #1
 8001502:	4a28      	ldr	r2, [pc, #160]	; (80015a4 <timerrun+0xd4>)
 8001504:	6013      	str	r3, [r2, #0]
	}
	if(timer2_counter<=0)
 8001506:	4b27      	ldr	r3, [pc, #156]	; (80015a4 <timerrun+0xd4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	dc02      	bgt.n	8001514 <timerrun+0x44>
	{
		timer2_flag=1;
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <timerrun+0xd8>)
 8001510:	2201      	movs	r2, #1
 8001512:	601a      	str	r2, [r3, #0]
	}
	if(timer3_counter>0)
 8001514:	4b25      	ldr	r3, [pc, #148]	; (80015ac <timerrun+0xdc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	dd04      	ble.n	8001526 <timerrun+0x56>
	{
		timer3_counter--;
 800151c:	4b23      	ldr	r3, [pc, #140]	; (80015ac <timerrun+0xdc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3b01      	subs	r3, #1
 8001522:	4a22      	ldr	r2, [pc, #136]	; (80015ac <timerrun+0xdc>)
 8001524:	6013      	str	r3, [r2, #0]
	}
	if(timer3_counter<=0)
 8001526:	4b21      	ldr	r3, [pc, #132]	; (80015ac <timerrun+0xdc>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	dc02      	bgt.n	8001534 <timerrun+0x64>
	{
		timer3_flag=1;
 800152e:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <timerrun+0xe0>)
 8001530:	2201      	movs	r2, #1
 8001532:	601a      	str	r2, [r3, #0]
	}
	if(timer4_counter>0)
 8001534:	4b1f      	ldr	r3, [pc, #124]	; (80015b4 <timerrun+0xe4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	dd04      	ble.n	8001546 <timerrun+0x76>
	{
		timer4_counter--;
 800153c:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <timerrun+0xe4>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3b01      	subs	r3, #1
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <timerrun+0xe4>)
 8001544:	6013      	str	r3, [r2, #0]
	}
	if(timer4_counter<=0)
 8001546:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <timerrun+0xe4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	dc02      	bgt.n	8001554 <timerrun+0x84>
	{
		timer4_flag=1;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <timerrun+0xe8>)
 8001550:	2201      	movs	r2, #1
 8001552:	601a      	str	r2, [r3, #0]
	}
	if(timer5_counter>0)
 8001554:	4b19      	ldr	r3, [pc, #100]	; (80015bc <timerrun+0xec>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	dd04      	ble.n	8001566 <timerrun+0x96>
	{
		timer5_counter--;
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <timerrun+0xec>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	4a16      	ldr	r2, [pc, #88]	; (80015bc <timerrun+0xec>)
 8001564:	6013      	str	r3, [r2, #0]
	}
	if(timer5_counter<=0)
 8001566:	4b15      	ldr	r3, [pc, #84]	; (80015bc <timerrun+0xec>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	dc02      	bgt.n	8001574 <timerrun+0xa4>
	{
		timer5_flag=1;
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <timerrun+0xf0>)
 8001570:	2201      	movs	r2, #1
 8001572:	601a      	str	r2, [r3, #0]
	}
	if(timer6_counter>0)
 8001574:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <timerrun+0xf4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	dd04      	ble.n	8001586 <timerrun+0xb6>
	{
		timer6_counter--;
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <timerrun+0xf4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	3b01      	subs	r3, #1
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <timerrun+0xf4>)
 8001584:	6013      	str	r3, [r2, #0]
	}
	if(timer6_counter<=0)
 8001586:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <timerrun+0xf4>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	dc02      	bgt.n	8001594 <timerrun+0xc4>
	{
		timer6_flag=1;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <timerrun+0xf8>)
 8001590:	2201      	movs	r2, #1
 8001592:	601a      	str	r2, [r3, #0]
	}
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	200000f4 	.word	0x200000f4
 80015a0:	200000f8 	.word	0x200000f8
 80015a4:	200000fc 	.word	0x200000fc
 80015a8:	20000100 	.word	0x20000100
 80015ac:	20000104 	.word	0x20000104
 80015b0:	20000108 	.word	0x20000108
 80015b4:	2000010c 	.word	0x2000010c
 80015b8:	20000110 	.word	0x20000110
 80015bc:	20000114 	.word	0x20000114
 80015c0:	20000118 	.word	0x20000118
 80015c4:	2000011c 	.word	0x2000011c
 80015c8:	20000120 	.word	0x20000120

080015cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <HAL_MspInit+0x40>)
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	4a0d      	ldr	r2, [pc, #52]	; (800160c <HAL_MspInit+0x40>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6193      	str	r3, [r2, #24]
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <HAL_MspInit+0x40>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <HAL_MspInit+0x40>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	4a07      	ldr	r2, [pc, #28]	; (800160c <HAL_MspInit+0x40>)
 80015f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f4:	61d3      	str	r3, [r2, #28]
 80015f6:	4b05      	ldr	r3, [pc, #20]	; (800160c <HAL_MspInit+0x40>)
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	40021000 	.word	0x40021000

08001610 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001620:	d113      	bne.n	800164a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001622:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	61d3      	str	r3, [r2, #28]
 800162e:	4b09      	ldr	r3, [pc, #36]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	201c      	movs	r0, #28
 8001640:	f000 fc1d 	bl	8001e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001644:	201c      	movs	r0, #28
 8001646:	f000 fc36 	bl	8001eb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000

08001658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800165c:	e7fe      	b.n	800165c <NMI_Handler+0x4>

0800165e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001662:	e7fe      	b.n	8001662 <HardFault_Handler+0x4>

08001664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001668:	e7fe      	b.n	8001668 <MemManage_Handler+0x4>

0800166a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166e:	e7fe      	b.n	800166e <BusFault_Handler+0x4>

08001670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <UsageFault_Handler+0x4>

08001676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr

0800169a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169e:	f000 fafb 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <TIM2_IRQHandler+0x10>)
 80016ae:	f001 fa5b 	bl	8002b68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000ac 	.word	0x200000ac

080016bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <updateClockBuffer>:
int second=0;
int index_led=0;
int led_buffer[2] = {0 , 0};

void updateClockBuffer ()
  {
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
	  int second_tens=second/10;
 80016ce:	4b11      	ldr	r3, [pc, #68]	; (8001714 <updateClockBuffer+0x4c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a11      	ldr	r2, [pc, #68]	; (8001718 <updateClockBuffer+0x50>)
 80016d4:	fb82 1203 	smull	r1, r2, r2, r3
 80016d8:	1092      	asrs	r2, r2, #2
 80016da:	17db      	asrs	r3, r3, #31
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	607b      	str	r3, [r7, #4]
	  int second_ones=second%10;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <updateClockBuffer+0x4c>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <updateClockBuffer+0x50>)
 80016e6:	fb83 1302 	smull	r1, r3, r3, r2
 80016ea:	1099      	asrs	r1, r3, #2
 80016ec:	17d3      	asrs	r3, r2, #31
 80016ee:	1ac9      	subs	r1, r1, r3
 80016f0:	460b      	mov	r3, r1
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	603b      	str	r3, [r7, #0]

	  led_buffer[0] = second_tens;
 80016fc:	4a07      	ldr	r2, [pc, #28]	; (800171c <updateClockBuffer+0x54>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6013      	str	r3, [r2, #0]
	  led_buffer[1] = second_ones;
 8001702:	4a06      	ldr	r2, [pc, #24]	; (800171c <updateClockBuffer+0x54>)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	6053      	str	r3, [r2, #4]
  }
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000124 	.word	0x20000124
 8001718:	66666667 	.word	0x66666667
 800171c:	2000012c 	.word	0x2000012c

08001720 <display_traffic1>:

void display_traffic1()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	switch (status3)
 8001724:	4b7d      	ldr	r3, [pc, #500]	; (800191c <display_traffic1+0x1fc>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b03      	cmp	r3, #3
 800172a:	f200 80ee 	bhi.w	800190a <display_traffic1+0x1ea>
 800172e:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <display_traffic1+0x14>)
 8001730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001734:	08001745 	.word	0x08001745
 8001738:	08001771 	.word	0x08001771
 800173c:	080017fb 	.word	0x080017fb
 8001740:	08001883 	.word	0x08001883
	{
	case INIT :
	second=timer1/100;
 8001744:	4b76      	ldr	r3, [pc, #472]	; (8001920 <display_traffic1+0x200>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a76      	ldr	r2, [pc, #472]	; (8001924 <display_traffic1+0x204>)
 800174a:	fb82 1203 	smull	r1, r2, r2, r3
 800174e:	1152      	asrs	r2, r2, #5
 8001750:	17db      	asrs	r3, r3, #31
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	4a74      	ldr	r2, [pc, #464]	; (8001928 <display_traffic1+0x208>)
 8001756:	6013      	str	r3, [r2, #0]
	updateClockBuffer ();
 8001758:	f7ff ffb6 	bl	80016c8 <updateClockBuffer>
    status3=auto_red;
 800175c:	4b6f      	ldr	r3, [pc, #444]	; (800191c <display_traffic1+0x1fc>)
 800175e:	2201      	movs	r2, #1
 8001760:	601a      	str	r2, [r3, #0]
    settimer3(50);
 8001762:	2032      	movs	r0, #50	; 0x32
 8001764:	f7ff fe64 	bl	8001430 <settimer3>
    settimer4(100);
 8001768:	2064      	movs	r0, #100	; 0x64
 800176a:	f7ff fe75 	bl	8001458 <settimer4>
		break;
 800176e:	e0d3      	b.n	8001918 <display_traffic1+0x1f8>
	case auto_red :
		if (timer3_flag==1)
 8001770:	4b6e      	ldr	r3, [pc, #440]	; (800192c <display_traffic1+0x20c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d11f      	bne.n	80017b8 <display_traffic1+0x98>
		{
			settimer3 (50) ;
 8001778:	2032      	movs	r0, #50	; 0x32
 800177a:	f7ff fe59 	bl	8001430 <settimer3>
		    if( index_led < 2 )
 800177e:	4b6c      	ldr	r3, [pc, #432]	; (8001930 <display_traffic1+0x210>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b01      	cmp	r3, #1
 8001784:	dc11      	bgt.n	80017aa <display_traffic1+0x8a>
			{
			  update7SEGa ( index_led ) ;
 8001786:	4b6a      	ldr	r3, [pc, #424]	; (8001930 <display_traffic1+0x210>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe ff74 	bl	8000678 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 8001790:	4b67      	ldr	r3, [pc, #412]	; (8001930 <display_traffic1+0x210>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a67      	ldr	r2, [pc, #412]	; (8001934 <display_traffic1+0x214>)
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe ff96 	bl	80006cc <display7SEGa>
			  index_led ++ ;
 80017a0:	4b63      	ldr	r3, [pc, #396]	; (8001930 <display_traffic1+0x210>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	3301      	adds	r3, #1
 80017a6:	4a62      	ldr	r2, [pc, #392]	; (8001930 <display_traffic1+0x210>)
 80017a8:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 80017aa:	4b61      	ldr	r3, [pc, #388]	; (8001930 <display_traffic1+0x210>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	dd02      	ble.n	80017b8 <display_traffic1+0x98>
			{
			  index_led = 0;
 80017b2:	4b5f      	ldr	r3, [pc, #380]	; (8001930 <display_traffic1+0x210>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 80017b8:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <display_traffic1+0x218>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	f040 80a6 	bne.w	800190e <display_traffic1+0x1ee>
		{
			settimer4 (100) ;
 80017c2:	2064      	movs	r0, #100	; 0x64
 80017c4:	f7ff fe48 	bl	8001458 <settimer4>
			second -- ;
 80017c8:	4b57      	ldr	r3, [pc, #348]	; (8001928 <display_traffic1+0x208>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	4a56      	ldr	r2, [pc, #344]	; (8001928 <display_traffic1+0x208>)
 80017d0:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 80017d2:	4b55      	ldr	r3, [pc, #340]	; (8001928 <display_traffic1+0x208>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	dc0c      	bgt.n	80017f4 <display_traffic1+0xd4>
			{
				status3 = auto_green;
 80017da:	4b50      	ldr	r3, [pc, #320]	; (800191c <display_traffic1+0x1fc>)
 80017dc:	2202      	movs	r2, #2
 80017de:	601a      	str	r2, [r3, #0]
				second = timer2/100;
 80017e0:	4b56      	ldr	r3, [pc, #344]	; (800193c <display_traffic1+0x21c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a4f      	ldr	r2, [pc, #316]	; (8001924 <display_traffic1+0x204>)
 80017e6:	fb82 1203 	smull	r1, r2, r2, r3
 80017ea:	1152      	asrs	r2, r2, #5
 80017ec:	17db      	asrs	r3, r3, #31
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	4a4d      	ldr	r2, [pc, #308]	; (8001928 <display_traffic1+0x208>)
 80017f2:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 80017f4:	f7ff ff68 	bl	80016c8 <updateClockBuffer>
		}
		break ;
 80017f8:	e089      	b.n	800190e <display_traffic1+0x1ee>
	case auto_green :
		if (timer3_flag==1)
 80017fa:	4b4c      	ldr	r3, [pc, #304]	; (800192c <display_traffic1+0x20c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d11f      	bne.n	8001842 <display_traffic1+0x122>
		{
			settimer3 (50) ;
 8001802:	2032      	movs	r0, #50	; 0x32
 8001804:	f7ff fe14 	bl	8001430 <settimer3>
		    if( index_led < 2 )
 8001808:	4b49      	ldr	r3, [pc, #292]	; (8001930 <display_traffic1+0x210>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b01      	cmp	r3, #1
 800180e:	dc11      	bgt.n	8001834 <display_traffic1+0x114>
			{
			  update7SEGa ( index_led ) ;
 8001810:	4b47      	ldr	r3, [pc, #284]	; (8001930 <display_traffic1+0x210>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe ff2f 	bl	8000678 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 800181a:	4b45      	ldr	r3, [pc, #276]	; (8001930 <display_traffic1+0x210>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a45      	ldr	r2, [pc, #276]	; (8001934 <display_traffic1+0x214>)
 8001820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001824:	4618      	mov	r0, r3
 8001826:	f7fe ff51 	bl	80006cc <display7SEGa>
			  index_led ++ ;
 800182a:	4b41      	ldr	r3, [pc, #260]	; (8001930 <display_traffic1+0x210>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	3301      	adds	r3, #1
 8001830:	4a3f      	ldr	r2, [pc, #252]	; (8001930 <display_traffic1+0x210>)
 8001832:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 8001834:	4b3e      	ldr	r3, [pc, #248]	; (8001930 <display_traffic1+0x210>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b01      	cmp	r3, #1
 800183a:	dd02      	ble.n	8001842 <display_traffic1+0x122>
			{
			  index_led = 0;
 800183c:	4b3c      	ldr	r3, [pc, #240]	; (8001930 <display_traffic1+0x210>)
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 8001842:	4b3d      	ldr	r3, [pc, #244]	; (8001938 <display_traffic1+0x218>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d163      	bne.n	8001912 <display_traffic1+0x1f2>
		{
			settimer4 (100) ;
 800184a:	2064      	movs	r0, #100	; 0x64
 800184c:	f7ff fe04 	bl	8001458 <settimer4>
			second -- ;
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <display_traffic1+0x208>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	3b01      	subs	r3, #1
 8001856:	4a34      	ldr	r2, [pc, #208]	; (8001928 <display_traffic1+0x208>)
 8001858:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 800185a:	4b33      	ldr	r3, [pc, #204]	; (8001928 <display_traffic1+0x208>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	dc0c      	bgt.n	800187c <display_traffic1+0x15c>
			{
				status3 = auto_yellow;
 8001862:	4b2e      	ldr	r3, [pc, #184]	; (800191c <display_traffic1+0x1fc>)
 8001864:	2203      	movs	r2, #3
 8001866:	601a      	str	r2, [r3, #0]
				second = timer3/100;
 8001868:	4b35      	ldr	r3, [pc, #212]	; (8001940 <display_traffic1+0x220>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2d      	ldr	r2, [pc, #180]	; (8001924 <display_traffic1+0x204>)
 800186e:	fb82 1203 	smull	r1, r2, r2, r3
 8001872:	1152      	asrs	r2, r2, #5
 8001874:	17db      	asrs	r3, r3, #31
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	4a2b      	ldr	r2, [pc, #172]	; (8001928 <display_traffic1+0x208>)
 800187a:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 800187c:	f7ff ff24 	bl	80016c8 <updateClockBuffer>
		}
		break;
 8001880:	e047      	b.n	8001912 <display_traffic1+0x1f2>
	case auto_yellow :
		if (timer3_flag==1)
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <display_traffic1+0x20c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d11f      	bne.n	80018ca <display_traffic1+0x1aa>
		{
			settimer3 (50) ;
 800188a:	2032      	movs	r0, #50	; 0x32
 800188c:	f7ff fdd0 	bl	8001430 <settimer3>
		    if( index_led < 2 )
 8001890:	4b27      	ldr	r3, [pc, #156]	; (8001930 <display_traffic1+0x210>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	dc11      	bgt.n	80018bc <display_traffic1+0x19c>
			{
			  update7SEGa ( index_led ) ;
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <display_traffic1+0x210>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe feeb 	bl	8000678 <update7SEGa>
			  display7SEGa ( led_buffer [ index_led ] ) ;
 80018a2:	4b23      	ldr	r3, [pc, #140]	; (8001930 <display_traffic1+0x210>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a23      	ldr	r2, [pc, #140]	; (8001934 <display_traffic1+0x214>)
 80018a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe ff0d 	bl	80006cc <display7SEGa>
			  index_led ++ ;
 80018b2:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <display_traffic1+0x210>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a1d      	ldr	r2, [pc, #116]	; (8001930 <display_traffic1+0x210>)
 80018ba:	6013      	str	r3, [r2, #0]
			}
			if( index_led >= 2 )
 80018bc:	4b1c      	ldr	r3, [pc, #112]	; (8001930 <display_traffic1+0x210>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	dd02      	ble.n	80018ca <display_traffic1+0x1aa>
			{
			  index_led = 0;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <display_traffic1+0x210>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer4_flag==1)
 80018ca:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <display_traffic1+0x218>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d121      	bne.n	8001916 <display_traffic1+0x1f6>
		{
			settimer4 (100) ;
 80018d2:	2064      	movs	r0, #100	; 0x64
 80018d4:	f7ff fdc0 	bl	8001458 <settimer4>
			second -- ;
 80018d8:	4b13      	ldr	r3, [pc, #76]	; (8001928 <display_traffic1+0x208>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	3b01      	subs	r3, #1
 80018de:	4a12      	ldr	r2, [pc, #72]	; (8001928 <display_traffic1+0x208>)
 80018e0:	6013      	str	r3, [r2, #0]
			if(second <= 0 )
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <display_traffic1+0x208>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	dc0c      	bgt.n	8001904 <display_traffic1+0x1e4>
			{
				status3 = auto_red;
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <display_traffic1+0x1fc>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	601a      	str	r2, [r3, #0]
				second = timer1/100;
 80018f0:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <display_traffic1+0x200>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0b      	ldr	r2, [pc, #44]	; (8001924 <display_traffic1+0x204>)
 80018f6:	fb82 1203 	smull	r1, r2, r2, r3
 80018fa:	1152      	asrs	r2, r2, #5
 80018fc:	17db      	asrs	r3, r3, #31
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	4a09      	ldr	r2, [pc, #36]	; (8001928 <display_traffic1+0x208>)
 8001902:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer () ;
 8001904:	f7ff fee0 	bl	80016c8 <updateClockBuffer>
		}
		break ;
 8001908:	e005      	b.n	8001916 <display_traffic1+0x1f6>
	default : break ;
 800190a:	bf00      	nop
 800190c:	e004      	b.n	8001918 <display_traffic1+0x1f8>
		break ;
 800190e:	bf00      	nop
 8001910:	e002      	b.n	8001918 <display_traffic1+0x1f8>
		break;
 8001912:	bf00      	nop
 8001914:	e000      	b.n	8001918 <display_traffic1+0x1f8>
		break ;
 8001916:	bf00      	nop
	}
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200000a4 	.word	0x200000a4
 8001920:	2000004c 	.word	0x2000004c
 8001924:	51eb851f 	.word	0x51eb851f
 8001928:	20000124 	.word	0x20000124
 800192c:	20000108 	.word	0x20000108
 8001930:	20000128 	.word	0x20000128
 8001934:	2000012c 	.word	0x2000012c
 8001938:	20000110 	.word	0x20000110
 800193c:	20000050 	.word	0x20000050
 8001940:	20000054 	.word	0x20000054

08001944 <updateClockBuffer2>:
int second2=0;
int index_led2=0;
int led_buffer2[2] = {0 , 0};

void updateClockBuffer2 ()
  {
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
	  int second_tens=second2/10;
 800194a:	4b11      	ldr	r3, [pc, #68]	; (8001990 <updateClockBuffer2+0x4c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a11      	ldr	r2, [pc, #68]	; (8001994 <updateClockBuffer2+0x50>)
 8001950:	fb82 1203 	smull	r1, r2, r2, r3
 8001954:	1092      	asrs	r2, r2, #2
 8001956:	17db      	asrs	r3, r3, #31
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	607b      	str	r3, [r7, #4]
	  int second_ones=second2%10;
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <updateClockBuffer2+0x4c>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <updateClockBuffer2+0x50>)
 8001962:	fb83 1302 	smull	r1, r3, r3, r2
 8001966:	1099      	asrs	r1, r3, #2
 8001968:	17d3      	asrs	r3, r2, #31
 800196a:	1ac9      	subs	r1, r1, r3
 800196c:	460b      	mov	r3, r1
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	603b      	str	r3, [r7, #0]

	  led_buffer2[0] = second_tens;
 8001978:	4a07      	ldr	r2, [pc, #28]	; (8001998 <updateClockBuffer2+0x54>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6013      	str	r3, [r2, #0]
	  led_buffer2[1] = second_ones;
 800197e:	4a06      	ldr	r2, [pc, #24]	; (8001998 <updateClockBuffer2+0x54>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	6053      	str	r3, [r2, #4]
  }
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	20000134 	.word	0x20000134
 8001994:	66666667 	.word	0x66666667
 8001998:	2000013c 	.word	0x2000013c

0800199c <display_traffic2>:

void display_traffic2()
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	switch (status4)
 80019a0:	4b7d      	ldr	r3, [pc, #500]	; (8001b98 <display_traffic2+0x1fc>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	f200 80ee 	bhi.w	8001b86 <display_traffic2+0x1ea>
 80019aa:	a201      	add	r2, pc, #4	; (adr r2, 80019b0 <display_traffic2+0x14>)
 80019ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b0:	080019c1 	.word	0x080019c1
 80019b4:	080019ed 	.word	0x080019ed
 80019b8:	08001a77 	.word	0x08001a77
 80019bc:	08001aff 	.word	0x08001aff
	{
	case INIT :
	second2=timer2/100;
 80019c0:	4b76      	ldr	r3, [pc, #472]	; (8001b9c <display_traffic2+0x200>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a76      	ldr	r2, [pc, #472]	; (8001ba0 <display_traffic2+0x204>)
 80019c6:	fb82 1203 	smull	r1, r2, r2, r3
 80019ca:	1152      	asrs	r2, r2, #5
 80019cc:	17db      	asrs	r3, r3, #31
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	4a74      	ldr	r2, [pc, #464]	; (8001ba4 <display_traffic2+0x208>)
 80019d2:	6013      	str	r3, [r2, #0]
	updateClockBuffer2 ();
 80019d4:	f7ff ffb6 	bl	8001944 <updateClockBuffer2>
    status4=auto_green;
 80019d8:	4b6f      	ldr	r3, [pc, #444]	; (8001b98 <display_traffic2+0x1fc>)
 80019da:	2202      	movs	r2, #2
 80019dc:	601a      	str	r2, [r3, #0]
    settimer5(50);
 80019de:	2032      	movs	r0, #50	; 0x32
 80019e0:	f7ff fd4e 	bl	8001480 <settimer5>
    settimer6(100);
 80019e4:	2064      	movs	r0, #100	; 0x64
 80019e6:	f7ff fd5f 	bl	80014a8 <settimer6>
		break;
 80019ea:	e0d3      	b.n	8001b94 <display_traffic2+0x1f8>
	case auto_red :
		if (timer5_flag==1)
 80019ec:	4b6e      	ldr	r3, [pc, #440]	; (8001ba8 <display_traffic2+0x20c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d11f      	bne.n	8001a34 <display_traffic2+0x98>
		{
			settimer5 (50) ;
 80019f4:	2032      	movs	r0, #50	; 0x32
 80019f6:	f7ff fd43 	bl	8001480 <settimer5>
		    if( index_led2 < 2 )
 80019fa:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <display_traffic2+0x210>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	dc11      	bgt.n	8001a26 <display_traffic2+0x8a>
			{
			  update7SEGb ( index_led2 ) ;
 8001a02:	4b6a      	ldr	r3, [pc, #424]	; (8001bac <display_traffic2+0x210>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fff0 	bl	80009ec <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 8001a0c:	4b67      	ldr	r3, [pc, #412]	; (8001bac <display_traffic2+0x210>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a67      	ldr	r2, [pc, #412]	; (8001bb0 <display_traffic2+0x214>)
 8001a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff f814 	bl	8000a44 <display7SEGb>
			  index_led2 ++ ;
 8001a1c:	4b63      	ldr	r3, [pc, #396]	; (8001bac <display_traffic2+0x210>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	4a62      	ldr	r2, [pc, #392]	; (8001bac <display_traffic2+0x210>)
 8001a24:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 8001a26:	4b61      	ldr	r3, [pc, #388]	; (8001bac <display_traffic2+0x210>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	dd02      	ble.n	8001a34 <display_traffic2+0x98>
			{
			  index_led2 = 0;
 8001a2e:	4b5f      	ldr	r3, [pc, #380]	; (8001bac <display_traffic2+0x210>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 8001a34:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <display_traffic2+0x218>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	f040 80a6 	bne.w	8001b8a <display_traffic2+0x1ee>
		{
			settimer6 (100) ;
 8001a3e:	2064      	movs	r0, #100	; 0x64
 8001a40:	f7ff fd32 	bl	80014a8 <settimer6>
			second2 -- ;
 8001a44:	4b57      	ldr	r3, [pc, #348]	; (8001ba4 <display_traffic2+0x208>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	4a56      	ldr	r2, [pc, #344]	; (8001ba4 <display_traffic2+0x208>)
 8001a4c:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 8001a4e:	4b55      	ldr	r3, [pc, #340]	; (8001ba4 <display_traffic2+0x208>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	dc0c      	bgt.n	8001a70 <display_traffic2+0xd4>
			{
				status4 = auto_green;
 8001a56:	4b50      	ldr	r3, [pc, #320]	; (8001b98 <display_traffic2+0x1fc>)
 8001a58:	2202      	movs	r2, #2
 8001a5a:	601a      	str	r2, [r3, #0]
				second2 = timer2/100;
 8001a5c:	4b4f      	ldr	r3, [pc, #316]	; (8001b9c <display_traffic2+0x200>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a4f      	ldr	r2, [pc, #316]	; (8001ba0 <display_traffic2+0x204>)
 8001a62:	fb82 1203 	smull	r1, r2, r2, r3
 8001a66:	1152      	asrs	r2, r2, #5
 8001a68:	17db      	asrs	r3, r3, #31
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	4a4d      	ldr	r2, [pc, #308]	; (8001ba4 <display_traffic2+0x208>)
 8001a6e:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 8001a70:	f7ff ff68 	bl	8001944 <updateClockBuffer2>
		}
		break ;
 8001a74:	e089      	b.n	8001b8a <display_traffic2+0x1ee>
	case auto_green :
		if (timer5_flag==1)
 8001a76:	4b4c      	ldr	r3, [pc, #304]	; (8001ba8 <display_traffic2+0x20c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d11f      	bne.n	8001abe <display_traffic2+0x122>
		{
			settimer5 (50) ;
 8001a7e:	2032      	movs	r0, #50	; 0x32
 8001a80:	f7ff fcfe 	bl	8001480 <settimer5>
		    if( index_led2 < 2 )
 8001a84:	4b49      	ldr	r3, [pc, #292]	; (8001bac <display_traffic2+0x210>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	dc11      	bgt.n	8001ab0 <display_traffic2+0x114>
			{
			  update7SEGb ( index_led2 ) ;
 8001a8c:	4b47      	ldr	r3, [pc, #284]	; (8001bac <display_traffic2+0x210>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe ffab 	bl	80009ec <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 8001a96:	4b45      	ldr	r3, [pc, #276]	; (8001bac <display_traffic2+0x210>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a45      	ldr	r2, [pc, #276]	; (8001bb0 <display_traffic2+0x214>)
 8001a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7fe ffcf 	bl	8000a44 <display7SEGb>
			  index_led2 ++ ;
 8001aa6:	4b41      	ldr	r3, [pc, #260]	; (8001bac <display_traffic2+0x210>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	4a3f      	ldr	r2, [pc, #252]	; (8001bac <display_traffic2+0x210>)
 8001aae:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 8001ab0:	4b3e      	ldr	r3, [pc, #248]	; (8001bac <display_traffic2+0x210>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	dd02      	ble.n	8001abe <display_traffic2+0x122>
			{
			  index_led2 = 0;
 8001ab8:	4b3c      	ldr	r3, [pc, #240]	; (8001bac <display_traffic2+0x210>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 8001abe:	4b3d      	ldr	r3, [pc, #244]	; (8001bb4 <display_traffic2+0x218>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d163      	bne.n	8001b8e <display_traffic2+0x1f2>
		{
			settimer6 (100) ;
 8001ac6:	2064      	movs	r0, #100	; 0x64
 8001ac8:	f7ff fcee 	bl	80014a8 <settimer6>
			second2 -- ;
 8001acc:	4b35      	ldr	r3, [pc, #212]	; (8001ba4 <display_traffic2+0x208>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	4a34      	ldr	r2, [pc, #208]	; (8001ba4 <display_traffic2+0x208>)
 8001ad4:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 8001ad6:	4b33      	ldr	r3, [pc, #204]	; (8001ba4 <display_traffic2+0x208>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	dc0c      	bgt.n	8001af8 <display_traffic2+0x15c>
			{
				status4 = auto_yellow;
 8001ade:	4b2e      	ldr	r3, [pc, #184]	; (8001b98 <display_traffic2+0x1fc>)
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	601a      	str	r2, [r3, #0]
				second2 = timer3/100;
 8001ae4:	4b34      	ldr	r3, [pc, #208]	; (8001bb8 <display_traffic2+0x21c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a2d      	ldr	r2, [pc, #180]	; (8001ba0 <display_traffic2+0x204>)
 8001aea:	fb82 1203 	smull	r1, r2, r2, r3
 8001aee:	1152      	asrs	r2, r2, #5
 8001af0:	17db      	asrs	r3, r3, #31
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	4a2b      	ldr	r2, [pc, #172]	; (8001ba4 <display_traffic2+0x208>)
 8001af6:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 8001af8:	f7ff ff24 	bl	8001944 <updateClockBuffer2>
		}
		break;
 8001afc:	e047      	b.n	8001b8e <display_traffic2+0x1f2>
	case auto_yellow :
		if (timer5_flag==1)
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <display_traffic2+0x20c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d11f      	bne.n	8001b46 <display_traffic2+0x1aa>
		{
			settimer5 (50) ;
 8001b06:	2032      	movs	r0, #50	; 0x32
 8001b08:	f7ff fcba 	bl	8001480 <settimer5>
		    if( index_led2 < 2 )
 8001b0c:	4b27      	ldr	r3, [pc, #156]	; (8001bac <display_traffic2+0x210>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	dc11      	bgt.n	8001b38 <display_traffic2+0x19c>
			{
			  update7SEGb ( index_led2 ) ;
 8001b14:	4b25      	ldr	r3, [pc, #148]	; (8001bac <display_traffic2+0x210>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe ff67 	bl	80009ec <update7SEGb>
			  display7SEGb ( led_buffer2 [ index_led2 ] ) ;
 8001b1e:	4b23      	ldr	r3, [pc, #140]	; (8001bac <display_traffic2+0x210>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a23      	ldr	r2, [pc, #140]	; (8001bb0 <display_traffic2+0x214>)
 8001b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe ff8b 	bl	8000a44 <display7SEGb>
			  index_led2 ++ ;
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <display_traffic2+0x210>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	3301      	adds	r3, #1
 8001b34:	4a1d      	ldr	r2, [pc, #116]	; (8001bac <display_traffic2+0x210>)
 8001b36:	6013      	str	r3, [r2, #0]
			}
			if( index_led2 >= 2 )
 8001b38:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <display_traffic2+0x210>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	dd02      	ble.n	8001b46 <display_traffic2+0x1aa>
			{
			  index_led2 = 0;
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <display_traffic2+0x210>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
			}
		}
		if(timer6_flag==1)
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <display_traffic2+0x218>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d121      	bne.n	8001b92 <display_traffic2+0x1f6>
		{
			settimer6 (100) ;
 8001b4e:	2064      	movs	r0, #100	; 0x64
 8001b50:	f7ff fcaa 	bl	80014a8 <settimer6>
			second2 -- ;
 8001b54:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <display_traffic2+0x208>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <display_traffic2+0x208>)
 8001b5c:	6013      	str	r3, [r2, #0]
			if(second2 <= 0 )
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <display_traffic2+0x208>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	dc0c      	bgt.n	8001b80 <display_traffic2+0x1e4>
			{
				status4 = auto_red;
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <display_traffic2+0x1fc>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
				second2 = timer1/100;
 8001b6c:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <display_traffic2+0x220>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <display_traffic2+0x204>)
 8001b72:	fb82 1203 	smull	r1, r2, r2, r3
 8001b76:	1152      	asrs	r2, r2, #5
 8001b78:	17db      	asrs	r3, r3, #31
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	4a09      	ldr	r2, [pc, #36]	; (8001ba4 <display_traffic2+0x208>)
 8001b7e:	6013      	str	r3, [r2, #0]
			}
		   updateClockBuffer2 () ;
 8001b80:	f7ff fee0 	bl	8001944 <updateClockBuffer2>
		}
		break ;
 8001b84:	e005      	b.n	8001b92 <display_traffic2+0x1f6>
	default : break ;
 8001b86:	bf00      	nop
 8001b88:	e004      	b.n	8001b94 <display_traffic2+0x1f8>
		break ;
 8001b8a:	bf00      	nop
 8001b8c:	e002      	b.n	8001b94 <display_traffic2+0x1f8>
		break;
 8001b8e:	bf00      	nop
 8001b90:	e000      	b.n	8001b94 <display_traffic2+0x1f8>
		break ;
 8001b92:	bf00      	nop
	}
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	200000a8 	.word	0x200000a8
 8001b9c:	20000050 	.word	0x20000050
 8001ba0:	51eb851f 	.word	0x51eb851f
 8001ba4:	20000134 	.word	0x20000134
 8001ba8:	20000118 	.word	0x20000118
 8001bac:	20000138 	.word	0x20000138
 8001bb0:	2000013c 	.word	0x2000013c
 8001bb4:	20000120 	.word	0x20000120
 8001bb8:	20000054 	.word	0x20000054
 8001bbc:	2000004c 	.word	0x2000004c

08001bc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc0:	f7ff fd7c 	bl	80016bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bc6:	490c      	ldr	r1, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bc8:	4a0c      	ldr	r2, [pc, #48]	; (8001bfc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bdc:	4c09      	ldr	r4, [pc, #36]	; (8001c04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bea:	f001 fb11 	bl	8003210 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bee:	f7ff fac7 	bl	8001180 <main>
  bx lr
 8001bf2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001bfc:	0800329c 	.word	0x0800329c
  ldr r2, =_sbss
 8001c00:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001c04:	20000148 	.word	0x20000148

08001c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c08:	e7fe      	b.n	8001c08 <ADC1_2_IRQHandler>
	...

08001c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <HAL_Init+0x28>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <HAL_Init+0x28>)
 8001c16:	f043 0310 	orr.w	r3, r3, #16
 8001c1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 f923 	bl	8001e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c22:	200f      	movs	r0, #15
 8001c24:	f000 f808 	bl	8001c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c28:	f7ff fcd0 	bl	80015cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40022000 	.word	0x40022000

08001c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_InitTick+0x54>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x58>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 f93b 	bl	8001ed2 <HAL_SYSTICK_Config>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00e      	b.n	8001c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d80a      	bhi.n	8001c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f000 f903 	bl	8001e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c78:	4a06      	ldr	r2, [pc, #24]	; (8001c94 <HAL_InitTick+0x5c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e000      	b.n	8001c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000058 	.word	0x20000058
 8001c90:	20000060 	.word	0x20000060
 8001c94:	2000005c 	.word	0x2000005c

08001c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_IncTick+0x1c>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_IncTick+0x20>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <HAL_IncTick+0x20>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000060 	.word	0x20000060
 8001cb8:	20000144 	.word	0x20000144

08001cbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b02      	ldr	r3, [pc, #8]	; (8001ccc <HAL_GetTick+0x10>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	20000144 	.word	0x20000144

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4906      	ldr	r1, [pc, #24]	; (8001d68 <__NVIC_EnableIRQ+0x34>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	6039      	str	r1, [r7, #0]
 8001d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	db0a      	blt.n	8001d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	490c      	ldr	r1, [pc, #48]	; (8001db8 <__NVIC_SetPriority+0x4c>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	0112      	lsls	r2, r2, #4
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	440b      	add	r3, r1
 8001d90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d94:	e00a      	b.n	8001dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	4908      	ldr	r1, [pc, #32]	; (8001dbc <__NVIC_SetPriority+0x50>)
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	3b04      	subs	r3, #4
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	440b      	add	r3, r1
 8001daa:	761a      	strb	r2, [r3, #24]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000e100 	.word	0xe000e100
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	; 0x24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f1c3 0307 	rsb	r3, r3, #7
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	bf28      	it	cs
 8001dde:	2304      	movcs	r3, #4
 8001de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3304      	adds	r3, #4
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d902      	bls.n	8001df0 <NVIC_EncodePriority+0x30>
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3b03      	subs	r3, #3
 8001dee:	e000      	b.n	8001df2 <NVIC_EncodePriority+0x32>
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43da      	mvns	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	401a      	ands	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e08:	f04f 31ff 	mov.w	r1, #4294967295
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43d9      	mvns	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	4313      	orrs	r3, r2
         );
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e34:	d301      	bcc.n	8001e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e36:	2301      	movs	r3, #1
 8001e38:	e00f      	b.n	8001e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <SysTick_Config+0x40>)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e42:	210f      	movs	r1, #15
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295
 8001e48:	f7ff ff90 	bl	8001d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <SysTick_Config+0x40>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <SysTick_Config+0x40>)
 8001e54:	2207      	movs	r2, #7
 8001e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	e000e010 	.word	0xe000e010

08001e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff ff2d 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	4603      	mov	r3, r0
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
 8001e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e90:	f7ff ff42 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	6978      	ldr	r0, [r7, #20]
 8001e9c:	f7ff ff90 	bl	8001dc0 <NVIC_EncodePriority>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff5f 	bl	8001d6c <__NVIC_SetPriority>
}
 8001eae:	bf00      	nop
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff35 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff ffa2 	bl	8001e24 <SysTick_Config>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b08b      	sub	sp, #44	; 0x2c
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001efa:	2300      	movs	r3, #0
 8001efc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001efe:	e161      	b.n	80021c4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f00:	2201      	movs	r2, #1
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	69fa      	ldr	r2, [r7, #28]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	f040 8150 	bne.w	80021be <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	4a97      	ldr	r2, [pc, #604]	; (8002180 <HAL_GPIO_Init+0x294>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d05e      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f28:	4a95      	ldr	r2, [pc, #596]	; (8002180 <HAL_GPIO_Init+0x294>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d875      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f2e:	4a95      	ldr	r2, [pc, #596]	; (8002184 <HAL_GPIO_Init+0x298>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d058      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f34:	4a93      	ldr	r2, [pc, #588]	; (8002184 <HAL_GPIO_Init+0x298>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d86f      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f3a:	4a93      	ldr	r2, [pc, #588]	; (8002188 <HAL_GPIO_Init+0x29c>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d052      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f40:	4a91      	ldr	r2, [pc, #580]	; (8002188 <HAL_GPIO_Init+0x29c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d869      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f46:	4a91      	ldr	r2, [pc, #580]	; (800218c <HAL_GPIO_Init+0x2a0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d04c      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f4c:	4a8f      	ldr	r2, [pc, #572]	; (800218c <HAL_GPIO_Init+0x2a0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d863      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f52:	4a8f      	ldr	r2, [pc, #572]	; (8002190 <HAL_GPIO_Init+0x2a4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d046      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f58:	4a8d      	ldr	r2, [pc, #564]	; (8002190 <HAL_GPIO_Init+0x2a4>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d85d      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f5e:	2b12      	cmp	r3, #18
 8001f60:	d82a      	bhi.n	8001fb8 <HAL_GPIO_Init+0xcc>
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d859      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f66:	a201      	add	r2, pc, #4	; (adr r2, 8001f6c <HAL_GPIO_Init+0x80>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	08001fe7 	.word	0x08001fe7
 8001f70:	08001fc1 	.word	0x08001fc1
 8001f74:	08001fd3 	.word	0x08001fd3
 8001f78:	08002015 	.word	0x08002015
 8001f7c:	0800201b 	.word	0x0800201b
 8001f80:	0800201b 	.word	0x0800201b
 8001f84:	0800201b 	.word	0x0800201b
 8001f88:	0800201b 	.word	0x0800201b
 8001f8c:	0800201b 	.word	0x0800201b
 8001f90:	0800201b 	.word	0x0800201b
 8001f94:	0800201b 	.word	0x0800201b
 8001f98:	0800201b 	.word	0x0800201b
 8001f9c:	0800201b 	.word	0x0800201b
 8001fa0:	0800201b 	.word	0x0800201b
 8001fa4:	0800201b 	.word	0x0800201b
 8001fa8:	0800201b 	.word	0x0800201b
 8001fac:	0800201b 	.word	0x0800201b
 8001fb0:	08001fc9 	.word	0x08001fc9
 8001fb4:	08001fdd 	.word	0x08001fdd
 8001fb8:	4a76      	ldr	r2, [pc, #472]	; (8002194 <HAL_GPIO_Init+0x2a8>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d013      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fbe:	e02c      	b.n	800201a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	623b      	str	r3, [r7, #32]
          break;
 8001fc6:	e029      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	623b      	str	r3, [r7, #32]
          break;
 8001fd0:	e024      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	3308      	adds	r3, #8
 8001fd8:	623b      	str	r3, [r7, #32]
          break;
 8001fda:	e01f      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	330c      	adds	r3, #12
 8001fe2:	623b      	str	r3, [r7, #32]
          break;
 8001fe4:	e01a      	b.n	800201c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d102      	bne.n	8001ff4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	623b      	str	r3, [r7, #32]
          break;
 8001ff2:	e013      	b.n	800201c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d105      	bne.n	8002008 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ffc:	2308      	movs	r3, #8
 8001ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	611a      	str	r2, [r3, #16]
          break;
 8002006:	e009      	b.n	800201c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002008:	2308      	movs	r3, #8
 800200a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	615a      	str	r2, [r3, #20]
          break;
 8002012:	e003      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
          break;
 8002018:	e000      	b.n	800201c <HAL_GPIO_Init+0x130>
          break;
 800201a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2bff      	cmp	r3, #255	; 0xff
 8002020:	d801      	bhi.n	8002026 <HAL_GPIO_Init+0x13a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	e001      	b.n	800202a <HAL_GPIO_Init+0x13e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3304      	adds	r3, #4
 800202a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2bff      	cmp	r3, #255	; 0xff
 8002030:	d802      	bhi.n	8002038 <HAL_GPIO_Init+0x14c>
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	e002      	b.n	800203e <HAL_GPIO_Init+0x152>
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	3b08      	subs	r3, #8
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	210f      	movs	r1, #15
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	401a      	ands	r2, r3
 8002050:	6a39      	ldr	r1, [r7, #32]
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	431a      	orrs	r2, r3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 80a9 	beq.w	80021be <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800206c:	4b4a      	ldr	r3, [pc, #296]	; (8002198 <HAL_GPIO_Init+0x2ac>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	4a49      	ldr	r2, [pc, #292]	; (8002198 <HAL_GPIO_Init+0x2ac>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6193      	str	r3, [r2, #24]
 8002078:	4b47      	ldr	r3, [pc, #284]	; (8002198 <HAL_GPIO_Init+0x2ac>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002084:	4a45      	ldr	r2, [pc, #276]	; (800219c <HAL_GPIO_Init+0x2b0>)
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002090:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	220f      	movs	r2, #15
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a3d      	ldr	r2, [pc, #244]	; (80021a0 <HAL_GPIO_Init+0x2b4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d00d      	beq.n	80020cc <HAL_GPIO_Init+0x1e0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a3c      	ldr	r2, [pc, #240]	; (80021a4 <HAL_GPIO_Init+0x2b8>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d007      	beq.n	80020c8 <HAL_GPIO_Init+0x1dc>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a3b      	ldr	r2, [pc, #236]	; (80021a8 <HAL_GPIO_Init+0x2bc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <HAL_GPIO_Init+0x1d8>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e004      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020c4:	2303      	movs	r3, #3
 80020c6:	e002      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020cc:	2300      	movs	r3, #0
 80020ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d0:	f002 0203 	and.w	r2, r2, #3
 80020d4:	0092      	lsls	r2, r2, #2
 80020d6:	4093      	lsls	r3, r2
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	4313      	orrs	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020de:	492f      	ldr	r1, [pc, #188]	; (800219c <HAL_GPIO_Init+0x2b0>)
 80020e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3302      	adds	r3, #2
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f8:	4b2c      	ldr	r3, [pc, #176]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	492b      	ldr	r1, [pc, #172]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002106:	4b29      	ldr	r3, [pc, #164]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	4927      	ldr	r1, [pc, #156]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002110:	4013      	ands	r3, r2
 8002112:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d006      	beq.n	800212e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002120:	4b22      	ldr	r3, [pc, #136]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	4921      	ldr	r1, [pc, #132]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	4313      	orrs	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
 800212c:	e006      	b.n	800213c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800212e:	4b1f      	ldr	r3, [pc, #124]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	43db      	mvns	r3, r3
 8002136:	491d      	ldr	r1, [pc, #116]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002138:	4013      	ands	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d006      	beq.n	8002156 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002148:	4b18      	ldr	r3, [pc, #96]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4917      	ldr	r1, [pc, #92]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	43db      	mvns	r3, r3
 800215e:	4913      	ldr	r1, [pc, #76]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002160:	4013      	ands	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01f      	beq.n	80021b0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002170:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	490d      	ldr	r1, [pc, #52]	; (80021ac <HAL_GPIO_Init+0x2c0>)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e01f      	b.n	80021be <HAL_GPIO_Init+0x2d2>
 800217e:	bf00      	nop
 8002180:	10320000 	.word	0x10320000
 8002184:	10310000 	.word	0x10310000
 8002188:	10220000 	.word	0x10220000
 800218c:	10210000 	.word	0x10210000
 8002190:	10120000 	.word	0x10120000
 8002194:	10110000 	.word	0x10110000
 8002198:	40021000 	.word	0x40021000
 800219c:	40010000 	.word	0x40010000
 80021a0:	40010800 	.word	0x40010800
 80021a4:	40010c00 	.word	0x40010c00
 80021a8:	40011000 	.word	0x40011000
 80021ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021b0:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <HAL_GPIO_Init+0x2f4>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	43db      	mvns	r3, r3
 80021b8:	4909      	ldr	r1, [pc, #36]	; (80021e0 <HAL_GPIO_Init+0x2f4>)
 80021ba:	4013      	ands	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c0:	3301      	adds	r3, #1
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f47f ae96 	bne.w	8001f00 <HAL_GPIO_Init+0x14>
  }
}
 80021d4:	bf00      	nop
 80021d6:	bf00      	nop
 80021d8:	372c      	adds	r7, #44	; 0x2c
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	40010400 	.word	0x40010400

080021e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	887b      	ldrh	r3, [r7, #2]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d002      	beq.n	8002202 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021fc:	2301      	movs	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
 8002200:	e001      	b.n	8002206 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002202:	2300      	movs	r3, #0
 8002204:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002206:	7bfb      	ldrb	r3, [r7, #15]
}
 8002208:	4618      	mov	r0, r3
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr

08002212 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	807b      	strh	r3, [r7, #2]
 800221e:	4613      	mov	r3, r2
 8002220:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002222:	787b      	ldrb	r3, [r7, #1]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002228:	887a      	ldrh	r2, [r7, #2]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800222e:	e003      	b.n	8002238 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002230:	887b      	ldrh	r3, [r7, #2]
 8002232:	041a      	lsls	r2, r3, #16
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	611a      	str	r2, [r3, #16]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002242:	b480      	push	{r7}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	460b      	mov	r3, r1
 800224c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002254:	887a      	ldrh	r2, [r7, #2]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4013      	ands	r3, r2
 800225a:	041a      	lsls	r2, r3, #16
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	43d9      	mvns	r1, r3
 8002260:	887b      	ldrh	r3, [r7, #2]
 8002262:	400b      	ands	r3, r1
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	611a      	str	r2, [r3, #16]
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr

08002274 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e272      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 8087 	beq.w	80023a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002294:	4b92      	ldr	r3, [pc, #584]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 030c 	and.w	r3, r3, #12
 800229c:	2b04      	cmp	r3, #4
 800229e:	d00c      	beq.n	80022ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022a0:	4b8f      	ldr	r3, [pc, #572]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 030c 	and.w	r3, r3, #12
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d112      	bne.n	80022d2 <HAL_RCC_OscConfig+0x5e>
 80022ac:	4b8c      	ldr	r3, [pc, #560]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b8:	d10b      	bne.n	80022d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ba:	4b89      	ldr	r3, [pc, #548]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d06c      	beq.n	80023a0 <HAL_RCC_OscConfig+0x12c>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d168      	bne.n	80023a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e24c      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x76>
 80022dc:	4b80      	ldr	r3, [pc, #512]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a7f      	ldr	r2, [pc, #508]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	e02e      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x98>
 80022f2:	4b7b      	ldr	r3, [pc, #492]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a7a      	ldr	r2, [pc, #488]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b78      	ldr	r3, [pc, #480]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a77      	ldr	r2, [pc, #476]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002304:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e01d      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0xbc>
 8002316:	4b72      	ldr	r3, [pc, #456]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a71      	ldr	r2, [pc, #452]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800231c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b6f      	ldr	r3, [pc, #444]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a6e      	ldr	r2, [pc, #440]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e00b      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 8002330:	4b6b      	ldr	r3, [pc, #428]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a6a      	ldr	r2, [pc, #424]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002336:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a67      	ldr	r2, [pc, #412]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002342:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002346:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d013      	beq.n	8002378 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002350:	f7ff fcb4 	bl	8001cbc <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002358:	f7ff fcb0 	bl	8001cbc <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	; 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e200      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	4b5d      	ldr	r3, [pc, #372]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0xe4>
 8002376:	e014      	b.n	80023a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7ff fca0 	bl	8001cbc <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002380:	f7ff fc9c 	bl	8001cbc <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	; 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1ec      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002392:	4b53      	ldr	r3, [pc, #332]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x10c>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d063      	beq.n	8002476 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ae:	4b4c      	ldr	r3, [pc, #304]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00b      	beq.n	80023d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023ba:	4b49      	ldr	r3, [pc, #292]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d11c      	bne.n	8002400 <HAL_RCC_OscConfig+0x18c>
 80023c6:	4b46      	ldr	r3, [pc, #280]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d116      	bne.n	8002400 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d2:	4b43      	ldr	r3, [pc, #268]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d005      	beq.n	80023ea <HAL_RCC_OscConfig+0x176>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d001      	beq.n	80023ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e1c0      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ea:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	4939      	ldr	r1, [pc, #228]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023fe:	e03a      	b.n	8002476 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d020      	beq.n	800244a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002408:	4b36      	ldr	r3, [pc, #216]	; (80024e4 <HAL_RCC_OscConfig+0x270>)
 800240a:	2201      	movs	r2, #1
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7ff fc55 	bl	8001cbc <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002416:	f7ff fc51 	bl	8001cbc <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e1a1      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002428:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002434:	4b2a      	ldr	r3, [pc, #168]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4927      	ldr	r1, [pc, #156]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002444:	4313      	orrs	r3, r2
 8002446:	600b      	str	r3, [r1, #0]
 8002448:	e015      	b.n	8002476 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_RCC_OscConfig+0x270>)
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7ff fc34 	bl	8001cbc <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002458:	f7ff fc30 	bl	8001cbc <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e180      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246a:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	2b00      	cmp	r3, #0
 8002480:	d03a      	beq.n	80024f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d019      	beq.n	80024be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <HAL_RCC_OscConfig+0x274>)
 800248c:	2201      	movs	r2, #1
 800248e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002490:	f7ff fc14 	bl	8001cbc <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002498:	f7ff fc10 	bl	8001cbc <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e160      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024aa:	4b0d      	ldr	r3, [pc, #52]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024b6:	2001      	movs	r0, #1
 80024b8:	f000 fa9c 	bl	80029f4 <RCC_Delay>
 80024bc:	e01c      	b.n	80024f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024be:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <HAL_RCC_OscConfig+0x274>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c4:	f7ff fbfa 	bl	8001cbc <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ca:	e00f      	b.n	80024ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024cc:	f7ff fbf6 	bl	8001cbc <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d908      	bls.n	80024ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e146      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	42420000 	.word	0x42420000
 80024e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ec:	4b92      	ldr	r3, [pc, #584]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1e9      	bne.n	80024cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 80a6 	beq.w	8002652 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002506:	2300      	movs	r3, #0
 8002508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800250a:	4b8b      	ldr	r3, [pc, #556]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10d      	bne.n	8002532 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002516:	4b88      	ldr	r3, [pc, #544]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	4a87      	ldr	r2, [pc, #540]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002520:	61d3      	str	r3, [r2, #28]
 8002522:	4b85      	ldr	r3, [pc, #532]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252e:	2301      	movs	r3, #1
 8002530:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b82      	ldr	r3, [pc, #520]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d118      	bne.n	8002570 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253e:	4b7f      	ldr	r3, [pc, #508]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a7e      	ldr	r2, [pc, #504]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254a:	f7ff fbb7 	bl	8001cbc <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002552:	f7ff fbb3 	bl	8001cbc <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b64      	cmp	r3, #100	; 0x64
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e103      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	4b75      	ldr	r3, [pc, #468]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d106      	bne.n	8002586 <HAL_RCC_OscConfig+0x312>
 8002578:	4b6f      	ldr	r3, [pc, #444]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4a6e      	ldr	r2, [pc, #440]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6213      	str	r3, [r2, #32]
 8002584:	e02d      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x334>
 800258e:	4b6a      	ldr	r3, [pc, #424]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4a69      	ldr	r2, [pc, #420]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002594:	f023 0301 	bic.w	r3, r3, #1
 8002598:	6213      	str	r3, [r2, #32]
 800259a:	4b67      	ldr	r3, [pc, #412]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4a66      	ldr	r2, [pc, #408]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	f023 0304 	bic.w	r3, r3, #4
 80025a4:	6213      	str	r3, [r2, #32]
 80025a6:	e01c      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	d10c      	bne.n	80025ca <HAL_RCC_OscConfig+0x356>
 80025b0:	4b61      	ldr	r3, [pc, #388]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4a60      	ldr	r2, [pc, #384]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	6213      	str	r3, [r2, #32]
 80025bc:	4b5e      	ldr	r3, [pc, #376]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4a5d      	ldr	r2, [pc, #372]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	6213      	str	r3, [r2, #32]
 80025c8:	e00b      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 80025ca:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	4a5a      	ldr	r2, [pc, #360]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	f023 0301 	bic.w	r3, r3, #1
 80025d4:	6213      	str	r3, [r2, #32]
 80025d6:	4b58      	ldr	r3, [pc, #352]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	4a57      	ldr	r2, [pc, #348]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	f023 0304 	bic.w	r3, r3, #4
 80025e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d015      	beq.n	8002616 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ea:	f7ff fb67 	bl	8001cbc <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f0:	e00a      	b.n	8002608 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f2:	f7ff fb63 	bl	8001cbc <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002600:	4293      	cmp	r3, r2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e0b1      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002608:	4b4b      	ldr	r3, [pc, #300]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0ee      	beq.n	80025f2 <HAL_RCC_OscConfig+0x37e>
 8002614:	e014      	b.n	8002640 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002616:	f7ff fb51 	bl	8001cbc <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800261c:	e00a      	b.n	8002634 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261e:	f7ff fb4d 	bl	8001cbc <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	f241 3288 	movw	r2, #5000	; 0x1388
 800262c:	4293      	cmp	r3, r2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e09b      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002634:	4b40      	ldr	r3, [pc, #256]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1ee      	bne.n	800261e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002640:	7dfb      	ldrb	r3, [r7, #23]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d105      	bne.n	8002652 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002646:	4b3c      	ldr	r3, [pc, #240]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	4a3b      	ldr	r2, [pc, #236]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800264c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002650:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8087 	beq.w	800276a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800265c:	4b36      	ldr	r3, [pc, #216]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 030c 	and.w	r3, r3, #12
 8002664:	2b08      	cmp	r3, #8
 8002666:	d061      	beq.n	800272c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	2b02      	cmp	r3, #2
 800266e:	d146      	bne.n	80026fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002670:	4b33      	ldr	r3, [pc, #204]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002676:	f7ff fb21 	bl	8001cbc <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267e:	f7ff fb1d 	bl	8001cbc <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e06d      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002690:	4b29      	ldr	r3, [pc, #164]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1f0      	bne.n	800267e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a4:	d108      	bne.n	80026b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026a6:	4b24      	ldr	r3, [pc, #144]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	4921      	ldr	r1, [pc, #132]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b8:	4b1f      	ldr	r3, [pc, #124]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a19      	ldr	r1, [r3, #32]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	430b      	orrs	r3, r1
 80026ca:	491b      	ldr	r1, [pc, #108]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d0:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 80026d2:	2201      	movs	r2, #1
 80026d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d6:	f7ff faf1 	bl	8001cbc <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026de:	f7ff faed 	bl	8001cbc <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e03d      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0f0      	beq.n	80026de <HAL_RCC_OscConfig+0x46a>
 80026fc:	e035      	b.n	800276a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fe:	4b10      	ldr	r3, [pc, #64]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7ff fada 	bl	8001cbc <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800270c:	f7ff fad6 	bl	8001cbc <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e026      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0x498>
 800272a:	e01e      	b.n	800276a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d107      	bne.n	8002744 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e019      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
 8002738:	40021000 	.word	0x40021000
 800273c:	40007000 	.word	0x40007000
 8002740:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_OscConfig+0x500>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	429a      	cmp	r2, r3
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002762:	429a      	cmp	r2, r3
 8002764:	d001      	beq.n	800276a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e000      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000

08002778 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0d0      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800278c:	4b6a      	ldr	r3, [pc, #424]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d910      	bls.n	80027bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b67      	ldr	r3, [pc, #412]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 0207 	bic.w	r2, r3, #7
 80027a2:	4965      	ldr	r1, [pc, #404]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027aa:	4b63      	ldr	r3, [pc, #396]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d001      	beq.n	80027bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0b8      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d020      	beq.n	800280a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d4:	4b59      	ldr	r3, [pc, #356]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4a58      	ldr	r2, [pc, #352]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027ec:	4b53      	ldr	r3, [pc, #332]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a52      	ldr	r2, [pc, #328]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f8:	4b50      	ldr	r3, [pc, #320]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	494d      	ldr	r1, [pc, #308]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d040      	beq.n	8002898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d107      	bne.n	800282e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281e:	4b47      	ldr	r3, [pc, #284]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d115      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e07f      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002836:	4b41      	ldr	r3, [pc, #260]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e073      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	4b3d      	ldr	r3, [pc, #244]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e06b      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002856:	4b39      	ldr	r3, [pc, #228]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4936      	ldr	r1, [pc, #216]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	4313      	orrs	r3, r2
 8002866:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002868:	f7ff fa28 	bl	8001cbc <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7ff fa24 	bl	8001cbc <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e053      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	4b2d      	ldr	r3, [pc, #180]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 020c 	and.w	r2, r3, #12
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	429a      	cmp	r2, r3
 8002896:	d1eb      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002898:	4b27      	ldr	r3, [pc, #156]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d210      	bcs.n	80028c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b24      	ldr	r3, [pc, #144]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f023 0207 	bic.w	r2, r3, #7
 80028ae:	4922      	ldr	r1, [pc, #136]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e032      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d008      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d4:	4b19      	ldr	r3, [pc, #100]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	4916      	ldr	r1, [pc, #88]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d009      	beq.n	8002906 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028f2:	4b12      	ldr	r3, [pc, #72]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	490e      	ldr	r1, [pc, #56]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	4313      	orrs	r3, r2
 8002904:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002906:	f000 f821 	bl	800294c <HAL_RCC_GetSysClockFreq>
 800290a:	4602      	mov	r2, r0
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	490a      	ldr	r1, [pc, #40]	; (8002940 <HAL_RCC_ClockConfig+0x1c8>)
 8002918:	5ccb      	ldrb	r3, [r1, r3]
 800291a:	fa22 f303 	lsr.w	r3, r2, r3
 800291e:	4a09      	ldr	r2, [pc, #36]	; (8002944 <HAL_RCC_ClockConfig+0x1cc>)
 8002920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002922:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_RCC_ClockConfig+0x1d0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff f986 	bl	8001c38 <HAL_InitTick>

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40022000 	.word	0x40022000
 800293c:	40021000 	.word	0x40021000
 8002940:	08003270 	.word	0x08003270
 8002944:	20000058 	.word	0x20000058
 8002948:	2000005c 	.word	0x2000005c

0800294c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	2300      	movs	r3, #0
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	2300      	movs	r3, #0
 8002960:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002966:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b04      	cmp	r3, #4
 8002974:	d002      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x30>
 8002976:	2b08      	cmp	r3, #8
 8002978:	d003      	beq.n	8002982 <HAL_RCC_GetSysClockFreq+0x36>
 800297a:	e027      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800297c:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800297e:	613b      	str	r3, [r7, #16]
      break;
 8002980:	e027      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0c9b      	lsrs	r3, r3, #18
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	4a17      	ldr	r2, [pc, #92]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800298c:	5cd3      	ldrb	r3, [r2, r3]
 800298e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d010      	beq.n	80029bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800299a:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	0c5b      	lsrs	r3, r3, #17
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	4a11      	ldr	r2, [pc, #68]	; (80029ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80029a6:	5cd3      	ldrb	r3, [r2, r3]
 80029a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ae:	fb03 f202 	mul.w	r2, r3, r2
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	e004      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a0c      	ldr	r2, [pc, #48]	; (80029f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029c0:	fb02 f303 	mul.w	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	613b      	str	r3, [r7, #16]
      break;
 80029ca:	e002      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029cc:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ce:	613b      	str	r3, [r7, #16]
      break;
 80029d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029d2:	693b      	ldr	r3, [r7, #16]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	371c      	adds	r7, #28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	007a1200 	.word	0x007a1200
 80029e8:	08003280 	.word	0x08003280
 80029ec:	08003290 	.word	0x08003290
 80029f0:	003d0900 	.word	0x003d0900

080029f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029fc:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <RCC_Delay+0x34>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a0a      	ldr	r2, [pc, #40]	; (8002a2c <RCC_Delay+0x38>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	0a5b      	lsrs	r3, r3, #9
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	fb02 f303 	mul.w	r3, r2, r3
 8002a0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a10:	bf00      	nop
  }
  while (Delay --);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1e5a      	subs	r2, r3, #1
 8002a16:	60fa      	str	r2, [r7, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f9      	bne.n	8002a10 <RCC_Delay+0x1c>
}
 8002a1c:	bf00      	nop
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr
 8002a28:	20000058 	.word	0x20000058
 8002a2c:	10624dd3 	.word	0x10624dd3

08002a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e041      	b.n	8002ac6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d106      	bne.n	8002a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7fe fdda 	bl	8001610 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4610      	mov	r0, r2
 8002a70:	f000 fa6e 	bl	8002f50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d001      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e035      	b.n	8002b54 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68da      	ldr	r2, [r3, #12]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a16      	ldr	r2, [pc, #88]	; (8002b60 <HAL_TIM_Base_Start_IT+0x90>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d009      	beq.n	8002b1e <HAL_TIM_Base_Start_IT+0x4e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b12:	d004      	beq.n	8002b1e <HAL_TIM_Base_Start_IT+0x4e>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <HAL_TIM_Base_Start_IT+0x94>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d111      	bne.n	8002b42 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2b06      	cmp	r3, #6
 8002b2e:	d010      	beq.n	8002b52 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0201 	orr.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b40:	e007      	b.n	8002b52 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0201 	orr.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40012c00 	.word	0x40012c00
 8002b64:	40000400 	.word	0x40000400

08002b68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d122      	bne.n	8002bc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d11b      	bne.n	8002bc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f06f 0202 	mvn.w	r2, #2
 8002b94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0303 	and.w	r3, r3, #3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f9b4 	bl	8002f18 <HAL_TIM_IC_CaptureCallback>
 8002bb0:	e005      	b.n	8002bbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f9a7 	bl	8002f06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f9b6 	bl	8002f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d122      	bne.n	8002c18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d11b      	bne.n	8002c18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f06f 0204 	mvn.w	r2, #4
 8002be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2202      	movs	r2, #2
 8002bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f98a 	bl	8002f18 <HAL_TIM_IC_CaptureCallback>
 8002c04:	e005      	b.n	8002c12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f97d 	bl	8002f06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f98c 	bl	8002f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d122      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f003 0308 	and.w	r3, r3, #8
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d11b      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f06f 0208 	mvn.w	r2, #8
 8002c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2204      	movs	r2, #4
 8002c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f960 	bl	8002f18 <HAL_TIM_IC_CaptureCallback>
 8002c58:	e005      	b.n	8002c66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f953 	bl	8002f06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 f962 	bl	8002f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	f003 0310 	and.w	r3, r3, #16
 8002c76:	2b10      	cmp	r3, #16
 8002c78:	d122      	bne.n	8002cc0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	2b10      	cmp	r3, #16
 8002c86:	d11b      	bne.n	8002cc0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f06f 0210 	mvn.w	r2, #16
 8002c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2208      	movs	r2, #8
 8002c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f936 	bl	8002f18 <HAL_TIM_IC_CaptureCallback>
 8002cac:	e005      	b.n	8002cba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f929 	bl	8002f06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f938 	bl	8002f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d10e      	bne.n	8002cec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d107      	bne.n	8002cec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f06f 0201 	mvn.w	r2, #1
 8002ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7fe fb68 	bl	80013bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b80      	cmp	r3, #128	; 0x80
 8002cf8:	d10e      	bne.n	8002d18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d04:	2b80      	cmp	r3, #128	; 0x80
 8002d06:	d107      	bne.n	8002d18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fa6b 	bl	80031ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d22:	2b40      	cmp	r3, #64	; 0x40
 8002d24:	d10e      	bne.n	8002d44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d107      	bne.n	8002d44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f8fc 	bl	8002f3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d10e      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	d107      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0220 	mvn.w	r2, #32
 8002d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 fa36 	bl	80031dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_TIM_ConfigClockSource+0x1c>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e0b4      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x186>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002db2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68ba      	ldr	r2, [r7, #8]
 8002dc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dcc:	d03e      	beq.n	8002e4c <HAL_TIM_ConfigClockSource+0xd4>
 8002dce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dd2:	f200 8087 	bhi.w	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dda:	f000 8086 	beq.w	8002eea <HAL_TIM_ConfigClockSource+0x172>
 8002dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002de2:	d87f      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002de4:	2b70      	cmp	r3, #112	; 0x70
 8002de6:	d01a      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0xa6>
 8002de8:	2b70      	cmp	r3, #112	; 0x70
 8002dea:	d87b      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dec:	2b60      	cmp	r3, #96	; 0x60
 8002dee:	d050      	beq.n	8002e92 <HAL_TIM_ConfigClockSource+0x11a>
 8002df0:	2b60      	cmp	r3, #96	; 0x60
 8002df2:	d877      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002df4:	2b50      	cmp	r3, #80	; 0x50
 8002df6:	d03c      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0xfa>
 8002df8:	2b50      	cmp	r3, #80	; 0x50
 8002dfa:	d873      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dfc:	2b40      	cmp	r3, #64	; 0x40
 8002dfe:	d058      	beq.n	8002eb2 <HAL_TIM_ConfigClockSource+0x13a>
 8002e00:	2b40      	cmp	r3, #64	; 0x40
 8002e02:	d86f      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e04:	2b30      	cmp	r3, #48	; 0x30
 8002e06:	d064      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e08:	2b30      	cmp	r3, #48	; 0x30
 8002e0a:	d86b      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d060      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e10:	2b20      	cmp	r3, #32
 8002e12:	d867      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d05c      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e18:	2b10      	cmp	r3, #16
 8002e1a:	d05a      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e1c:	e062      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e2e:	f000 f95e 	bl	80030ee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	609a      	str	r2, [r3, #8]
      break;
 8002e4a:	e04f      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e5c:	f000 f947 	bl	80030ee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e6e:	609a      	str	r2, [r3, #8]
      break;
 8002e70:	e03c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e7e:	461a      	mov	r2, r3
 8002e80:	f000 f8be 	bl	8003000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2150      	movs	r1, #80	; 0x50
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 f915 	bl	80030ba <TIM_ITRx_SetConfig>
      break;
 8002e90:	e02c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f000 f8dc 	bl	800305c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2160      	movs	r1, #96	; 0x60
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 f905 	bl	80030ba <TIM_ITRx_SetConfig>
      break;
 8002eb0:	e01c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	f000 f89e 	bl	8003000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2140      	movs	r1, #64	; 0x40
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 f8f5 	bl	80030ba <TIM_ITRx_SetConfig>
      break;
 8002ed0:	e00c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4619      	mov	r1, r3
 8002edc:	4610      	mov	r0, r2
 8002ede:	f000 f8ec 	bl	80030ba <TIM_ITRx_SetConfig>
      break;
 8002ee2:	e003      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002eea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr

08002f18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr

08002f2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr
	...

08002f50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a25      	ldr	r2, [pc, #148]	; (8002ff8 <TIM_Base_SetConfig+0xa8>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d007      	beq.n	8002f78 <TIM_Base_SetConfig+0x28>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f6e:	d003      	beq.n	8002f78 <TIM_Base_SetConfig+0x28>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a22      	ldr	r2, [pc, #136]	; (8002ffc <TIM_Base_SetConfig+0xac>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d108      	bne.n	8002f8a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a1a      	ldr	r2, [pc, #104]	; (8002ff8 <TIM_Base_SetConfig+0xa8>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d007      	beq.n	8002fa2 <TIM_Base_SetConfig+0x52>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f98:	d003      	beq.n	8002fa2 <TIM_Base_SetConfig+0x52>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a17      	ldr	r2, [pc, #92]	; (8002ffc <TIM_Base_SetConfig+0xac>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d108      	bne.n	8002fb4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a07      	ldr	r2, [pc, #28]	; (8002ff8 <TIM_Base_SetConfig+0xa8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d103      	bne.n	8002fe8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	615a      	str	r2, [r3, #20]
}
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr
 8002ff8:	40012c00 	.word	0x40012c00
 8002ffc:	40000400 	.word	0x40000400

08003000 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	f023 0201 	bic.w	r2, r3, #1
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800302a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f023 030a 	bic.w	r3, r3, #10
 800303c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	4313      	orrs	r3, r2
 8003044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	bf00      	nop
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	f023 0210 	bic.w	r2, r3, #16
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	031b      	lsls	r3, r3, #12
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003098:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	621a      	str	r2, [r3, #32]
}
 80030b0:	bf00      	nop
 80030b2:	371c      	adds	r7, #28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr

080030ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
 80030c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	f043 0307 	orr.w	r3, r3, #7
 80030dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	609a      	str	r2, [r3, #8]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b087      	sub	sp, #28
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
 80030fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003108:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	021a      	lsls	r2, r3, #8
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	431a      	orrs	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	4313      	orrs	r3, r2
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	609a      	str	r2, [r3, #8]
}
 8003122:	bf00      	nop
 8003124:	371c      	adds	r7, #28
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800313c:	2b01      	cmp	r3, #1
 800313e:	d101      	bne.n	8003144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003140:	2302      	movs	r3, #2
 8003142:	e041      	b.n	80031c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800316a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d009      	beq.n	800319c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003190:	d004      	beq.n	800319c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a10      	ldr	r2, [pc, #64]	; (80031d8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d10c      	bne.n	80031b6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40012c00 	.word	0x40012c00
 80031d8:	40000400 	.word	0x40000400

080031dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr

080031ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr

08003200 <memset>:
 8003200:	4603      	mov	r3, r0
 8003202:	4402      	add	r2, r0
 8003204:	4293      	cmp	r3, r2
 8003206:	d100      	bne.n	800320a <memset+0xa>
 8003208:	4770      	bx	lr
 800320a:	f803 1b01 	strb.w	r1, [r3], #1
 800320e:	e7f9      	b.n	8003204 <memset+0x4>

08003210 <__libc_init_array>:
 8003210:	b570      	push	{r4, r5, r6, lr}
 8003212:	2600      	movs	r6, #0
 8003214:	4d0c      	ldr	r5, [pc, #48]	; (8003248 <__libc_init_array+0x38>)
 8003216:	4c0d      	ldr	r4, [pc, #52]	; (800324c <__libc_init_array+0x3c>)
 8003218:	1b64      	subs	r4, r4, r5
 800321a:	10a4      	asrs	r4, r4, #2
 800321c:	42a6      	cmp	r6, r4
 800321e:	d109      	bne.n	8003234 <__libc_init_array+0x24>
 8003220:	f000 f81a 	bl	8003258 <_init>
 8003224:	2600      	movs	r6, #0
 8003226:	4d0a      	ldr	r5, [pc, #40]	; (8003250 <__libc_init_array+0x40>)
 8003228:	4c0a      	ldr	r4, [pc, #40]	; (8003254 <__libc_init_array+0x44>)
 800322a:	1b64      	subs	r4, r4, r5
 800322c:	10a4      	asrs	r4, r4, #2
 800322e:	42a6      	cmp	r6, r4
 8003230:	d105      	bne.n	800323e <__libc_init_array+0x2e>
 8003232:	bd70      	pop	{r4, r5, r6, pc}
 8003234:	f855 3b04 	ldr.w	r3, [r5], #4
 8003238:	4798      	blx	r3
 800323a:	3601      	adds	r6, #1
 800323c:	e7ee      	b.n	800321c <__libc_init_array+0xc>
 800323e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003242:	4798      	blx	r3
 8003244:	3601      	adds	r6, #1
 8003246:	e7f2      	b.n	800322e <__libc_init_array+0x1e>
 8003248:	08003294 	.word	0x08003294
 800324c:	08003294 	.word	0x08003294
 8003250:	08003294 	.word	0x08003294
 8003254:	08003298 	.word	0x08003298

08003258 <_init>:
 8003258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800325a:	bf00      	nop
 800325c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800325e:	bc08      	pop	{r3}
 8003260:	469e      	mov	lr, r3
 8003262:	4770      	bx	lr

08003264 <_fini>:
 8003264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003266:	bf00      	nop
 8003268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800326a:	bc08      	pop	{r3}
 800326c:	469e      	mov	lr, r3
 800326e:	4770      	bx	lr
