Analysis & Synthesis report for RISC_Processor
Thu Apr 20 14:18:31 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: D_FF:ProgramCounter
 12. Parameter Settings for User Entity Instance: D_FF:StackPointer
 13. Parameter Settings for User Entity Instance: Memory:Instruction_Memory
 14. Parameter Settings for User Entity Instance: IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF
 15. Parameter Settings for User Entity Instance: IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC
 16. Parameter Settings for User Entity Instance: Decode_Stage:decode_stage_inst|RegisterFile:RegFile
 17. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput
 18. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1
 19. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2
 20. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr
 21. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2
 22. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal
 23. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC
 24. Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP
 25. Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|Decoder_1x2:DECODER_ALU_OP1
 26. Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|MUX:MUX_ALU_OP2
 27. Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|D_FF:FlagRegister
 28. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput
 29. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister
 30. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2
 31. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr
 32. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2
 33. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal
 34. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT
 35. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC
 36. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP
 37. Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT
 38. Parameter Settings for User Entity Instance: Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_ReadAddr_MUX
 39. Parameter Settings for User Entity Instance: Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX
 40. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput
 41. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister
 42. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr
 43. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2
 44. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal
 45. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT
 46. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC
 47. Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT
 48. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|Memory:Data_Memory
 49. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1
 50. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst
 51. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder
 52. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX:After_memory_mux_2x1
 53. Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX:Write_back_address_mux_2x1
 54. Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr
 55. Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData
 56. Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT
 57. Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput
 58. Parameter Settings for User Entity Instance: OUTPUT_PORT:output_port_inst
 59. Port Connectivity Checks: "MEM2_WB_Buffer:mem2_wb_buffer_inst"
 60. Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder"
 61. Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1"
 62. Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|Memory:Data_Memory"
 63. Port Connectivity Checks: "MEM1_MEM2_Buffer:mem1_mem2_buffer_inst"
 64. Port Connectivity Checks: "Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX"
 65. Port Connectivity Checks: "EX_MEM1_Buffer:ex_mem1_buffer_inst"
 66. Port Connectivity Checks: "ID_EX_Buffer:Decode_Execute_Buffer"
 67. Port Connectivity Checks: "IF_ID_Buffer:Fetch_Decode_Buffer"
 68. Port Connectivity Checks: "Memory:Instruction_Memory"
 69. Port Connectivity Checks: "D_FF:StackPointer"
 70. Port Connectivity Checks: "D_FF:ProgramCounter"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 20 14:18:31 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; RISC_Processor                              ;
; Top-level Entity Name           ; RISC_CPU                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; RISC_CPU           ; RISC_Processor     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+-----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                            ; Library ;
+-----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+
; Components/RISC_CPU.vhd           ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd           ;         ;
; Components/UpdateSpCircuit.vhd    ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd    ;         ;
; Components/UpdateFlagRegister.vhd ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd ;         ;
; Components/RegisterFile.vhd       ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd       ;         ;
; Components/OUTPUT_PORT.vhd        ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd        ;         ;
; Components/INPUT_PORT.vhd         ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd         ;         ;
; Components/D_FF.vhd               ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd               ;         ;
; Components/MUX.vhd                ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd                ;         ;
; Components/Decoder_1x2.vhd        ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd        ;         ;
; Components/ID_EX_Buffer.vhd       ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd       ;         ;
; Components/ALU.vhd                ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd                ;         ;
; Components/EX_MEM1_Buffer.vhd     ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd     ;         ;
; Components/MEM1_MEM2_Buffer.vhd   ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd   ;         ;
; Components/MEM2_WB_Buffer.vhd     ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd     ;         ;
; Components/IF_ID_Buffer.vhd       ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd       ;         ;
; Components/updatePCcircuit.vhd    ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd    ;         ;
; Components/Memory.vhd             ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd             ;         ;
; Components/ControlUnit.vhd        ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd        ;         ;
; Components/Decode_Stage.vhd       ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd       ;         ;
; Components/Memory1_Stage.vhd      ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd      ;         ;
; Components/Memory2_Stage.vhd      ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd      ;         ;
; Components/Execute_Stage.vhd      ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd      ;         ;
; Components/MUX_4x1.vhd            ; yes             ; User VHDL File  ; C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd            ;         ;
+-----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 50    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 50    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |RISC_CPU                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 50   ; 0            ; |RISC_CPU           ; RISC_CPU    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+-------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                       ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------+---------------------------------------------+
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[0..31]                             ; Stuck at GND due to stuck port data_in      ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[0..15]              ; Stuck at GND due to stuck port data_in      ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2|Q[0..2]                  ; Stuck at GND due to stuck port data_in      ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr|Q[0..2]                  ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[0..15]            ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2|Q[0..2]                ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr|Q[0..2]                ; Stuck at GND due to stuck port data_in      ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[0..3,6..12]    ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[0..15]      ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2|Q[0..2]          ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr|Q[0..2]          ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[0..3,6..10]  ; Stuck at GND due to stuck port data_in      ;
; Execute_Stage:execute_stage_inst|D_FF:FlagRegister|Q[0..2]                          ; Stuck at GND due to stuck port clock_enable ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[0]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[0]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[1]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[1]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[2]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[2]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[3]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[3]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[4]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[4]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[5]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[5]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[6]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[6]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[7]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[7]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[8]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[8]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[9]      ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[9]        ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[10]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[10]       ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[11]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[11]       ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[12]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[12]       ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[13]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[13]       ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister|Q[1]                ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[14]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[14]       ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[15]     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[15]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[7..10] ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[6]     ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[0,3]   ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[0..15]                 ; Stuck at GND due to stuck port data_in      ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister|Q[0,2]              ; Stuck at GND due to stuck port data_in      ;
; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput|Q[7,8]         ; Stuck at GND due to stuck port data_in      ;
; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr|Q[0..2]            ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[15]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[15]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[15]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[14]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[14]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[14]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[13]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[13]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[13]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[12]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[12]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[12]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[11]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[11]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[11]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[10]              ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[10]                    ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[10]       ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[9]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[9]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[9]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[8]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[8]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[8]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[7]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[7]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[7]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[6]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[6]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[6]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[5]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[5]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[5]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[4]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[4]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[4]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[3]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[3]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[3]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[2]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[2]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[2]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[1]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[1]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[1]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[0]               ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[0]                     ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[0]        ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister|Q[2]          ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[0..15]           ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister|Q[0]          ; Stuck at GND due to stuck port data_in      ;
; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[0..15]           ; Lost fanout                                 ;
; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[0..15]                 ; Stuck at GND due to stuck port data_in      ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[0..15]                ; Lost fanout                                 ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[4,5]   ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[0..15]                      ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[0..15]                      ; Lost fanout                                 ;
; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[4,5]         ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[0..15]                        ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[0..15]                        ; Lost fanout                                 ;
; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[4,5]           ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[7][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[6][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][15]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][0]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][1]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][2]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][3]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][4]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][5]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][6]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][7]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][8]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][9]                      ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][10]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][11]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][12]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][13]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][14]                     ; Lost fanout                                 ;
; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][15]                     ; Lost fanout                                 ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[0..15]                          ; Lost fanout                                 ;
; D_FF:StackPointer|Q[0..15]                                                          ; Lost fanout                                 ;
; D_FF:ProgramCounter|Q[0..15]                                                        ; Lost fanout                                 ;
; Total Number of Removed Registers = 544                                             ;                                             ;
+-------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                        ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[31]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[12],          ;
;                                                                   ; due to stuck port data_in ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[11],          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[10],          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[9],           ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[8],           ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[7],           ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[6],           ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[3],           ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[0],           ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[10],        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[9],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[8],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[7],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[6],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[3],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[0],         ;
;                                                                   ;                           ; Execute_Stage:execute_stage_inst|D_FF:FlagRegister|Q[2],                           ;
;                                                                   ;                           ; Execute_Stage:execute_stage_inst|D_FF:FlagRegister|Q[1],                           ;
;                                                                   ;                           ; Execute_Stage:execute_stage_inst|D_FF:FlagRegister|Q[0],                           ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[10],  ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[9],   ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[8],   ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[7],   ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[3],   ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[0],   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[15],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[14],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[13],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[12],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[11],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[10],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[9],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[8],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[7],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[6],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[5],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[4],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[3],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[2],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[1],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT|Q[0],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister|Q[2],              ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister|Q[0],              ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput|Q[8],         ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput|Q[7],         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[15],     ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[10],     ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[9],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[8],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[7],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[6],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[5],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[4],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[3],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[2],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[1],      ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[0],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[15],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[14],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[13],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[12],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[11],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[10],            ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[9],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[8],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[7],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[6],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[5],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[4],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[3],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[2],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[1],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT|Q[0],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister|Q[0],        ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[15],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[14],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[13],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[12],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[11],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[10],            ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[9],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[8],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[7],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[6],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[5],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[4],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[3],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[2],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[1],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData|Q[0],             ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[15],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[14],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[13],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[12],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[11],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[10],                  ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[9],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[8],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[7],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[6],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[5],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[4],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[3],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[2],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[1],                   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT|Q[0],                   ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[5]            ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[25]              ; Stuck at GND              ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][0],                    ;
;                                                                   ; due to stuck port data_in ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[5][15],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][0],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[4][15],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][0],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[3][15],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][0],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[2][15],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][0],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[1][15],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][0],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][1],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][2],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][3],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][4],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][5],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][6],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][7],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][8],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][9],                    ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][10],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][11],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][12],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][13],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][14],                   ;
;                                                                   ;                           ; Decode_Stage:decode_stage_inst|RegisterFile:RegFile|Regs[0][15]                    ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[26]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[2],           ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[2],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[15],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[14],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[13],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[12],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[11],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[10],                  ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[9],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[8],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[7],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[6],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[5],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[4],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[3],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[2],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[1],                   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT|Q[0],                   ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister|Q[2],        ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[4],   ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[15],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[14],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[13],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[12],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[11],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[10],                       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[9],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[8],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[7],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[6],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[5],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[4],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[3],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[2],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[1],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP|Q[0],                        ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[4],         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[15],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[14],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[13],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[12],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[11],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[10],                         ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[9],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[8],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[7],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[6],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[5],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[4],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[3],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[2],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[1],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP|Q[0],                          ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[4],           ;
;                                                                   ;                           ; D_FF:StackPointer|Q[15], D_FF:StackPointer|Q[14], D_FF:StackPointer|Q[13],         ;
;                                                                   ;                           ; D_FF:StackPointer|Q[12], D_FF:StackPointer|Q[11], D_FF:StackPointer|Q[10],         ;
;                                                                   ;                           ; D_FF:StackPointer|Q[9], D_FF:StackPointer|Q[8], D_FF:StackPointer|Q[7],            ;
;                                                                   ;                           ; D_FF:StackPointer|Q[6], D_FF:StackPointer|Q[5], D_FF:StackPointer|Q[4],            ;
;                                                                   ;                           ; D_FF:StackPointer|Q[3], D_FF:StackPointer|Q[2], D_FF:StackPointer|Q[1],            ;
;                                                                   ;                           ; D_FF:StackPointer|Q[0]                                                             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[15]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[15],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[15],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[15],       ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[0],    ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[15],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[15],            ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[14],     ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[13],     ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[12],     ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1|Q[11],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[5]    ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[28]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput|Q[1],           ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[1],         ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[1],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[2],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[3],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[4],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[5],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2|Q[6],    ;
;                                                                   ;                           ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput|Q[5]          ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[22]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2|Q[2],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2|Q[2],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2|Q[2],           ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput|Q[6],   ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr|Q[2]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[4]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[4],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[4],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[4],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[4],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[4]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[3]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[3],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[3],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[3],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[3],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[3]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[2]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[2],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[2],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[2],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[2],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[2]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[1]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[1],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[1],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[1],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[1],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[1]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[0]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[0],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[0],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[0],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[0],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[0]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[14]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[14],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[14],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[14],       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[14],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[14]             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[13]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[13],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[13],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[13],       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[13],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[13]             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[12]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[12],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[12],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[12],       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[12],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[12]             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[11]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[11],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[11],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[11],       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[11],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[11]             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[10]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[10],               ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[10],             ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[10],       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[10],     ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[10]             ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[9]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[9],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[9],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[9],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[9],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[9]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[8]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[8],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[8],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[8],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[8],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[8]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[7]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[7],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[7],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[7],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[7],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[7]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[6]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[6],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[6],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[6],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[6],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[6]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[5]               ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal|Q[5],                ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal|Q[5],              ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal|Q[5],        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2|Q[5],      ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT|Q[5]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[20]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2|Q[0],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2|Q[0],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2|Q[0],           ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr|Q[0]              ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[21]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2|Q[1],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2|Q[1],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2|Q[1],           ;
;                                                                   ;                           ; MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr|Q[1]              ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[15] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[15],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[15],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[15], D_FF:ProgramCounter|Q[15] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[14] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[14],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[14],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[14], D_FF:ProgramCounter|Q[14] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[13] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[13],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[13],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[13], D_FF:ProgramCounter|Q[13] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[12] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[12],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[12],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[12], D_FF:ProgramCounter|Q[12] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[11] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[11],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[11],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[11], D_FF:ProgramCounter|Q[11] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[10] ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[10],                       ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[10],                         ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[10], D_FF:ProgramCounter|Q[10] ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[9]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[9],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[9],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[9], D_FF:ProgramCounter|Q[9]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[8]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[8],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[8],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[8], D_FF:ProgramCounter|Q[8]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[7]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[7],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[7],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[7], D_FF:ProgramCounter|Q[7]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[6]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[6],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[6],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[6], D_FF:ProgramCounter|Q[6]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[5]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[5],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[5],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[5], D_FF:ProgramCounter|Q[5]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[4]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[4],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[4],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[4], D_FF:ProgramCounter|Q[4]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[3]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[3],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[3],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[3], D_FF:ProgramCounter|Q[3]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[2]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[2],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[2],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[2], D_FF:ProgramCounter|Q[2]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[1]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[1],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[1],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[1], D_FF:ProgramCounter|Q[1]   ;
; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC|Q[0]  ; Lost Fanouts              ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC|Q[0],                        ;
;                                                                   ;                           ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC|Q[0],                          ;
;                                                                   ;                           ; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC|Q[0], D_FF:ProgramCounter|Q[0]   ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[19]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr|Q[2],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr|Q[2],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr|Q[2]            ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[18]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr|Q[1],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr|Q[1],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr|Q[1]            ;
; IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF|Q[17]              ; Stuck at GND              ; ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr|Q[0],                   ;
;                                                                   ; due to stuck port data_in ; EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr|Q[0],                 ;
;                                                                   ;                           ; MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr|Q[0]            ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_FF:ProgramCounter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_FF:StackPointer ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Instruction_Memory ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_width     ; 32    ; Signed Integer                                ;
; cell_count     ; 1024  ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Stage:decode_stage_inst|RegisterFile:RegFile ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                          ;
; reg_count      ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|Decoder_1x2:DECODER_ALU_OP1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|MUX:MUX_ALU_OP2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Stage:execute_stage_inst|D_FF:FlagRegister ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_ReadAddr_MUX ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|Memory:Data_Memory ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                          ;
; cell_count     ; 1024  ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX:After_memory_mux_2x1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory2_Stage:memory2_stage_inst|MUX:Write_back_address_mux_2x1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OUTPUT_PORT:output_port_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM2_WB_Buffer:mem2_wb_buffer_inst"                                                                          ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mem2_controlunitoutput[12..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem2_controlunitoutput[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder"                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; input[15..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_a[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory2_Stage:memory2_stage_inst|Memory:Data_Memory"                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM1_MEM2_Buffer:mem1_mem2_buffer_inst"                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mem1_flagregister[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX" ;
+-------------+-------+----------+-----------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                   ;
+-------------+-------+----------+-----------------------------------------------------------+
; in0[31..16] ; Input ; Info     ; Stuck at GND                                              ;
; in1[12..0]  ; Input ; Info     ; Stuck at GND                                              ;
+-------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM1_Buffer:ex_mem1_buffer_inst" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_Buffer:Decode_Execute_Buffer" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Buffer:Fetch_Decode_Buffer"                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; if_instruction_opcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Memory:Instruction_Memory" ;
+--------------+-------+----------+---------------------+
; Port         ; Type  ; Severity ; Details             ;
+--------------+-------+----------+---------------------+
; write_enable ; Input ; Info     ; Stuck at GND        ;
; writedata    ; Input ; Info     ; Stuck at GND        ;
+--------------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "D_FF:StackPointer" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; en   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "D_FF:ProgramCounter" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 20 14:18:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/risc_cpu.vhd
    Info (12022): Found design unit 1: RISC_CPU-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 15
    Info (12023): Found entity 1: RISC_CPU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/updatespcircuit.vhd
    Info (12022): Found design unit 1: UpdateSpCircuit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd Line: 20
    Info (12023): Found entity 1: UpdateSpCircuit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/updateflagregister.vhd
    Info (12022): Found design unit 1: UpdateFlagRegister-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd Line: 33
    Info (12023): Found entity 1: UpdateFlagRegister File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd Line: 25
    Info (12023): Found entity 1: RegisterFile File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/output_port.vhd
    Info (12022): Found design unit 1: OUTPUT_PORT-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 15
    Info (12023): Found entity 1: OUTPUT_PORT File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/input_port.vhd
    Info (12022): Found design unit 1: INPUT_PORT-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 15
    Info (12023): Found entity 1: INPUT_PORT File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/d_ff.vhd
    Info (12022): Found design unit 1: D_FF-A_MY_D_FF File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd Line: 15
    Info (12023): Found entity 1: D_FF File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd Line: 4
Warning (12090): Entity "MUX" obtained from "Components/MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mux.vhd
    Info (12022): Found design unit 1: MUX-when_else_mux File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 15
    Info (12023): Found entity 1: MUX File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/decoder_1x2.vhd
    Info (12022): Found design unit 1: Decoder_1x2-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd Line: 16
    Info (12023): Found entity 1: Decoder_1x2 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file components/id_ex_buffer.vhd
    Info (12022): Found design unit 1: ID_EX_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 32
    Info (12023): Found entity 1: ID_EX_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_IMP File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/ex_mem1_buffer.vhd
    Info (12022): Found design unit 1: EX_MEM1_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd Line: 36
    Info (12023): Found entity 1: EX_MEM1_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mem1_mem2_buffer.vhd
    Info (12022): Found design unit 1: MEM1_MEM2_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd Line: 35
    Info (12023): Found entity 1: MEM1_MEM2_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mem2_wb_buffer.vhd
    Info (12022): Found design unit 1: MEM2_WB_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd Line: 27
    Info (12023): Found entity 1: MEM2_WB_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/if_id_buffer.vhd
    Info (12022): Found design unit 1: IF_ID_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd Line: 23
    Info (12023): Found entity 1: IF_ID_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/updatepccircuit.vhd
    Info (12022): Found design unit 1: updatePCcircuit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd Line: 24
    Info (12023): Found entity 1: updatePCcircuit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/memory.vhd
    Info (12022): Found design unit 1: Memory-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd Line: 19
    Info (12023): Found entity 1: Memory File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd Line: 23
    Info (12023): Found entity 1: ControlUnit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file components/byte_addressable_memory.vhd
Info (12021): Found 2 design units, including 1 entities, in source file components/decode_stage.vhd
    Info (12022): Found design unit 1: Decode_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 21
    Info (12023): Found entity 1: Decode_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file components/memory1_stage.vhd
    Info (12022): Found design unit 1: Memory1_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd Line: 21
    Info (12023): Found entity 1: Memory1_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/memory2_stage.vhd
    Info (12022): Found design unit 1: Memory2_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 48
    Info (12023): Found entity 1: Memory2_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/execute_stage.vhd
    Info (12022): Found design unit 1: Execute_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 21
    Info (12023): Found entity 1: Execute_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mux_4x1.vhd
    Info (12022): Found design unit 1: MUX_4x1-when_else_mux File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd Line: 11
    Info (12023): Found entity 1: MUX_4x1 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd Line: 4
Info (12127): Elaborating entity "RISC_CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISC_CPU.vhd(70): object "Fetch_Decode_Instruction_Opcode" assigned a value but never read File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 70
Info (12128): Elaborating entity "D_FF" for hierarchy "D_FF:ProgramCounter" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 140
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Instruction_Memory" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 158
Info (12128): Elaborating entity "IF_ID_Buffer" for hierarchy "IF_ID_Buffer:Fetch_Decode_Buffer" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 169
Info (12128): Elaborating entity "D_FF" for hierarchy "IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd Line: 42
Info (12128): Elaborating entity "Decode_Stage" for hierarchy "Decode_Stage:decode_stage_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 185
Info (12128): Elaborating entity "ControlUnit" for hierarchy "Decode_Stage:decode_stage_inst|ControlUnit:ControlUnit" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 24
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Decode_Stage:decode_stage_inst|RegisterFile:RegFile" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 38
Info (12128): Elaborating entity "UpdateSpCircuit" for hierarchy "Decode_Stage:decode_stage_inst|UpdateSpCircuit:updatespcircuit_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 52
Info (12128): Elaborating entity "ID_EX_Buffer" for hierarchy "ID_EX_Buffer:Decode_Execute_Buffer" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 204
Info (12128): Elaborating entity "D_FF" for hierarchy "ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 46
Info (12128): Elaborating entity "D_FF" for hierarchy "ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 61
Info (12128): Elaborating entity "Execute_Stage" for hierarchy "Execute_Stage:execute_stage_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 230
Info (12128): Elaborating entity "Decoder_1x2" for hierarchy "Execute_Stage:execute_stage_inst|Decoder_1x2:DECODER_ALU_OP1" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 41
Info (12128): Elaborating entity "MUX" for hierarchy "Execute_Stage:execute_stage_inst|MUX:MUX_ALU_OP2" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 49
Info (12128): Elaborating entity "UpdateFlagRegister" for hierarchy "Execute_Stage:execute_stage_inst|UpdateFlagRegister:updateflagregister_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 69
Info (12128): Elaborating entity "ALU" for hierarchy "Execute_Stage:execute_stage_inst|ALU:ALU" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 88
Info (12128): Elaborating entity "EX_MEM1_Buffer" for hierarchy "EX_MEM1_Buffer:ex_mem1_buffer_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 245
Info (12128): Elaborating entity "Memory1_Stage" for hierarchy "Memory1_Stage:memory1_stage_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 274
Info (12128): Elaborating entity "MUX" for hierarchy "Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd Line: 37
Info (12128): Elaborating entity "MEM1_MEM2_Buffer" for hierarchy "MEM1_MEM2_Buffer:mem1_mem2_buffer_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 289
Info (12128): Elaborating entity "Memory2_Stage" for hierarchy "Memory2_Stage:memory2_stage_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 324
Warning (10873): Using initial value X (don't care) for net "After_memory_mux_2x1_out[15..0]" at Memory2_Stage.vhd(52) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 52
Info (12128): Elaborating entity "updatePCcircuit" for hierarchy "Memory2_Stage:memory2_stage_inst|updatePCcircuit:UpdateProgramCounter" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 57
Info (12128): Elaborating entity "MUX_4x1" for hierarchy "Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 80
Info (12128): Elaborating entity "INPUT_PORT" for hierarchy "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 90
Info (10041): Inferred latch for "port_value[0]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[1]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[2]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[3]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[4]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[5]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[6]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[7]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[8]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[9]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[10]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[11]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[12]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[13]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[14]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "port_value[15]" at INPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Info (12128): Elaborating entity "Decoder_1x2" for hierarchy "Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 96
Info (12128): Elaborating entity "MUX" for hierarchy "Memory2_Stage:memory2_stage_inst|MUX:Write_back_address_mux_2x1" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 110
Info (12128): Elaborating entity "MEM2_WB_Buffer" for hierarchy "MEM2_WB_Buffer:mem2_wb_buffer_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 356
Info (12128): Elaborating entity "OUTPUT_PORT" for hierarchy "OUTPUT_PORT:output_port_inst" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 373
Info (10041): Inferred latch for "out_value[0]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[1]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[2]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[3]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[4]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[5]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[6]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[7]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[8]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[9]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[10]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[11]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[12]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[13]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[14]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Info (10041): Inferred latch for "out_value[15]" at OUTPUT_PORT.vhd(17) File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[1]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[2]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[3]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[4]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[5]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[6]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[7]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[8]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[9]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[10]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[11]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[12]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[13]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[14]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[15]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14025): LATCH primitive "Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst|port_value[0]" is permanently disabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[1]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[2]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[3]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[4]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[5]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[6]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[7]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[8]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[9]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[10]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[11]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[12]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[13]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[14]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[15]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (14026): LATCH primitive "OUTPUT_PORT:output_port_inst|out_value[0]" is permanently enabled File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_port[0]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[1]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[2]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[3]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[4]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[5]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[6]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[7]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[8]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[9]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[10]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[11]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[12]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[13]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[14]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "out_port[15]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 10
    Warning (13410): Pin "INPUT_PORT_VALUE[0]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[1]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[2]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[3]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[4]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[5]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[6]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[7]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[8]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[9]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[10]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[11]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[12]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[13]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[14]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
    Warning (13410): Pin "INPUT_PORT_VALUE[15]" is stuck at GND File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 11
Info (17049): 361 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 7
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 8
    Warning (15610): No output dependent on input pin "in_port[0]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[1]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[2]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[3]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[4]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[5]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[6]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[7]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[8]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[9]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[10]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[11]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[12]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[13]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[14]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
    Warning (15610): No output dependent on input pin "in_port[15]" File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 9
Info (21057): Implemented 50 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Thu Apr 20 14:18:31 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:32


