// Seed: 3268336993
module module_0 (
    input tri1 id_0
    , id_3,
    input tri1 id_1
);
  wire id_4;
  wire id_5;
  module_2();
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  wor   id_7
);
  wire id_9;
  tri1 id_10, id_11;
  assign id_10 = id_7 + 1'b0 - id_4;
  wire id_12;
  module_0(
      id_4, id_3
  );
endmodule
module module_2;
  wire id_1;
endmodule
