<!DOCTYPE html>
<html lang="en-us">
<head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="theme" content="hugo-academic">
  <meta name="generator" content="Hugo 0.31.1" />
  <meta name="author" content="Ashish Shinde">
  

  
  <link rel="alternate" hreflang="en-us" href="/project/hardware/">

  
  


  

  
  
  
  
    
  
  
    
    
      
        <link rel="stylesheet" href="//cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/github.min.css">
      
    
  
  
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/css/bootstrap.min.css" integrity="sha512-6MXa8B6uaO18Hid6blRMetEIoPqHf7Ux1tnyIQdpt9qI5OACx7C+O3IVTr98vwGnlcg0LOLa02i9Y1HpVhlfiw==" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/academicons/1.8.1/css/academicons.min.css" integrity="sha512-NThgw3XKQ1absAahW6to7Ey42uycrVvfNfyjqcFNgCmOCQ5AR4AO0SiXrN+8ZtYeappp56lk1WtvjVmEa+VR6A==" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" integrity="sha512-SfTiTlX6kk+qitfevl/7LibUOeJWlt9rbyDn92a1DqWOw9vWG2MFoays0sgObmWazO5BQPiFucnnEAjpAB+/Sw==" crossorigin="anonymous">
  
  
  
  
  <link rel="stylesheet" href="//fonts.googleapis.com/css?family=Lato:400,700%7cMerriweather%7cRoboto&#43;Mono">
  
  <link rel="stylesheet" href="/styles.css">
  

  
    <script>
      window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;
      ga('create', 'UA-111636966-1', 'auto');
      ga('require', 'eventTracker');
      ga('require', 'outboundLinkTracker');
      ga('require', 'urlChangeTracker');
      ga('send', 'pageview');
    </script>
    <script async src="//www.google-analytics.com/analytics.js"></script>
    
    <script async src="https://cdnjs.cloudflare.com/ajax/libs/autotrack/2.4.1/autotrack.js" integrity="sha512-HUmooslVKj4m6OBu0OgzjXXr+QuFYy/k7eLI5jdeEy/F4RSgMn6XRWRGkFi5IFaFgy7uFTkegp3Z0XnJf3Jq+g==" crossorigin="anonymous"></script>
    
  

  
  <link rel="alternate" href="/index.xml" type="application/rss+xml" title="ASHISH H SHINDE">
  <link rel="feed" href="/index.xml" type="application/rss+xml" title="ASHISH H SHINDE">
  

  <link rel="manifest" href="/site.webmanifest">
  <link rel="icon" type="image/png" href="/img/icon.png">
  <link rel="apple-touch-icon" type="image/png" href="/img/icon-192.png">

  <link rel="canonical" href="/project/hardware/">

  <meta property="twitter:card" content="summary_large_image">
  
  <meta property="og:site_name" content="ASHISH H SHINDE">
  <meta property="og:url" content="/project/hardware/">
  <meta property="og:title" content="RTL Design, Verification, ASIC Design Projects | ASHISH H SHINDE">
  <meta property="og:description" content="">
  <meta property="og:locale" content="en-us">
  
  <meta property="article:published_time" content="2016-04-27T00:00:00&#43;00:00">
  
  <meta property="article:modified_time" content="2016-04-27T00:00:00&#43;00:00">
  

  

  <title>RTL Design, Verification, ASIC Design Projects | ASHISH H SHINDE</title>

</head>
<body id="top" data-spy="scroll" data-target="#toc" data-offset="71" >

<nav class="navbar navbar-default navbar-fixed-top" id="navbar-main">
  <div class="container">

    
    <div class="navbar-header">
      
      <button type="button" class="navbar-toggle collapsed" data-toggle="collapse"
              data-target=".navbar-collapse" aria-expanded="false">
        <span class="sr-only">Toggle navigation</span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
      
      <a class="navbar-brand" href="/">ASHISH H SHINDE</a>
    </div>

    
    <div class="collapse navbar-collapse">

      
      
      <ul class="nav navbar-nav navbar-right">
        

        

        
          
        

        <li class="nav-item">
          <a href="/#about">
            
            <span>Home</span>
            
          </a>
        </li>

        
        

        

        
          
        

        <li class="nav-item">
          <a href="/#projects">
            
            <span>Projects</span>
            
          </a>
        </li>

        
        

        

        
          
        

        <li class="nav-item">
          <a href="/#contact">
            
            <span>Contact</span>
            
          </a>
        </li>

        
        
      

      
      </ul>

    </div>
  </div>
</nav>


<article class="article article-project" itemscope itemtype="http://schema.org/Article">

  


  <div class="article-container">

    <div class="pub-title">
      <h1 itemprop="name">RTL Design, Verification, ASIC Design Projects</h1>
      <span class="pub-authors" itemprop="author">&nbsp;</span>
      <span class="pull-right">
        
<div class="share-box" aria-hidden="true">
  <ul class="share">
    <li>
      <a class="twitter"
         href="https://twitter.com/intent/tweet?text=RTL%20Design%2c%20Verification%2c%20ASIC%20Design%20Projects&amp;url=%2fproject%2fhardware%2f"
         target="_blank" rel="noopener">
        <i class="fa fa-twitter"></i>
      </a>
    </li>
    <li>
      <a class="facebook"
         href="https://www.facebook.com/sharer.php?u=%2fproject%2fhardware%2f"
         target="_blank" rel="noopener">
        <i class="fa fa-facebook"></i>
      </a>
    </li>
    <li>
      <a class="linkedin"
         href="https://www.linkedin.com/shareArticle?mini=true&amp;url=%2fproject%2fhardware%2f&amp;title=RTL%20Design%2c%20Verification%2c%20ASIC%20Design%20Projects"
         target="_blank" rel="noopener">
        <i class="fa fa-linkedin"></i>
      </a>
    </li>
    <li>
      <a class="weibo"
         href="http://service.weibo.com/share/share.php?url=%2fproject%2fhardware%2f&amp;title=RTL%20Design%2c%20Verification%2c%20ASIC%20Design%20Projects"
         target="_blank" rel="noopener">
        <i class="fa fa-weibo"></i>
      </a>
    </li>
    <li>
      <a class="email"
         href="mailto:?subject=RTL%20Design%2c%20Verification%2c%20ASIC%20Design%20Projects&amp;body=%2fproject%2fhardware%2f">
        <i class="fa fa-envelope"></i>
      </a>
    </li>
  </ul>
</div>


      </span>
    </div>

    

    <div class="article-style" itemprop="articleBody">
      

<h3 id="sorting-accelerator">Sorting Accelerator</h3>

<p><img src="/img/accel5.PNG" alt="alternative text for search engines" />
Designed a sorting accelerator to sort an array of integers of unknown lenght. The baseline design consisted a quick-sort benchmark running on a CPU. The alternative design consisted a processor and an accelerator sharing a data cache through an arbiter while the processor also has a private instruction cache. The accelerator can have up to 32 special resisters to implement the Proc-Accel protocol. These registers are manily used to store the information such as source and destination array pointers, their sizes and some FSM control bits. The accelerator was implemented using a 8-element/4-element bitonic sorting network to sort two/one cache-lines at a time and these sorted elements were later merged on the CPU.</p>

<p>The ASIC toolflow was implemeted using Synopsy DC, ICC and PT to compare the area, energy and cycle time of the baseline and alternative accelerator design. The diagram above shows the amoeba plot of the accelerator. The results are summarized in the table below:</p>

<table>
<thead>
<tr>
<th></th>
<th>Baseline</th>
<th>4-Element Sorter</th>
<th>8-Element Sorter</th>
</tr>
</thead>

<tbody>
<tr>
<td><code>Area(um^2)</code></td>
<td>964372</td>
<td>965894</td>
<td>1118146</td>
</tr>

<tr>
<td><code>Constraint(ns)</code></td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>

<tr>
<td><code>Slack(ns)</code></td>
<td>-0.14</td>
<td>-0.20</td>
<td>-0.34</td>
</tr>

<tr>
<td><code>Exec. Time(cycles)</code></td>
<td>16853</td>
<td>18682</td>
<td>13299</td>
</tr>

<tr>
<td><code>Power(mW)</code></td>
<td>82.2</td>
<td>77.4</td>
<td>85.8</td>
</tr>

<tr>
<td><code>Energy(nJ)</code></td>
<td>3446.56</td>
<td>3543.62</td>
<td>3627.87</td>
</tr>
</tbody>
</table>

<h3 id="sv-test-bench">SV Test Bench</h3>

<p><img src="/img/bus1.PNG" alt="alternative text for search engines" />
Designed a modular system verilog test bench for the 4x4 on-chip bus network shown in the figure above. Implemented the environment, driver, receiver, coverage and scoreboard classes. Used system verilog interfaces to connect bus input and output ports to the testbench. The scoreboard receives and compares the transaction from driver and receiver using the mailboxes. The scoreboard class also instantiates the coverage class which implements cover points and cover groups to check the functional coverage. More test cases (direct and random) can be added to the testcase class to achieve high functional coverage. Random test cases were implemented by using the random constraints.</p>

<h3 id="pipelined-processor">Pipelined Processor</h3>

<p><img src="/img/proc1.PNG" alt="alternative text for search engines" />
The baseline design consisted a five stage pipelined processor for TinyRV2 ISA as shown in the figure above. To resolve the data dependencies such as read-after-write (RAW), the processor implements stalling in decode (D) stage of the pipeline. For control hazards, we use simple branch prediction scheme where we assume the branch is not taken and squash the pipeline when the branch is actually taken. The alternative design implements hardware bypassing instead of stalling to improve the CPI.</p>

<p>The CPI results for various benchmarks are summarized below:</p>

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Baseline</th>
<th>Alternative</th>
</tr>
</thead>

<tbody>
<tr>
<td><code>vvadd-unpot</code></td>
<td>2.22</td>
<td>1.32</td>
</tr>

<tr>
<td><code>vvadd-opt</code></td>
<td>1.11</td>
<td>1.11</td>
</tr>

<tr>
<td><code>cmult</code></td>
<td>2.65</td>
<td>2.53</td>
</tr>

<tr>
<td><code>bsearch</code></td>
<td>2.97</td>
<td>1.39</td>
</tr>

<tr>
<td><code>cmult</code></td>
<td>3.99</td>
<td>2.15</td>
</tr>
</tbody>
</table>

<h3 id="superscalar-processor">Superscalar Processor</h3>

<p><img src="/img/super4.PNG" alt="alternative text for search engines" />
We attempted to design a dual-issue, in-order, stalling pipelined superscalar processor. The ASIC toolflow was used to compare the area, energy and cycle time of the superscalar processor with the single-issue, stalling pipelined processor. The superscalar processor can fetch, decode and execute two independent instructions at a time. The instructions such as ADD, ADDI can be issued in both the pipes, while the instructions such as LW, MUL can be issued only in the second pipe. Therefore, the instructions are swizzeled in the decode (D) stage before issuing them to the appropriate pipe. The processor uses stalling for inter and intra fetch-block data dependencies.</p>

<p>The superscalar processor improves the CPI for various benchmarks by 12% to 48%. The power, energy, execution time comparision for one of the benchmarks is as follows:</p>

<table>
<thead>
<tr>
<th></th>
<th>Single-issue</th>
<th>Dual-issue</th>
</tr>
</thead>

<tbody>
<tr>
<td><code>Area(um^2)</code></td>
<td>93531</td>
<td>157805</td>
</tr>

<tr>
<td><code>Constraint(ns)</code></td>
<td>2</td>
<td>2</td>
</tr>

<tr>
<td><code>Slack(ns)</code></td>
<td>-0.01</td>
<td>-0.06</td>
</tr>

<tr>
<td><code>Exec. Time(cycles)</code></td>
<td>558</td>
<td>327</td>
</tr>

<tr>
<td><code>Power(mW)</code></td>
<td>7.8</td>
<td>12.6</td>
</tr>

<tr>
<td><code>Energy(nJ)</code></td>
<td>8.8</td>
<td>8.5</td>
</tr>
</tbody>
</table>

<h3 id="blocking-cache">Blocking Cache</h3>

<p><img src="/img/cache1.PNG" alt="alternative text for search engines" />
The baseline design consisted a direct-mapped, write-back cache. The datapath of this baseline design is shown above while the control path included a FSM. The cache has 16 four-word (16 bytes) cache lines with a total capacity of 256 bytes. Each cache line also has a corresponding valid bit and dirty bit (for write-back cache) in the control unit. The alternative design attempts to reduce the miss rate (specifically conflit misses) by implementing a 2-way set associative cache. The alternative design has same capacity and uses LRU replacement policy for cache line eviction.</p>

<p>We wrote various benchmarks to compare the performance of both the deisgns for addresses with different spatial and temporal locality. Generally, the miss rate is comparable for benchmarks with high temporal and spatial locality. But for the benchmark such as pointer-chase or non-unit strides which has low temporal and spatail locality, the alternative design has lower miss rate due to reduced conflict misses. In some cases due to higher capacity misses, the baseline has lower miss rate than the alternative design.</p>

    </div>

    


<div class="article-tags">
  
  <a class="btn btn-primary btn-outline" href="/tags/hardware">hardware</a>
  
</div>




    
    
    

    
      
      
      
      

      
      
      
      
    

  </div>
</article>

<div class="container">
  <nav>
  <ul class="pager">
    

    
    <li class="next"><a href="/project/firmware/">Firmware/Embedded Systems Projects <span
      aria-hidden="true">&rarr;</span></a></li>
    
  </ul>
</nav>

</div>

<footer class="site-footer">
  <div class="container">
    <p class="powered-by">

      &copy; 2017 Ashish Shinde &middot; 

      Powered by the
      <a href="https://sourcethemes.com/academic/" target="_blank" rel="noopener">Academic theme</a> for
      <a href="https://gohugo.io" target="_blank" rel="noopener">Hugo</a>.

      <span class="pull-right" aria-hidden="true">
        <a href="#" id="back_to_top">
          <span class="button_icon">
            <i class="fa fa-chevron-up fa-2x"></i>
          </span>
        </a>
      </span>

    </p>
  </div>
</footer>


<div id="modal" class="modal fade" role="dialog">
  <div class="modal-dialog">
    <div class="modal-content">
      <div class="modal-header">
        <button type="button" class="close btn-large" data-dismiss="modal">&times;</button>
        <h4 class="modal-title">Cite</h4>
      </div>
      <div>
        <pre><code class="modal-body tex"></code></pre>
      </div>
      <div class="modal-footer">
        <a class="btn btn-primary btn-outline js-copy-cite" href="#" target="_blank">
          <i class="fa fa-copy"></i> Copy
        </a>
        <a class="btn btn-primary btn-outline js-download-cite" href="#" target="_blank">
          <i class="fa fa-download"></i> Download
        </a>
        <div id="modal-error"></div>
      </div>
    </div>
  </div>
</div>

    

    
    

    

    
    <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.2.1/jquery.min.js" integrity="sha512-3P8rXCuGJdNZOnUx/03c1jOTnMn3rP63nBip5gOP2qmUh5YAdVAvFZ1E+QLZZbC1rtMrQb+mah3AfYW11RUrWA==" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery.imagesloaded/4.1.3/imagesloaded.pkgd.min.js" integrity="sha512-umsR78NN0D23AzgoZ11K7raBD+R6hqKojyBZs1w8WvYlsI+QuKRGBx3LFCwhatzBunCjDuJpDHwxD13sLMbpRA==" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/js/bootstrap.min.js" integrity="sha512-iztkobsvnjKfAtTNdHkGVjAYTrrtlC7mGp/54c40wowO7LhURYl3gVzzcEqGl/qKXQltJ2HwMrdLcNUdo+N/RQ==" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery.isotope/3.0.4/isotope.pkgd.min.js" integrity="sha512-VDBOIlDbuC4VWxGJNmuFRQ0Li0SKkDpmGyuhAG5LTDLd/dJ/S0WMVxriR2Y+CyPL5gzjpN4f/6iqWVBJlht0tQ==" crossorigin="anonymous"></script>
    
    
    <script src="/js/hugo-academic.js"></script>
    

    
    
      
      
      <script src="//cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/highlight.min.js" integrity="sha256-/BfiIkHlHoVihZdc6TFuj7MmJ0TWcWsMXkeDFwhi0zw=" crossorigin="anonymous"></script>
      

      

      

      <script>hljs.initHighlightingOnLoad();</script>
    

    
    

  </body>
</html>

