* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 10 2025 16:57:43

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  311
    LUTs:                 387
    RAMs:                 0
    IOBs:                 11
    GBs:                  3
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 390/7680
        Combinational Logic Cells: 79       out of   7680      1.02865%
        Sequential Logic Cells:    311      out of   7680      4.04948%
        Logic Tiles:               78       out of   960       8.125%
    Registers: 
        Logic Registers:           311      out of   7680      4.04948%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               8        out of   63        12.6984%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 4        out of   18        22.2222%
    Bank 1: 3        out of   15        20%
    Bank 0: 2        out of   17        11.7647%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    A8          Input      SB_LVCMOS    No       0        Simple Input   miso_input    
    B2          Input      SB_LVCMOS    No       3        Simple Input   CLK           
    C2          Input      SB_LVCMOS    No       3        Simple Input   RST_N         

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    A6          Output     SB_LVCMOS    No       0        Simple Output  clk_output    
    A9          Output     SB_LVCMOS    No       1        Simple Output  sel_output    
    C9          Output     SB_LVCMOS    No       1        Simple Output  xor_out_stat  
    D2          Output     SB_LVCMOS    No       3        Simple Output  s14           
    E2          Output     SB_LVCMOS    No       3        Simple Output  s13           
    H1          Output     SB_LVCMOS    No       2        Simple Output  s12           
    H9          Output     SB_LVCMOS    No       1        Simple Output  mosi_output   
    J1          Output     SB_LVCMOS    No       2        Simple Output  xor_out_dyn   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                   
    -------------  -------  ---------  ------  -----------                   
    4              0                   311     RST_N_c_i_g                   
    3              3                   88      FSM_TEST_inst_slow.N_374_g    
    1              0                   88      FSM_TEST_inst_RAPIDA.N_256_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 22 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2563 out of 146184      1.75327%
                          Span 4      241 out of  29696      0.811557%
                         Span 12       47 out of   5632      0.834517%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       20 out of   6720      0.297619%

