

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec  4 15:48:42 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   27|   27|        12|          8|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [Convolution2D/convolution2D.c:13]   --->   Operation 15 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [Convolution2D/convolution2D.c:13]   --->   Operation 16 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [Convolution2D/convolution2D.c:13]   --->   Operation 17 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [Convolution2D/convolution2D.c:13]   --->   Operation 18 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [Convolution2D/convolution2D.c:13]   --->   Operation 19 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [Convolution2D/convolution2D.c:13]   --->   Operation 20 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [Convolution2D/convolution2D.c:13]   --->   Operation 21 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [Convolution2D/convolution2D.c:13]   --->   Operation 22 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [Convolution2D/convolution2D.c:13]   --->   Operation 23 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @convolution2D_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [Convolution2D/convolution2D.c:5]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %.preheader.preheader.0 ]"   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [Convolution2D/convolution2D.c:5]   --->   Operation 30 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [Convolution2D/convolution2D.c:13]   --->   Operation 32 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader.preheader.0" [Convolution2D/convolution2D.c:5]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [Convolution2D/convolution2D.c:5]   --->   Operation 34 'zext' 'i_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Convolution2D/convolution2D.c:13]   --->   Operation 35 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Convolution2D/convolution2D.c:13]   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_2 to i5" [Convolution2D/convolution2D.c:13]   --->   Operation 37 'zext' 'p_shl3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%tmp_3 = add i5 %tmp_cast, %p_shl3_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 38 'add' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i5 %tmp_3 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 39 'zext' 'tmp_3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_3_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 40 'getelementptr' 'input_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %tmp_3, 1" [Convolution2D/convolution2D.c:13]   --->   Operation 41 'add' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i5 %tmp_4 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 42 'zext' 'tmp_4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_4_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 43 'getelementptr' 'input_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%tmp_9 = sub i5 %p_shl3_cast, %tmp_cast" [Convolution2D/convolution2D.c:16]   --->   Operation 44 'sub' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 45 'load' 'input_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 46 'load' 'kernel_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 47 'load' 'input_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 48 'load' 'kernel_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 49 [1/1] (1.65ns)   --->   "%tmp_4_0_2 = add i3 %i_cast, 2" [Convolution2D/convolution2D.c:13]   --->   Operation 49 'add' 'tmp_4_0_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 50 [1/1] (1.78ns)   --->   "%tmp_5 = add i5 %tmp_3, 2" [Convolution2D/convolution2D.c:13]   --->   Operation 50 'add' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i5 %tmp_5 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 51 'zext' 'tmp_5_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_5_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 52 'getelementptr' 'input_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 53 'load' 'input_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 54 'load' 'kernel_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 55 'load' 'input_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 56 'load' 'kernel_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 57 'load' 'input_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 58 'load' 'kernel_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5_0_1_cast = zext i2 %i_1 to i5" [Convolution2D/convolution2D.c:13]   --->   Operation 59 'zext' 'tmp_5_0_1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)" [Convolution2D/convolution2D.c:13]   --->   Operation 60 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_11 to i5" [Convolution2D/convolution2D.c:13]   --->   Operation 61 'zext' 'p_shl1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%tmp_12 = add i5 %tmp_5_0_1_cast, %p_shl1_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 62 'add' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i5 %tmp_12 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 63 'zext' 'tmp_14_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_14_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 64 'getelementptr' 'input_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 65 'load' 'input_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 66 'load' 'kernel_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 67 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %kernel_load, %input_load" [Convolution2D/convolution2D.c:13]   --->   Operation 67 'mul' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (8.51ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %kernel_load_1, %input_load_1" [Convolution2D/convolution2D.c:13]   --->   Operation 68 'mul' 'tmp_1_0_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 69 'load' 'input_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 70 'load' 'kernel_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 71 [1/1] (1.78ns)   --->   "%tmp_13 = add i5 %tmp_12, 1" [Convolution2D/convolution2D.c:13]   --->   Operation 71 'add' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i5 %tmp_13 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 72 'zext' 'tmp_15_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_15_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 73 'getelementptr' 'input_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.78ns)   --->   "%tmp_14 = add i5 %tmp_12, 2" [Convolution2D/convolution2D.c:13]   --->   Operation 74 'add' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i5 %tmp_14 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 75 'zext' 'tmp_16_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_16_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 76 'getelementptr' 'input_addr_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 77 'load' 'input_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 78 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 78 'load' 'kernel_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 79 'load' 'input_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 80 'load' 'kernel_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 81 'load' 'input_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 82 'load' 'kernel_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 83 [1/1] (8.51ns)   --->   "%tmp_1_1 = mul nsw i32 %kernel_load, %input_load_1" [Convolution2D/convolution2D.c:13]   --->   Operation 83 'mul' 'tmp_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 84 [1/1] (8.51ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %kernel_load_2, %input_load_2" [Convolution2D/convolution2D.c:13]   --->   Operation 84 'mul' 'tmp_1_0_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (8.51ns)   --->   "%tmp_1_0_1 = mul nsw i32 %kernel_load_3, %input_load_3" [Convolution2D/convolution2D.c:13]   --->   Operation 85 'mul' 'tmp_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 86 'load' 'input_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 87 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 87 'load' 'kernel_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 88 [1/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 88 'load' 'input_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 89 'load' 'kernel_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5_0_2_cast = zext i3 %tmp_4_0_2 to i6" [Convolution2D/convolution2D.c:13]   --->   Operation 90 'zext' 'tmp_5_0_2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_4_0_2, i2 0)" [Convolution2D/convolution2D.c:13]   --->   Operation 91 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_17 to i6" [Convolution2D/convolution2D.c:13]   --->   Operation 92 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.78ns)   --->   "%tmp_18 = add i6 %tmp_5_0_2_cast, %p_shl_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 93 'add' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i6 %tmp_18 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 94 'zext' 'tmp_20_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_20_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 95 'getelementptr' 'input_addr_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.82ns)   --->   "%tmp_19 = add i6 %tmp_18, 1" [Convolution2D/convolution2D.c:13]   --->   Operation 96 'add' 'tmp_19' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i6 %tmp_19 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 97 'zext' 'tmp_21_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_21_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 98 'getelementptr' 'input_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 99 'load' 'input_load_6' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 100 'load' 'kernel_load_6' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 101 [2/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 101 'load' 'input_load_7' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 102 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 102 'load' 'kernel_load_7' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 103 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_1_0_0_1, %tmp_s" [Convolution2D/convolution2D.c:13]   --->   Operation 103 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (8.51ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %kernel_load_1, %input_load_2" [Convolution2D/convolution2D.c:13]   --->   Operation 104 'mul' 'tmp_1_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (8.51ns)   --->   "%tmp_1_2 = mul nsw i32 %kernel_load, %input_load_2" [Convolution2D/convolution2D.c:13]   --->   Operation 105 'mul' 'tmp_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 106 [1/1] (1.78ns)   --->   "%tmp_6 = add i5 %tmp_3, 3" [Convolution2D/convolution2D.c:13]   --->   Operation 106 'add' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %tmp_6 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 107 'zext' 'tmp_6_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_6_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 108 'getelementptr' 'input_addr_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %kernel_load_4, %input_load_4" [Convolution2D/convolution2D.c:13]   --->   Operation 109 'mul' 'tmp_1_0_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (8.51ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %kernel_load_5, %input_load_5" [Convolution2D/convolution2D.c:13]   --->   Operation 110 'mul' 'tmp_1_0_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.82ns)   --->   "%tmp_20 = add i6 %tmp_18, 2" [Convolution2D/convolution2D.c:13]   --->   Operation 111 'add' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i6 %tmp_20 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 112 'sext' 'tmp_22_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_22_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 113 'getelementptr' 'input_addr_8' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 114 'load' 'input_load_6' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 115 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 115 'load' 'kernel_load_6' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 116 [1/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 116 'load' 'input_load_7' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 117 'load' 'kernel_load_7' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 118 [2/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 118 'load' 'input_load_8' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 119 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 119 'load' 'kernel_load_8' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_1_0_1, %tmp_1_0_0_2" [Convolution2D/convolution2D.c:13]   --->   Operation 120 'add' 'tmp3' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp3" [Convolution2D/convolution2D.c:13]   --->   Operation 121 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [2/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 122 'load' 'input_load_9' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_1_1_1 = mul nsw i32 %kernel_load_3, %input_load_4" [Convolution2D/convolution2D.c:13]   --->   Operation 123 'mul' 'tmp_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (8.51ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %kernel_load_4, %input_load_5" [Convolution2D/convolution2D.c:13]   --->   Operation 124 'mul' 'tmp_1_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_1_1_0_1, %tmp_1_1" [Convolution2D/convolution2D.c:13]   --->   Operation 125 'add' 'tmp9' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 126 [1/1] (1.78ns)   --->   "%tmp_15 = add i5 %tmp_12, 3" [Convolution2D/convolution2D.c:13]   --->   Operation 126 'add' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i5 %tmp_15 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 127 'zext' 'tmp_17_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_17_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 128 'getelementptr' 'input_addr_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.82ns)   --->   "%tmp_21 = add i6 %tmp_18, 3" [Convolution2D/convolution2D.c:13]   --->   Operation 129 'add' 'tmp_21' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i6 %tmp_21 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 130 'sext' 'tmp_23_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_23_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 131 'getelementptr' 'input_addr_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (8.51ns)   --->   "%tmp_1_0_2 = mul nsw i32 %kernel_load_6, %input_load_6" [Convolution2D/convolution2D.c:13]   --->   Operation 132 'mul' 'tmp_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (8.51ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %kernel_load_7, %input_load_7" [Convolution2D/convolution2D.c:13]   --->   Operation 133 'mul' 'tmp_1_0_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 134 'load' 'input_load_8' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 135 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 135 'load' 'kernel_load_8' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 136 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_1_0_1_2, %tmp_1_0_1_1" [Convolution2D/convolution2D.c:13]   --->   Operation 136 'add' 'tmp5' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 137 'load' 'input_load_9' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 138 [2/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 138 'load' 'input_load_10' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 139 [1/1] (8.51ns)   --->   "%tmp_1_1_2 = mul nsw i32 %kernel_load_6, %input_load_7" [Convolution2D/convolution2D.c:13]   --->   Operation 139 'mul' 'tmp_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [2/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 140 'load' 'input_load_11' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 141 [1/1] (8.51ns)   --->   "%tmp_1_2_1 = mul nsw i32 %kernel_load_3, %input_load_5" [Convolution2D/convolution2D.c:13]   --->   Operation 141 'mul' 'tmp_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 142 [1/1] (1.78ns)   --->   "%tmp_7 = add i5 %tmp_3, 4" [Convolution2D/convolution2D.c:13]   --->   Operation 142 'add' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %tmp_7 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 143 'zext' 'tmp_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_7_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 144 'getelementptr' 'input_addr_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (1.78ns)   --->   "%tmp_16 = add i5 %tmp_12, 4" [Convolution2D/convolution2D.c:13]   --->   Operation 145 'add' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i5 %tmp_16 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 146 'zext' 'tmp_18_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_18_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 147 'getelementptr' 'input_addr_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (8.51ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %kernel_load_8, %input_load_8" [Convolution2D/convolution2D.c:13]   --->   Operation 148 'mul' 'tmp_1_0_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (8.51ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %kernel_load_2, %input_load_9" [Convolution2D/convolution2D.c:13]   --->   Operation 149 'mul' 'tmp_1_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 150 'load' 'input_load_10' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 151 [1/1] (8.51ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %kernel_load_7, %input_load_8" [Convolution2D/convolution2D.c:13]   --->   Operation 151 'mul' 'tmp_1_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 152 'load' 'input_load_11' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 153 [1/1] (8.51ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %kernel_load_1, %input_load_9" [Convolution2D/convolution2D.c:13]   --->   Operation 153 'mul' 'tmp_1_2_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [2/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 154 'load' 'input_load_12' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 155 [2/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 155 'load' 'input_load_13' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 156 [1/1] (1.82ns)   --->   "%tmp_22 = add i6 %tmp_18, 4" [Convolution2D/convolution2D.c:13]   --->   Operation 156 'add' 'tmp_22' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i6 %tmp_22 to i64" [Convolution2D/convolution2D.c:13]   --->   Operation 157 'sext' 'tmp_24_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast" [Convolution2D/convolution2D.c:13]   --->   Operation 158 'getelementptr' 'input_addr_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_0_2_2, %tmp_1_0_2_1" [Convolution2D/convolution2D.c:13]   --->   Operation 159 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 160 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_1_0_2, %tmp7" [Convolution2D/convolution2D.c:13]   --->   Operation 160 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [Convolution2D/convolution2D.c:13]   --->   Operation 161 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2 = add nsw i32 %tmp1, %tmp4" [Convolution2D/convolution2D.c:13]   --->   Operation 162 'add' 'sum_2_0_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 163 [1/1] (8.51ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %kernel_load_5, %input_load_10" [Convolution2D/convolution2D.c:13]   --->   Operation 163 'mul' 'tmp_1_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (8.51ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %kernel_load_8, %input_load_11" [Convolution2D/convolution2D.c:13]   --->   Operation 164 'mul' 'tmp_1_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp_1_1_1, %tmp_1_1_0_2" [Convolution2D/convolution2D.c:13]   --->   Operation 165 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 166 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp8 = add i32 %tmp9, %tmp" [Convolution2D/convolution2D.c:13]   --->   Operation 166 'add' 'tmp8' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 167 [1/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 167 'load' 'input_load_12' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 168 [1/1] (8.51ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %kernel_load_4, %input_load_10" [Convolution2D/convolution2D.c:13]   --->   Operation 168 'mul' 'tmp_1_2_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 169 'load' 'input_load_13' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 170 [1/1] (8.51ns)   --->   "%tmp_1_2_2 = mul nsw i32 %kernel_load_6, %input_load_8" [Convolution2D/convolution2D.c:13]   --->   Operation 170 'mul' 'tmp_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [2/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 171 'load' 'input_load_14' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 172 [1/1] (2.55ns)   --->   "%tmp14 = add i32 %tmp_1_2_0_1, %tmp_1_2" [Convolution2D/convolution2D.c:13]   --->   Operation 172 'add' 'tmp14' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i5 %tmp_9 to i64" [Convolution2D/convolution2D.c:16]   --->   Operation 173 'sext' 'tmp_9_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_9_cast" [Convolution2D/convolution2D.c:16]   --->   Operation 174 'getelementptr' 'output_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_2_2, i32* %output_addr, align 4" [Convolution2D/convolution2D.c:16]   --->   Operation 175 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 176 [1/1] (2.55ns)   --->   "%tmp10 = add i32 %tmp_1_1_1_2, %tmp_1_1_1_1" [Convolution2D/convolution2D.c:13]   --->   Operation 176 'add' 'tmp10' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp_1_1_2_2, %tmp_1_1_2_1" [Convolution2D/convolution2D.c:13]   --->   Operation 177 'add' 'tmp12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 178 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp_1_1_2, %tmp12" [Convolution2D/convolution2D.c:13]   --->   Operation 178 'add' 'tmp13' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp10, %tmp13" [Convolution2D/convolution2D.c:13]   --->   Operation 179 'add' 'tmp11' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 180 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2 = add nsw i32 %tmp8, %tmp11" [Convolution2D/convolution2D.c:13]   --->   Operation 180 'add' 'sum_2_1_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [1/1] (8.51ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %kernel_load_2, %input_load_12" [Convolution2D/convolution2D.c:13]   --->   Operation 181 'mul' 'tmp_1_2_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (8.51ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %kernel_load_5, %input_load_13" [Convolution2D/convolution2D.c:13]   --->   Operation 182 'mul' 'tmp_1_2_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (8.51ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %kernel_load_7, %input_load_11" [Convolution2D/convolution2D.c:13]   --->   Operation 183 'mul' 'tmp_1_2_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [Convolution2D/convolution2D.c:13]   --->   Operation 184 'load' 'input_load_14' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 185 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %tmp_9, 1" [Convolution2D/convolution2D.c:16]   --->   Operation 185 'add' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i5 %tmp_8 to i64" [Convolution2D/convolution2D.c:16]   --->   Operation 186 'sext' 'tmp_10_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_10_cast" [Convolution2D/convolution2D.c:16]   --->   Operation 187 'getelementptr' 'output_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_2_2, i32* %output_addr_1, align 4" [Convolution2D/convolution2D.c:16]   --->   Operation 188 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 189 [1/1] (8.51ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %kernel_load_8, %input_load_14" [Convolution2D/convolution2D.c:13]   --->   Operation 189 'mul' 'tmp_1_2_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i32 %tmp_1_2_1, %tmp_1_2_0_2" [Convolution2D/convolution2D.c:13]   --->   Operation 190 'add' 'tmp16' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 191 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp15 = add i32 %tmp14, %tmp16" [Convolution2D/convolution2D.c:13]   --->   Operation 191 'add' 'tmp15' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [1/1] (2.55ns)   --->   "%tmp17 = add i32 %tmp_1_2_1_2, %tmp_1_2_1_1" [Convolution2D/convolution2D.c:13]   --->   Operation 192 'add' 'tmp17' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.74>
ST_12 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_1_2_2_2, %tmp_1_2_2_1" [Convolution2D/convolution2D.c:13]   --->   Operation 193 'add' 'tmp19' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp20 = add i32 %tmp_1_2_2, %tmp19" [Convolution2D/convolution2D.c:13]   --->   Operation 194 'add' 'tmp20' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp17, %tmp20" [Convolution2D/convolution2D.c:13]   --->   Operation 195 'add' 'tmp18' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 196 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2 = add nsw i32 %tmp15, %tmp18" [Convolution2D/convolution2D.c:13]   --->   Operation 196 'add' 'sum_2_2_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [Convolution2D/convolution2D.c:5]   --->   Operation 197 'specregionbegin' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Convolution2D/convolution2D.c:6]   --->   Operation 198 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.78ns)   --->   "%tmp_10 = add i5 %tmp_9, 2" [Convolution2D/convolution2D.c:16]   --->   Operation 199 'add' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i5 %tmp_10 to i64" [Convolution2D/convolution2D.c:16]   --->   Operation 200 'sext' 'tmp_12_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_12_cast" [Convolution2D/convolution2D.c:16]   --->   Operation 201 'getelementptr' 'output_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2_2, i32* %output_addr_2, align 4" [Convolution2D/convolution2D.c:16]   --->   Operation 202 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [Convolution2D/convolution2D.c:18]   --->   Operation 203 'specregionend' 'empty_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "br label %1" [Convolution2D/convolution2D.c:5]   --->   Operation 204 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "ret void" [Convolution2D/convolution2D.c:19]   --->   Operation 205 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_addr    (getelementptr    ) [ 001111111111110]
kernel_addr_1  (getelementptr    ) [ 001111111111110]
kernel_addr_2  (getelementptr    ) [ 001111111111110]
kernel_addr_3  (getelementptr    ) [ 001111111111110]
kernel_addr_4  (getelementptr    ) [ 001111111111110]
kernel_addr_5  (getelementptr    ) [ 001111111111110]
kernel_addr_6  (getelementptr    ) [ 001111111111110]
kernel_addr_7  (getelementptr    ) [ 001111111111110]
kernel_addr_8  (getelementptr    ) [ 001111111111110]
StgValue_24    (specbitsmap      ) [ 000000000000000]
StgValue_25    (specbitsmap      ) [ 000000000000000]
StgValue_26    (specbitsmap      ) [ 000000000000000]
StgValue_27    (spectopmodule    ) [ 000000000000000]
StgValue_28    (br               ) [ 011111111111110]
i              (phi              ) [ 001000000000000]
exitcond3      (icmp             ) [ 001111111111110]
empty          (speclooptripcount) [ 000000000000000]
i_1            (add              ) [ 011111111111110]
StgValue_33    (br               ) [ 000000000000000]
i_cast         (zext             ) [ 000000000000000]
tmp_cast       (zext             ) [ 000000000000000]
tmp_2          (bitconcatenate   ) [ 000000000000000]
p_shl3_cast    (zext             ) [ 000000000000000]
tmp_3          (add              ) [ 000111111000000]
tmp_3_cast     (zext             ) [ 000000000000000]
input_addr     (getelementptr    ) [ 000100000000000]
tmp_4          (add              ) [ 000000000000000]
tmp_4_cast     (zext             ) [ 000000000000000]
input_addr_1   (getelementptr    ) [ 000100000000000]
tmp_9          (sub              ) [ 001111111111110]
tmp_4_0_2      (add              ) [ 000111000000000]
tmp_5          (add              ) [ 000000000000000]
tmp_5_cast     (zext             ) [ 000000000000000]
input_addr_2   (getelementptr    ) [ 000010000000000]
input_load     (load             ) [ 000010000000000]
kernel_load    (load             ) [ 000011000000000]
input_load_1   (load             ) [ 000010000000000]
kernel_load_1  (load             ) [ 000011111000000]
tmp_5_0_1_cast (zext             ) [ 000000000000000]
tmp_11         (bitconcatenate   ) [ 000000000000000]
p_shl1_cast    (zext             ) [ 000000000000000]
tmp_12         (add              ) [ 000011111000000]
tmp_14_cast    (zext             ) [ 000000000000000]
input_addr_3   (getelementptr    ) [ 000010000000000]
tmp_s          (mul              ) [ 000001000000000]
tmp_1_0_0_1    (mul              ) [ 000001000000000]
input_load_2   (load             ) [ 000001000000000]
kernel_load_2  (load             ) [ 001001111110000]
tmp_13         (add              ) [ 000000000000000]
tmp_15_cast    (zext             ) [ 000000000000000]
input_addr_4   (getelementptr    ) [ 000001000000000]
tmp_14         (add              ) [ 000000000000000]
tmp_16_cast    (zext             ) [ 000000000000000]
input_addr_5   (getelementptr    ) [ 000001000000000]
input_load_3   (load             ) [ 000001000000000]
kernel_load_3  (load             ) [ 000001110000000]
tmp_1_1        (mul              ) [ 000001100000000]
tmp_1_0_0_2    (mul              ) [ 000000100000000]
tmp_1_0_1      (mul              ) [ 000000100000000]
input_load_4   (load             ) [ 000000100000000]
kernel_load_4  (load             ) [ 000000111100000]
input_load_5   (load             ) [ 000000110000000]
kernel_load_5  (load             ) [ 001000111110000]
tmp_5_0_2_cast (zext             ) [ 000000000000000]
tmp_17         (bitconcatenate   ) [ 000000000000000]
p_shl_cast     (zext             ) [ 000000000000000]
tmp_18         (add              ) [ 000000111100000]
tmp_20_cast    (zext             ) [ 000000000000000]
input_addr_6   (getelementptr    ) [ 000000100000000]
tmp_19         (add              ) [ 000000000000000]
tmp_21_cast    (zext             ) [ 000000000000000]
input_addr_7   (getelementptr    ) [ 000000100000000]
tmp2           (add              ) [ 000000100000000]
tmp_1_1_0_1    (mul              ) [ 000000100000000]
tmp_1_2        (mul              ) [ 000000111100000]
tmp_6          (add              ) [ 000000000000000]
tmp_6_cast     (zext             ) [ 000000000000000]
input_addr_9   (getelementptr    ) [ 000000010000000]
tmp_1_0_1_1    (mul              ) [ 000000010000000]
tmp_1_0_1_2    (mul              ) [ 000000010000000]
tmp_20         (add              ) [ 000000000000000]
tmp_22_cast    (sext             ) [ 000000000000000]
input_addr_8   (getelementptr    ) [ 000000010000000]
input_load_6   (load             ) [ 000000010000000]
kernel_load_6  (load             ) [ 000000011100000]
input_load_7   (load             ) [ 000000010000000]
kernel_load_7  (load             ) [ 001000011110000]
tmp3           (add              ) [ 000000000000000]
tmp1           (add              ) [ 000000011100000]
tmp_1_1_1      (mul              ) [ 000000011100000]
tmp_1_1_1_1    (mul              ) [ 001000011110000]
tmp9           (add              ) [ 000000011100000]
tmp_15         (add              ) [ 000000000000000]
tmp_17_cast    (zext             ) [ 000000000000000]
input_addr_10  (getelementptr    ) [ 000000001000000]
tmp_21         (add              ) [ 000000000000000]
tmp_23_cast    (sext             ) [ 000000000000000]
input_addr_11  (getelementptr    ) [ 000000001000000]
tmp_1_0_2      (mul              ) [ 000000001100000]
tmp_1_0_2_1    (mul              ) [ 000000001100000]
input_load_8   (load             ) [ 000000001100000]
kernel_load_8  (load             ) [ 001100001111000]
tmp5           (add              ) [ 000000001100000]
input_load_9   (load             ) [ 000000001000000]
tmp_1_1_2      (mul              ) [ 001000001110000]
tmp_1_2_1      (mul              ) [ 001100001111000]
tmp_7          (add              ) [ 000000000000000]
tmp_7_cast     (zext             ) [ 000000000000000]
input_addr_12  (getelementptr    ) [ 000000000100000]
tmp_16         (add              ) [ 000000000000000]
tmp_18_cast    (zext             ) [ 000000000000000]
input_addr_13  (getelementptr    ) [ 000000000100000]
tmp_1_0_2_2    (mul              ) [ 000000000100000]
tmp_1_1_0_2    (mul              ) [ 000000000100000]
input_load_10  (load             ) [ 000000000100000]
tmp_1_1_2_1    (mul              ) [ 001000000110000]
input_load_11  (load             ) [ 001000000110000]
tmp_1_2_0_1    (mul              ) [ 000000000100000]
tmp_22         (add              ) [ 000000000000000]
tmp_24_cast    (sext             ) [ 000000000000000]
input_addr_14  (getelementptr    ) [ 001000000010000]
tmp7           (add              ) [ 000000000000000]
tmp6           (add              ) [ 000000000000000]
tmp4           (add              ) [ 000000000000000]
sum_2_0_2_2    (add              ) [ 001000000010000]
tmp_1_1_1_2    (mul              ) [ 001000000010000]
tmp_1_1_2_2    (mul              ) [ 001000000010000]
tmp            (add              ) [ 000000000000000]
tmp8           (add              ) [ 001000000010000]
input_load_12  (load             ) [ 001000000010000]
tmp_1_2_1_1    (mul              ) [ 001100000011000]
input_load_13  (load             ) [ 001000000010000]
tmp_1_2_2      (mul              ) [ 001110000011100]
tmp14          (add              ) [ 001100000011000]
tmp_9_cast     (sext             ) [ 000000000000000]
output_addr    (getelementptr    ) [ 000000000000000]
StgValue_175   (store            ) [ 000000000000000]
tmp10          (add              ) [ 000000000000000]
tmp12          (add              ) [ 000000000000000]
tmp13          (add              ) [ 000000000000000]
tmp11          (add              ) [ 000000000000000]
sum_2_1_2_2    (add              ) [ 000100000001000]
tmp_1_2_0_2    (mul              ) [ 000100000001000]
tmp_1_2_1_2    (mul              ) [ 000100000001000]
tmp_1_2_2_1    (mul              ) [ 000110000001100]
input_load_14  (load             ) [ 000100000001000]
tmp_8          (add              ) [ 000000000000000]
tmp_10_cast    (sext             ) [ 000000000000000]
output_addr_1  (getelementptr    ) [ 000000000000000]
StgValue_188   (store            ) [ 000000000000000]
tmp_1_2_2_2    (mul              ) [ 000010000000100]
tmp16          (add              ) [ 000000000000000]
tmp15          (add              ) [ 000010000000100]
tmp17          (add              ) [ 000010000000100]
tmp19          (add              ) [ 000000000000000]
tmp20          (add              ) [ 000000000000000]
tmp18          (add              ) [ 000000000000000]
sum_2_2_2_2    (add              ) [ 000001000000010]
tmp_1          (specregionbegin  ) [ 000000000000000]
StgValue_198   (specpipeline     ) [ 000000000000000]
tmp_10         (add              ) [ 000000000000000]
tmp_12_cast    (sext             ) [ 000000000000000]
output_addr_2  (getelementptr    ) [ 000000000000000]
StgValue_202   (store            ) [ 000000000000000]
empty_2        (specregionend    ) [ 000000000000000]
StgValue_204   (br               ) [ 011111111111110]
StgValue_205   (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2D_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="kernel_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_addr_2_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_addr_4_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_addr_5_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_addr_6_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_addr_7_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_addr_8_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
<pin id="174" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/3 input_load_3/3 input_load_4/4 input_load_5/4 input_load_6/5 input_load_7/5 input_load_8/6 input_load_9/6 input_load_10/7 input_load_11/7 input_load_12/8 input_load_13/8 input_load_14/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="1"/>
<pin id="176" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
<pin id="179" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/2 kernel_load_2/3 kernel_load_3/3 kernel_load_4/4 kernel_load_5/4 kernel_load_6/5 kernel_load_7/5 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_3_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_4_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="input_addr_5_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_6_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input_addr_7_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_addr_9_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="input_addr_8_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_addr_10_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_addr_11_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_addr_12_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_addr_13_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_addr_14_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/10 StgValue_188/11 StgValue_202/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="output_addr_1_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/11 "/>
</bind>
</comp>

<comp id="305" class="1004" name="output_addr_2_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/13 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="1"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="2" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 input_load_4 input_load_6 input_load_8 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_3 input_load_5 input_load_9 input_load_10 input_load_13 "/>
</bind>
</comp>

<comp id="337" class="1005" name="reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_3 kernel_load_8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 tmp_1_2/5 tmp_1_0_1_1/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_1/4 tmp_1_2_0_1/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="1"/>
<pin id="360" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1/4 tmp_1_1_1_1/6 tmp_1_2_1_1/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_2/5 tmp_1_2_0_2/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1/5 tmp_1_2_1/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1_2/6 tmp_1_1_1_2/9 tmp_1_2_1_2/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_1/6 tmp_1_0_2_2/8 tmp_1_2_2_2/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2/7 tmp_1_2_2/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2_1/7 tmp_1_2_2_1/10 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_1 tmp_1_2_0_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2"/>
<pin id="405" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp_1_1_1_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_2 tmp_1_2_0_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 tmp_1_2_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_2 tmp_1_1_1_2 tmp_1_2_1_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 tmp_1_2_2_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 tmp_1_2_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_1 tmp_1_2_2_1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 tmp14/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 tmp16/11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 tmp14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 tmp15/11 "/>
</bind>
</comp>

<comp id="453" class="1005" name="reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 tmp15 "/>
</bind>
</comp>

<comp id="457" class="1004" name="exitcond3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="i_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="i_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_shl3_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_3_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_4_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_9_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_4_0_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_0_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_5_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_5_0_1_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_1_cast/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="1"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_shl1_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_12_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_14_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_13_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_15_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_14_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_16_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_5_0_2_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="3"/>
<pin id="580" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_2_cast/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_17_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="3" slack="3"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_shl_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_18_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_20_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_19_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_21_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_1_1_0_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_0_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="4"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_6_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_20_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="1"/>
<pin id="631" dir="0" index="1" bw="3" slack="0"/>
<pin id="632" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_22_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp9_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="2"/>
<pin id="642" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_15_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="4"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_17_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_21_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="2"/>
<pin id="656" dir="0" index="1" bw="3" slack="0"/>
<pin id="657" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_23_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_1_1_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="6"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_7_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_16_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="5"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_18_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_1_1_0_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="4"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_0_2/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_1_1_2_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="2"/>
<pin id="701" dir="0" index="1" bw="32" slack="1"/>
<pin id="702" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2_1/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_22_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="4"/>
<pin id="706" dir="0" index="1" bw="4" slack="0"/>
<pin id="707" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_24_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp7_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sum_2_0_2_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="3"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_0_2_2/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_1_1_2_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2"/>
<pin id="738" dir="0" index="1" bw="32" slack="1"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2_2/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="3"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp8_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="3"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_9_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="8"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp10_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="4"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp12_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="0" index="1" bw="32" slack="2"/>
<pin id="765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp13_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="3"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp11_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sum_2_1_2_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_1_2_2/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_8_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="9"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_10_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp17_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="0" index="1" bw="32" slack="2"/>
<pin id="795" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/11 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp19_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="0" index="1" bw="32" slack="2"/>
<pin id="800" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp20_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="3"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp18_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sum_2_2_2_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2_2/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_10_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="11"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_12_cast_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/13 "/>
</bind>
</comp>

<comp id="830" class="1005" name="kernel_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="kernel_addr_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="1"/>
<pin id="837" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="kernel_addr_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="2"/>
<pin id="842" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="kernel_addr_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="2"/>
<pin id="847" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="kernel_addr_4_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="3"/>
<pin id="852" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="855" class="1005" name="kernel_addr_5_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="3"/>
<pin id="857" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="kernel_addr_6_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="4"/>
<pin id="862" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="865" class="1005" name="kernel_addr_7_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="4"/>
<pin id="867" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="870" class="1005" name="kernel_addr_8_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="5"/>
<pin id="872" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="875" class="1005" name="exitcond3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_3_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="1"/>
<pin id="888" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="input_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="898" class="1005" name="input_addr_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_9_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="8"/>
<pin id="905" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_4_0_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="3"/>
<pin id="912" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_0_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="input_addr_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="kernel_load_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_12_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="1"/>
<pin id="929" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="935" class="1005" name="input_addr_3_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="1"/>
<pin id="937" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_load_2_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="input_addr_4_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="1"/>
<pin id="948" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="input_addr_5_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="956" class="1005" name="kernel_load_5_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_5 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_18_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="1"/>
<pin id="963" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="968" class="1005" name="input_addr_6_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="1"/>
<pin id="970" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="973" class="1005" name="input_addr_7_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="1"/>
<pin id="975" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_1_1_0_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_0_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="input_addr_9_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="1"/>
<pin id="985" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_1_0_1_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="input_addr_8_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="5" slack="1"/>
<pin id="995" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="998" class="1005" name="kernel_load_6_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_6 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="kernel_load_7_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_7 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp9_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="3"/>
<pin id="1012" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="input_addr_10_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="1"/>
<pin id="1017" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_addr_11_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="1"/>
<pin id="1022" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp5_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2"/>
<pin id="1027" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_1_1_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="3"/>
<pin id="1032" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="input_addr_12_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="1"/>
<pin id="1037" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="input_addr_13_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_1_0_2_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_1_1_0_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_0_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_1_1_2_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="2"/>
<pin id="1057" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="input_addr_14_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="5" slack="1"/>
<pin id="1062" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sum_2_0_2_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_0_2_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_1_1_2_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_2 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp8_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_1_2_1_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="2"/>
<pin id="1082" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_1_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="sum_2_1_2_2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_1_2_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp17_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="sum_2_2_2_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="153" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="243"><net_src comp="228" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="244" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="275"><net_src comp="267" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="160" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="166" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="160" pin="7"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="160" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="166" pin="7"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="166" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="160" pin="7"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="324" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="332" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="328" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="332" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="324" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="337" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="332" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="332" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="337" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="324" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="324" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="342" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="346" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="352" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="357" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="363" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="368" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="374" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="379" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="385" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="390" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="399" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="395" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="411" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="407" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="437" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="317" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="317" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="317" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="317" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="317" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="473" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="504"><net_src comp="489" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="515"><net_src comp="485" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="473" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="469" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="44" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="533" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="572"><net_src comp="44" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="586"><net_src comp="46" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="30" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="578" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="607"><net_src comp="592" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="48" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="618"><net_src comp="324" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="643"><net_src comp="403" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="658"><net_src comp="54" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="654" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="668"><net_src comp="415" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="342" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="56" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="688"><net_src comp="56" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="698"><net_src comp="332" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="324" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="718"><net_src comp="427" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="423" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="453" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="337" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="342" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="419" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="760"><net_src comp="415" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="403" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="756" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="796"><net_src comp="415" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="419" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="427" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="423" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="453" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="809" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="44" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="833"><net_src comp="74" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="838"><net_src comp="82" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="843"><net_src comp="90" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="848"><net_src comp="98" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="853"><net_src comp="106" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="858"><net_src comp="114" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="863"><net_src comp="122" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="868"><net_src comp="130" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="873"><net_src comp="138" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="878"><net_src comp="457" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="463" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="889"><net_src comp="489" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="896"><net_src comp="146" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="901"><net_src comp="153" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="906"><net_src comp="511" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="913"><net_src comp="517" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="919"><net_src comp="180" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="924"><net_src comp="166" pin="7"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="930"><net_src comp="547" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="938"><net_src comp="188" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="943"><net_src comp="166" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="949"><net_src comp="196" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="954"><net_src comp="203" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="959"><net_src comp="166" pin="7"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="964"><net_src comp="592" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="971"><net_src comp="212" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="976"><net_src comp="219" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="981"><net_src comp="614" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="986"><net_src comp="228" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="991"><net_src comp="346" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="996"><net_src comp="235" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1001"><net_src comp="166" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1007"><net_src comp="166" pin="7"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1013"><net_src comp="639" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1018"><net_src comp="244" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1023"><net_src comp="251" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1028"><net_src comp="664" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1033"><net_src comp="669" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1038"><net_src comp="260" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1043"><net_src comp="267" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1048"><net_src comp="379" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1053"><net_src comp="694" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1058"><net_src comp="699" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1063"><net_src comp="276" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1068"><net_src comp="730" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1073"><net_src comp="736" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1078"><net_src comp="747" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1083"><net_src comp="357" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1088"><net_src comp="777" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1093"><net_src comp="792" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1098"><net_src comp="814" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="291" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 11 13 }
 - Input state : 
	Port: convolution2D : input_r | {2 3 4 5 6 7 8 9 10 }
	Port: convolution2D : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_33 : 2
		i_cast : 1
		tmp_cast : 1
		tmp_2 : 1
		p_shl3_cast : 2
		tmp_3 : 3
		tmp_3_cast : 4
		input_addr : 5
		tmp_4 : 4
		tmp_4_cast : 5
		input_addr_1 : 6
		tmp_9 : 3
		input_load : 6
		input_load_1 : 7
		tmp_4_0_2 : 2
	State 3
		tmp_5_cast : 1
		input_addr_2 : 2
		input_load_2 : 3
		p_shl1_cast : 1
		tmp_12 : 2
		tmp_14_cast : 3
		input_addr_3 : 4
		input_load_3 : 5
	State 4
		tmp_15_cast : 1
		input_addr_4 : 2
		tmp_16_cast : 1
		input_addr_5 : 2
		input_load_4 : 3
		input_load_5 : 3
	State 5
		p_shl_cast : 1
		tmp_18 : 2
		tmp_20_cast : 3
		input_addr_6 : 4
		tmp_19 : 3
		tmp_21_cast : 4
		input_addr_7 : 5
		input_load_6 : 5
		input_load_7 : 6
	State 6
		tmp_6_cast : 1
		input_addr_9 : 2
		tmp_22_cast : 1
		input_addr_8 : 2
		input_load_8 : 3
		tmp1 : 1
		input_load_9 : 3
	State 7
		tmp_17_cast : 1
		input_addr_10 : 2
		tmp_23_cast : 1
		input_addr_11 : 2
		input_load_10 : 3
		input_load_11 : 3
	State 8
		tmp_7_cast : 1
		input_addr_12 : 2
		tmp_18_cast : 1
		input_addr_13 : 2
		input_load_12 : 3
		input_load_13 : 3
	State 9
		tmp_24_cast : 1
		input_addr_14 : 2
		tmp6 : 1
		tmp4 : 2
		sum_2_0_2_2 : 3
		tmp8 : 1
		input_load_14 : 3
	State 10
		output_addr : 1
		StgValue_175 : 2
		tmp13 : 1
		tmp11 : 2
		sum_2_1_2_2 : 3
	State 11
		tmp_10_cast : 1
		output_addr_1 : 2
		StgValue_188 : 3
		tmp15 : 1
	State 12
		tmp20 : 1
		tmp18 : 2
		sum_2_2_2_2 : 3
	State 13
		tmp_12_cast : 1
		output_addr_2 : 2
		StgValue_202 : 3
		empty_2 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_431      |    0    |    0    |    39   |
|          |       grp_fu_437      |    0    |    0    |    32   |
|          |       grp_fu_447      |    0    |    0    |    32   |
|          |       i_1_fu_463      |    0    |    0    |    10   |
|          |      tmp_3_fu_489     |    0    |    0    |    13   |
|          |      tmp_4_fu_500     |    0    |    0    |    15   |
|          |    tmp_4_0_2_fu_517   |    0    |    0    |    12   |
|          |      tmp_5_fu_523     |    0    |    0    |    15   |
|          |     tmp_12_fu_547     |    0    |    0    |    13   |
|          |     tmp_13_fu_558     |    0    |    0    |    15   |
|          |     tmp_14_fu_568     |    0    |    0    |    15   |
|          |     tmp_18_fu_592     |    0    |    0    |    15   |
|          |     tmp_19_fu_603     |    0    |    0    |    15   |
|          |      tmp_6_fu_619     |    0    |    0    |    15   |
|          |     tmp_20_fu_629     |    0    |    0    |    15   |
|          |      tmp9_fu_639      |    0    |    0    |    39   |
|          |     tmp_15_fu_644     |    0    |    0    |    15   |
|          |     tmp_21_fu_654     |    0    |    0    |    15   |
|          |      tmp5_fu_664      |    0    |    0    |    39   |
|    add   |      tmp_7_fu_674     |    0    |    0    |    15   |
|          |     tmp_16_fu_684     |    0    |    0    |    15   |
|          |     tmp_22_fu_704     |    0    |    0    |    15   |
|          |      tmp7_fu_714      |    0    |    0    |    32   |
|          |      tmp6_fu_719      |    0    |    0    |    32   |
|          |      tmp4_fu_725      |    0    |    0    |    32   |
|          |   sum_2_0_2_2_fu_730  |    0    |    0    |    32   |
|          |       tmp_fu_742      |    0    |    0    |    32   |
|          |      tmp8_fu_747      |    0    |    0    |    32   |
|          |      tmp10_fu_756     |    0    |    0    |    39   |
|          |      tmp12_fu_762     |    0    |    0    |    32   |
|          |      tmp13_fu_766     |    0    |    0    |    32   |
|          |      tmp11_fu_771     |    0    |    0    |    32   |
|          |   sum_2_1_2_2_fu_777  |    0    |    0    |    32   |
|          |      tmp_8_fu_782     |    0    |    0    |    15   |
|          |      tmp17_fu_792     |    0    |    0    |    39   |
|          |      tmp19_fu_797     |    0    |    0    |    32   |
|          |      tmp20_fu_803     |    0    |    0    |    32   |
|          |      tmp18_fu_809     |    0    |    0    |    32   |
|          |   sum_2_2_2_2_fu_814  |    0    |    0    |    32   |
|          |     tmp_10_fu_820     |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_346      |    3    |    0    |    20   |
|          |       grp_fu_352      |    3    |    0    |    20   |
|          |       grp_fu_357      |    3    |    0    |    20   |
|          |       grp_fu_363      |    3    |    0    |    20   |
|          |       grp_fu_368      |    3    |    0    |    20   |
|          |       grp_fu_374      |    3    |    0    |    20   |
|    mul   |       grp_fu_379      |    3    |    0    |    20   |
|          |       grp_fu_385      |    3    |    0    |    20   |
|          |       grp_fu_390      |    3    |    0    |    20   |
|          |   tmp_1_1_0_1_fu_614  |    3    |    0    |    20   |
|          |    tmp_1_1_2_fu_669   |    3    |    0    |    20   |
|          |   tmp_1_1_0_2_fu_694  |    3    |    0    |    20   |
|          |   tmp_1_1_2_1_fu_699  |    3    |    0    |    20   |
|          |   tmp_1_1_2_2_fu_736  |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|    sub   |      tmp_9_fu_511     |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    exitcond3_fu_457   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |     i_cast_fu_469     |    0    |    0    |    0    |
|          |    tmp_cast_fu_473    |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_485  |    0    |    0    |    0    |
|          |   tmp_3_cast_fu_495   |    0    |    0    |    0    |
|          |   tmp_4_cast_fu_506   |    0    |    0    |    0    |
|          |   tmp_5_cast_fu_528   |    0    |    0    |    0    |
|          | tmp_5_0_1_cast_fu_533 |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_543  |    0    |    0    |    0    |
|          |   tmp_14_cast_fu_553  |    0    |    0    |    0    |
|   zext   |   tmp_15_cast_fu_563  |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_573  |    0    |    0    |    0    |
|          | tmp_5_0_2_cast_fu_578 |    0    |    0    |    0    |
|          |   p_shl_cast_fu_588   |    0    |    0    |    0    |
|          |   tmp_20_cast_fu_598  |    0    |    0    |    0    |
|          |   tmp_21_cast_fu_609  |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_624   |    0    |    0    |    0    |
|          |   tmp_17_cast_fu_649  |    0    |    0    |    0    |
|          |   tmp_7_cast_fu_679   |    0    |    0    |    0    |
|          |   tmp_18_cast_fu_689  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_477     |    0    |    0    |    0    |
|bitconcatenate|     tmp_11_fu_536     |    0    |    0    |    0    |
|          |     tmp_17_fu_581     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   tmp_22_cast_fu_634  |    0    |    0    |    0    |
|          |   tmp_23_cast_fu_659  |    0    |    0    |    0    |
|   sext   |   tmp_24_cast_fu_709  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_752   |    0    |    0    |    0    |
|          |   tmp_10_cast_fu_787  |    0    |    0    |    0    |
|          |   tmp_12_cast_fu_825  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    42   |    0    |   1281  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   exitcond3_reg_875  |    1   |
|      i_1_reg_879     |    2   |
|       i_reg_313      |    2   |
|input_addr_10_reg_1015|    5   |
|input_addr_11_reg_1020|    5   |
|input_addr_12_reg_1035|    5   |
|input_addr_13_reg_1040|    5   |
|input_addr_14_reg_1060|    5   |
| input_addr_1_reg_898 |    5   |
| input_addr_2_reg_916 |    5   |
| input_addr_3_reg_935 |    5   |
| input_addr_4_reg_946 |    5   |
| input_addr_5_reg_951 |    5   |
| input_addr_6_reg_968 |    5   |
| input_addr_7_reg_973 |    5   |
| input_addr_8_reg_993 |    5   |
| input_addr_9_reg_983 |    5   |
|  input_addr_reg_893  |    5   |
| kernel_addr_1_reg_835|    4   |
| kernel_addr_2_reg_840|    4   |
| kernel_addr_3_reg_845|    4   |
| kernel_addr_4_reg_850|    4   |
| kernel_addr_5_reg_855|    4   |
| kernel_addr_6_reg_860|    4   |
| kernel_addr_7_reg_865|    4   |
| kernel_addr_8_reg_870|    4   |
|  kernel_addr_reg_830 |    4   |
| kernel_load_1_reg_921|   32   |
| kernel_load_2_reg_940|   32   |
| kernel_load_5_reg_956|   32   |
| kernel_load_6_reg_998|   32   |
|kernel_load_7_reg_1004|   32   |
|        reg_324       |   32   |
|        reg_328       |   32   |
|        reg_332       |   32   |
|        reg_337       |   32   |
|        reg_342       |   32   |
|        reg_395       |   32   |
|        reg_399       |   32   |
|        reg_403       |   32   |
|        reg_407       |   32   |
|        reg_411       |   32   |
|        reg_415       |   32   |
|        reg_419       |   32   |
|        reg_423       |   32   |
|        reg_427       |   32   |
|        reg_443       |   32   |
|        reg_453       |   32   |
| sum_2_0_2_2_reg_1065 |   32   |
| sum_2_1_2_2_reg_1085 |   32   |
| sum_2_2_2_2_reg_1095 |   32   |
|    tmp17_reg_1090    |   32   |
|     tmp5_reg_1025    |   32   |
|     tmp8_reg_1075    |   32   |
|     tmp9_reg_1010    |   32   |
|    tmp_12_reg_927    |    5   |
|    tmp_18_reg_961    |    6   |
|  tmp_1_0_1_1_reg_988 |   32   |
| tmp_1_0_2_2_reg_1045 |   32   |
|  tmp_1_1_0_1_reg_978 |   32   |
| tmp_1_1_0_2_reg_1050 |   32   |
| tmp_1_1_2_1_reg_1055 |   32   |
| tmp_1_1_2_2_reg_1070 |   32   |
|  tmp_1_1_2_reg_1030  |   32   |
| tmp_1_2_1_1_reg_1080 |   32   |
|     tmp_3_reg_886    |    5   |
|   tmp_4_0_2_reg_910  |    3   |
|     tmp_9_reg_903    |    5   |
+----------------------+--------+
|         Total        |  1292  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_160 |  p0  |  16  |   5  |   80   ||    65   |
| grp_access_fu_160 |  p2  |  14  |   0  |    0   ||    59   |
| grp_access_fu_166 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_166 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_291 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_291 |  p1  |   3  |  32  |   96   ||    15   |
|      reg_332      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_337      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   336  || 15.2828 ||   220   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |    -   |    0   |  1281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   220  |
|  Register |    -   |    -   |  1292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |   15   |  1292  |  1501  |
+-----------+--------+--------+--------+--------+
