
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e160  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019c0  0800e340  0800e340  0001e340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd00  0800fd00  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd00  0800fd00  0001fd00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd08  0800fd08  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd08  0800fd08  0001fd08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd0c  0800fd0c  0001fd0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800fd10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d228  20000208  0800ff14  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000d430  0800ff14  0002d430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003fb17  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006d3f  00000000  00000000  0005fd4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00020708  00000000  00000000  00066a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  00087198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003f40  00000000  00000000  00088890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002de44  00000000  00000000  0008c7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00031aa9  00000000  00000000  000ba614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011b4a7  00000000  00000000  000ec0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00207564  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066c8  00000000  00000000  002075b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e328 	.word	0x0800e328

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	0800e328 	.word	0x0800e328

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103e:	2400      	movs	r4, #0
{
 8001040:	b08d      	sub	sp, #52	; 0x34
  ADC_ChannelConfTypeDef sConfig = {0};
 8001042:	4621      	mov	r1, r4
 8001044:	2220      	movs	r2, #32
 8001046:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001048:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800104c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	f008 fd65 	bl	8009b1c <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4820      	ldr	r0, [pc, #128]	; (80010d4 <MX_ADC1_Init+0x98>)
 8001054:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001058:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105c:	2204      	movs	r2, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 800105e:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001060:	8384      	strh	r4, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001062:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001066:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800106a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106e:	e9c0 5100 	strd	r5, r1, [r0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001072:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001076:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800107a:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800107c:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001080:	6182      	str	r2, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 8001082:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001084:	f003 fd66 	bl	8004b54 <HAL_ADC_Init>
 8001088:	b9c8      	cbnz	r0, 80010be <MX_ADC1_Init+0x82>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108a:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800108c:	4811      	ldr	r0, [pc, #68]	; (80010d4 <MX_ADC1_Init+0x98>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108e:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001090:	a901      	add	r1, sp, #4
 8001092:	f004 fca5 	bl	80059e0 <HAL_ADCEx_MultiModeConfigChannel>
 8001096:	b9c8      	cbnz	r0, 80010cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001098:	4a0f      	ldr	r2, [pc, #60]	; (80010d8 <MX_ADC1_Init+0x9c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109a:	480e      	ldr	r0, [pc, #56]	; (80010d4 <MX_ADC1_Init+0x98>)
  sConfig.Channel = ADC_CHANNEL_6;
 800109c:	2306      	movs	r3, #6
 800109e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80010a2:	2400      	movs	r4, #0
 80010a4:	257f      	movs	r5, #127	; 0x7f
 80010a6:	2204      	movs	r2, #4
 80010a8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010aa:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_6;
 80010ac:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80010b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b4:	f004 f878 	bl	80051a8 <HAL_ADC_ConfigChannel>
 80010b8:	b920      	cbnz	r0, 80010c4 <MX_ADC1_Init+0x88>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ba:	b00d      	add	sp, #52	; 0x34
 80010bc:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80010be:	f002 ff17 	bl	8003ef0 <Error_Handler>
 80010c2:	e7e2      	b.n	800108a <MX_ADC1_Init+0x4e>
    Error_Handler();
 80010c4:	f002 ff14 	bl	8003ef0 <Error_Handler>
}
 80010c8:	b00d      	add	sp, #52	; 0x34
 80010ca:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80010cc:	f002 ff10 	bl	8003ef0 <Error_Handler>
 80010d0:	e7e2      	b.n	8001098 <MX_ADC1_Init+0x5c>
 80010d2:	bf00      	nop
 80010d4:	20004130 	.word	0x20004130
 80010d8:	19200040 	.word	0x19200040
 80010dc:	00000000 	.word	0x00000000

080010e0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010e0:	b530      	push	{r4, r5, lr}
 80010e2:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010e4:	2220      	movs	r2, #32
 80010e6:	2100      	movs	r1, #0
 80010e8:	4668      	mov	r0, sp
 80010ea:	f008 fd17 	bl	8009b1c <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80010ee:	481e      	ldr	r0, [pc, #120]	; (8001168 <MX_ADC2_Init+0x88>)
 80010f0:	4b1e      	ldr	r3, [pc, #120]	; (800116c <MX_ADC2_Init+0x8c>)
 80010f2:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80010f8:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010fa:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010fc:	2104      	movs	r1, #4
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
 80010fe:	2201      	movs	r2, #1
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001100:	8383      	strh	r3, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001102:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001106:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110a:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110e:	6181      	str	r1, [r0, #24]
  hadc2.Init.NbrOfConversion = 1;
 8001110:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001112:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001116:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800111a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800111c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001120:	f003 fd18 	bl	8004b54 <HAL_ADC_Init>
 8001124:	b998      	cbnz	r0, 800114e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001126:	a30e      	add	r3, pc, #56	; (adr r3, 8001160 <MX_ADC2_Init+0x80>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	2400      	movs	r4, #0
 800112e:	e9cd 2300 	strd	r2, r3, [sp]
 8001132:	257f      	movs	r5, #127	; 0x7f
 8001134:	2204      	movs	r2, #4
 8001136:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001138:	480b      	ldr	r0, [pc, #44]	; (8001168 <MX_ADC2_Init+0x88>)
 800113a:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_7;
 800113c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001140:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001144:	f004 f830 	bl	80051a8 <HAL_ADC_ConfigChannel>
 8001148:	b920      	cbnz	r0, 8001154 <MX_ADC2_Init+0x74>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800114a:	b009      	add	sp, #36	; 0x24
 800114c:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800114e:	f002 fecf 	bl	8003ef0 <Error_Handler>
 8001152:	e7e8      	b.n	8001126 <MX_ADC2_Init+0x46>
    Error_Handler();
 8001154:	f002 fecc 	bl	8003ef0 <Error_Handler>
}
 8001158:	b009      	add	sp, #36	; 0x24
 800115a:	bd30      	pop	{r4, r5, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	1d500080 	.word	0x1d500080
 8001164:	00000006 	.word	0x00000006
 8001168:	200040c4 	.word	0x200040c4
 800116c:	50000100 	.word	0x50000100

08001170 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001170:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001172:	2400      	movs	r4, #0
{
 8001174:	b08d      	sub	sp, #52	; 0x34
  ADC_ChannelConfTypeDef sConfig = {0};
 8001176:	4621      	mov	r1, r4
 8001178:	2220      	movs	r2, #32
 800117a:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 800117c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001180:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001182:	f008 fccb 	bl	8009b1c <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001186:	4822      	ldr	r0, [pc, #136]	; (8001210 <MX_ADC3_Init+0xa0>)
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <MX_ADC3_Init+0xa4>)
 800118a:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800118c:	f44f 3540 	mov.w	r5, #196608	; 0x30000
  hadc3.Init.Resolution = ADC_RESOLUTION_6B;
 8001190:	2118      	movs	r1, #24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.GainCompensation = 0;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001192:	2204      	movs	r2, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.NbrOfConversion = 1;
 8001194:	2301      	movs	r3, #1
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001196:	8384      	strh	r4, [r0, #28]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001198:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800119c:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.Resolution = ADC_RESOLUTION_6B;
 80011a0:	e9c0 5101 	strd	r5, r1, [r0, #4]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a4:	60c4      	str	r4, [r0, #12]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011a6:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011aa:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011ae:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80011b0:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011b4:	6182      	str	r2, [r0, #24]
  hadc3.Init.NbrOfConversion = 1;
 80011b6:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011b8:	f003 fccc 	bl	8004b54 <HAL_ADC_Init>
 80011bc:	b9d0      	cbnz	r0, 80011f4 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011be:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c0:	4813      	ldr	r0, [pc, #76]	; (8001210 <MX_ADC3_Init+0xa0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011c2:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c4:	a901      	add	r1, sp, #4
 80011c6:	f004 fc0b 	bl	80059e0 <HAL_ADCEx_MultiModeConfigChannel>
 80011ca:	b9d0      	cbnz	r0, 8001202 <MX_ADC3_Init+0x92>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011cc:	a30e      	add	r3, pc, #56	; (adr r3, 8001208 <MX_ADC3_Init+0x98>)
 80011ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d2:	2407      	movs	r4, #7
 80011d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011d8:	257f      	movs	r5, #127	; 0x7f
 80011da:	2204      	movs	r2, #4
 80011dc:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011de:	480c      	ldr	r0, [pc, #48]	; (8001210 <MX_ADC3_Init+0xa0>)
 80011e0:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_12;
 80011e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80011e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011ea:	f003 ffdd 	bl	80051a8 <HAL_ADC_ConfigChannel>
 80011ee:	b920      	cbnz	r0, 80011fa <MX_ADC3_Init+0x8a>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011f0:	b00d      	add	sp, #52	; 0x34
 80011f2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80011f4:	f002 fe7c 	bl	8003ef0 <Error_Handler>
 80011f8:	e7e1      	b.n	80011be <MX_ADC3_Init+0x4e>
    Error_Handler();
 80011fa:	f002 fe79 	bl	8003ef0 <Error_Handler>
}
 80011fe:	b00d      	add	sp, #52	; 0x34
 8001200:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8001202:	f002 fe75 	bl	8003ef0 <Error_Handler>
 8001206:	e7e1      	b.n	80011cc <MX_ADC3_Init+0x5c>
 8001208:	32601000 	.word	0x32601000
 800120c:	00000006 	.word	0x00000006
 8001210:	2000419c 	.word	0x2000419c
 8001214:	50000400 	.word	0x50000400

08001218 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001218:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 800121a:	6803      	ldr	r3, [r0, #0]
{
 800121c:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8001220:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001228:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800122c:	940a      	str	r4, [sp, #40]	; 0x28
  if(adcHandle->Instance==ADC1)
 800122e:	d023      	beq.n	8001278 <HAL_ADC_MspInit+0x60>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8001230:	4a3d      	ldr	r2, [pc, #244]	; (8001328 <HAL_ADC_MspInit+0x110>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d004      	beq.n	8001240 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8001236:	4a3d      	ldr	r2, [pc, #244]	; (800132c <HAL_ADC_MspInit+0x114>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d04f      	beq.n	80012dc <HAL_ADC_MspInit+0xc4>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800123c:	b00d      	add	sp, #52	; 0x34
 800123e:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001240:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <HAL_ADC_MspInit+0x118>)
 8001242:	6813      	ldr	r3, [r2, #0]
 8001244:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001246:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001248:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800124a:	d03c      	beq.n	80012c6 <HAL_ADC_MspInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124c:	4b39      	ldr	r3, [pc, #228]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124e:	483a      	ldr	r0, [pc, #232]	; (8001338 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001250:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001252:	f042 0204 	orr.w	r2, r2, #4
 8001256:	64da      	str	r2, [r3, #76]	; 0x4c
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0304 	and.w	r3, r3, #4
 800125e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001260:	2202      	movs	r2, #2
 8001262:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001264:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001268:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126c:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001270:	f005 fb00 	bl	8006874 <HAL_GPIO_Init>
}
 8001274:	b00d      	add	sp, #52	; 0x34
 8001276:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001278:	4a2d      	ldr	r2, [pc, #180]	; (8001330 <HAL_ADC_MspInit+0x118>)
 800127a:	6813      	ldr	r3, [r2, #0]
 800127c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800127e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001280:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001282:	d015      	beq.n	80012b0 <HAL_ADC_MspInit+0x98>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001284:	4b2b      	ldr	r3, [pc, #172]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001286:	482c      	ldr	r0, [pc, #176]	; (8001338 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001288:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800128a:	f042 0204 	orr.w	r2, r2, #4
 800128e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0304 	and.w	r3, r3, #4
 8001296:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001298:	2201      	movs	r2, #1
 800129a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a4:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a8:	f005 fae4 	bl	8006874 <HAL_GPIO_Init>
}
 80012ac:	b00d      	add	sp, #52	; 0x34
 80012ae:	bd30      	pop	{r4, r5, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012b0:	4b20      	ldr	r3, [pc, #128]	; (8001334 <HAL_ADC_MspInit+0x11c>)
 80012b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	9b00      	ldr	r3, [sp, #0]
 80012c4:	e7de      	b.n	8001284 <HAL_ADC_MspInit+0x6c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012c6:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <HAL_ADC_MspInit+0x11c>)
 80012c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80012d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012d6:	9302      	str	r3, [sp, #8]
 80012d8:	9b02      	ldr	r3, [sp, #8]
 80012da:	e7b7      	b.n	800124c <HAL_ADC_MspInit+0x34>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <HAL_ADC_MspInit+0x11c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <HAL_ADC_MspInit+0x124>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 80012e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80012e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80012e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ea:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80012ee:	9204      	str	r2, [sp, #16]
 80012f0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012f4:	f042 0202 	orr.w	r2, r2, #2
 80012f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80012fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001304:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001306:	2303      	movs	r3, #3
 8001308:	2201      	movs	r2, #1
 800130a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	9d05      	ldr	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f005 fab0 	bl	8006874 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 1, 0);
 8001314:	4622      	mov	r2, r4
 8001316:	2101      	movs	r1, #1
 8001318:	202f      	movs	r0, #47	; 0x2f
 800131a:	f004 fc27 	bl	8005b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800131e:	202f      	movs	r0, #47	; 0x2f
 8001320:	f004 fc5c 	bl	8005bdc <HAL_NVIC_EnableIRQ>
}
 8001324:	e78a      	b.n	800123c <HAL_ADC_MspInit+0x24>
 8001326:	bf00      	nop
 8001328:	50000100 	.word	0x50000100
 800132c:	50000400 	.word	0x50000400
 8001330:	20000224 	.word	0x20000224
 8001334:	40021000 	.word	0x40021000
 8001338:	48000800 	.word	0x48000800
 800133c:	48000400 	.word	0x48000400

08001340 <order_phases>:
#include "math_ops.h"

#include "structs.h"
#include "drv8353.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001344:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 800153c <order_phases+0x1fc>
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001348:	ed2d 8b02 	vpush	{d8}
	PHASE_ORDER = 0;
 800134c:	f04f 0900 	mov.w	r9, #0
 8001350:	f8c8 9000 	str.w	r9, [r8]
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001354:	4614      	mov	r4, r2

	static int pf1, pf2, pf3, pf4, pf5;



	if(!cal->started){
 8001356:	7c12      	ldrb	r2, [r2, #16]
void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001358:	b085      	sub	sp, #20
 800135a:	4607      	mov	r7, r0
 800135c:	460e      	mov	r6, r1
 800135e:	461d      	mov	r5, r3
	if(!cal->started){
 8001360:	2a00      	cmp	r2, #0
 8001362:	f000 808b 	beq.w	800147c <order_phases+0x13c>
		printf("Checking phase sign, pole pairs\r\n");
		cal->started = 1;
		cal->start_count = loop_count;
		pf1 = pf2 = pf3 = pf4 = pf5 = 1;
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001366:	68e3      	ldr	r3, [r4, #12]
 8001368:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8001508 <order_phases+0x1c8>
		return;
		//debug sine end
		}


    if(cal->time < T1){
 800136c:	eddf 6a67 	vldr	s13, [pc, #412]	; 800150c <order_phases+0x1cc>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001370:	1aed      	subs	r5, r5, r3
 8001372:	ee07 5a90 	vmov	s15, r5
 8001376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800137a:	ee27 7a87 	vmul.f32	s14, s15, s14
    if(cal->time < T1){
 800137e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001386:	ed84 7a05 	vstr	s14, [r4, #20]
    if(cal->time < T1){
 800138a:	f100 80b6 	bmi.w	80014fa <order_phases+0x1ba>
        controller->i_q_des = 0.0f;
        commutate(controller, &cal->cal_position);
    	cal->theta_start = encoder->angle_multiturn[0];
    	return;
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 800138e:	eddf 6a60 	vldr	s13, [pc, #384]	; 8001510 <order_phases+0x1d0>
 8001392:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	d51c      	bpl.n	80013d6 <order_phases+0x96>
    	//drv_disable_gd(drv); //TODO remove
    	if(pf2){
 800139c:	4d5d      	ldr	r5, [pc, #372]	; (8001514 <order_phases+0x1d4>)
 800139e:	682b      	ldr	r3, [r5, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f040 80a2 	bne.w	80014ea <order_phases+0x1aa>
    	    printf("p2\n\r");
    	    pf2 = 0;
    	}
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80013a6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80013aa:	ee37 7a67 	vsub.f32	s14, s14, s15
    	cal->cal_position.elec_angle = cal->theta_ref;
 80013ae:	f504 4302 	add.w	r3, r4, #33280	; 0x8200
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80013b2:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80013b6:	ee27 7a27 	vmul.f32	s14, s14, s15
		commutate(controller, &cal->cal_position);
 80013ba:	4619      	mov	r1, r3
 80013bc:	4630      	mov	r0, r6
 80013be:	312c      	adds	r1, #44	; 0x2c
    	cal->theta_ref = W_CAL*(cal->time-T1);
 80013c0:	ed84 7a02 	vstr	s14, [r4, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 80013c4:	ed83 7a22 	vstr	s14, [r3, #136]	; 0x88
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
    PHASE_ORDER = cal->phase_order;
    PPAIRS = (float)cal->ppairs;
    cal->started = 0;
    cal->done_ordering = 1;	// Finished checking phase order
}
 80013c8:	b005      	add	sp, #20
 80013ca:	ecbd 8b02 	vpop	{d8}
 80013ce:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		commutate(controller, &cal->cal_position);
 80013d2:	f001 b927 	b.w	8002624 <commutate>
	reset_foc(controller);
 80013d6:	4608      	mov	r0, r1
 80013d8:	f001 f8ae 	bl	8002538 <reset_foc>
	float theta_end = encoder->angle_multiturn[0];
 80013dc:	ed97 8a03 	vldr	s16, [r7, #12]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 80013e0:	edd4 8a06 	vldr	s17, [r4, #24]
 80013e4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001518 <order_phases+0x1d8>
 80013e8:	ee78 7a68 	vsub.f32	s15, s16, s17
 80013ec:	eef0 7ae7 	vabs.f32	s15, s15
 80013f0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80013f4:	ee17 0a90 	vmov	r0, s15
 80013f8:	f7ff f8ce 	bl	8000598 <__aeabi_f2d>
 80013fc:	ec41 0b10 	vmov	d0, r0, r1
 8001400:	f00c fcc8 	bl	800dd94 <round>
 8001404:	ec51 0b10 	vmov	r0, r1, d0
 8001408:	f7ff fbf6 	bl	8000bf8 <__aeabi_d2uiz>
	if(cal->theta_start < theta_end){
 800140c:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001414:	7020      	strb	r0, [r4, #0]
	if(cal->theta_start < theta_end){
 8001416:	d462      	bmi.n	80014de <order_phases+0x19e>
		cal->phase_order = 1;
 8001418:	2301      	movs	r3, #1
		printf("Swapping phase sign\r\n");
 800141a:	4840      	ldr	r0, [pc, #256]	; (800151c <order_phases+0x1dc>)
		cal->phase_order = 1;
 800141c:	f884 3020 	strb.w	r3, [r4, #32]
		printf("Swapping phase sign\r\n");
 8001420:	f009 f88a 	bl	800a538 <puts>
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001424:	7821      	ldrb	r1, [r4, #0]
 8001426:	483e      	ldr	r0, [pc, #248]	; (8001520 <order_phases+0x1e0>)
 8001428:	f008 ffea 	bl	800a400 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 800142c:	69a0      	ldr	r0, [r4, #24]
 800142e:	f7ff f8b3 	bl	8000598 <__aeabi_f2d>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	ee18 0a10 	vmov	r0, s16
 800143a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800143e:	f7ff f8ab 	bl	8000598 <__aeabi_f2d>
 8001442:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001446:	e9cd 0100 	strd	r0, r1, [sp]
 800144a:	4836      	ldr	r0, [pc, #216]	; (8001524 <order_phases+0x1e4>)
 800144c:	f008 ffd8 	bl	800a400 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001450:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001454:	f8c8 3000 	str.w	r3, [r8]
    PPAIRS = (float)cal->ppairs;
 8001458:	7823      	ldrb	r3, [r4, #0]
 800145a:	4933      	ldr	r1, [pc, #204]	; (8001528 <order_phases+0x1e8>)
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eef8 7a67 	vcvt.f32.u32	s15, s15
    cal->started = 0;
 8001464:	2200      	movs	r2, #0
    cal->done_ordering = 1;	// Finished checking phase order
 8001466:	2301      	movs	r3, #1
    PPAIRS = (float)cal->ppairs;
 8001468:	edc1 7a0a 	vstr	s15, [r1, #40]	; 0x28
    cal->started = 0;
 800146c:	7422      	strb	r2, [r4, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800146e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 8001472:	b005      	add	sp, #20
 8001474:	ecbd 8b02 	vpop	{d8}
 8001478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("Checking phase sign, pole pairs\r\n");
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <order_phases+0x1ec>)
		pf1 = pf2 = pf3 = pf4 = pf5 = 1;
 800147e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8001540 <order_phases+0x200>
		printf("Checking phase sign, pole pairs\r\n");
 8001482:	f009 f859 	bl	800a538 <puts>
		pf1 = pf2 = pf3 = pf4 = pf5 = 1;
 8001486:	4a23      	ldr	r2, [pc, #140]	; (8001514 <order_phases+0x1d4>)
		cal->start_count = loop_count;
 8001488:	60e5      	str	r5, [r4, #12]
		cal->started = 1;
 800148a:	2301      	movs	r3, #1
		pf1 = pf2 = pf3 = pf4 = pf5 = 1;
 800148c:	6013      	str	r3, [r2, #0]
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800148e:	2200      	movs	r2, #0
		cal->started = 1;
 8001490:	7423      	strb	r3, [r4, #16]
		pf1 = pf2 = pf3 = pf4 = pf5 = 1;
 8001492:	f8c8 3000 	str.w	r3, [r8]
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001496:	6162      	str	r2, [r4, #20]
    		printf("p1\n\r");
 8001498:	4825      	ldr	r0, [pc, #148]	; (8001530 <order_phases+0x1f0>)
 800149a:	f008 ffb1 	bl	800a400 <iprintf>
    		pf1 = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	f8c8 3000 	str.w	r3, [r8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80014a4:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
    	cal->theta_ref = 0;//W_CAL*cal->time;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60a3      	str	r3, [r4, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80014ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        cal->cal_position.elec_velocity = 0;
 80014b0:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
        controller->i_d_des = I_CAL;
 80014b4:	491c      	ldr	r1, [pc, #112]	; (8001528 <order_phases+0x1e8>)
        cal->cal_position.elec_velocity = 0;
 80014b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        controller->i_d_des = I_CAL;
 80014ba:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80014bc:	f8c6 20ac 	str.w	r2, [r6, #172]	; 0xac
        commutate(controller, &cal->cal_position);
 80014c0:	f504 4102 	add.w	r1, r4, #33280	; 0x8200
        controller->i_q_des = 0.0f;
 80014c4:	f8c6 30b0 	str.w	r3, [r6, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 80014c8:	4630      	mov	r0, r6
 80014ca:	312c      	adds	r1, #44	; 0x2c
 80014cc:	f001 f8aa 	bl	8002624 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	61a3      	str	r3, [r4, #24]
}
 80014d4:	b005      	add	sp, #20
 80014d6:	ecbd 8b02 	vpop	{d8}
 80014da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		cal->phase_order = 0;
 80014de:	f884 9020 	strb.w	r9, [r4, #32]
		printf("Phase order correct\r\n");
 80014e2:	4814      	ldr	r0, [pc, #80]	; (8001534 <order_phases+0x1f4>)
 80014e4:	f009 f828 	bl	800a538 <puts>
 80014e8:	e79c      	b.n	8001424 <order_phases+0xe4>
    	    printf("p2\n\r");
 80014ea:	4813      	ldr	r0, [pc, #76]	; (8001538 <order_phases+0x1f8>)
 80014ec:	f008 ff88 	bl	800a400 <iprintf>
    	    pf2 = 0;
 80014f0:	ed94 7a05 	vldr	s14, [r4, #20]
 80014f4:	f8c5 9000 	str.w	r9, [r5]
 80014f8:	e755      	b.n	80013a6 <order_phases+0x66>
    	if(pf1){
 80014fa:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8001540 <order_phases+0x200>
 80014fe:	f8d8 3000 	ldr.w	r3, [r8]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0ce      	beq.n	80014a4 <order_phases+0x164>
 8001506:	e7c7      	b.n	8001498 <order_phases+0x158>
 8001508:	3827c5ac 	.word	0x3827c5ac
 800150c:	46c35000 	.word	0x46c35000
 8001510:	471f03f7 	.word	0x471f03f7
 8001514:	2000022c 	.word	0x2000022c
 8001518:	40c90fdb 	.word	0x40c90fdb
 800151c:	0800e38c 	.word	0x0800e38c
 8001520:	0800e3a4 	.word	0x0800e3a4
 8001524:	0800e3b8 	.word	0x0800e3b8
 8001528:	20004514 	.word	0x20004514
 800152c:	0800e340 	.word	0x0800e340
 8001530:	0800e364 	.word	0x0800e364
 8001534:	0800e374 	.word	0x0800e374
 8001538:	0800e36c 	.word	0x0800e36c
 800153c:	2000cdd0 	.word	0x2000cdd0
 8001540:	20000228 	.word	0x20000228

08001544 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001548:	ed2d 8b02 	vpush	{d8}
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800154c:	7c17      	ldrb	r7, [r2, #16]
void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 800154e:	b082      	sub	sp, #8
 8001550:	4614      	mov	r4, r2
 8001552:	4680      	mov	r8, r0
 8001554:	460d      	mov	r5, r1
 8001556:	461e      	mov	r6, r3
	if(!cal->started){
 8001558:	2f00      	cmp	r7, #0
 800155a:	f000 80cf 	beq.w	80016fc <calibrate_encoder+0x1b8>
			cal->start_count = loop_count;
			cal->next_sample_time = T1;
			cal->sample_count = 0;
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 800155e:	68d3      	ldr	r3, [r2, #12]
 8001560:	ed9f 7ad8 	vldr	s14, [pc, #864]	; 80018c4 <calibrate_encoder+0x380>

    if(cal->time < T1){
 8001564:	eddf 6ad8 	vldr	s13, [pc, #864]	; 80018c8 <calibrate_encoder+0x384>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001568:	1af6      	subs	r6, r6, r3
 800156a:	ee07 6a90 	vmov	s15, r6
 800156e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001572:	ee27 7a87 	vmul.f32	s14, s15, s14
    if(cal->time < T1){
 8001576:	eef4 7ae6 	vcmpe.f32	s15, s13
 800157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800157e:	ed82 7a05 	vstr	s14, [r2, #20]
    if(cal->time < T1){
 8001582:	f100 80c7 	bmi.w	8001714 <calibrate_encoder+0x1d0>

    	cal->theta_start = encoder->angle_multiturn[0];
    	cal->next_sample_time = cal->time;
    	return;
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001586:	4ed1      	ldr	r6, [pc, #836]	; (80018cc <calibrate_encoder+0x388>)
 8001588:	ed9f 6ad1 	vldr	s12, [pc, #836]	; 80018d0 <calibrate_encoder+0x38c>
 800158c:	edd6 6a0a 	vldr	s13, [r6, #40]	; 0x28
 8001590:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001594:	eef0 5a67 	vmov.f32	s11, s15
 8001598:	eee6 5a86 	vfma.f32	s11, s13, s12
 800159c:	eeb4 7ae5 	vcmpe.f32	s14, s11
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	f100 80d2 	bmi.w	800174c <calibrate_encoder+0x208>
			cal->sample_count++;

		}
		return;
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 80015a8:	ed9f 6aca 	vldr	s12, [pc, #808]	; 80018d4 <calibrate_encoder+0x390>
 80015ac:	eee6 7a86 	vfma.f32	s15, s13, s12
 80015b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	f100 8126 	bmi.w	8001808 <calibrate_encoder+0x2c4>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
    }

    reset_foc(controller);
 80015bc:	4608      	mov	r0, r1
 80015be:	f000 ffbb 	bl	8002538 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80015c2:	edd6 7a0a 	vldr	s15, [r6, #40]	; 0x28
 80015c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80015ca:	ee17 3a10 	vmov	r3, s14
 80015ce:	01da      	lsls	r2, r3, #7
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	f340 8173 	ble.w	80018bc <calibrate_encoder+0x378>
 80015d6:	eb04 2343 	add.w	r3, r4, r3, lsl #9
 80015da:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80015de:	f104 0128 	add.w	r1, r4, #40	; 0x28
    int ezero_mean = 0;
 80015e2:	2300      	movs	r3, #0
		ezero_mean += cal->error_arr[i];
 80015e4:	f851 0f04 	ldr.w	r0, [r1, #4]!
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80015e8:	4291      	cmp	r1, r2
		ezero_mean += cal->error_arr[i];
 80015ea:	4403      	add	r3, r0
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80015ec:	d1fa      	bne.n	80015e4 <calibrate_encoder+0xa0>
 80015ee:	ee07 3a10 	vmov	s14, r3
 80015f2:	eeba 7aec 	vcvt.f32.s32	s14, s14, #7
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 80015f6:	eec7 6a27 	vdiv.f32	s13, s14, s15

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 80015fa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
			}
			moving_avg = moving_avg/window;
			int lut_index = lut_offset + i;
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80015fc:	4fb6      	ldr	r7, [pc, #728]	; (80018d8 <calibrate_encoder+0x394>)
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 80015fe:	f5d5 3580 	rsbs	r5, r5, #65536	; 0x10000
 8001602:	bf48      	it	mi
 8001604:	f205 15ff 	addwmi	r5, r5, #511	; 0x1ff
 8001608:	126d      	asrs	r5, r5, #9
	for(int i = 0; i<N_LUT; i++){
 800160a:	f04f 0800 	mov.w	r8, #0
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 800160e:	eddf 8ab3 	vldr	s17, [pc, #716]	; 80018dc <calibrate_encoder+0x398>
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001612:	eebd 7ae6 	vcvt.s32.f32	s14, s13
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001616:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 800161a:	ee17 2a10 	vmov	r2, s14
 800161e:	ed84 7a07 	vstr	s14, [r4, #28]
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001622:	ee07 8a10 	vmov	s14, r8
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001626:	ee27 6aa8 	vmul.f32	s12, s15, s17
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 800162a:	eef8 5ac7 	vcvt.f32.s32	s11, s14
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 800162e:	ee36 5a48 	vsub.f32	s10, s12, s16
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001632:	ee65 5aa7 	vmul.f32	s11, s11, s15
			for(int j = (-window)/2; j<(window)/2; j++){
 8001636:	f06f 013f 	mvn.w	r1, #63	; 0x3f
			int moving_avg = 0;
 800163a:	2000      	movs	r0, #0
 800163c:	e011      	b.n	8001662 <calibrate_encoder+0x11e>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 800163e:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8001642:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	bf48      	it	mi
 800164c:	eefd 7ae6 	vcvtmi.s32.f32	s15, s13
				moving_avg += cal->error_arr[index];
 8001650:	ee17 3a90 	vmov	r3, s15
 8001654:	eb04 0383 	add.w	r3, r4, r3, lsl #2
			for(int j = (-window)/2; j<(window)/2; j++){
 8001658:	3101      	adds	r1, #1
				moving_avg += cal->error_arr[index];
 800165a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			for(int j = (-window)/2; j<(window)/2; j++){
 800165c:	2940      	cmp	r1, #64	; 0x40
				moving_avg += cal->error_arr[index];
 800165e:	4418      	add	r0, r3
			for(int j = (-window)/2; j<(window)/2; j++){
 8001660:	d012      	beq.n	8001688 <calibrate_encoder+0x144>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001662:	ee07 1a90 	vmov	s15, r1
 8001666:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800166a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800166e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001672:	ee17 3a90 	vmov	r3, s15
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001676:	eef8 6ae7 	vcvt.f32.s32	s13, s15
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 800167a:	2b00      	cmp	r3, #0
 800167c:	ee36 7a86 	vadd.f32	s14, s13, s12
 8001680:	dadd      	bge.n	800163e <calibrate_encoder+0xfa>
 8001682:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8001686:	e7e3      	b.n	8001650 <calibrate_encoder+0x10c>
			moving_avg = moving_avg/window;
 8001688:	2800      	cmp	r0, #0
 800168a:	bfb8      	it	lt
 800168c:	307f      	addlt	r0, #127	; 0x7f
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 800168e:	2d7f      	cmp	r5, #127	; 0x7f
			moving_avg = moving_avg/window;
 8001690:	ea4f 10e0 	mov.w	r0, r0, asr #7
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001694:	dd16      	ble.n	80016c4 <calibrate_encoder+0x180>
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001696:	f505 53fc 	add.w	r3, r5, #8064	; 0x1f80
 800169a:	330a      	adds	r3, #10
 800169c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80016a0:	1a82      	subs	r2, r0, r2
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80016a2:	f1a5 0180 	sub.w	r1, r5, #128	; 0x80
	for(int i = 0; i<N_LUT; i++){
 80016a6:	f108 0801 	add.w	r8, r8, #1
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 80016aa:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80016ac:	4638      	mov	r0, r7
 80016ae:	f008 fea7 	bl	800a400 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 80016b2:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 80016b6:	f105 0501 	add.w	r5, r5, #1
 80016ba:	d015      	beq.n	80016e8 <calibrate_encoder+0x1a4>
 80016bc:	edd6 7a0a 	vldr	s15, [r6, #40]	; 0x28
 80016c0:	69e2      	ldr	r2, [r4, #28]
 80016c2:	e7ae      	b.n	8001622 <calibrate_encoder+0xde>
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 80016c4:	f505 5300 	add.w	r3, r5, #8192	; 0x2000
 80016c8:	330a      	adds	r3, #10
 80016ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80016ce:	1a82      	subs	r2, r0, r2
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80016d0:	4629      	mov	r1, r5
	for(int i = 0; i<N_LUT; i++){
 80016d2:	f108 0801 	add.w	r8, r8, #1
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 80016d6:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 80016d8:	4638      	mov	r0, r7
 80016da:	f008 fe91 	bl	800a400 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 80016de:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 80016e2:	f105 0501 	add.w	r5, r5, #1
 80016e6:	d1e9      	bne.n	80016bc <calibrate_encoder+0x178>

		}

	cal->started = 0;
 80016e8:	2200      	movs	r2, #0
	cal->done_cal = 1;
 80016ea:	2301      	movs	r3, #1
	cal->started = 0;
 80016ec:	7422      	strb	r2, [r4, #16]
	cal->done_cal = 1;
 80016ee:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
}
 80016f2:	b002      	add	sp, #8
 80016f4:	ecbd 8b02 	vpop	{d8}
 80016f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Starting offset cal and linearization\r\n");
 80016fc:	4878      	ldr	r0, [pc, #480]	; (80018e0 <calibrate_encoder+0x39c>)
 80016fe:	f008 ff1b 	bl	800a538 <puts>
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001702:	2100      	movs	r1, #0
			cal->started = 1;
 8001704:	2201      	movs	r2, #1
			cal->next_sample_time = T1;
 8001706:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
			cal->start_count = loop_count;
 800170a:	60e6      	str	r6, [r4, #12]
			cal->sample_count = 0;
 800170c:	84a7      	strh	r7, [r4, #36]	; 0x24
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800170e:	6161      	str	r1, [r4, #20]
			cal->started = 1;
 8001710:	7422      	strb	r2, [r4, #16]
			cal->next_sample_time = T1;
 8001712:	62a3      	str	r3, [r4, #40]	; 0x28
        cal->cal_position.elec_angle = cal->theta_ref;
 8001714:	f504 4202 	add.w	r2, r4, #33280	; 0x8200
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001718:	2300      	movs	r3, #0
        controller->i_d_des = I_CAL;
 800171a:	496c      	ldr	r1, [pc, #432]	; (80018cc <calibrate_encoder+0x388>)
        cal->theta_ref = 0;//W_CAL*cal->time;
 800171c:	60a3      	str	r3, [r4, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 800171e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        controller->i_d_des = I_CAL;
 8001722:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8001724:	f8c5 20ac 	str.w	r2, [r5, #172]	; 0xac
        commutate(controller, &cal->cal_position);
 8001728:	f504 4102 	add.w	r1, r4, #33280	; 0x8200
        controller->i_q_des = 0.0f;
 800172c:	f8c5 30b0 	str.w	r3, [r5, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 8001730:	4628      	mov	r0, r5
 8001732:	312c      	adds	r1, #44	; 0x2c
 8001734:	f000 ff76 	bl	8002624 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 8001738:	f8d8 200c 	ldr.w	r2, [r8, #12]
    	cal->next_sample_time = cal->time;
 800173c:	6963      	ldr	r3, [r4, #20]
    	cal->theta_start = encoder->angle_multiturn[0];
 800173e:	61a2      	str	r2, [r4, #24]
    	cal->next_sample_time = cal->time;
 8001740:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8001742:	b002      	add	sp, #8
 8001744:	ecbd 8b02 	vpop	{d8}
 8001748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 800174c:	edd2 7a02 	vldr	s15, [r2, #8]
 8001750:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80018e4 <calibrate_encoder+0x3a0>
		cal->cal_position.elec_angle = cal->theta_ref;
 8001754:	f502 4302 	add.w	r3, r2, #33280	; 0x8200
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001758:	ee77 7a87 	vadd.f32	s15, s15, s14
		commutate(controller, &cal->cal_position);
 800175c:	4619      	mov	r1, r3
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 800175e:	edc2 7a02 	vstr	s15, [r2, #8]
		commutate(controller, &cal->cal_position);
 8001762:	4628      	mov	r0, r5
		cal->cal_position.elec_angle = cal->theta_ref;
 8001764:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		commutate(controller, &cal->cal_position);
 8001768:	312c      	adds	r1, #44	; 0x2c
 800176a:	f000 ff5b 	bl	8002624 <commutate>
		if(cal->time > cal->next_sample_time){
 800176e:	ed94 7a05 	vldr	s14, [r4, #20]
 8001772:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8001776:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	ddb8      	ble.n	80016f2 <calibrate_encoder+0x1ae>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001780:	ed94 7a02 	vldr	s14, [r4, #8]
 8001784:	eddf 7a58 	vldr	s15, [pc, #352]	; 80018e8 <calibrate_encoder+0x3a4>
 8001788:	ed96 6a0a 	vldr	s12, [r6, #40]	; 0x28
			int error = encoder->raw - count_ref;//- encoder->raw;
 800178c:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001790:	f8b4 8024 	ldrh.w	r8, [r4, #36]	; 0x24
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001794:	ee67 7a27 	vmul.f32	s15, s14, s15
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001798:	eb04 0288 	add.w	r2, r4, r8, lsl #2
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800179c:	eec7 6a86 	vdiv.f32	s13, s15, s12
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017a0:	ee17 0a10 	vmov	r0, s14
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80017a4:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80017a8:	ee17 7a90 	vmov	r7, s15
			int error = encoder->raw - count_ref;//- encoder->raw;
 80017ac:	1bdb      	subs	r3, r3, r7
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80017ae:	13dd      	asrs	r5, r3, #15
 80017b0:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
 80017b4:	441d      	add	r5, r3
 80017b6:	62d5      	str	r5, [r2, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017b8:	f7fe feee 	bl	8000598 <__aeabi_f2d>
 80017bc:	462b      	mov	r3, r5
 80017be:	e9cd 0100 	strd	r0, r1, [sp]
 80017c2:	463a      	mov	r2, r7
 80017c4:	4849      	ldr	r0, [pc, #292]	; (80018ec <calibrate_encoder+0x3a8>)
 80017c6:	4641      	mov	r1, r8
 80017c8:	f008 fe1a 	bl	800a400 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80017cc:	ed94 7a0a 	vldr	s14, [r4, #40]	; 0x28
 80017d0:	eddf 7a47 	vldr	s15, [pc, #284]	; 80018f0 <calibrate_encoder+0x3ac>
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 80017d4:	eddf 6a41 	vldr	s13, [pc, #260]	; 80018dc <calibrate_encoder+0x398>
 80017d8:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80017da:	ee37 7a27 	vadd.f32	s14, s14, s15
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 80017de:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80017e2:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 80017e6:	ed96 7a0a 	vldr	s14, [r6, #40]	; 0x28
 80017ea:	eee7 7a26 	vfma.f32	s15, s14, s13
 80017ee:	ee07 3a10 	vmov	s14, r3
 80017f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80017f6:	eeb4 7a67 	vcmp.f32	s14, s15
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	f43f af78 	beq.w	80016f2 <calibrate_encoder+0x1ae>
			cal->sample_count++;
 8001802:	3301      	adds	r3, #1
 8001804:	84a3      	strh	r3, [r4, #36]	; 0x24
 8001806:	e774      	b.n	80016f2 <calibrate_encoder+0x1ae>
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001808:	edd2 7a02 	vldr	s15, [r2, #8]
 800180c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80018e4 <calibrate_encoder+0x3a0>
 8001810:	ee77 7ac7 	vsub.f32	s15, s15, s14
		controller->i_q_des = 0.0f;
 8001814:	2300      	movs	r3, #0
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001816:	edc2 7a02 	vstr	s15, [r2, #8]
		controller->i_d_des = I_CAL;
 800181a:	6cb2      	ldr	r2, [r6, #72]	; 0x48
		controller->i_q_des = 0.0f;
 800181c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		cal->cal_position.elec_angle = cal->theta_ref;
 8001820:	f504 4302 	add.w	r3, r4, #33280	; 0x8200
		controller->i_d_des = I_CAL;
 8001824:	f8c1 20ac 	str.w	r2, [r1, #172]	; 0xac
		commutate(controller, &cal->cal_position);
 8001828:	4619      	mov	r1, r3
		cal->cal_position.elec_angle = cal->theta_ref;
 800182a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		commutate(controller, &cal->cal_position);
 800182e:	4628      	mov	r0, r5
 8001830:	312c      	adds	r1, #44	; 0x2c
 8001832:	f000 fef7 	bl	8002624 <commutate>
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001836:	ed94 7a05 	vldr	s14, [r4, #20]
 800183a:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 800183e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	f77f af54 	ble.w	80016f2 <calibrate_encoder+0x1ae>
 800184a:	8ca7      	ldrh	r7, [r4, #36]	; 0x24
 800184c:	2f00      	cmp	r7, #0
 800184e:	f43f af50 	beq.w	80016f2 <calibrate_encoder+0x1ae>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001852:	ed94 7a02 	vldr	s14, [r4, #8]
 8001856:	eddf 7a24 	vldr	s15, [pc, #144]	; 80018e8 <calibrate_encoder+0x3a4>
 800185a:	ed96 6a0a 	vldr	s12, [r6, #40]	; 0x28
			int error = encoder->raw - count_ref;// - encoder->raw;
 800185e:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001866:	eb04 0187 	add.w	r1, r4, r7, lsl #2
 800186a:	eec7 6a86 	vdiv.f32	s13, s15, s12
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 800186e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001870:	ee17 0a10 	vmov	r0, s14
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001874:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8001878:	ee17 6a90 	vmov	r6, s15
			int error = encoder->raw - count_ref;// - encoder->raw;
 800187c:	1b9b      	subs	r3, r3, r6
			error = error + ENC_CPR*(error<0);
 800187e:	13dd      	asrs	r5, r3, #15
 8001880:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
 8001884:	441d      	add	r5, r3
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001886:	4415      	add	r5, r2
 8001888:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800188c:	106d      	asrs	r5, r5, #1
 800188e:	62cd      	str	r5, [r1, #44]	; 0x2c
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001890:	f7fe fe82 	bl	8000598 <__aeabi_f2d>
 8001894:	462b      	mov	r3, r5
 8001896:	e9cd 0100 	strd	r0, r1, [sp]
 800189a:	4632      	mov	r2, r6
 800189c:	4813      	ldr	r0, [pc, #76]	; (80018ec <calibrate_encoder+0x3a8>)
 800189e:	4639      	mov	r1, r7
 80018a0:	f008 fdae 	bl	800a400 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018a4:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80018a8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80018f0 <calibrate_encoder+0x3ac>
			cal->sample_count--;
 80018ac:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018ae:	ee77 7a87 	vadd.f32	s15, s15, s14
			cal->sample_count--;
 80018b2:	3b01      	subs	r3, #1
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018b4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
			cal->sample_count--;
 80018b8:	84a3      	strh	r3, [r4, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018ba:	e71a      	b.n	80016f2 <calibrate_encoder+0x1ae>
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80018bc:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80018f4 <calibrate_encoder+0x3b0>
 80018c0:	e699      	b.n	80015f6 <calibrate_encoder+0xb2>
 80018c2:	bf00      	nop
 80018c4:	3827c5ac 	.word	0x3827c5ac
 80018c8:	46c35000 	.word	0x46c35000
 80018cc:	20004514 	.word	0x20004514
 80018d0:	3f20d97c 	.word	0x3f20d97c
 80018d4:	3fa0d97c 	.word	0x3fa0d97c
 80018d8:	0800e40c 	.word	0x0800e40c
 80018dc:	43000000 	.word	0x43000000
 80018e0:	0800e3d4 	.word	0x0800e3d4
 80018e4:	39d1b717 	.word	0x39d1b717
 80018e8:	4622f983 	.word	0x4622f983
 80018ec:	0800e3fc 	.word	0x0800e3fc
 80018f0:	3ba0d97c 	.word	0x3ba0d97c
 80018f4:	00000000 	.word	0x00000000

080018f8 <drv_write_DCR>:
}
void drv_write_register(DRVStruct drv, int reg, int val){
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, (reg<<11)|val);
}
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80018f8:	b530      	push	{r4, r5, lr}
 80018fa:	b085      	sub	sp, #20
 80018fc:	e9dd 540d 	ldrd	r5, r4, [sp, #52]	; 0x34
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001900:	ea44 2242 	orr.w	r2, r4, r2, lsl #9
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001904:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001906:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 800190a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 800190c:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001910:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001912:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001916:	9d09      	ldr	r5, [sp, #36]	; 0x24
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001918:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 800191c:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 800191e:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
 8001922:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001926:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 800192a:	ac02      	add	r4, sp, #8
 800192c:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001930:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001934:	2200      	movs	r2, #0
 8001936:	2110      	movs	r1, #16
 8001938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 800193c:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001940:	f005 f88c 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001944:	2364      	movs	r3, #100	; 0x64
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	4809      	ldr	r0, [pc, #36]	; (8001970 <drv_write_DCR+0x78>)
 800194a:	2301      	movs	r3, #1
 800194c:	4621      	mov	r1, r4
 800194e:	f10d 020a 	add.w	r2, sp, #10
 8001952:	f005 ffdb 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <drv_write_DCR+0x78>)
 8001958:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 800195c:	2a02      	cmp	r2, #2
 800195e:	d0fb      	beq.n	8001958 <drv_write_DCR+0x60>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001960:	2201      	movs	r2, #1
 8001962:	2110      	movs	r1, #16
 8001964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001968:	f005 f878 	bl	8006a5c <HAL_GPIO_WritePin>
	uint16_t mask = 0x07FF;
	//printf("spi w %d, data being %d \n\r", val, (val&mask));
	uint16_t retval = drv_spi_write(&drv, val);
	//printf("loop retval = %d\n\r", (retval&mask));
}
 800196c:	b005      	add	sp, #20
 800196e:	bd30      	pop	{r4, r5, pc}
 8001970:	2000d2dc 	.word	0x2000d2dc

08001974 <drv_write_OCPCR>:
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001974:	b530      	push	{r4, r5, lr}
 8001976:	b085      	sub	sp, #20
 8001978:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	; 0x24
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 800197c:	ea44 2282 	orr.w	r2, r4, r2, lsl #10
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001980:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001982:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8001986:	ea42 1284 	orr.w	r2, r2, r4, lsl #6
 800198a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 800198e:	ac02      	add	r4, sp, #8
 8001990:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001994:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001998:	2200      	movs	r2, #0
 800199a:	2110      	movs	r1, #16
 800199c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 80019a0:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80019a4:	f005 f85a 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 80019a8:	2364      	movs	r3, #100	; 0x64
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	4809      	ldr	r0, [pc, #36]	; (80019d4 <drv_write_OCPCR+0x60>)
 80019ae:	2301      	movs	r3, #1
 80019b0:	4621      	mov	r1, r4
 80019b2:	f10d 020a 	add.w	r2, sp, #10
 80019b6:	f005 ffa9 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80019ba:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <drv_write_OCPCR+0x60>)
 80019bc:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 80019c0:	2a02      	cmp	r2, #2
 80019c2:	d0fb      	beq.n	80019bc <drv_write_OCPCR+0x48>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 80019c4:	2201      	movs	r2, #1
 80019c6:	2110      	movs	r1, #16
 80019c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019cc:	f005 f846 	bl	8006a5c <HAL_GPIO_WritePin>
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
 80019d0:	b005      	add	sp, #20
 80019d2:	bd30      	pop	{r4, r5, pc}
 80019d4:	2000d2dc 	.word	0x2000d2dc

080019d8 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019d8:	b530      	push	{r4, r5, lr}
 80019da:	b085      	sub	sp, #20
 80019dc:	e9dd 540d 	ldrd	r5, r4, [sp, #52]	; 0x34
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019e0:	ea44 2282 	orr.w	r2, r4, r2, lsl #10
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019e6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019ec:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019f2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019f8:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80019fc:	9c08      	ldr	r4, [sp, #32]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80019fe:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8001a02:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8001a06:	ea42 2343 	orr.w	r3, r2, r3, lsl #9
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001a0a:	ac02      	add	r4, sp, #8
 8001a0c:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8001a10:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a14:	2200      	movs	r2, #0
 8001a16:	2110      	movs	r1, #16
 8001a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001a1c:	f8ad 3008 	strh.w	r3, [sp, #8]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a20:	f005 f81c 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001a24:	2364      	movs	r3, #100	; 0x64
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	4809      	ldr	r0, [pc, #36]	; (8001a50 <drv_write_CSACR+0x78>)
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	4621      	mov	r1, r4
 8001a2e:	f10d 020a 	add.w	r2, sp, #10
 8001a32:	f005 ff6b 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <drv_write_CSACR+0x78>)
 8001a38:	f893 205d 	ldrb.w	r2, [r3, #93]	; 0x5d
 8001a3c:	2a02      	cmp	r2, #2
 8001a3e:	d0fb      	beq.n	8001a38 <drv_write_CSACR+0x60>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001a40:	2201      	movs	r2, #1
 8001a42:	2110      	movs	r1, #16
 8001a44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a48:	f005 f808 	bl	8006a5c <HAL_GPIO_WritePin>
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
 8001a4c:	b005      	add	sp, #20
 8001a4e:	bd30      	pop	{r4, r5, pc}
 8001a50:	2000d2dc 	.word	0x2000d2dc

08001a54 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 8001a54:	b530      	push	{r4, r5, lr}
 8001a56:	b087      	sub	sp, #28
 8001a58:	ac02      	add	r4, sp, #8
 8001a5a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001a5e:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001a62:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001a66:	9004      	str	r0, [sp, #16]
 8001a68:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2110      	movs	r1, #16
 8001a70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001a74:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001a78:	f004 fff0 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001a7c:	2364      	movs	r3, #100	; 0x64
 8001a7e:	481d      	ldr	r0, [pc, #116]	; (8001af4 <drv_enable_gd+0xa0>)
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	a904      	add	r1, sp, #16
 8001a84:	f10d 0212 	add.w	r2, sp, #18
 8001a88:	2301      	movs	r3, #1
 8001a8a:	4605      	mov	r5, r0
 8001a8c:	f005 ff3e 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001a90:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d0fb      	beq.n	8001a90 <drv_enable_gd+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2110      	movs	r1, #16
 8001a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aa0:	f004 ffdc 	bl	8006a5c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001aa4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001aa8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001aac:	f8ad 1014 	strh.w	r1, [sp, #20]
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
	drv_spi_write(&drv, (reg<<11)|val);
 8001ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ab8:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001aba:	2200      	movs	r2, #0
 8001abc:	2110      	movs	r1, #16
 8001abe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001ac2:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001ac6:	f004 ffc9 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001aca:	2364      	movs	r3, #100	; 0x64
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	4809      	ldr	r0, [pc, #36]	; (8001af4 <drv_enable_gd+0xa0>)
 8001ad0:	f10d 0212 	add.w	r2, sp, #18
 8001ad4:	a904      	add	r1, sp, #16
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f005 ff18 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001adc:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d0fb      	beq.n	8001adc <drv_enable_gd+0x88>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	2110      	movs	r1, #16
 8001ae8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aec:	f004 ffb6 	bl	8006a5c <HAL_GPIO_WritePin>
}
 8001af0:	b007      	add	sp, #28
 8001af2:	bd30      	pop	{r4, r5, pc}
 8001af4:	2000d2dc 	.word	0x2000d2dc

08001af8 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8001af8:	b530      	push	{r4, r5, lr}
 8001afa:	b087      	sub	sp, #28
 8001afc:	ac02      	add	r4, sp, #8
 8001afe:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b02:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001b06:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001b0a:	9004      	str	r0, [sp, #16]
 8001b0c:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b10:	2200      	movs	r2, #0
 8001b12:	2110      	movs	r1, #16
 8001b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001b18:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b1c:	f004 ff9e 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001b20:	2364      	movs	r3, #100	; 0x64
 8001b22:	481d      	ldr	r0, [pc, #116]	; (8001b98 <drv_disable_gd+0xa0>)
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	a904      	add	r1, sp, #16
 8001b28:	f10d 0212 	add.w	r2, sp, #18
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	4605      	mov	r5, r0
 8001b30:	f005 feec 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001b34:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d0fb      	beq.n	8001b34 <drv_disable_gd+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	2110      	movs	r1, #16
 8001b40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b44:	f004 ff8a 	bl	8006a5c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001b48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b4c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001b50:	f8ad 1014 	strh.w	r1, [sp, #20]
	drv_spi_write(&drv, (reg<<11)|val);
 8001b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b58:	f043 0304 	orr.w	r3, r3, #4
 8001b5c:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2110      	movs	r1, #16
 8001b62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001b66:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001b6a:	f004 ff77 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001b6e:	2364      	movs	r3, #100	; 0x64
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	4809      	ldr	r0, [pc, #36]	; (8001b98 <drv_disable_gd+0xa0>)
 8001b74:	f10d 0212 	add.w	r2, sp, #18
 8001b78:	a904      	add	r1, sp, #16
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f005 fec6 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001b80:	f895 305d 	ldrb.w	r3, [r5, #93]	; 0x5d
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d0fb      	beq.n	8001b80 <drv_disable_gd+0x88>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001b88:	2201      	movs	r2, #1
 8001b8a:	2110      	movs	r1, #16
 8001b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b90:	f004 ff64 	bl	8006a5c <HAL_GPIO_WritePin>
}
 8001b94:	b007      	add	sp, #28
 8001b96:	bd30      	pop	{r4, r5, pc}
 8001b98:	2000d2dc 	.word	0x2000d2dc

08001b9c <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 8001b9c:	b570      	push	{r4, r5, r6, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	ac02      	add	r4, sp, #8
 8001ba2:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ba6:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001baa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bae:	9004      	str	r0, [sp, #16]
 8001bb0:	f8ad 1014 	strh.w	r1, [sp, #20]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001bbc:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001bc0:	f004 ff4c 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001bc4:	2364      	movs	r3, #100	; 0x64
 8001bc6:	486a      	ldr	r0, [pc, #424]	; (8001d70 <drv_print_faults+0x1d4>)
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	a904      	add	r1, sp, #16
 8001bcc:	f10d 0212 	add.w	r2, sp, #18
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	4606      	mov	r6, r0
 8001bd4:	f005 fe9a 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001bd8:	f896 305d 	ldrb.w	r3, [r6, #93]	; 0x5d
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d0fb      	beq.n	8001bd8 <drv_print_faults+0x3c>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001be0:	2201      	movs	r2, #1
 8001be2:	2110      	movs	r1, #16
 8001be4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be8:	f004 ff38 	bl	8006a5c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001bec:	e894 0003 	ldmia.w	r4, {r0, r1}
	drv->spi_tx_word = val;
 8001bf0:	f248 0301 	movw	r3, #32769	; 0x8001
	return drv->spi_rx_word;
 8001bf4:	f8bd 5012 	ldrh.w	r5, [sp, #18]
    uint16_t val1 = drv_read_FSR1(drv);
    uint16_t val2 = drv_read_FSR2(drv);
 8001bf8:	f8ad 1014 	strh.w	r1, [sp, #20]
	drv->spi_tx_word = val;
 8001bfc:	9004      	str	r0, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2110      	movs	r1, #16
 8001c02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	drv->spi_tx_word = val;
 8001c06:	f8ad 3010 	strh.w	r3, [sp, #16]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001c0a:	f004 ff27 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001c0e:	2364      	movs	r3, #100	; 0x64
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	4857      	ldr	r0, [pc, #348]	; (8001d70 <drv_print_faults+0x1d4>)
 8001c14:	f10d 0212 	add.w	r2, sp, #18
 8001c18:	a904      	add	r1, sp, #16
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f005 fe76 	bl	800790c <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001c20:	f896 305d 	ldrb.w	r3, [r6, #93]	; 0x5d
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d0fb      	beq.n	8001c20 <drv_print_faults+0x84>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001c28:	2201      	movs	r2, #1
 8001c2a:	2110      	movs	r1, #16
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c30:	f004 ff14 	bl	8006a5c <HAL_GPIO_WritePin>

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001c34:	056e      	lsls	r6, r5, #21
	return drv->spi_rx_word;
 8001c36:	f8bd 4012 	ldrh.w	r4, [sp, #18]
    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001c3a:	d42b      	bmi.n	8001c94 <drv_print_faults+0xf8>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8001c3c:	05a8      	lsls	r0, r5, #22
 8001c3e:	d42e      	bmi.n	8001c9e <drv_print_faults+0x102>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8001c40:	05e9      	lsls	r1, r5, #23
 8001c42:	d431      	bmi.n	8001ca8 <drv_print_faults+0x10c>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8001c44:	062a      	lsls	r2, r5, #24
 8001c46:	d434      	bmi.n	8001cb2 <drv_print_faults+0x116>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 8001c48:	066b      	lsls	r3, r5, #25
 8001c4a:	d437      	bmi.n	8001cbc <drv_print_faults+0x120>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 8001c4c:	06ae      	lsls	r6, r5, #26
 8001c4e:	d43a      	bmi.n	8001cc6 <drv_print_faults+0x12a>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 8001c50:	06e8      	lsls	r0, r5, #27
 8001c52:	d43d      	bmi.n	8001cd0 <drv_print_faults+0x134>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8001c54:	0729      	lsls	r1, r5, #28
 8001c56:	d440      	bmi.n	8001cda <drv_print_faults+0x13e>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8001c58:	076a      	lsls	r2, r5, #29
 8001c5a:	d443      	bmi.n	8001ce4 <drv_print_faults+0x148>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8001c5c:	07ab      	lsls	r3, r5, #30
 8001c5e:	d446      	bmi.n	8001cee <drv_print_faults+0x152>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8001c60:	07ee      	lsls	r6, r5, #31
 8001c62:	d449      	bmi.n	8001cf8 <drv_print_faults+0x15c>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8001c64:	0565      	lsls	r5, r4, #21
 8001c66:	d44c      	bmi.n	8001d02 <drv_print_faults+0x166>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8001c68:	05a0      	lsls	r0, r4, #22
 8001c6a:	d44f      	bmi.n	8001d0c <drv_print_faults+0x170>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8001c6c:	05e1      	lsls	r1, r4, #23
 8001c6e:	d452      	bmi.n	8001d16 <drv_print_faults+0x17a>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8001c70:	0622      	lsls	r2, r4, #24
 8001c72:	d455      	bmi.n	8001d20 <drv_print_faults+0x184>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8001c74:	0663      	lsls	r3, r4, #25
 8001c76:	d458      	bmi.n	8001d2a <drv_print_faults+0x18e>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8001c78:	06a6      	lsls	r6, r4, #26
 8001c7a:	d45b      	bmi.n	8001d34 <drv_print_faults+0x198>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8001c7c:	06e5      	lsls	r5, r4, #27
 8001c7e:	d45e      	bmi.n	8001d3e <drv_print_faults+0x1a2>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8001c80:	0720      	lsls	r0, r4, #28
 8001c82:	d461      	bmi.n	8001d48 <drv_print_faults+0x1ac>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8001c84:	0761      	lsls	r1, r4, #29
 8001c86:	d464      	bmi.n	8001d52 <drv_print_faults+0x1b6>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 8001c88:	07a2      	lsls	r2, r4, #30
 8001c8a:	d467      	bmi.n	8001d5c <drv_print_faults+0x1c0>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 8001c8c:	07e3      	lsls	r3, r4, #31
 8001c8e:	d46a      	bmi.n	8001d66 <drv_print_faults+0x1ca>

}
 8001c90:	b006      	add	sp, #24
 8001c92:	bd70      	pop	{r4, r5, r6, pc}
    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001c94:	4837      	ldr	r0, [pc, #220]	; (8001d74 <drv_print_faults+0x1d8>)
 8001c96:	f008 fbb3 	bl	800a400 <iprintf>
    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8001c9a:	05a8      	lsls	r0, r5, #22
 8001c9c:	d5d0      	bpl.n	8001c40 <drv_print_faults+0xa4>
 8001c9e:	4836      	ldr	r0, [pc, #216]	; (8001d78 <drv_print_faults+0x1dc>)
 8001ca0:	f008 fbae 	bl	800a400 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8001ca4:	05e9      	lsls	r1, r5, #23
 8001ca6:	d5cd      	bpl.n	8001c44 <drv_print_faults+0xa8>
 8001ca8:	4834      	ldr	r0, [pc, #208]	; (8001d7c <drv_print_faults+0x1e0>)
 8001caa:	f008 fba9 	bl	800a400 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8001cae:	062a      	lsls	r2, r5, #24
 8001cb0:	d5ca      	bpl.n	8001c48 <drv_print_faults+0xac>
 8001cb2:	4833      	ldr	r0, [pc, #204]	; (8001d80 <drv_print_faults+0x1e4>)
 8001cb4:	f008 fba4 	bl	800a400 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 8001cb8:	066b      	lsls	r3, r5, #25
 8001cba:	d5c7      	bpl.n	8001c4c <drv_print_faults+0xb0>
 8001cbc:	4831      	ldr	r0, [pc, #196]	; (8001d84 <drv_print_faults+0x1e8>)
 8001cbe:	f008 fb9f 	bl	800a400 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 8001cc2:	06ae      	lsls	r6, r5, #26
 8001cc4:	d5c4      	bpl.n	8001c50 <drv_print_faults+0xb4>
 8001cc6:	4830      	ldr	r0, [pc, #192]	; (8001d88 <drv_print_faults+0x1ec>)
 8001cc8:	f008 fb9a 	bl	800a400 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 8001ccc:	06e8      	lsls	r0, r5, #27
 8001cce:	d5c1      	bpl.n	8001c54 <drv_print_faults+0xb8>
 8001cd0:	482e      	ldr	r0, [pc, #184]	; (8001d8c <drv_print_faults+0x1f0>)
 8001cd2:	f008 fb95 	bl	800a400 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8001cd6:	0729      	lsls	r1, r5, #28
 8001cd8:	d5be      	bpl.n	8001c58 <drv_print_faults+0xbc>
 8001cda:	482d      	ldr	r0, [pc, #180]	; (8001d90 <drv_print_faults+0x1f4>)
 8001cdc:	f008 fb90 	bl	800a400 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8001ce0:	076a      	lsls	r2, r5, #29
 8001ce2:	d5bb      	bpl.n	8001c5c <drv_print_faults+0xc0>
 8001ce4:	482b      	ldr	r0, [pc, #172]	; (8001d94 <drv_print_faults+0x1f8>)
 8001ce6:	f008 fb8b 	bl	800a400 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8001cea:	07ab      	lsls	r3, r5, #30
 8001cec:	d5b8      	bpl.n	8001c60 <drv_print_faults+0xc4>
 8001cee:	482a      	ldr	r0, [pc, #168]	; (8001d98 <drv_print_faults+0x1fc>)
 8001cf0:	f008 fb86 	bl	800a400 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8001cf4:	07ee      	lsls	r6, r5, #31
 8001cf6:	d5b5      	bpl.n	8001c64 <drv_print_faults+0xc8>
 8001cf8:	4828      	ldr	r0, [pc, #160]	; (8001d9c <drv_print_faults+0x200>)
 8001cfa:	f008 fb81 	bl	800a400 <iprintf>
    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8001cfe:	0565      	lsls	r5, r4, #21
 8001d00:	d5b2      	bpl.n	8001c68 <drv_print_faults+0xcc>
 8001d02:	4827      	ldr	r0, [pc, #156]	; (8001da0 <drv_print_faults+0x204>)
 8001d04:	f008 fb7c 	bl	800a400 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8001d08:	05a0      	lsls	r0, r4, #22
 8001d0a:	d5af      	bpl.n	8001c6c <drv_print_faults+0xd0>
 8001d0c:	4825      	ldr	r0, [pc, #148]	; (8001da4 <drv_print_faults+0x208>)
 8001d0e:	f008 fb77 	bl	800a400 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8001d12:	05e1      	lsls	r1, r4, #23
 8001d14:	d5ac      	bpl.n	8001c70 <drv_print_faults+0xd4>
 8001d16:	4824      	ldr	r0, [pc, #144]	; (8001da8 <drv_print_faults+0x20c>)
 8001d18:	f008 fb72 	bl	800a400 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8001d1c:	0622      	lsls	r2, r4, #24
 8001d1e:	d5a9      	bpl.n	8001c74 <drv_print_faults+0xd8>
 8001d20:	4822      	ldr	r0, [pc, #136]	; (8001dac <drv_print_faults+0x210>)
 8001d22:	f008 fb6d 	bl	800a400 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8001d26:	0663      	lsls	r3, r4, #25
 8001d28:	d5a6      	bpl.n	8001c78 <drv_print_faults+0xdc>
 8001d2a:	4821      	ldr	r0, [pc, #132]	; (8001db0 <drv_print_faults+0x214>)
 8001d2c:	f008 fb68 	bl	800a400 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8001d30:	06a6      	lsls	r6, r4, #26
 8001d32:	d5a3      	bpl.n	8001c7c <drv_print_faults+0xe0>
 8001d34:	481f      	ldr	r0, [pc, #124]	; (8001db4 <drv_print_faults+0x218>)
 8001d36:	f008 fb63 	bl	800a400 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8001d3a:	06e5      	lsls	r5, r4, #27
 8001d3c:	d5a0      	bpl.n	8001c80 <drv_print_faults+0xe4>
 8001d3e:	481e      	ldr	r0, [pc, #120]	; (8001db8 <drv_print_faults+0x21c>)
 8001d40:	f008 fb5e 	bl	800a400 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8001d44:	0720      	lsls	r0, r4, #28
 8001d46:	d59d      	bpl.n	8001c84 <drv_print_faults+0xe8>
 8001d48:	481c      	ldr	r0, [pc, #112]	; (8001dbc <drv_print_faults+0x220>)
 8001d4a:	f008 fb59 	bl	800a400 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8001d4e:	0761      	lsls	r1, r4, #29
 8001d50:	d59a      	bpl.n	8001c88 <drv_print_faults+0xec>
 8001d52:	481b      	ldr	r0, [pc, #108]	; (8001dc0 <drv_print_faults+0x224>)
 8001d54:	f008 fb54 	bl	800a400 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 8001d58:	07a2      	lsls	r2, r4, #30
 8001d5a:	d597      	bpl.n	8001c8c <drv_print_faults+0xf0>
 8001d5c:	4819      	ldr	r0, [pc, #100]	; (8001dc4 <drv_print_faults+0x228>)
 8001d5e:	f008 fb4f 	bl	800a400 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 8001d62:	07e3      	lsls	r3, r4, #31
 8001d64:	d594      	bpl.n	8001c90 <drv_print_faults+0xf4>
 8001d66:	4818      	ldr	r0, [pc, #96]	; (8001dc8 <drv_print_faults+0x22c>)
 8001d68:	f008 fb4a 	bl	800a400 <iprintf>
}
 8001d6c:	b006      	add	sp, #24
 8001d6e:	bd70      	pop	{r4, r5, r6, pc}
 8001d70:	2000d2dc 	.word	0x2000d2dc
 8001d74:	0800e418 	.word	0x0800e418
 8001d78:	0800e424 	.word	0x0800e424
 8001d7c:	0800e430 	.word	0x0800e430
 8001d80:	0800e438 	.word	0x0800e438
 8001d84:	0800e440 	.word	0x0800e440
 8001d88:	0800e448 	.word	0x0800e448
 8001d8c:	0800e454 	.word	0x0800e454
 8001d90:	0800e460 	.word	0x0800e460
 8001d94:	0800e46c 	.word	0x0800e46c
 8001d98:	0800e478 	.word	0x0800e478
 8001d9c:	0800e484 	.word	0x0800e484
 8001da0:	0800e490 	.word	0x0800e490
 8001da4:	0800e498 	.word	0x0800e498
 8001da8:	0800e4a0 	.word	0x0800e4a0
 8001dac:	0800e4a8 	.word	0x0800e4a8
 8001db0:	0800e4b0 	.word	0x0800e4b0
 8001db4:	0800e4b8 	.word	0x0800e4b8
 8001db8:	0800e4c4 	.word	0x0800e4c4
 8001dbc:	0800e4d0 	.word	0x0800e4d0
 8001dc0:	0800e4dc 	.word	0x0800e4dc
 8001dc4:	0800e4e8 	.word	0x0800e4e8
 8001dc8:	0800e4f4 	.word	0x0800e4f4

08001dcc <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001dcc:	480f      	ldr	r0, [pc, #60]	; (8001e0c <MX_FDCAN2_Init+0x40>)
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <MX_FDCAN2_Init+0x44>)
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001dd0:	2200      	movs	r2, #0
{
 8001dd2:	b510      	push	{r4, lr}
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 1;
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 12;
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8001dd4:	2103      	movs	r1, #3
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8001dd6:	240c      	movs	r4, #12
  hfdcan2.Instance = FDCAN2;
 8001dd8:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001dda:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.NominalPrescaler = 1;
 8001ddc:	2301      	movs	r3, #1
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001dde:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001de2:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hfdcan2.Init.DataPrescaler = 1;
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001de6:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hfdcan2.Init.DataTimeSeg1 = 12;
  hfdcan2.Init.DataTimeSeg2 = 3;
  hfdcan2.Init.StdFiltersNbr = 1;
  hfdcan2.Init.ExtFiltersNbr = 1;
 8001dea:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.ProtocolException = DISABLE;
 8001dee:	7482      	strb	r2, [r0, #18]
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001df0:	63c2      	str	r2, [r0, #60]	; 0x3c
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8001df2:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001df4:	62c4      	str	r4, [r0, #44]	; 0x2c
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8001df6:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 3;
 8001df8:	6301      	str	r1, [r0, #48]	; 0x30
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001dfa:	f003 ff91 	bl	8005d20 <HAL_FDCAN_Init>
 8001dfe:	b900      	cbnz	r0, 8001e02 <MX_FDCAN2_Init+0x36>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001e00:	bd10      	pop	{r4, pc}
 8001e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001e06:	f002 b873 	b.w	8003ef0 <Error_Handler>
 8001e0a:	bf00      	nop
 8001e0c:	20004208 	.word	0x20004208
 8001e10:	40006800 	.word	0x40006800

08001e14 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001e14:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(fdcanHandle->Instance==FDCAN2)
 8001e16:	6802      	ldr	r2, [r0, #0]
 8001e18:	4b1b      	ldr	r3, [pc, #108]	; (8001e88 <HAL_FDCAN_MspInit+0x74>)
{
 8001e1a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	2400      	movs	r4, #0
  if(fdcanHandle->Instance==FDCAN2)
 8001e1e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001e24:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001e28:	9406      	str	r4, [sp, #24]
  if(fdcanHandle->Instance==FDCAN2)
 8001e2a:	d001      	beq.n	8001e30 <HAL_FDCAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001e2c:	b008      	add	sp, #32
 8001e2e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001e30:	f503 33d4 	add.w	r3, r3, #108544	; 0x1a800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e34:	a902      	add	r1, sp, #8
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001e36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e38:	4814      	ldr	r0, [pc, #80]	; (8001e8c <HAL_FDCAN_MspInit+0x78>)
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001e3a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001e3e:	659a      	str	r2, [r3, #88]	; 0x58
 8001e40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e42:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001e46:	9200      	str	r2, [sp, #0]
 8001e48:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e4c:	f042 0202 	orr.w	r2, r2, #2
 8001e50:	64da      	str	r2, [r3, #76]	; 0x4c
 8001e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e5a:	2260      	movs	r2, #96	; 0x60
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001e62:	2509      	movs	r5, #9
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e64:	2300      	movs	r3, #0
 8001e66:	2200      	movs	r2, #0
 8001e68:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001e6e:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e70:	f004 fd00 	bl	8006874 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 1, 0);
 8001e74:	4622      	mov	r2, r4
 8001e76:	2101      	movs	r1, #1
 8001e78:	2056      	movs	r0, #86	; 0x56
 8001e7a:	f003 fe77 	bl	8005b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001e7e:	2056      	movs	r0, #86	; 0x56
 8001e80:	f003 feac 	bl	8005bdc <HAL_NVIC_EnableIRQ>
}
 8001e84:	b008      	add	sp, #32
 8001e86:	bd70      	pop	{r4, r5, r6, pc}
 8001e88:	40006800 	.word	0x40006800
 8001e8c:	48000400 	.word	0x48000400

08001e90 <can_rx_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8001e90:	b530      	push	{r4, r5, lr}
	msg->filter.FilterID1 = CAN_ID;//<<5;
 8001e92:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <can_rx_init+0x3c>)
	msg->filter.IdType = FDCAN_STANDARD_ID;
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
	//msg->filter.FilterConfig = FDCAN_FILTER_DISABLE;


	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8001e94:	4d0e      	ldr	r5, [pc, #56]	; (8001ed0 <can_rx_init+0x40>)
	msg->filter.FilterID1 = CAN_ID;//<<5;
 8001e96:	685c      	ldr	r4, [r3, #4]
 8001e98:	6444      	str	r4, [r0, #68]	; 0x44
void can_rx_init(CANRxMessage *msg){
 8001e9a:	b083      	sub	sp, #12
	msg->filter.FilterType = FDCAN_FILTER_MASK;//FDCAN_FILTER_RANGE;
 8001e9c:	2402      	movs	r4, #2
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001e9e:	2201      	movs	r2, #1
	msg->filter.FilterIndex = 0;
 8001ea0:	2300      	movs	r3, #0
	msg->filter.FilterID2 = 0x7FF;
 8001ea2:	f240 71ff 	movw	r1, #2047	; 0x7ff
	msg->filter.IdType = FDCAN_STANDARD_ID;
 8001ea6:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
	msg->filter.FilterID2 = 0x7FF;
 8001eaa:	6481      	str	r1, [r0, #72]	; 0x48
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001eac:	6402      	str	r2, [r0, #64]	; 0x40
	msg->filter.FilterType = FDCAN_FILTER_MASK;//FDCAN_FILTER_RANGE;
 8001eae:	63c4      	str	r4, [r0, #60]	; 0x3c
	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8001eb0:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001eb4:	4628      	mov	r0, r5
 8001eb6:	f004 f8b3 	bl	8006020 <HAL_FDCAN_ConfigFilter>

	//HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT);
 8001eba:	9400      	str	r4, [sp, #0]
 8001ebc:	4628      	mov	r0, r5
 8001ebe:	4623      	mov	r3, r4
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	4621      	mov	r1, r4
 8001ec4:	f004 f8de 	bl	8006084 <HAL_FDCAN_ConfigGlobalFilter>
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
	msg->filter.FilterActivation=ENABLE;
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
	*/
}
 8001ec8:	b003      	add	sp, #12
 8001eca:	bd30      	pop	{r4, r5, pc}
 8001ecc:	2000cdd0 	.word	0x2000cdd0
 8001ed0:	20004208 	.word	0x20004208

08001ed4 <can_tx_init>:
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001ed4:	4a08      	ldr	r2, [pc, #32]	; (8001ef8 <can_tx_init+0x24>)
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 8001ed6:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001eda:	6891      	ldr	r1, [r2, #8]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 8001edc:	6143      	str	r3, [r0, #20]
	msg->tx_header.MessageMarker = 0; //???
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 8001ede:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8001ee2:	2300      	movs	r3, #0
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
 8001ee4:	e9c0 3306 	strd	r3, r3, [r0, #24]
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8001ee8:	6081      	str	r1, [r0, #8]
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 8001eea:	6242      	str	r2, [r0, #36]	; 0x24
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8001eec:	6203      	str	r3, [r0, #32]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 8001eee:	60c3      	str	r3, [r0, #12]
	msg->tx_header.MessageMarker = 0; //???
 8001ef0:	6283      	str	r3, [r0, #40]	; 0x28
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8001ef2:	6103      	str	r3, [r0, #16]
	msg->tx_header.DLC = 6; 			// message size of 8 byte - DataLength
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard - TxFrameType
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request? - ???
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID - ??? Probably Identifier
	*/
}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	2000cdd0 	.word	0x2000cdd0

08001efc <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001efc:	b084      	sub	sp, #16
 8001efe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f02:	ed2d 8b02 	vpush	{d8}
 8001f06:	ac0a      	add	r4, sp, #40	; 0x28
 8001f08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f0c:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8001f10:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f14:	f8bd 0029 	ldrh.w	r0, [sp, #41]	; 0x29
 8001f18:	4c2f      	ldr	r4, [pc, #188]	; (8001fd8 <unpack_cmd+0xdc>)
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f1a:	f89d 102d 	ldrb.w	r1, [sp, #45]	; 0x2d
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f1e:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f22:	f89d 602b 	ldrb.w	r6, [sp, #43]	; 0x2b
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f26:	f89d 502e 	ldrb.w	r5, [sp, #46]	; 0x2e
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f2a:	edd4 0a14 	vldr	s1, [r4, #80]	; 0x50
 8001f2e:	ed94 0a13 	vldr	s0, [r4, #76]	; 0x4c
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001f32:	ed9f 8a2a 	vldr	s16, [pc, #168]	; 8001fdc <unpack_cmd+0xe0>
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f36:	ea4f 2902 	mov.w	r9, r2, lsl #8
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f3a:	ea4f 2803 	mov.w	r8, r3, lsl #8
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f3e:	ba40      	rev16	r0, r0
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f40:	f409 6970 	and.w	r9, r9, #3840	; 0xf00
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f44:	091b      	lsrs	r3, r3, #4
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f46:	0912      	lsrs	r2, r2, #4
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001f48:	ea49 0901 	orr.w	r9, r9, r1
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f4c:	b280      	uxth	r0, r0
 8001f4e:	2110      	movs	r1, #16
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f50:	f408 6870 	and.w	r8, r8, #3840	; 0xf00
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f54:	ea42 1606 	orr.w	r6, r2, r6, lsl #4
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001f58:	ea43 1505 	orr.w	r5, r3, r5, lsl #4
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001f5c:	ea48 0807 	orr.w	r8, r8, r7
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001f60:	9f1d      	ldr	r7, [sp, #116]	; 0x74
        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001f62:	f002 f825 	bl	8003fb0 <uint_to_float>
 8001f66:	ed87 0a00 	vstr	s0, [r7]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 8001f6a:	edd4 0a16 	vldr	s1, [r4, #88]	; 0x58
 8001f6e:	ed94 0a15 	vldr	s0, [r4, #84]	; 0x54
 8001f72:	4630      	mov	r0, r6
 8001f74:	210c      	movs	r1, #12
 8001f76:	f002 f81b 	bl	8003fb0 <uint_to_float>
 8001f7a:	ed87 0a01 	vstr	s0, [r7, #4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001f7e:	edd4 0a17 	vldr	s1, [r4, #92]	; 0x5c
 8001f82:	4648      	mov	r0, r9
 8001f84:	eeb0 0a48 	vmov.f32	s0, s16
 8001f88:	210c      	movs	r1, #12
 8001f8a:	f002 f811 	bl	8003fb0 <uint_to_float>
 8001f8e:	ed87 0a02 	vstr	s0, [r7, #8]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8001f92:	edd4 0a18 	vldr	s1, [r4, #96]	; 0x60
 8001f96:	4628      	mov	r0, r5
 8001f98:	eeb0 0a48 	vmov.f32	s0, s16
 8001f9c:	210c      	movs	r1, #12
 8001f9e:	f002 f807 	bl	8003fb0 <uint_to_float>
 8001fa2:	ed87 0a03 	vstr	s0, [r7, #12]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fa6:	edd4 0a03 	vldr	s1, [r4, #12]
 8001faa:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 8001fae:	edd4 7a11 	vldr	s15, [r4, #68]	; 0x44
 8001fb2:	ee60 0a87 	vmul.f32	s1, s1, s14
 8001fb6:	4640      	mov	r0, r8
 8001fb8:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8001fbc:	210c      	movs	r1, #12
 8001fbe:	eeb1 0a60 	vneg.f32	s0, s1
 8001fc2:	f001 fff5 	bl	8003fb0 <uint_to_float>

    }
 8001fc6:	ecbd 8b02 	vpop	{d8}
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001fca:	ed87 0a04 	vstr	s0, [r7, #16]
    }
 8001fce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001fd2:	b004      	add	sp, #16
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	20004514 	.word	0x20004514
 8001fdc:	00000000 	.word	0x00000000

08001fe0 <load_from_flash>:


/**
  * @brief  Loads floats and ints from flash memory into global arrays
  */
void load_from_flash(){
 8001fe0:	b410      	push	{r4}
 8001fe2:	4c16      	ldr	r4, [pc, #88]	; (800203c <load_from_flash+0x5c>)
 8001fe4:	f1c4 6000 	rsb	r0, r4, #134217728	; 0x8000000
 8001fe8:	4623      	mov	r3, r4
 8001fea:	f500 20fb 	add.w	r0, r0, #514048	; 0x7d800
 8001fee:	f504 7480 	add.w	r4, r4, #256	; 0x100
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
    	uint32_t address = FLOATS_ADDR + i*4;
    	uint64_t doubleWord = *((uint64_t*)(address));
 8001ff2:	18c2      	adds	r2, r0, r3
 8001ff4:	58c1      	ldr	r1, [r0, r3]
 8001ff6:	6852      	ldr	r2, [r2, #4]

    	float float1 = *((float*)(&word1));
    	float float2 = *((float*)(&word2));

    	__float_reg[i] =   float1;
    	__float_reg[i+1] = float2;
 8001ff8:	605a      	str	r2, [r3, #4]
    	__float_reg[i] =   float1;
 8001ffa:	6019      	str	r1, [r3, #0]
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 8001ffc:	3308      	adds	r3, #8
 8001ffe:	429c      	cmp	r4, r3
 8002000:	d1f7      	bne.n	8001ff2 <load_from_flash+0x12>
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <load_from_flash+0x60>)
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <load_from_flash+0x64>)

    }
    for(int i = 0;i<INTSCOUNT;i=i+2){
 8002006:	4810      	ldr	r0, [pc, #64]	; (8002048 <load_from_flash+0x68>)
 8002008:	1d11      	adds	r1, r2, #4
    	uint64_t doubleWord = *((uint64_t*)(address));

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;

		float int1 = *((int*)(&word1));
 800200a:	edd3 7a00 	vldr	s15, [r3]
 800200e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		float int2 = *((int*)(&word2));
 8002012:	edd3 7a01 	vldr	s15, [r3, #4]

		__int_reg[i] =   int1;
 8002016:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		float int2 = *((int*)(&word2));
 800201a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		__int_reg[i] =   int1;
 800201e:	ee17 4a10 	vmov	r4, s14
		__int_reg[i+1] = int2;
 8002022:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		__int_reg[i] =   int1;
 8002026:	50d4      	str	r4, [r2, r3]
		__int_reg[i+1] = int2;
 8002028:	ee17 4a90 	vmov	r4, s15
 800202c:	50cc      	str	r4, [r1, r3]
    for(int i = 0;i<INTSCOUNT;i=i+2){
 800202e:	3308      	adds	r3, #8
 8002030:	4283      	cmp	r3, r0
 8002032:	d1ea      	bne.n	800200a <load_from_flash+0x2a>
    }
}
 8002034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20004514 	.word	0x20004514
 8002040:	17f8f4d0 	.word	0x17f8f4d0
 8002044:	0807d900 	.word	0x0807d900
 8002048:	0807dd00 	.word	0x0807dd00

0800204c <save_to_flash>:
  * @brief  Saves floats and ints from global arrays into flash memory.
  * This should be done sparingly as it causes wear of flash memory and shortens it's lifespan.
  * Should it become necessary to perform this often, consider implementing some form of wear leveling.
  * @retval Zero when OK, nonzero when an error was encountered
  */
int save_to_flash(){
 800204c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204e:	b087      	sub	sp, #28

	HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 8002050:	f004 facc 	bl	80065ec <HAL_FLASH_Unlock>
	if(status!=HAL_OK) return 1;
 8002054:	b110      	cbz	r0, 800205c <save_to_flash+0x10>
 8002056:	2001      	movs	r0, #1
    }
    HAL_FLASH_Lock();
    HAL_FLASH_OB_Lock();
    printf("SaveToFlash All Ok\n");
    return 0;
}
 8002058:	b007      	add	sp, #28
 800205a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = HAL_FLASH_OB_Unlock();
 800205c:	f004 fae6 	bl	800662c <HAL_FLASH_OB_Unlock>
	if(status!=HAL_OK) return 2;
 8002060:	2800      	cmp	r0, #0
 8002062:	d134      	bne.n	80020ce <save_to_flash+0x82>
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002064:	2305      	movs	r3, #5
 8002066:	227b      	movs	r2, #123	; 0x7b
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 8002068:	a901      	add	r1, sp, #4
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800206a:	2400      	movs	r4, #0
 800206c:	2502      	movs	r5, #2
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 800206e:	a802      	add	r0, sp, #8
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002070:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002074:	e9cd 4502 	strd	r4, r5, [sp, #8]
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 8002078:	f004 fb24 	bl	80066c4 <HAL_FLASHEx_Erase>
    printf("Leaving erase flash.");
 800207c:	4827      	ldr	r0, [pc, #156]	; (800211c <save_to_flash+0xd0>)
 800207e:	f008 f9bf 	bl	800a400 <iprintf>
    return error;
 8002082:	9b01      	ldr	r3, [sp, #4]
    if(eraseError!=0xFFFFFFFF) return 3;
 8002084:	3301      	adds	r3, #1
 8002086:	d002      	beq.n	800208e <save_to_flash+0x42>
 8002088:	2003      	movs	r0, #3
}
 800208a:	b007      	add	sp, #28
 800208c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SR_ERRORS);
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <save_to_flash+0xd4>)
 8002090:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8002094:	611a      	str	r2, [r3, #16]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800209a:	f004 fae9 	bl	8006670 <FLASH_WaitForLastOperation>
    if(status!=HAL_OK) return 5;
 800209e:	bb90      	cbnz	r0, 8002106 <save_to_flash+0xba>
 80020a0:	4c20      	ldr	r4, [pc, #128]	; (8002124 <save_to_flash+0xd8>)
 80020a2:	4e21      	ldr	r6, [pc, #132]	; (8002128 <save_to_flash+0xdc>)
    for(int i=0;i<FLOATSCOUNT;i=i+2){
 80020a4:	4605      	mov	r5, r0
 80020a6:	e002      	b.n	80020ae <save_to_flash+0x62>
 80020a8:	3502      	adds	r5, #2
 80020aa:	2d40      	cmp	r5, #64	; 0x40
 80020ac:	d012      	beq.n	80020d4 <save_to_flash+0x88>
        uint64_t doubleWord = *((uint64_t*) (__float_reg + i)); //read two floats from array as one uint64
 80020ae:	1933      	adds	r3, r6, r4
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLOATS_ADDR + i*sizeof(float), doubleWord);
 80020b0:	4621      	mov	r1, r4
 80020b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b6:	2000      	movs	r0, #0
 80020b8:	f004 f9ea 	bl	8006490 <HAL_FLASH_Program>
        if(status!=HAL_OK) {printf("SaveToFlash fail writing float #%d", i);return 6;}
 80020bc:	3408      	adds	r4, #8
 80020be:	2800      	cmp	r0, #0
 80020c0:	d0f2      	beq.n	80020a8 <save_to_flash+0x5c>
 80020c2:	481a      	ldr	r0, [pc, #104]	; (800212c <save_to_flash+0xe0>)
 80020c4:	4629      	mov	r1, r5
 80020c6:	f008 f99b 	bl	800a400 <iprintf>
 80020ca:	2006      	movs	r0, #6
 80020cc:	e7c4      	b.n	8002058 <save_to_flash+0xc>
	if(status!=HAL_OK) return 2;
 80020ce:	2002      	movs	r0, #2
}
 80020d0:	b007      	add	sp, #28
 80020d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020d4:	4e16      	ldr	r6, [pc, #88]	; (8002130 <save_to_flash+0xe4>)
 80020d6:	4f17      	ldr	r7, [pc, #92]	; (8002134 <save_to_flash+0xe8>)
    for(int i=0;i<INTSCOUNT;i=i+2){
 80020d8:	4604      	mov	r4, r0
 80020da:	e003      	b.n	80020e4 <save_to_flash+0x98>
 80020dc:	3402      	adds	r4, #2
 80020de:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 80020e2:	d012      	beq.n	800210a <save_to_flash+0xbe>
        uint64_t doubleWord = *((uint64_t*) (__int_reg + i));
 80020e4:	19bb      	adds	r3, r7, r6
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, INTS_ADDR + i*sizeof(int), doubleWord);
 80020e6:	4631      	mov	r1, r6
 80020e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ec:	2000      	movs	r0, #0
 80020ee:	f004 f9cf 	bl	8006490 <HAL_FLASH_Program>
        if(status!=HAL_OK) {printf("SaveToFlash fail writing int #%d", i);return 7;}
 80020f2:	3608      	adds	r6, #8
 80020f4:	4605      	mov	r5, r0
 80020f6:	2800      	cmp	r0, #0
 80020f8:	d0f0      	beq.n	80020dc <save_to_flash+0x90>
 80020fa:	480f      	ldr	r0, [pc, #60]	; (8002138 <save_to_flash+0xec>)
 80020fc:	4621      	mov	r1, r4
 80020fe:	f008 f97f 	bl	800a400 <iprintf>
 8002102:	2007      	movs	r0, #7
 8002104:	e7a8      	b.n	8002058 <save_to_flash+0xc>
    if(status!=HAL_OK) return 5;
 8002106:	2005      	movs	r0, #5
 8002108:	e7a6      	b.n	8002058 <save_to_flash+0xc>
    HAL_FLASH_Lock();
 800210a:	f004 fa83 	bl	8006614 <HAL_FLASH_Lock>
    HAL_FLASH_OB_Lock();
 800210e:	f004 faa1 	bl	8006654 <HAL_FLASH_OB_Lock>
    printf("SaveToFlash All Ok\n");
 8002112:	480a      	ldr	r0, [pc, #40]	; (800213c <save_to_flash+0xf0>)
 8002114:	f008 fa10 	bl	800a538 <puts>
    return 0;
 8002118:	4628      	mov	r0, r5
 800211a:	e79d      	b.n	8002058 <save_to_flash+0xc>
 800211c:	0800e500 	.word	0x0800e500
 8002120:	40022000 	.word	0x40022000
 8002124:	0807d800 	.word	0x0807d800
 8002128:	17f86d14 	.word	0x17f86d14
 800212c:	0800e518 	.word	0x0800e518
 8002130:	0807d900 	.word	0x0807d900
 8002134:	17f8f4d0 	.word	0x17f8f4d0
 8002138:	0800e53c 	.word	0x0800e53c
 800213c:	0800e560 	.word	0x0800e560

08002140 <set_dtc>:

	//printf("foc setDtcs: %f %f %f \n\r", dtc_u, dtc_v, dtc_w);


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002140:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <set_dtc+0x94>)
	float dtc_u = controller->dtc_u;
 8002142:	ed90 6a19 	vldr	s12, [r0, #100]	; 0x64
	float dtc_v = controller->dtc_v;
 8002146:	ed90 7a1a 	vldr	s14, [r0, #104]	; 0x68
	float dtc_w = controller->dtc_w;
 800214a:	edd0 5a1b 	vldr	s11, [r0, #108]	; 0x6c
	if(!PHASE_ORDER){
 800214e:	681b      	ldr	r3, [r3, #0]
		dtc_u = 1.0f - controller->dtc_u;
 8002150:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002154:	ee37 6ac6 	vsub.f32	s12, s15, s12
		dtc_v = 1.0f - controller->dtc_v;
 8002158:	ee77 6ac7 	vsub.f32	s13, s15, s14
		dtc_w = 1.0f - controller->dtc_w;
 800215c:	ee77 7ae5 	vsub.f32	s15, s15, s11
	if(!PHASE_ORDER){
 8002160:	bb03      	cbnz	r3, 80021a4 <set_dtc+0x64>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002162:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <set_dtc+0x98>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800216a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800216e:	ee27 7a06 	vmul.f32	s14, s14, s12
 8002172:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002176:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 800217a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800217e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002182:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002186:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800218a:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
		 * 				ch_w <- dtc_v  | ch_u <- dtc_v
		 * 				ch_v <- dtc_w  | ch_w <- dtc_w
		 */
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800218e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002192:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800219a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800219e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
}
 80021a2:	4770      	bx	lr
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 80021a4:	4b0c      	ldr	r3, [pc, #48]	; (80021d8 <set_dtc+0x98>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021ac:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021b0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80021b4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80021b8:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 80021bc:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021c0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80021c8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80021cc:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
 80021d0:	e7dd      	b.n	800218e <set_dtc+0x4e>
 80021d2:	bf00      	nop
 80021d4:	2000cdd0 	.word	0x2000cdd0
 80021d8:	2000d340 	.word	0x2000d340

080021dc <analog_sample>:
	/* Sample ADCs */

	//ADC sampling attempt to move closer to Ben's code

	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80021dc:	4b25      	ldr	r3, [pc, #148]	; (8002274 <analog_sample+0x98>)
 80021de:	681b      	ldr	r3, [r3, #0]
void analog_sample (ControllerStruct *controller){
 80021e0:	b510      	push	{r4, lr}
 80021e2:	4604      	mov	r4, r0
	if(!PHASE_ORDER){
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d13c      	bne.n	8002262 <analog_sample+0x86>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80021e8:	4823      	ldr	r0, [pc, #140]	; (8002278 <analog_sample+0x9c>)
 80021ea:	f002 fe7d 	bl	8004ee8 <HAL_ADC_GetValue>
 80021ee:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80021f0:	4822      	ldr	r0, [pc, #136]	; (800227c <analog_sample+0xa0>)
 80021f2:	f002 fe79 	bl	8004ee8 <HAL_ADC_GetValue>
 80021f6:	60a0      	str	r0, [r4, #8]
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
		//adc_ch_ic = ADC_CH_IB;
	}

	HAL_ADC_Start(&ADC_CH_IA);
 80021f8:	481f      	ldr	r0, [pc, #124]	; (8002278 <analog_sample+0x9c>)
 80021fa:	f003 faa7 	bl	800574c <HAL_ADC_Start>
	HAL_ADC_Start(&ADC_CH_IB);
 80021fe:	481f      	ldr	r0, [pc, #124]	; (800227c <analog_sample+0xa0>)
 8002200:	f003 faa4 	bl	800574c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_IA, HAL_MAX_DELAY);
 8002204:	f04f 31ff 	mov.w	r1, #4294967295
 8002208:	481b      	ldr	r0, [pc, #108]	; (8002278 <analog_sample+0x9c>)
 800220a:	f002 fdcb 	bl	8004da4 <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&ADC_CH_IB, HAL_MAX_DELAY);
 800220e:	f04f 31ff 	mov.w	r1, #4294967295
 8002212:	481a      	ldr	r0, [pc, #104]	; (800227c <analog_sample+0xa0>)
 8002214:	f002 fdc6 	bl	8004da4 <HAL_ADC_PollForConversion>

	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002218:	6862      	ldr	r2, [r4, #4]
 800221a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800221e:	68a3      	ldr	r3, [r4, #8]
 8002220:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002224:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002280 <analog_sample+0xa4>
 8002228:	1a12      	subs	r2, r2, r0
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800222a:	1a5b      	subs	r3, r3, r1
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 800222c:	ee07 2a10 	vmov	s14, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002230:	ee07 3a90 	vmov	s15, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002234:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 800223c:	ee27 7a26 	vmul.f32	s14, s14, s13
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002240:	ee67 7aa6 	vmul.f32	s15, s15, s13
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 8002244:	ed84 7a08 	vstr	s14, [r4, #32]
	//filter_currents(controller->i_a_un, controller->i_b_un, &controller->i_a, &controller->i_b);
	controller->i_a = controller->i_a_un;
	controller->i_b = controller->i_b_un;


	controller->i_c = -controller->i_a - controller->i_b;
 8002248:	ee77 6a27 	vadd.f32	s13, s14, s15
	controller->i_a = controller->i_a_un;
 800224c:	ed84 7a05 	vstr	s14, [r4, #20]
	controller->i_c = -controller->i_a - controller->i_b;
 8002250:	eeb1 7a66 	vneg.f32	s14, s13
 8002254:	ed84 7a07 	vstr	s14, [r4, #28]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002258:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	controller->i_b = controller->i_b_un;
 800225c:	edc4 7a06 	vstr	s15, [r4, #24]


    //vbus raw reading moved to interrupt
}
 8002260:	bd10      	pop	{r4, pc}
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002262:	4806      	ldr	r0, [pc, #24]	; (800227c <analog_sample+0xa0>)
 8002264:	f002 fe40 	bl	8004ee8 <HAL_ADC_GetValue>
 8002268:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800226a:	4803      	ldr	r0, [pc, #12]	; (8002278 <analog_sample+0x9c>)
 800226c:	f002 fe3c 	bl	8004ee8 <HAL_ADC_GetValue>
 8002270:	60a0      	str	r0, [r4, #8]
 8002272:	e7c1      	b.n	80021f8 <analog_sample+0x1c>
 8002274:	2000cdd0 	.word	0x2000cdd0
 8002278:	20004130 	.word	0x20004130
 800227c:	200040c4 	.word	0x200040c4
 8002280:	3ca50000 	.word	0x3ca50000

08002284 <svm>:
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);


    }

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	ed2d 8b0a 	vpush	{d8-d12}
 800228a:	eef0 9a60 	vmov.f32	s19, s1
 800228e:	eeb0 9a41 	vmov.f32	s18, s2
 8002292:	eeb0 ca40 	vmov.f32	s24, s0
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002296:	eeb0 0a60 	vmov.f32	s0, s1
 800229a:	eef0 0a41 	vmov.f32	s1, s2
 800229e:	eeb0 1a61 	vmov.f32	s2, s3
void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80022a2:	eef0 8a61 	vmov.f32	s17, s3
 80022a6:	4606      	mov	r6, r0
 80022a8:	460d      	mov	r5, r1
 80022aa:	4614      	mov	r4, r2
    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80022ac:	f001 fe4a 	bl	8003f44 <fminf3>
 80022b0:	eeb0 1a68 	vmov.f32	s2, s17
 80022b4:	eef0 0a49 	vmov.f32	s1, s18
 80022b8:	eeb0 8a40 	vmov.f32	s16, s0
 80022bc:	eeb0 0a69 	vmov.f32	s0, s19
 80022c0:	f001 fe28 	bl	8003f14 <fmaxf3>
 80022c4:	eddf 7a21 	vldr	s15, [pc, #132]	; 800234c <svm+0xc8>
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80022c8:	ed9f ba21 	vldr	s22, [pc, #132]	; 8002350 <svm+0xcc>
 80022cc:	eddf aa21 	vldr	s21, [pc, #132]	; 8002354 <svm+0xd0>
 80022d0:	ed9f aa21 	vldr	s20, [pc, #132]	; 8002358 <svm+0xd4>
 80022d4:	eec7 ba8c 	vdiv.f32	s23, s15, s24
    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80022d8:	ee38 8a00 	vadd.f32	s16, s16, s0
    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80022dc:	eeb6 ca00 	vmov.f32	s24, #96	; 0x3f000000  0.5
 80022e0:	eee8 9a4c 	vfms.f32	s19, s16, s24
 80022e4:	eeb0 0a4b 	vmov.f32	s0, s22
 80022e8:	eef0 0a6a 	vmov.f32	s1, s21
 80022ec:	eea9 0aab 	vfma.f32	s0, s19, s23
 80022f0:	f001 fe00 	bl	8003ef4 <fast_fmaxf>
 80022f4:	eeb1 8a48 	vneg.f32	s16, s16
 80022f8:	eef0 0a4a 	vmov.f32	s1, s20
 80022fc:	f001 fe02 	bl	8003f04 <fast_fminf>
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002300:	eea8 9a0c 	vfma.f32	s18, s16, s24
    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002304:	ed86 0a00 	vstr	s0, [r6]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002308:	eeb0 0a4b 	vmov.f32	s0, s22
 800230c:	eef0 0a6a 	vmov.f32	s1, s21
 8002310:	eea9 0a2b 	vfma.f32	s0, s18, s23
 8002314:	f001 fdee 	bl	8003ef4 <fast_fmaxf>
 8002318:	eef0 0a4a 	vmov.f32	s1, s20
 800231c:	f001 fdf2 	bl	8003f04 <fast_fminf>
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002320:	eee8 8a0c 	vfma.f32	s17, s16, s24
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002324:	ed85 0a00 	vstr	s0, [r5]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002328:	eeb0 0a4b 	vmov.f32	s0, s22
 800232c:	eef0 0a6a 	vmov.f32	s1, s21
 8002330:	eea8 0aab 	vfma.f32	s0, s17, s23
 8002334:	f001 fdde 	bl	8003ef4 <fast_fmaxf>
 8002338:	eef0 0a4a 	vmov.f32	s1, s20
 800233c:	f001 fde2 	bl	8003f04 <fast_fminf>

    }
 8002340:	ecbd 8b0a 	vpop	{d8-d12}
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002344:	ed84 0a00 	vstr	s0, [r4]
    }
 8002348:	bd70      	pop	{r4, r5, r6, pc}
 800234a:	bf00      	nop
 800234c:	3f133333 	.word	0x3f133333
 8002350:	3ef0a3d7 	.word	0x3ef0a3d7
 8002354:	00000000 	.word	0x00000000
 8002358:	3f70a3d7 	.word	0x3f70a3d7

0800235c <zero_current>:

void zero_current(ControllerStruct *controller){
 800235c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
    int adc_b_offset = 0;
    int n = 1000;
    controller->dtc_u = 0.f;
 8002360:	2300      	movs	r3, #0
void zero_current(ControllerStruct *controller){
 8002362:	ed2d 8b02 	vpush	{d8}
    int adc_b_offset = 0;
 8002366:	f04f 0800 	mov.w	r8, #0
    controller->dtc_u = 0.f;
 800236a:	6643      	str	r3, [r0, #100]	; 0x64
    controller->dtc_v = 0.f;
 800236c:	6683      	str	r3, [r0, #104]	; 0x68
    controller->dtc_w = 0.f;
 800236e:	66c3      	str	r3, [r0, #108]	; 0x6c
void zero_current(ControllerStruct *controller){
 8002370:	4604      	mov	r4, r0
 8002372:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002458 <zero_current+0xfc>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002376:	4f34      	ldr	r7, [pc, #208]	; (8002448 <zero_current+0xec>)
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002378:	4d34      	ldr	r5, [pc, #208]	; (800244c <zero_current+0xf0>)
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 800237a:	ed9f 8a35 	vldr	s16, [pc, #212]	; 8002450 <zero_current+0xf4>
    set_dtc(controller);
 800237e:	f7ff fedf 	bl	8002140 <set_dtc>
    int adc_a_offset = 0;
 8002382:	46c1      	mov	r9, r8
    set_dtc(controller);
 8002384:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8002388:	e03c      	b.n	8002404 <zero_current+0xa8>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800238a:	f002 fdad 	bl	8004ee8 <HAL_ADC_GetValue>
 800238e:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002390:	4638      	mov	r0, r7
 8002392:	f002 fda9 	bl	8004ee8 <HAL_ADC_GetValue>
 8002396:	60a0      	str	r0, [r4, #8]
	HAL_ADC_Start(&ADC_CH_IA);
 8002398:	4628      	mov	r0, r5
 800239a:	f003 f9d7 	bl	800574c <HAL_ADC_Start>
	HAL_ADC_Start(&ADC_CH_IB);
 800239e:	4638      	mov	r0, r7
 80023a0:	f003 f9d4 	bl	800574c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_IA, HAL_MAX_DELAY);
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	4628      	mov	r0, r5
 80023aa:	f002 fcfb 	bl	8004da4 <HAL_ADC_PollForConversion>
	HAL_ADC_PollForConversion(&ADC_CH_IB, HAL_MAX_DELAY);
 80023ae:	f04f 31ff 	mov.w	r1, #4294967295
 80023b2:	4638      	mov	r0, r7
 80023b4:	f002 fcf6 	bl	8004da4 <HAL_ADC_PollForConversion>
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023b8:	6860      	ldr	r0, [r4, #4]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023ba:	68a1      	ldr	r1, [r4, #8]
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023bc:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023c0:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023c4:	1a82      	subs	r2, r0, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023c6:	1acb      	subs	r3, r1, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023c8:	ee07 2a10 	vmov	s14, r2
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023cc:	ee07 3a90 	vmov	s15, r3
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023d8:	ee27 7a08 	vmul.f32	s14, s14, s16
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023dc:	ee67 7a88 	vmul.f32	s15, s15, s16

    for (int i = 0; i<n; i++){               // Average n samples
 80023e0:	3e01      	subs	r6, #1
	controller->i_c = -controller->i_a - controller->i_b;
 80023e2:	ee77 6a27 	vadd.f32	s13, s14, s15
    	analog_sample(controller);
    	adc_a_offset +=  controller->adc_a_raw;
 80023e6:	4481      	add	r9, r0
	controller->i_c = -controller->i_a - controller->i_b;
 80023e8:	eef1 6a66 	vneg.f32	s13, s13
	controller->i_a_un = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);
 80023ec:	ed84 7a08 	vstr	s14, [r4, #32]
	controller->i_a = controller->i_a_un;
 80023f0:	ed84 7a05 	vstr	s14, [r4, #20]
    	adc_b_offset += controller->adc_b_raw;
 80023f4:	4488      	add	r8, r1
	controller->i_c = -controller->i_a - controller->i_b;
 80023f6:	edc4 6a07 	vstr	s13, [r4, #28]
	controller->i_b_un = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80023fa:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	controller->i_b = controller->i_b_un;
 80023fe:	edc4 7a06 	vstr	s15, [r4, #24]
    for (int i = 0; i<n; i++){               // Average n samples
 8002402:	d00d      	beq.n	8002420 <zero_current+0xc4>
	if(!PHASE_ORDER){
 8002404:	f8da 3000 	ldr.w	r3, [sl]
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002408:	4628      	mov	r0, r5
	if(!PHASE_ORDER){
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0bd      	beq.n	800238a <zero_current+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 800240e:	4638      	mov	r0, r7
 8002410:	f002 fd6a 	bl	8004ee8 <HAL_ADC_GetValue>
 8002414:	6060      	str	r0, [r4, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002416:	4628      	mov	r0, r5
 8002418:	f002 fd66 	bl	8004ee8 <HAL_ADC_GetValue>
 800241c:	60a0      	str	r0, [r4, #8]
 800241e:	e7bb      	b.n	8002398 <zero_current+0x3c>
     }
    controller->adc_a_offset = adc_a_offset/n;
    controller->adc_b_offset = adc_b_offset/n;

    }
 8002420:	ecbd 8b02 	vpop	{d8}
    controller->adc_a_offset = adc_a_offset/n;
 8002424:	490b      	ldr	r1, [pc, #44]	; (8002454 <zero_current+0xf8>)
 8002426:	ea4f 72e9 	mov.w	r2, r9, asr #31
 800242a:	fb81 3009 	smull	r3, r0, r1, r9
    controller->adc_b_offset = adc_b_offset/n;
 800242e:	fb81 3108 	smull	r3, r1, r1, r8
 8002432:	ea4f 73e8 	mov.w	r3, r8, asr #31
    controller->adc_a_offset = adc_a_offset/n;
 8002436:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
    controller->adc_b_offset = adc_b_offset/n;
 800243a:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 800243e:	e9c4 2327 	strd	r2, r3, [r4, #156]	; 0x9c
    }
 8002442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002446:	bf00      	nop
 8002448:	200040c4 	.word	0x200040c4
 800244c:	20004130 	.word	0x20004130
 8002450:	3ca50000 	.word	0x3ca50000
 8002454:	10624dd3 	.word	0x10624dd3
 8002458:	2000cdd0 	.word	0x2000cdd0

0800245c <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 800245c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    controller->ki_q = KI_Q;
    controller->k_d = K_SCALE*I_BW;
    controller->k_q = K_SCALE*I_BW;
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
    controller->ki_fw = .1f*controller->ki_d;
    controller->phase_order = PHASE_ORDER;
 8002460:	492b      	ldr	r1, [pc, #172]	; (8002510 <init_controller_params+0xb4>)
	controller->ki_d = KI_D;
 8002462:	4b2c      	ldr	r3, [pc, #176]	; (8002514 <init_controller_params+0xb8>)
    controller->k_d = K_SCALE*I_BW;
 8002464:	4d2c      	ldr	r5, [pc, #176]	; (8002518 <init_controller_params+0xbc>)
    controller->phase_order = PHASE_ORDER;
 8002466:	6809      	ldr	r1, [r1, #0]
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002468:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800251c <init_controller_params+0xc0>
    controller->k_d = K_SCALE*I_BW;
 800246c:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8002520 <init_controller_params+0xc4>
    controller->ki_fw = .1f*controller->ki_d;
 8002470:	4c2c      	ldr	r4, [pc, #176]	; (8002524 <init_controller_params+0xc8>)
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002472:	4a2d      	ldr	r2, [pc, #180]	; (8002528 <init_controller_params+0xcc>)
 8002474:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8002534 <init_controller_params+0xd8>
 8002478:	4f2c      	ldr	r7, [pc, #176]	; (800252c <init_controller_params+0xd0>)
void init_controller_params(ControllerStruct *controller){
 800247a:	ed2d 8b02 	vpush	{d8}
	controller->ki_d = KI_D;
 800247e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    controller->ki_q = KI_Q;
 8002482:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    controller->k_d = K_SCALE*I_BW;
 8002486:	edd5 7a02 	vldr	s15, [r5, #8]
 800248a:	ed9f 8a29 	vldr	s16, [pc, #164]	; 8002530 <init_controller_params+0xd4>
    controller->ki_fw = .1f*controller->ki_d;
 800248e:	f8c0 408c 	str.w	r4, [r0, #140]	; 0x8c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002492:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 8002496:	eee7 6a87 	vfma.f32	s13, s15, s14
    controller->phase_order = PHASE_ORDER;
 800249a:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
 800249e:	f500 7580 	add.w	r5, r0, #256	; 0x100
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024a2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80024a6:	ee86 7a26 	vdiv.f32	s14, s12, s13
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 80024aa:	2401      	movs	r4, #1
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 80024ac:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 80024b0:	2600      	movs	r6, #0
 80024b2:	f8c0 20fc 	str.w	r2, [r0, #252]	; 0xfc
    controller->k_d = K_SCALE*I_BW;
 80024b6:	ee67 7aa5 	vmul.f32	s15, s15, s11
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024ba:	ee37 7a06 	vadd.f32	s14, s14, s12
    controller->k_d = K_SCALE*I_BW;
 80024be:	edc0 7a1f 	vstr	s15, [r0, #124]	; 0x7c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 80024c2:	ed80 7a24 	vstr	s14, [r0, #144]	; 0x90
    controller->k_q = K_SCALE*I_BW;
 80024c6:	edc0 7a20 	vstr	s15, [r0, #128]	; 0x80
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 80024ca:	ee07 4a90 	vmov	s15, r4
 80024ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024d2:	3401      	adds	r4, #1
 80024d4:	ee67 7a88 	vmul.f32	s15, s15, s16
 80024d8:	ee17 0a90 	vmov	r0, s15
 80024dc:	f7fe f85c 	bl	8000598 <__aeabi_f2d>
 80024e0:	ec41 0b10 	vmov	d0, r0, r1
 80024e4:	f00b fc9c 	bl	800de20 <exp>
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 80024e8:	4642      	mov	r2, r8
 80024ea:	ec51 0b10 	vmov	r0, r1, d0
 80024ee:	464b      	mov	r3, r9
 80024f0:	f7fe f8aa 	bl	8000648 <__aeabi_dmul>
 80024f4:	4632      	mov	r2, r6
 80024f6:	463b      	mov	r3, r7
 80024f8:	f7fd fef0 	bl	80002dc <__adddf3>
 80024fc:	f7fe fb9c 	bl	8000c38 <__aeabi_d2f>
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002500:	2c80      	cmp	r4, #128	; 0x80
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002502:	f845 0b04 	str.w	r0, [r5], #4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002506:	d1e0      	bne.n	80024ca <init_controller_params+0x6e>
    }

    }
 8002508:	ecbd 8b02 	vpop	{d8}
 800250c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002510:	2000cdd0 	.word	0x2000cdd0
 8002514:	3d3851ec 	.word	0x3d3851ec
 8002518:	20004514 	.word	0x20004514
 800251c:	3983c498 	.word	0x3983c498
 8002520:	38d1b717 	.word	0x38d1b717
 8002524:	3b9374bd 	.word	0x3b9374bd
 8002528:	400ccccd 	.word	0x400ccccd
 800252c:	3ff00000 	.word	0x3ff00000
 8002530:	be79ffff 	.word	0xbe79ffff
 8002534:	3ff33333 	.word	0x3ff33333

08002538 <reset_foc>:

void reset_foc(ControllerStruct *controller){

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002538:	4a1a      	ldr	r2, [pc, #104]	; (80025a4 <reset_foc+0x6c>)
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
 8002540:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002544:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002548:	ee27 7a26 	vmul.f32	s14, s14, s13
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
    controller->i_d_des = 0;
 800254c:	2300      	movs	r3, #0
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 800254e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
    controller->q_int = 0;
    controller->d_int = 0;
    controller->v_q = 0;
    controller->v_d = 0;
    controller->fw_int = 0;
    controller->otw_flag = 0;
 8002552:	2100      	movs	r1, #0
	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002554:	ed82 7a0f 	vstr	s14, [r2, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002558:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
 800255c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002560:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002564:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002568:	ed82 7a0d 	vstr	s14, [r2, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 800256c:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8002570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002574:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800257c:	edc2 7a0e 	vstr	s15, [r2, #56]	; 0x38
    controller->otw_flag = 0;
 8002580:	f8c0 10f4 	str.w	r1, [r0, #244]	; 0xf4
    controller->i_d_des = 0;
 8002584:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
    controller->i_q_des = 0;
 8002588:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
    controller->i_d = 0;
 800258c:	6483      	str	r3, [r0, #72]	; 0x48
    controller->i_q = 0;
 800258e:	64c3      	str	r3, [r0, #76]	; 0x4c
    controller->i_q_filt = 0;
 8002590:	6503      	str	r3, [r0, #80]	; 0x50
    controller->q_int = 0;
 8002592:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    controller->d_int = 0;
 8002596:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    controller->v_q = 0;
 800259a:	6603      	str	r3, [r0, #96]	; 0x60
    controller->v_d = 0;
 800259c:	65c3      	str	r3, [r0, #92]	; 0x5c
    controller->fw_int = 0;
 800259e:	f8c0 30f0 	str.w	r3, [r0, #240]	; 0xf0

    }
 80025a2:	4770      	bx	lr
 80025a4:	2000d340 	.word	0x2000d340

080025a8 <field_weaken>:

void field_weaken(ControllerStruct *controller)
{
       /// Field Weakening ///

       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025a8:	edd0 7a3a 	vldr	s15, [r0, #232]	; 0xe8
 80025ac:	edd0 6a3b 	vldr	s13, [r0, #236]	; 0xec
 80025b0:	ed90 0a3c 	vldr	s0, [r0, #240]	; 0xf0
 80025b4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002618 <field_weaken+0x70>
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 80025b8:	eddf 0a18 	vldr	s1, [pc, #96]	; 800261c <field_weaken+0x74>
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
{
 80025c0:	b510      	push	{r4, lr}
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025c2:	eea7 0a87 	vfma.f32	s0, s15, s14
{
 80025c6:	4604      	mov	r4, r0
 80025c8:	ed2d 8b02 	vpush	{d8}
       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 80025cc:	ed80 0a3c 	vstr	s0, [r0, #240]	; 0xf0
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 80025d0:	f001 fc98 	bl	8003f04 <fast_fminf>
 80025d4:	4b12      	ldr	r3, [pc, #72]	; (8002620 <field_weaken+0x78>)
 80025d6:	edd3 0a06 	vldr	s1, [r3, #24]
 80025da:	eef1 0a60 	vneg.f32	s1, s1
 80025de:	f001 fc89 	bl	8003ef4 <fast_fmaxf>
       controller->i_d_des = controller->fw_int;
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80025e2:	ed94 7a3e 	vldr	s14, [r4, #248]	; 0xf8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 80025e6:	ed84 0a3c 	vstr	s0, [r4, #240]	; 0xf0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80025ea:	ee60 7a40 	vnmul.f32	s15, s0, s0
       controller->i_d_des = controller->fw_int;
 80025ee:	ed84 0a2b 	vstr	s0, [r4, #172]	; 0xac
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80025f2:	eee7 7a07 	vfma.f32	s15, s14, s14
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 80025f6:	ed94 0a2c 	vldr	s0, [r4, #176]	; 0xb0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80025fa:	eeb1 8ae7 	vsqrt.f32	s16, s15
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 80025fe:	eef0 0a48 	vmov.f32	s1, s16
 8002602:	f001 fc7f 	bl	8003f04 <fast_fminf>
 8002606:	eef1 0a48 	vneg.f32	s1, s16
 800260a:	f001 fc73 	bl	8003ef4 <fast_fmaxf>


}
 800260e:	ecbd 8b02 	vpop	{d8}
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002612:	ed84 0a2c 	vstr	s0, [r4, #176]	; 0xb0
}
 8002616:	bd10      	pop	{r4, pc}
 8002618:	3ba3d70a 	.word	0x3ba3d70a
 800261c:	00000000 	.word	0x00000000
 8002620:	20004514 	.word	0x20004514

08002624 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002624:	b538      	push	{r3, r4, r5, lr}
 8002626:	ed2d 8b08 	vpush	{d8-d11}
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 800262a:	edd1 9a17 	vldr	s19, [r1, #92]	; 0x5c
		controller->dtheta_elec = encoder->elec_velocity;
 800262e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002630:	4d9f      	ldr	r5, [pc, #636]	; (80028b0 <commutate+0x28c>)
 8002632:	ed91 6a18 	vldr	s12, [r1, #96]	; 0x60
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002636:	edd1 6a03 	vldr	s13, [r1, #12]
		controller->dtheta_elec = encoder->elec_velocity;
 800263a:	6403      	str	r3, [r0, #64]	; 0x40
		controller->theta_elec = encoder->elec_angle;
 800263c:	edc0 9a0e 	vstr	s19, [r0, #56]	; 0x38
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002640:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002644:	ed90 aa05 	vldr	s20, [r0, #20]
 8002648:	ed90 ba06 	vldr	s22, [r0, #24]
 800264c:	edd0 aa07 	vldr	s21, [r0, #28]
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002650:	ed9f 9a98 	vldr	s18, [pc, #608]	; 80028b4 <commutate+0x290>
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 8002654:	eec6 7a07 	vdiv.f32	s15, s12, s14
{
 8002658:	4604      	mov	r4, r0
    float cf = cos_lut(theta);
 800265a:	eeb0 0a69 	vmov.f32	s0, s19
		controller->dtheta_mech = encoder->velocity/GR;    //ben bugfix change * to /
 800265e:	edc0 7a0f 	vstr	s15, [r0, #60]	; 0x3c
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002662:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44
 8002666:	eec6 7a87 	vdiv.f32	s15, s13, s14
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 800266a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 800266e:	edc0 7a0d 	vstr	s15, [r0, #52]	; 0x34
    float cf = cos_lut(theta);
 8002672:	f001 fcd9 	bl	8004028 <cos_lut>
 8002676:	eeb0 8a40 	vmov.f32	s16, s0
    float sf = sin_lut(theta);
 800267a:	eeb0 0a69 	vmov.f32	s0, s19
 800267e:	f001 fcad 	bl	8003fdc <sin_lut>
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002682:	ee68 5a09 	vmul.f32	s11, s16, s18
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002686:	ee28 5ac8 	vnmul.f32	s10, s17, s16
 800268a:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80028b8 <commutate+0x294>
 800268e:	eddf 4a8b 	vldr	s9, [pc, #556]	; 80028bc <commutate+0x298>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002692:	edd4 6a0b 	vldr	s13, [r4, #44]	; 0x2c
 8002696:	ed9f 3a8a 	vldr	s6, [pc, #552]	; 80028c0 <commutate+0x29c>
 800269a:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800269e:	ed9f 6a89 	vldr	s12, [pc, #548]	; 80028c4 <commutate+0x2a0>
 80026a2:	ed94 4a14 	vldr	s8, [r4, #80]	; 0x50
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026a6:	eef0 7a65 	vmov.f32	s15, s11
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026aa:	eef0 2a45 	vmov.f32	s5, s10
 80026ae:	eee0 2a07 	vfma.f32	s5, s0, s14

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 80026b2:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
 80026b6:	f104 00ac 	add.w	r0, r4, #172	; 0xac
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026ba:	eee0 7a28 	vfma.f32	s15, s0, s17
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026be:	eea0 5a09 	vfma.f32	s10, s0, s18
 80026c2:	ee2a 7aa2 	vmul.f32	s14, s21, s5
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026c6:	ee6b 7a27 	vmul.f32	s15, s22, s15
 80026ca:	eed0 5a28 	vfnms.f32	s11, s0, s17
 80026ce:	eeea 7a40 	vfms.f32	s15, s20, s0
 80026d2:	eeab 7a05 	vfma.f32	s14, s22, s10
 80026d6:	eeea 7aa5 	vfma.f32	s15, s21, s11
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026da:	eeaa 7a08 	vfma.f32	s14, s20, s16
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026de:	ee67 7aa4 	vmul.f32	s15, s15, s9
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80026e2:	ee27 7a24 	vmul.f32	s14, s14, s9
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80026e6:	ee66 6a83 	vmul.f32	s13, s13, s6
 80026ea:	ed9f 3a77 	vldr	s6, [pc, #476]	; 80028c8 <commutate+0x2a4>
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 80026ee:	edd4 4a15 	vldr	s9, [r4, #84]	; 0x54
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80026f2:	ed9f 5a76 	vldr	s10, [pc, #472]	; 80028cc <commutate+0x2a8>
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80026f6:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80026fa:	eee3 6a83 	vfma.f32	s13, s7, s6
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80026fe:	ee67 7a86 	vmul.f32	s15, s15, s12
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002702:	ee27 6a06 	vmul.f32	s12, s14, s12
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002706:	eee4 7a05 	vfma.f32	s15, s8, s10
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 800270a:	eea4 6a85 	vfma.f32	s12, s9, s10
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800270e:	eddf 5a70 	vldr	s11, [pc, #448]	; 80028d0 <commutate+0x2ac>
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002712:	ed84 6a15 	vstr	s12, [r4, #84]	; 0x54
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002716:	ee66 5aa5 	vmul.f32	s11, s13, s11
       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800271a:	edc4 7a14 	vstr	s15, [r4, #80]	; 0x50
       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800271e:	edc4 5a3a 	vstr	s11, [r4, #232]	; 0xe8
    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002722:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002726:	edc4 6a0c 	vstr	s13, [r4, #48]	; 0x30
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 800272a:	ed95 0a03 	vldr	s0, [r5, #12]
 800272e:	ed84 0a3e 	vstr	s0, [r4, #248]	; 0xf8
       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002732:	f001 fc1f 	bl	8003f74 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002736:	edd4 6a12 	vldr	s13, [r4, #72]	; 0x48
 800273a:	edd4 9a2b 	vldr	s19, [r4, #172]	; 0xac

       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800273e:	edd4 7a1f 	vldr	s15, [r4, #124]	; 0x7c
 8002742:	ed94 0a25 	vldr	s0, [r4, #148]	; 0x94
       float i_q_error = controller->i_q_des - controller->i_q;
 8002746:	ed94 7a13 	vldr	s14, [r4, #76]	; 0x4c
 800274a:	ed94 8a2c 	vldr	s16, [r4, #176]	; 0xb0
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 800274e:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       float i_d_error = controller->i_d_des - controller->i_d;
 8002752:	ee79 9ae6 	vsub.f32	s19, s19, s13
       float i_q_error = controller->i_q_des - controller->i_q;
 8002756:	ee38 8a47 	vsub.f32	s16, s16, s14
       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800275a:	eea7 0aa9 	vfma.f32	s0, s15, s19
 800275e:	ed84 0a17 	vstr	s0, [r4, #92]	; 0x5c
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002762:	f001 fbcf 	bl	8003f04 <fast_fminf>
 8002766:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 800276a:	eef1 0a60 	vneg.f32	s1, s1
 800276e:	f001 fbc1 	bl	8003ef4 <fast_fmaxf>

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002772:	edd4 6a21 	vldr	s13, [r4, #132]	; 0x84
 8002776:	ed94 7a1f 	vldr	s14, [r4, #124]	; 0x7c
 800277a:	edd4 7a25 	vldr	s15, [r4, #148]	; 0x94
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 800277e:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002782:	ed84 0a17 	vstr	s0, [r4, #92]	; 0x5c
       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002786:	ee27 7a26 	vmul.f32	s14, s14, s13
 800278a:	eee7 7a29 	vfma.f32	s15, s14, s19
 800278e:	edc4 7a25 	vstr	s15, [r4, #148]	; 0x94
 8002792:	eeb0 0a67 	vmov.f32	s0, s15
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8002796:	f001 fbb5 	bl	8003f04 <fast_fminf>
 800279a:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 800279e:	eef1 0a60 	vneg.f32	s1, s1
 80027a2:	f001 fba7 	bl	8003ef4 <fast_fmaxf>
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027a6:	ed94 6a20 	vldr	s12, [r4, #128]	; 0x80
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027aa:	edd4 6a22 	vldr	s13, [r4, #136]	; 0x88
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027ae:	ed94 7a26 	vldr	s14, [r4, #152]	; 0x98
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027b2:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 80027b6:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80027ba:	ed84 0a25 	vstr	s0, [r4, #148]	; 0x94
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027be:	ee66 6a26 	vmul.f32	s13, s12, s13
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027c2:	eef0 5a47 	vmov.f32	s11, s14
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027c6:	ee67 7ae7 	vnmul.f32	s15, s15, s15
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027ca:	eee6 5a08 	vfma.f32	s11, s12, s16
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027ce:	eea6 7a88 	vfma.f32	s14, s13, s16
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027d2:	eee0 7aa0 	vfma.f32	s15, s1, s1
       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 80027d6:	edc4 5a18 	vstr	s11, [r4, #96]	; 0x60
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80027da:	ed84 7a26 	vstr	s14, [r4, #152]	; 0x98
 80027de:	eeb0 0a47 	vmov.f32	s0, s14
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80027e2:	eeb1 8ae7 	vsqrt.f32	s16, s15
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80027e6:	f001 fb8d 	bl	8003f04 <fast_fminf>
 80027ea:	edd4 0a3a 	vldr	s1, [r4, #232]	; 0xe8
 80027ee:	eef1 0a60 	vneg.f32	s1, s1
 80027f2:	f001 fb7f 	bl	8003ef4 <fast_fmaxf>
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80027f6:	ed94 7a18 	vldr	s14, [r4, #96]	; 0x60
 80027fa:	edd4 6a17 	vldr	s13, [r4, #92]	; 0x5c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80027fe:	ed84 0a26 	vstr	s0, [r4, #152]	; 0x98
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002802:	ee67 7a07 	vmul.f32	s15, s14, s14
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8002806:	eeb0 0a47 	vmov.f32	s0, s14
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800280a:	eee6 7aa6 	vfma.f32	s15, s13, s13
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800280e:	eef0 0a48 	vmov.f32	s1, s16
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8002812:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8002816:	ed84 7a3b 	vstr	s14, [r4, #236]	; 0xec
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800281a:	f001 fb73 	bl	8003f04 <fast_fminf>
 800281e:	eef1 0a48 	vneg.f32	s1, s16
 8002822:	f001 fb67 	bl	8003ef4 <fast_fmaxf>

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002826:	f104 0160 	add.w	r1, r4, #96	; 0x60
 800282a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 800282e:	ed84 0a18 	vstr	s0, [r4, #96]	; 0x60
       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8002832:	ed94 0a3a 	vldr	s0, [r4, #232]	; 0xe8
 8002836:	f001 fb9d 	bl	8003f74 <limit_norm>
		   controller->v_q = 1.0;
		   controller->v_d = 0.0;
       }


       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800283a:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 800283e:	eddf 7a25 	vldr	s15, [pc, #148]	; 80028d4 <commutate+0x2b0>
 8002842:	ed94 8a0e 	vldr	s16, [r4, #56]	; 0x38
 8002846:	eea7 8a27 	vfma.f32	s16, s14, s15
		   controller->v_d = 0.0;
 800284a:	2300      	movs	r3, #0
		   controller->v_q = 1.0;
 800284c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002850:	6622      	str	r2, [r4, #96]	; 0x60
		   controller->v_d = 0.0;
 8002852:	65e3      	str	r3, [r4, #92]	; 0x5c
    float cf = cos_lut(theta);
 8002854:	eeb0 0a48 	vmov.f32	s0, s16
 8002858:	f001 fbe6 	bl	8004028 <cos_lut>
 800285c:	eef0 1a40 	vmov.f32	s3, s0
    float sf = sin_lut(theta);
 8002860:	eeb0 0a48 	vmov.f32	s0, s16
    float cf = cos_lut(theta);
 8002864:	eeb0 8a61 	vmov.f32	s16, s3
    float sf = sin_lut(theta);
 8002868:	f001 fbb8 	bl	8003fdc <sin_lut>
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 800286c:	ee68 1a09 	vmul.f32	s3, s16, s18
    *a = cf*d - sf*q;
 8002870:	eef1 0a40 	vneg.f32	s1, s0
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002874:	eeb0 1a61 	vmov.f32	s2, s3
 8002878:	eea0 1a28 	vfma.f32	s2, s0, s17

       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 800287c:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8002880:	f104 026c 	add.w	r2, r4, #108	; 0x6c
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002884:	eed0 1a28 	vfnms.f32	s3, s0, s17
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8002888:	f104 0168 	add.w	r1, r4, #104	; 0x68
 800288c:	ed94 0a3a 	vldr	s0, [r4, #232]	; 0xe8
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002890:	ed84 1a1d 	vstr	s2, [r4, #116]	; 0x74
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002894:	edc4 1a1e 	vstr	s3, [r4, #120]	; 0x78
    *a = cf*d - sf*q;
 8002898:	edc4 0a1c 	vstr	s1, [r4, #112]	; 0x70
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 800289c:	f7ff fcf2 	bl	8002284 <svm>
       //DEBUG zeros
       //svm(controller->v_max, 0*(controller->v_u), 0*(controller->v_v), 0*(controller->v_w), &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation

       set_dtc(controller);

    }
 80028a0:	ecbd 8b08 	vpop	{d8-d11}
       set_dtc(controller);
 80028a4:	4620      	mov	r0, r4
    }
 80028a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
       set_dtc(controller);
 80028aa:	f7ff bc49 	b.w	8002140 <set_dtc>
 80028ae:	bf00      	nop
 80028b0:	20004514 	.word	0x20004514
 80028b4:	3f5db3d7 	.word	0x3f5db3d7
 80028b8:	bf5db3d7 	.word	0xbf5db3d7
 80028bc:	3f2aaaab 	.word	0x3f2aaaab
 80028c0:	3dcccccd 	.word	0x3dcccccd
 80028c4:	3c23d70a 	.word	0x3c23d70a
 80028c8:	3f666666 	.word	0x3f666666
 80028cc:	3f7d70a4 	.word	0x3f7d70a4
 80028d0:	3f1fc60a 	.word	0x3f1fc60a
 80028d4:	387ba882 	.word	0x387ba882

080028d8 <torque_control>:


void torque_control(ControllerStruct *controller){

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 80028d8:	edd0 7a36 	vldr	s15, [r0, #216]	; 0xd8
 80028dc:	edd0 3a0f 	vldr	s7, [r0, #60]	; 0x3c
 80028e0:	edd0 4a38 	vldr	s9, [r0, #224]	; 0xe0
 80028e4:	edd0 6a35 	vldr	s13, [r0, #212]	; 0xd4
 80028e8:	ed90 4a0d 	vldr	s8, [r0, #52]	; 0x34
 80028ec:	edd0 5a37 	vldr	s11, [r0, #220]	; 0xdc
    controller->i_q_des = torque_des/(KT*GR);
 80028f0:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <torque_control+0x50>)
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 80028f2:	ed90 6a39 	vldr	s12, [r0, #228]	; 0xe4
    controller->i_q_des = torque_des/(KT*GR);
 80028f6:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80028fa:	ed93 5a11 	vldr	s10, [r3, #68]	; 0x44
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 80028fe:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8002902:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8002906:	ee67 7aa4 	vmul.f32	s15, s15, s9
    controller->i_q_des = torque_des/(KT*GR);
 800290a:	ee27 7a05 	vmul.f32	s14, s14, s10
 800290e:	eee5 7aa6 	vfma.f32	s15, s11, s13
    controller->i_d_des = 0.0f;
 8002912:	2300      	movs	r3, #0
 8002914:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8002918:	ee77 7a86 	vadd.f32	s15, s15, s12
    controller->i_q_des = torque_des/(KT*GR);
 800291c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002920:	edc0 6a2c 	vstr	s13, [r0, #176]	; 0xb0

    }
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20004514 	.word	0x20004514

0800292c <zero_commands>:



void zero_commands(ControllerStruct * controller){
	//printf("ZERO COMMANDS!!");
	controller->t_ff = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	controller->kp = 0;
 8002932:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
	controller->kd = 0;
 8002936:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
	controller->p_des = 0;
 800293a:	f8c0 30d4 	str.w	r3, [r0, #212]	; 0xd4
	controller->v_des = 0;
 800293e:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
	controller->i_q_des = 0;
 8002942:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
}
 8002946:	4770      	bx	lr

08002948 <debug_data_capture>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "flash_access.h"

int debug_data_capture(EncoderStruct *encoder, ControllerStruct *controller){
 8002948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			const char la[] = "ia";
			const char lb[] = "ib";
			const char lc[] = "ic";
			const char ld[] = "id";
			const char le[] = "iq";
			const char lf[] = "theta_elec";
 800294c:	4a97      	ldr	r2, [pc, #604]	; (8002bac <debug_data_capture+0x264>)
			const char lg[] = "theta_mech";
 800294e:	4b98      	ldr	r3, [pc, #608]	; (8002bb0 <debug_data_capture+0x268>)
			const char la[] = "ia";
 8002950:	4e98      	ldr	r6, [pc, #608]	; (8002bb4 <debug_data_capture+0x26c>)
int debug_data_capture(EncoderStruct *encoder, ControllerStruct *controller){
 8002952:	ed2d 8b02 	vpush	{d8}
 8002956:	460d      	mov	r5, r1
			const char lf[] = "theta_elec";
 8002958:	ca07      	ldmia	r2, {r0, r1, r2}
int debug_data_capture(EncoderStruct *encoder, ControllerStruct *controller){
 800295a:	b0a5      	sub	sp, #148	; 0x94
			const char lf[] = "theta_elec";
 800295c:	ac1e      	add	r4, sp, #120	; 0x78
 800295e:	c403      	stmia	r4!, {r0, r1}
 8002960:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8002964:	f824 2b02 	strh.w	r2, [r4], #2
			const char lg[] = "theta_mech";
 8002968:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800296c:	ab21      	add	r3, sp, #132	; 0x84
 800296e:	c303      	stmia	r3!, {r0, r1}
			const char lb[] = "ib";
 8002970:	4891      	ldr	r0, [pc, #580]	; (8002bb8 <debug_data_capture+0x270>)
			const char la[] = "ia";
 8002972:	6831      	ldr	r1, [r6, #0]
			const char lb[] = "ib";
 8002974:	6807      	ldr	r7, [r0, #0]
			const char lc[] = "ic";
 8002976:	4891      	ldr	r0, [pc, #580]	; (8002bbc <debug_data_capture+0x274>)
			const char lf[] = "theta_elec";
 8002978:	f884 c000 	strb.w	ip, [r4]
			const char lc[] = "ic";
 800297c:	6806      	ldr	r6, [r0, #0]
			const char ld[] = "id";
 800297e:	4c90      	ldr	r4, [pc, #576]	; (8002bc0 <debug_data_capture+0x278>)
			const char le[] = "iq";
 8002980:	4890      	ldr	r0, [pc, #576]	; (8002bc4 <debug_data_capture+0x27c>)
			const char lg[] = "theta_mech";
 8002982:	f823 2b02 	strh.w	r2, [r3], #2
			const char le[] = "iq";
 8002986:	f8d0 c000 	ldr.w	ip, [r0]
			const char ld[] = "id";
 800298a:	6824      	ldr	r4, [r4, #0]
			const char lh[] = "vbus";
 800298c:	488e      	ldr	r0, [pc, #568]	; (8002bc8 <debug_data_capture+0x280>)
			const char la[] = "ia";
 800298e:	f8ad 105c 	strh.w	r1, [sp, #92]	; 0x5c
			const char lg[] = "theta_mech";
 8002992:	0c12      	lsrs	r2, r2, #16
 8002994:	701a      	strb	r2, [r3, #0]
			const char la[] = "ia";
 8002996:	0c09      	lsrs	r1, r1, #16
			const char lb[] = "ib";
 8002998:	f8ad 7060 	strh.w	r7, [sp, #96]	; 0x60
			const char lc[] = "ic";
 800299c:	f8ad 6064 	strh.w	r6, [sp, #100]	; 0x64
			const char ld[] = "id";
 80029a0:	f8ad 4068 	strh.w	r4, [sp, #104]	; 0x68
			const char le[] = "iq";
 80029a4:	ea4f 431c 	mov.w	r3, ip, lsr #16
			const char lb[] = "ib";
 80029a8:	0c3f      	lsrs	r7, r7, #16
			const char lc[] = "ic";
 80029aa:	0c36      	lsrs	r6, r6, #16
			const char ld[] = "id";
 80029ac:	0c24      	lsrs	r4, r4, #16
			const char la[] = "ia";
 80029ae:	f88d 105e 	strb.w	r1, [sp, #94]	; 0x5e
			const char lb[] = "ib";
 80029b2:	f88d 7062 	strb.w	r7, [sp, #98]	; 0x62
			const char lh[] = "vbus";
 80029b6:	c803      	ldmia	r0, {r0, r1}
			const char lc[] = "ic";
 80029b8:	f88d 6066 	strb.w	r6, [sp, #102]	; 0x66
			const char ld[] = "id";
 80029bc:	f88d 406a 	strb.w	r4, [sp, #106]	; 0x6a
			const char le[] = "iq";
 80029c0:	f8ad c06c 	strh.w	ip, [sp, #108]	; 0x6c
 80029c4:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
			const char li[] = "0";
			if(debugCounter%sampleRate==0){
				//printf("DC %u k, time = %f\n\r", debugCounter/1000, cal->time);
				//printf("%f %f %f \r\n", controller->i_a, controller->i_b, controller->i_c);
				//printf("%f %f \r\n", cal->time, controller->i_a);
				int k = debugCounter/sampleRate;
 80029c8:	4b80      	ldr	r3, [pc, #512]	; (8002bcc <debug_data_capture+0x284>)
			const char lh[] = "vbus";
 80029ca:	901c      	str	r0, [sp, #112]	; 0x70
				int k = debugCounter/sampleRate;
 80029cc:	681b      	ldr	r3, [r3, #0]
			const char lh[] = "vbus";
 80029ce:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
			const char li[] = "0";
 80029d2:	2230      	movs	r2, #48	; 0x30
						k = 0;
					}
				}

				//printf("%d\n\r",k);
				if(k<sampleCount){
 80029d4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
			const char li[] = "0";
 80029d8:	f8ad 2058 	strh.w	r2, [sp, #88]	; 0x58
				if(k<sampleCount){
 80029dc:	da42      	bge.n	8002a64 <debug_data_capture+0x11c>
				valsA[k] = controller->i_a;
 80029de:	4a7c      	ldr	r2, [pc, #496]	; (8002bd0 <debug_data_capture+0x288>)
				valsB[k] = controller->i_b;
 80029e0:	497c      	ldr	r1, [pc, #496]	; (8002bd4 <debug_data_capture+0x28c>)
				valsA[k] = controller->i_a;
 80029e2:	6968      	ldr	r0, [r5, #20]
				valsE[k] = controller->i_q_filt;
				valsF[k] = controller->theta_elec;
				valsG[k] = controller->theta_mech;
				valsH[k] = controller->v_bus;
				valsI[k] = 0.0;//controller->dtc_w;
				times[k] = debugCounter*DT;
 80029e4:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8002bd8 <debug_data_capture+0x290>
				valsA[k] = controller->i_a;
 80029e8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
				valsB[k] = controller->i_b;
 80029ec:	eb01 0183 	add.w	r1, r1, r3, lsl #2
				valsA[k] = controller->i_a;
 80029f0:	6010      	str	r0, [r2, #0]
				valsC[k] = controller->i_c;
 80029f2:	4a7a      	ldr	r2, [pc, #488]	; (8002bdc <debug_data_capture+0x294>)
				valsB[k] = controller->i_b;
 80029f4:	69a8      	ldr	r0, [r5, #24]
 80029f6:	6008      	str	r0, [r1, #0]
				valsC[k] = controller->i_c;
 80029f8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
				valsD[k] = controller->i_d_filt;
 80029fc:	4978      	ldr	r1, [pc, #480]	; (8002be0 <debug_data_capture+0x298>)
				valsC[k] = controller->i_c;
 80029fe:	69e8      	ldr	r0, [r5, #28]
 8002a00:	6010      	str	r0, [r2, #0]
				valsD[k] = controller->i_d_filt;
 8002a02:	eb01 0183 	add.w	r1, r1, r3, lsl #2
				valsE[k] = controller->i_q_filt;
 8002a06:	4a77      	ldr	r2, [pc, #476]	; (8002be4 <debug_data_capture+0x29c>)
				valsD[k] = controller->i_d_filt;
 8002a08:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8002a0a:	6008      	str	r0, [r1, #0]
				valsE[k] = controller->i_q_filt;
 8002a0c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
				valsF[k] = controller->theta_elec;
 8002a10:	4975      	ldr	r1, [pc, #468]	; (8002be8 <debug_data_capture+0x2a0>)
				valsE[k] = controller->i_q_filt;
 8002a12:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8002a14:	6010      	str	r0, [r2, #0]
				valsF[k] = controller->theta_elec;
 8002a16:	eb01 0183 	add.w	r1, r1, r3, lsl #2
				valsG[k] = controller->theta_mech;
 8002a1a:	4a74      	ldr	r2, [pc, #464]	; (8002bec <debug_data_capture+0x2a4>)
				valsF[k] = controller->theta_elec;
 8002a1c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8002a1e:	6008      	str	r0, [r1, #0]
				valsG[k] = controller->theta_mech;
 8002a20:	eb02 0283 	add.w	r2, r2, r3, lsl #2
				times[k] = debugCounter*DT;
 8002a24:	ee07 3a90 	vmov	s15, r3
				valsG[k] = controller->theta_mech;
 8002a28:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8002a2a:	6011      	str	r1, [r2, #0]
				valsH[k] = controller->v_bus;
 8002a2c:	4870      	ldr	r0, [pc, #448]	; (8002bf0 <debug_data_capture+0x2a8>)
				valsI[k] = 0.0;//controller->dtc_w;
 8002a2e:	4a71      	ldr	r2, [pc, #452]	; (8002bf4 <debug_data_capture+0x2ac>)
				times[k] = debugCounter*DT;
 8002a30:	4971      	ldr	r1, [pc, #452]	; (8002bf8 <debug_data_capture+0x2b0>)
				valsH[k] = controller->v_bus;
 8002a32:	6aed      	ldr	r5, [r5, #44]	; 0x2c
				times[k] = debugCounter*DT;
 8002a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				valsH[k] = controller->v_bus;
 8002a38:	eb00 0083 	add.w	r0, r0, r3, lsl #2
				times[k] = debugCounter*DT;
 8002a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
				valsI[k] = 0.0;//controller->dtc_w;
 8002a40:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8002a44:	2400      	movs	r4, #0
				times[k] = debugCounter*DT;
 8002a46:	eb01 0183 	add.w	r1, r1, r3, lsl #2
				valsH[k] = controller->v_bus;
 8002a4a:	6005      	str	r5, [r0, #0]
				times[k] = debugCounter*DT;
 8002a4c:	edc1 7a00 	vstr	s15, [r1]
				valsI[k] = 0.0;//controller->dtc_w;
 8002a50:	6014      	str	r4, [r2, #0]
							}
						}
					}
				}
			}
			debugCounter++;
 8002a52:	4a5e      	ldr	r2, [pc, #376]	; (8002bcc <debug_data_capture+0x284>)
 8002a54:	3301      	adds	r3, #1
				set_dtc(controller);
				return 1;
				//debug sine end
				}
		return 0;
}
 8002a56:	2000      	movs	r0, #0
			debugCounter++;
 8002a58:	6013      	str	r3, [r2, #0]
}
 8002a5a:	b025      	add	sp, #148	; 0x94
 8002a5c:	ecbd 8b02 	vpop	{d8}
 8002a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if(printed){
 8002a64:	4d65      	ldr	r5, [pc, #404]	; (8002bfc <debug_data_capture+0x2b4>)
 8002a66:	682a      	ldr	r2, [r5, #0]
 8002a68:	2a00      	cmp	r2, #0
 8002a6a:	d1f2      	bne.n	8002a52 <debug_data_capture+0x10a>
						if(k>sampleCount+freeRun){
 8002a6c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002a70:	d0ef      	beq.n	8002a52 <debug_data_capture+0x10a>
								drv_disable_gd(drv);
 8002a72:	4b63      	ldr	r3, [pc, #396]	; (8002c00 <debug_data_capture+0x2b8>)
 8002a74:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8002bec <debug_data_capture+0x2a4>
 8002a78:	8899      	ldrh	r1, [r3, #4]
 8002a7a:	6818      	ldr	r0, [r3, #0]
 8002a7c:	4b57      	ldr	r3, [pc, #348]	; (8002bdc <debug_data_capture+0x294>)
 8002a7e:	9314      	str	r3, [sp, #80]	; 0x50
 8002a80:	0c12      	lsrs	r2, r2, #16
 8002a82:	4b57      	ldr	r3, [pc, #348]	; (8002be0 <debug_data_capture+0x298>)
 8002a84:	9313      	str	r3, [sp, #76]	; 0x4c
 8002a86:	0412      	lsls	r2, r2, #16
 8002a88:	4b56      	ldr	r3, [pc, #344]	; (8002be4 <debug_data_capture+0x29c>)
 8002a8a:	9312      	str	r3, [sp, #72]	; 0x48
 8002a8c:	4311      	orrs	r1, r2
							printed = 1;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	602b      	str	r3, [r5, #0]
								drv_disable_gd(drv);
 8002a92:	f7ff f831 	bl	8001af8 <drv_disable_gd>
								printf("DATACAP\r\n");
 8002a96:	485b      	ldr	r0, [pc, #364]	; (8002c04 <debug_data_capture+0x2bc>)
 8002a98:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8002be8 <debug_data_capture+0x2a0>
 8002a9c:	4d55      	ldr	r5, [pc, #340]	; (8002bf4 <debug_data_capture+0x2ac>)
 8002a9e:	4c56      	ldr	r4, [pc, #344]	; (8002bf8 <debug_data_capture+0x2b0>)
 8002aa0:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8002bd0 <debug_data_capture+0x288>
 8002aa4:	4f4b      	ldr	r7, [pc, #300]	; (8002bd4 <debug_data_capture+0x28c>)
 8002aa6:	4e52      	ldr	r6, [pc, #328]	; (8002bf0 <debug_data_capture+0x2a8>)
 8002aa8:	f007 fd46 	bl	800a538 <puts>
								printf("t %s %s %s %s %s %s %s %s %s \r\n", la, lb, lc, ld, le, lf, lg, lh, li);
 8002aac:	ab21      	add	r3, sp, #132	; 0x84
 8002aae:	9303      	str	r3, [sp, #12]
 8002ab0:	ab1e      	add	r3, sp, #120	; 0x78
 8002ab2:	a816      	add	r0, sp, #88	; 0x58
 8002ab4:	a91c      	add	r1, sp, #112	; 0x70
 8002ab6:	aa1b      	add	r2, sp, #108	; 0x6c
 8002ab8:	9302      	str	r3, [sp, #8]
 8002aba:	ab1a      	add	r3, sp, #104	; 0x68
 8002abc:	e9cd 1004 	strd	r1, r0, [sp, #16]
 8002ac0:	e9cd 3200 	strd	r3, r2, [sp]
 8002ac4:	4850      	ldr	r0, [pc, #320]	; (8002c08 <debug_data_capture+0x2c0>)
 8002ac6:	ab19      	add	r3, sp, #100	; 0x64
 8002ac8:	aa18      	add	r2, sp, #96	; 0x60
 8002aca:	a917      	add	r1, sp, #92	; 0x5c
 8002acc:	f007 fc98 	bl	800a400 <iprintf>
								for(int i=0;i<sampleCount;i++){
 8002ad0:	464b      	mov	r3, r9
 8002ad2:	9515      	str	r5, [sp, #84]	; 0x54
 8002ad4:	46d1      	mov	r9, sl
 8002ad6:	469a      	mov	sl, r3
									printf("%f %f %f %f %f %f %f %f %f %f \r\n", times[i], valsA[i], valsB[i], valsC[i], valsD[i], valsE[i], valsF[i], valsG[i], valsH[i], valsI[i]);
 8002ad8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002ada:	f854 0b04 	ldr.w	r0, [r4], #4
 8002ade:	f853 5b04 	ldr.w	r5, [r3], #4
 8002ae2:	9315      	str	r3, [sp, #84]	; 0x54
 8002ae4:	f7fd fd58 	bl	8000598 <__aeabi_f2d>
 8002ae8:	460b      	mov	r3, r1
 8002aea:	4602      	mov	r2, r0
 8002aec:	4628      	mov	r0, r5
 8002aee:	ec43 2b18 	vmov	d8, r2, r3
 8002af2:	f7fd fd51 	bl	8000598 <__aeabi_f2d>
 8002af6:	f856 bb04 	ldr.w	fp, [r6], #4
 8002afa:	460a      	mov	r2, r1
 8002afc:	4601      	mov	r1, r0
 8002afe:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
 8002b02:	4658      	mov	r0, fp
 8002b04:	f7fd fd48 	bl	8000598 <__aeabi_f2d>
 8002b08:	f85a bb04 	ldr.w	fp, [sl], #4
 8002b0c:	460a      	mov	r2, r1
 8002b0e:	4601      	mov	r1, r0
 8002b10:	4658      	mov	r0, fp
 8002b12:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 8002b16:	f7fd fd3f 	bl	8000598 <__aeabi_f2d>
 8002b1a:	460a      	mov	r2, r1
 8002b1c:	4601      	mov	r1, r0
 8002b1e:	f859 bb04 	ldr.w	fp, [r9], #4
 8002b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002b24:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
 8002b28:	4658      	mov	r0, fp
 8002b2a:	f853 bb04 	ldr.w	fp, [r3], #4
 8002b2e:	9312      	str	r3, [sp, #72]	; 0x48
 8002b30:	f7fd fd32 	bl	8000598 <__aeabi_f2d>
 8002b34:	460a      	mov	r2, r1
 8002b36:	4601      	mov	r1, r0
 8002b38:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
 8002b3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b3e:	4658      	mov	r0, fp
 8002b40:	f853 bb04 	ldr.w	fp, [r3], #4
 8002b44:	9313      	str	r3, [sp, #76]	; 0x4c
 8002b46:	f7fd fd27 	bl	8000598 <__aeabi_f2d>
 8002b4a:	460a      	mov	r2, r1
 8002b4c:	4601      	mov	r1, r0
 8002b4e:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8002b52:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b54:	4658      	mov	r0, fp
 8002b56:	f853 bb04 	ldr.w	fp, [r3], #4
 8002b5a:	9314      	str	r3, [sp, #80]	; 0x50
 8002b5c:	f7fd fd1c 	bl	8000598 <__aeabi_f2d>
 8002b60:	460a      	mov	r2, r1
 8002b62:	4601      	mov	r1, r0
 8002b64:	4658      	mov	r0, fp
 8002b66:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8002b6a:	f7fd fd15 	bl	8000598 <__aeabi_f2d>
 8002b6e:	f857 bb04 	ldr.w	fp, [r7], #4
 8002b72:	460a      	mov	r2, r1
 8002b74:	4601      	mov	r1, r0
 8002b76:	4658      	mov	r0, fp
 8002b78:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8002b7c:	f7fd fd0c 	bl	8000598 <__aeabi_f2d>
 8002b80:	f858 bb04 	ldr.w	fp, [r8], #4
 8002b84:	460a      	mov	r2, r1
 8002b86:	4601      	mov	r1, r0
 8002b88:	4658      	mov	r0, fp
 8002b8a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8002b8e:	f7fd fd03 	bl	8000598 <__aeabi_f2d>
 8002b92:	ec53 2b18 	vmov	r2, r3, d8
 8002b96:	e9cd 0100 	strd	r0, r1, [sp]
 8002b9a:	481c      	ldr	r0, [pc, #112]	; (8002c0c <debug_data_capture+0x2c4>)
 8002b9c:	f007 fc30 	bl	800a400 <iprintf>
								for(int i=0;i<sampleCount;i++){
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <debug_data_capture+0x2c8>)
 8002ba2:	429c      	cmp	r4, r3
 8002ba4:	d198      	bne.n	8002ad8 <debug_data_capture+0x190>
 8002ba6:	4b09      	ldr	r3, [pc, #36]	; (8002bcc <debug_data_capture+0x284>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	e752      	b.n	8002a52 <debug_data_capture+0x10a>
 8002bac:	0800e5c4 	.word	0x0800e5c4
 8002bb0:	0800e5d0 	.word	0x0800e5d0
 8002bb4:	0800e5dc 	.word	0x0800e5dc
 8002bb8:	0800e5e0 	.word	0x0800e5e0
 8002bbc:	0800e5e4 	.word	0x0800e5e4
 8002bc0:	0800e5e8 	.word	0x0800e5e8
 8002bc4:	0800e5ec 	.word	0x0800e5ec
 8002bc8:	0800e5f0 	.word	0x0800e5f0
 8002bcc:	20000230 	.word	0x20000230
 8002bd0:	20000878 	.word	0x20000878
 8002bd4:	20000eb8 	.word	0x20000eb8
 8002bd8:	3827c5ac 	.word	0x3827c5ac
 8002bdc:	200014f8 	.word	0x200014f8
 8002be0:	20001b38 	.word	0x20001b38
 8002be4:	20002178 	.word	0x20002178
 8002be8:	200027b8 	.word	0x200027b8
 8002bec:	20002df8 	.word	0x20002df8
 8002bf0:	20003438 	.word	0x20003438
 8002bf4:	20003a78 	.word	0x20003a78
 8002bf8:	20000238 	.word	0x20000238
 8002bfc:	20000234 	.word	0x20000234
 8002c00:	2000d1fc 	.word	0x2000d1fc
 8002c04:	0800e574 	.word	0x0800e574
 8002c08:	0800e580 	.word	0x0800e580
 8002c0c:	0800e5a0 	.word	0x0800e5a0
 8002c10:	20000878 	.word	0x20000878

08002c14 <enter_setup_state>:
	    printf(" esc - Exit to Menu\n\r");

	    //gpio.led->write(0);
 }

 void enter_setup_state(void){
 8002c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	    printf("\r\n Configuration Options \n\r");
 8002c18:	486b      	ldr	r0, [pc, #428]	; (8002dc8 <enter_setup_state+0x1b4>)
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
	    printf("\r\n Motor:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8002c1a:	4c6c      	ldr	r4, [pc, #432]	; (8002dcc <enter_setup_state+0x1b8>)
 8002c1c:	f8df 8284 	ldr.w	r8, [pc, #644]	; 8002ea4 <enter_setup_state+0x290>
 8002c20:	4f6b      	ldr	r7, [pc, #428]	; (8002dd0 <enter_setup_state+0x1bc>)
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
	    printf("\r\n Control:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8002c22:	4d6c      	ldr	r5, [pc, #432]	; (8002dd4 <enter_setup_state+0x1c0>)
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8002c24:	4e6c      	ldr	r6, [pc, #432]	; (8002dd8 <enter_setup_state+0x1c4>)
 8002c26:	f8df b280 	ldr.w	fp, [pc, #640]	; 8002ea8 <enter_setup_state+0x294>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
	    printf("\r\n CAN:\r\n");
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002c2a:	f8df 9280 	ldr.w	r9, [pc, #640]	; 8002eac <enter_setup_state+0x298>
 8002c2e:	f8df a280 	ldr.w	sl, [pc, #640]	; 8002eb0 <enter_setup_state+0x29c>
 void enter_setup_state(void){
 8002c32:	b085      	sub	sp, #20
	    printf("\r\n Configuration Options \n\r");
 8002c34:	f007 fbe4 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8002c38:	4a68      	ldr	r2, [pc, #416]	; (8002ddc <enter_setup_state+0x1c8>)
 8002c3a:	4b69      	ldr	r3, [pc, #420]	; (8002de0 <enter_setup_state+0x1cc>)
 8002c3c:	4969      	ldr	r1, [pc, #420]	; (8002de4 <enter_setup_state+0x1d0>)
 8002c3e:	486a      	ldr	r0, [pc, #424]	; (8002de8 <enter_setup_state+0x1d4>)
 8002c40:	e9cd 3200 	strd	r3, r2, [sp]
 8002c44:	4b69      	ldr	r3, [pc, #420]	; (8002dec <enter_setup_state+0x1d8>)
 8002c46:	4a6a      	ldr	r2, [pc, #424]	; (8002df0 <enter_setup_state+0x1dc>)
 8002c48:	f007 fbda 	bl	800a400 <iprintf>
	    printf("\r\n Motor:\r\n");
 8002c4c:	4869      	ldr	r0, [pc, #420]	; (8002df4 <enter_setup_state+0x1e0>)
 8002c4e:	f007 fc73 	bl	800a538 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8002c52:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002c54:	f7fd fca0 	bl	8000598 <__aeabi_f2d>
 8002c58:	4643      	mov	r3, r8
 8002c5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c5e:	4a66      	ldr	r2, [pc, #408]	; (8002df8 <enter_setup_state+0x1e4>)
 8002c60:	9700      	str	r7, [sp, #0]
 8002c62:	4966      	ldr	r1, [pc, #408]	; (8002dfc <enter_setup_state+0x1e8>)
 8002c64:	4866      	ldr	r0, [pc, #408]	; (8002e00 <enter_setup_state+0x1ec>)
 8002c66:	f007 fbcb 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8002c6a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002c6c:	f7fd fc94 	bl	8000598 <__aeabi_f2d>
 8002c70:	4643      	mov	r3, r8
 8002c72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c76:	4a63      	ldr	r2, [pc, #396]	; (8002e04 <enter_setup_state+0x1f0>)
 8002c78:	4963      	ldr	r1, [pc, #396]	; (8002e08 <enter_setup_state+0x1f4>)
 8002c7a:	9700      	str	r7, [sp, #0]
 8002c7c:	4863      	ldr	r0, [pc, #396]	; (8002e0c <enter_setup_state+0x1f8>)
 8002c7e:	f007 fbbf 	bl	800a400 <iprintf>
	    printf("\r\n Control:\r\n");
 8002c82:	4863      	ldr	r0, [pc, #396]	; (8002e10 <enter_setup_state+0x1fc>)
 8002c84:	f007 fc58 	bl	800a538 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8002c88:	68a0      	ldr	r0, [r4, #8]
 8002c8a:	f7fd fc85 	bl	8000598 <__aeabi_f2d>
 8002c8e:	4b61      	ldr	r3, [pc, #388]	; (8002e14 <enter_setup_state+0x200>)
 8002c90:	4a61      	ldr	r2, [pc, #388]	; (8002e18 <enter_setup_state+0x204>)
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c98:	4b60      	ldr	r3, [pc, #384]	; (8002e1c <enter_setup_state+0x208>)
 8002c9a:	4961      	ldr	r1, [pc, #388]	; (8002e20 <enter_setup_state+0x20c>)
 8002c9c:	4628      	mov	r0, r5
 8002c9e:	f007 fbaf 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8002ca2:	68e0      	ldr	r0, [r4, #12]
 8002ca4:	f7fd fc78 	bl	8000598 <__aeabi_f2d>
 8002ca8:	4633      	mov	r3, r6
 8002caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002cae:	4a5d      	ldr	r2, [pc, #372]	; (8002e24 <enter_setup_state+0x210>)
 8002cb0:	495d      	ldr	r1, [pc, #372]	; (8002e28 <enter_setup_state+0x214>)
 8002cb2:	f8cd b000 	str.w	fp, [sp]
 8002cb6:	4628      	mov	r0, r5
 8002cb8:	f007 fba2 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8002cbc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002cbe:	f7fd fc6b 	bl	8000598 <__aeabi_f2d>
 8002cc2:	463b      	mov	r3, r7
 8002cc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002cc8:	4a58      	ldr	r2, [pc, #352]	; (8002e2c <enter_setup_state+0x218>)
 8002cca:	9700      	str	r7, [sp, #0]
 8002ccc:	4958      	ldr	r1, [pc, #352]	; (8002e30 <enter_setup_state+0x21c>)
 8002cce:	4628      	mov	r0, r5
 8002cd0:	f007 fb96 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8002cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cd6:	f7fd fc5f 	bl	8000598 <__aeabi_f2d>
 8002cda:	463b      	mov	r3, r7
 8002cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ce0:	4a54      	ldr	r2, [pc, #336]	; (8002e34 <enter_setup_state+0x220>)
 8002ce2:	9700      	str	r7, [sp, #0]
 8002ce4:	4954      	ldr	r1, [pc, #336]	; (8002e38 <enter_setup_state+0x224>)
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002ce6:	4f55      	ldr	r7, [pc, #340]	; (8002e3c <enter_setup_state+0x228>)
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8002ce8:	4628      	mov	r0, r5
 8002cea:	f007 fb89 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8002cee:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002cf0:	f7fd fc52 	bl	8000598 <__aeabi_f2d>
 8002cf4:	4b52      	ldr	r3, [pc, #328]	; (8002e40 <enter_setup_state+0x22c>)
 8002cf6:	4a53      	ldr	r2, [pc, #332]	; (8002e44 <enter_setup_state+0x230>)
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002cfe:	4633      	mov	r3, r6
 8002d00:	4951      	ldr	r1, [pc, #324]	; (8002e48 <enter_setup_state+0x234>)
 8002d02:	4628      	mov	r0, r5
 8002d04:	f007 fb7c 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 8002d08:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002d0a:	f7fd fc45 	bl	8000598 <__aeabi_f2d>
 8002d0e:	4b4f      	ldr	r3, [pc, #316]	; (8002e4c <enter_setup_state+0x238>)
 8002d10:	4a4f      	ldr	r2, [pc, #316]	; (8002e50 <enter_setup_state+0x23c>)
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d18:	4633      	mov	r3, r6
 8002d1a:	494e      	ldr	r1, [pc, #312]	; (8002e54 <enter_setup_state+0x240>)
 8002d1c:	4628      	mov	r0, r5
 8002d1e:	f007 fb6f 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8002d22:	69a0      	ldr	r0, [r4, #24]
 8002d24:	f7fd fc38 	bl	8000598 <__aeabi_f2d>
 8002d28:	4b4b      	ldr	r3, [pc, #300]	; (8002e58 <enter_setup_state+0x244>)
 8002d2a:	4a4c      	ldr	r2, [pc, #304]	; (8002e5c <enter_setup_state+0x248>)
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d32:	4633      	mov	r3, r6
 8002d34:	494a      	ldr	r1, [pc, #296]	; (8002e60 <enter_setup_state+0x24c>)
 8002d36:	4628      	mov	r0, r5
 8002d38:	f007 fb62 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8002d3c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002d3e:	f7fd fc2b 	bl	8000598 <__aeabi_f2d>
 8002d42:	4633      	mov	r3, r6
 8002d44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d48:	4a46      	ldr	r2, [pc, #280]	; (8002e64 <enter_setup_state+0x250>)
 8002d4a:	4947      	ldr	r1, [pc, #284]	; (8002e68 <enter_setup_state+0x254>)
 8002d4c:	f8cd b000 	str.w	fp, [sp]
 8002d50:	4628      	mov	r0, r5
 8002d52:	f007 fb55 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8002d56:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002d58:	f7fd fc1e 	bl	8000598 <__aeabi_f2d>
 8002d5c:	4b43      	ldr	r3, [pc, #268]	; (8002e6c <enter_setup_state+0x258>)
 8002d5e:	4a44      	ldr	r2, [pc, #272]	; (8002e70 <enter_setup_state+0x25c>)
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d66:	4633      	mov	r3, r6
 8002d68:	4942      	ldr	r1, [pc, #264]	; (8002e74 <enter_setup_state+0x260>)
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	f007 fb48 	bl	800a400 <iprintf>
	    printf("\r\n CAN:\r\n");
 8002d70:	4841      	ldr	r0, [pc, #260]	; (8002e78 <enter_setup_state+0x264>)
 8002d72:	f007 fbe1 	bl	800a538 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8002d76:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	4a3f      	ldr	r2, [pc, #252]	; (8002e7c <enter_setup_state+0x268>)
 8002d7e:	4940      	ldr	r1, [pc, #256]	; (8002e80 <enter_setup_state+0x26c>)
 8002d80:	9700      	str	r7, [sp, #0]
 8002d82:	4643      	mov	r3, r8
 8002d84:	4650      	mov	r0, sl
 8002d86:	f007 fb3b 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER); //ben bugfix change MASTER to TX in string
 8002d8a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	4a3c      	ldr	r2, [pc, #240]	; (8002e84 <enter_setup_state+0x270>)
 8002d92:	493d      	ldr	r1, [pc, #244]	; (8002e88 <enter_setup_state+0x274>)
 8002d94:	9700      	str	r7, [sp, #0]
 8002d96:	4643      	mov	r3, r8
 8002d98:	4650      	mov	r0, sl
 8002d9a:	f007 fb31 	bl	800a400 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8002d9e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002da2:	4a3a      	ldr	r2, [pc, #232]	; (8002e8c <enter_setup_state+0x278>)
 8002da4:	493a      	ldr	r1, [pc, #232]	; (8002e90 <enter_setup_state+0x27c>)
 8002da6:	9301      	str	r3, [sp, #4]
 8002da8:	9200      	str	r2, [sp, #0]
 8002daa:	4643      	mov	r3, r8
 8002dac:	4a39      	ldr	r2, [pc, #228]	; (8002e94 <enter_setup_state+0x280>)
 8002dae:	483a      	ldr	r0, [pc, #232]	; (8002e98 <enter_setup_state+0x284>)
 8002db0:	f007 fb26 	bl	800a400 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8002db4:	4839      	ldr	r0, [pc, #228]	; (8002e9c <enter_setup_state+0x288>)
 8002db6:	f007 fb23 	bl	800a400 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8002dba:	4839      	ldr	r0, [pc, #228]	; (8002ea0 <enter_setup_state+0x28c>)
 }
 8002dbc:	b005      	add	sp, #20
 8002dbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8002dc2:	f007 bb1d 	b.w	800a400 <iprintf>
 8002dc6:	bf00      	nop
 8002dc8:	0800e710 	.word	0x0800e710
 8002dcc:	20004514 	.word	0x20004514
 8002dd0:	0800e7b8 	.word	0x0800e7b8
 8002dd4:	0800e828 	.word	0x0800e828
 8002dd8:	0800e850 	.word	0x0800e850
 8002ddc:	0800e764 	.word	0x0800e764
 8002de0:	0800e774 	.word	0x0800e774
 8002de4:	0800e73c 	.word	0x0800e73c
 8002de8:	0800e744 	.word	0x0800e744
 8002dec:	0800e72c 	.word	0x0800e72c
 8002df0:	0800e730 	.word	0x0800e730
 8002df4:	0800e778 	.word	0x0800e778
 8002df8:	0800e788 	.word	0x0800e788
 8002dfc:	0800e794 	.word	0x0800e794
 8002e00:	0800e798 	.word	0x0800e798
 8002e04:	0800e7bc 	.word	0x0800e7bc
 8002e08:	0800e7d4 	.word	0x0800e7d4
 8002e0c:	0800e7d8 	.word	0x0800e7d8
 8002e10:	0800e7f8 	.word	0x0800e7f8
 8002e14:	0800e848 	.word	0x0800e848
 8002e18:	0800e80c 	.word	0x0800e80c
 8002e1c:	0800e808 	.word	0x0800e808
 8002e20:	0800e824 	.word	0x0800e824
 8002e24:	0800e854 	.word	0x0800e854
 8002e28:	0800e868 	.word	0x0800e868
 8002e2c:	0800e874 	.word	0x0800e874
 8002e30:	0800e890 	.word	0x0800e890
 8002e34:	0800e894 	.word	0x0800e894
 8002e38:	0800e8b4 	.word	0x0800e8b4
 8002e3c:	0800e9a0 	.word	0x0800e9a0
 8002e40:	0800e8d8 	.word	0x0800e8d8
 8002e44:	0800e8b8 	.word	0x0800e8b8
 8002e48:	0800e8d4 	.word	0x0800e8d4
 8002e4c:	0800e904 	.word	0x0800e904
 8002e50:	0800e8e0 	.word	0x0800e8e0
 8002e54:	0800e900 	.word	0x0800e900
 8002e58:	0800e920 	.word	0x0800e920
 8002e5c:	0800e908 	.word	0x0800e908
 8002e60:	0800f788 	.word	0x0800f788
 8002e64:	0800e928 	.word	0x0800e928
 8002e68:	0800e940 	.word	0x0800e940
 8002e6c:	0800e960 	.word	0x0800e960
 8002e70:	0800e944 	.word	0x0800e944
 8002e74:	0800e95c 	.word	0x0800e95c
 8002e78:	0800e968 	.word	0x0800e968
 8002e7c:	0800e974 	.word	0x0800e974
 8002e80:	0800e97c 	.word	0x0800e97c
 8002e84:	0800e9a4 	.word	0x0800e9a4
 8002e88:	0800e9b0 	.word	0x0800e9b0
 8002e8c:	0800e9f4 	.word	0x0800e9f4
 8002e90:	0800e9d4 	.word	0x0800e9d4
 8002e94:	0800e9b4 	.word	0x0800e9b4
 8002e98:	0800e9d8 	.word	0x0800e9d8
 8002e9c:	0800e9fc 	.word	0x0800e9fc
 8002ea0:	0800ea48 	.word	0x0800ea48
 8002ea4:	0800e784 	.word	0x0800e784
 8002ea8:	0800e86c 	.word	0x0800e86c
 8002eac:	2000cdd0 	.word	0x2000cdd0
 8002eb0:	0800e980 	.word	0x0800e980

08002eb4 <fsm_enter_state>:
 void fsm_enter_state(FSMStruct * fsmstate){
 8002eb4:	b510      	push	{r4, lr}
 8002eb6:	7803      	ldrb	r3, [r0, #0]
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	d804      	bhi.n	8002ec6 <fsm_enter_state+0x12>
 8002ebc:	e8df f003 	tbb	[pc, r3]
 8002ec0:	03452e08 	.word	0x03452e08
 8002ec4:	04          	.byte	0x04
 8002ec5:	00          	.byte	0x00
 }
 8002ec6:	bd10      	pop	{r4, pc}
 8002ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				enter_setup_state();
 8002ecc:	f7ff bea2 	b.w	8002c14 <enter_setup_state>
	    printf("\n\r\n\r");
 8002ed0:	4822      	ldr	r0, [pc, #136]	; (8002f5c <fsm_enter_state+0xa8>)
 8002ed2:	f007 fa95 	bl	800a400 <iprintf>
	    printf(" Commands:\n\r");
 8002ed6:	4822      	ldr	r0, [pc, #136]	; (8002f60 <fsm_enter_state+0xac>)
 8002ed8:	f007 fa92 	bl	800a400 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8002edc:	4821      	ldr	r0, [pc, #132]	; (8002f64 <fsm_enter_state+0xb0>)
 8002ede:	f007 fa8f 	bl	800a400 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8002ee2:	4821      	ldr	r0, [pc, #132]	; (8002f68 <fsm_enter_state+0xb4>)
 8002ee4:	f007 fa8c 	bl	800a400 <iprintf>
	    printf(" s - Setup\n\r");
 8002ee8:	4820      	ldr	r0, [pc, #128]	; (8002f6c <fsm_enter_state+0xb8>)
 8002eea:	f007 fa89 	bl	800a400 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8002eee:	4820      	ldr	r0, [pc, #128]	; (8002f70 <fsm_enter_state+0xbc>)
 8002ef0:	f007 fa86 	bl	800a400 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8002ef4:	481f      	ldr	r0, [pc, #124]	; (8002f74 <fsm_enter_state+0xc0>)
 8002ef6:	f007 fa83 	bl	800a400 <iprintf>
	    printf(" f - Factory reset flash vars\n\r");
 8002efa:	481f      	ldr	r0, [pc, #124]	; (8002f78 <fsm_enter_state+0xc4>)
 8002efc:	f007 fa80 	bl	800a400 <iprintf>
	    printf(" d - Variable dump\n\r");
 8002f00:	481e      	ldr	r0, [pc, #120]	; (8002f7c <fsm_enter_state+0xc8>)
 8002f02:	f007 fa7d 	bl	800a400 <iprintf>
	    printf(" i - Increment electrical zero\n\r");
 8002f06:	481e      	ldr	r0, [pc, #120]	; (8002f80 <fsm_enter_state+0xcc>)
 8002f08:	f007 fa7a 	bl	800a400 <iprintf>
	    printf(" o - Swap phase order\n\r");
 8002f0c:	481d      	ldr	r0, [pc, #116]	; (8002f84 <fsm_enter_state+0xd0>)
 8002f0e:	f007 fa77 	bl	800a400 <iprintf>
 }
 8002f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    printf(" esc - Exit to Menu\n\r");
 8002f16:	481c      	ldr	r0, [pc, #112]	; (8002f88 <fsm_enter_state+0xd4>)
 8002f18:	f007 ba72 	b.w	800a400 <iprintf>
				comm_encoder.e_zero = 0;
 8002f1c:	4c1b      	ldr	r4, [pc, #108]	; (8002f8c <fsm_enter_state+0xd8>)
				comm_encoder_cal.done_cal = 0;
 8002f1e:	4b1c      	ldr	r3, [pc, #112]	; (8002f90 <fsm_enter_state+0xdc>)
 8002f20:	2100      	movs	r1, #0
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8002f22:	f104 008c 	add.w	r0, r4, #140	; 0x8c
 8002f26:	f44f 7200 	mov.w	r2, #512	; 0x200
				comm_encoder.e_zero = 0;
 8002f2a:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
				comm_encoder_cal.done_cal = 0;
 8002f2e:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8002f32:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8002f36:	7419      	strb	r1, [r3, #16]
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8002f38:	f006 fdf0 	bl	8009b1c <memset>
				drv_enable_gd(drv);
 8002f3c:	4b15      	ldr	r3, [pc, #84]	; (8002f94 <fsm_enter_state+0xe0>)
 }
 8002f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				drv_enable_gd(drv);
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	8899      	ldrh	r1, [r3, #4]
 8002f46:	f7fe bd85 	b.w	8001a54 <drv_enable_gd>
				HAL_GPIO_WritePin(LED2, GPIO_PIN_SET );
 8002f4a:	4813      	ldr	r0, [pc, #76]	; (8002f98 <fsm_enter_state+0xe4>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	2108      	movs	r1, #8
 8002f50:	f003 fd84 	bl	8006a5c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8002f54:	4811      	ldr	r0, [pc, #68]	; (8002f9c <fsm_enter_state+0xe8>)
 8002f56:	f7ff faef 	bl	8002538 <reset_foc>
				drv_enable_gd(drv);
 8002f5a:	e7ef      	b.n	8002f3c <fsm_enter_state+0x88>
 8002f5c:	0800e5f8 	.word	0x0800e5f8
 8002f60:	0800e600 	.word	0x0800e600
 8002f64:	0800e610 	.word	0x0800e610
 8002f68:	0800e624 	.word	0x0800e624
 8002f6c:	0800e640 	.word	0x0800e640
 8002f70:	0800e650 	.word	0x0800e650
 8002f74:	0800e668 	.word	0x0800e668
 8002f78:	0800e684 	.word	0x0800e684
 8002f7c:	0800e6a4 	.word	0x0800e6a4
 8002f80:	0800e6bc 	.word	0x0800e6bc
 8002f84:	0800e6e0 	.word	0x0800e6e0
 8002f88:	0800e6f8 	.word	0x0800e6f8
 8002f8c:	20004270 	.word	0x20004270
 8002f90:	20004914 	.word	0x20004914
 8002f94:	2000d1fc 	.word	0x2000d1fc
 8002f98:	48000800 	.word	0x48000800
 8002f9c:	20004614 	.word	0x20004614

08002fa0 <run_fsm>:
 void run_fsm(FSMStruct * fsmstate){
 8002fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 if(fsmstate->next_state != fsmstate->state){
 8002fa4:	7842      	ldrb	r2, [r0, #1]
 8002fa6:	7803      	ldrb	r3, [r0, #0]
 8002fa8:	429a      	cmp	r2, r3
 void run_fsm(FSMStruct * fsmstate){
 8002faa:	4604      	mov	r4, r0
	 if(fsmstate->next_state != fsmstate->state){
 8002fac:	d107      	bne.n	8002fbe <run_fsm+0x1e>
	 switch(fsmstate->state){
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d025      	beq.n	8002ffe <run_fsm+0x5e>
 8002fb2:	2b05      	cmp	r3, #5
 8002fb4:	d04e      	beq.n	8003054 <run_fsm+0xb4>
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d03c      	beq.n	8003034 <run_fsm+0x94>
 }
 8002fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		switch(fsmstate->state){
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	d816      	bhi.n	8002ff0 <run_fsm+0x50>
 8002fc2:	e8df f003 	tbb	[pc, r3]
 8002fc6:	4d30      	.short	0x4d30
 8002fc8:	30301503 	.word	0x30301503
				drv_disable_gd(drv);
 8002fcc:	4b50      	ldr	r3, [pc, #320]	; (8003110 <run_fsm+0x170>)
				fsmstate->ready = 1;
 8002fce:	2201      	movs	r2, #1
 8002fd0:	70c2      	strb	r2, [r0, #3]
				drv_disable_gd(drv);
 8002fd2:	6818      	ldr	r0, [r3, #0]
 8002fd4:	8899      	ldrh	r1, [r3, #4]
 8002fd6:	f7fe fd8f 	bl	8001af8 <drv_disable_gd>
				reset_foc(&controller);
 8002fda:	484e      	ldr	r0, [pc, #312]	; (8003114 <run_fsm+0x174>)
 8002fdc:	f7ff faac 	bl	8002538 <reset_foc>
				HAL_GPIO_WritePin(LED2, GPIO_PIN_RESET );
 8002fe0:	484d      	ldr	r0, [pc, #308]	; (8003118 <run_fsm+0x178>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2108      	movs	r1, #8
 8002fe6:	f003 fd39 	bl	8006a5c <HAL_GPIO_WritePin>
				zero_commands(&controller);		// Set commands to zero
 8002fea:	484a      	ldr	r0, [pc, #296]	; (8003114 <run_fsm+0x174>)
 8002fec:	f7ff fc9e 	bl	800292c <zero_commands>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8002ff0:	78e3      	ldrb	r3, [r4, #3]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f040 808a 	bne.w	800310c <run_fsm+0x16c>
 8002ff8:	7823      	ldrb	r3, [r4, #0]
	 switch(fsmstate->state){
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d1d9      	bne.n	8002fb2 <run_fsm+0x12>
				 torque_control(&controller);
 8002ffe:	4c45      	ldr	r4, [pc, #276]	; (8003114 <run_fsm+0x174>)
 8003000:	4620      	mov	r0, r4
 8003002:	f7ff fc69 	bl	80028d8 <torque_control>
				 field_weaken(&controller);
 8003006:	4620      	mov	r0, r4
 8003008:	f7ff face 	bl	80025a8 <field_weaken>
				 if(!debug_data_capture(&comm_encoder, &controller)){
 800300c:	4843      	ldr	r0, [pc, #268]	; (800311c <run_fsm+0x17c>)
 800300e:	4621      	mov	r1, r4
 8003010:	f7ff fc9a 	bl	8002948 <debug_data_capture>
 8003014:	2800      	cmp	r0, #0
 8003016:	d03b      	beq.n	8003090 <run_fsm+0xf0>
			 controller.timeout ++;
 8003018:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800301c:	3301      	adds	r3, #1
 800301e:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 }
 8003022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				fsmstate->ready = 1;
 8003026:	2301      	movs	r3, #1
 8003028:	70c3      	strb	r3, [r0, #3]
			 fsmstate->state = fsmstate->next_state;
 800302a:	7022      	strb	r2, [r4, #0]
			 fsm_enter_state(fsmstate);
 800302c:	4620      	mov	r0, r4
 800302e:	f7ff ff41 	bl	8002eb4 <fsm_enter_state>
 8003032:	e7e1      	b.n	8002ff8 <run_fsm+0x58>
			 if(!comm_encoder_cal.done_ordering){
 8003034:	4d3a      	ldr	r5, [pc, #232]	; (8003120 <run_fsm+0x180>)
 8003036:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800303a:	b1d3      	cbz	r3, 8003072 <run_fsm+0xd2>
			 else if(!comm_encoder_cal.done_cal){
 800303c:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8003040:	bb5b      	cbnz	r3, 800309a <run_fsm+0xfa>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003042:	4934      	ldr	r1, [pc, #208]	; (8003114 <run_fsm+0x174>)
 8003044:	4835      	ldr	r0, [pc, #212]	; (800311c <run_fsm+0x17c>)
 8003046:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 800304a:	462a      	mov	r2, r5
 }
 800304c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003050:	f7fe ba78 	b.w	8001544 <calibrate_encoder>
 }
 8003054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			 ps_print(&comm_encoder, 100);
 8003058:	4830      	ldr	r0, [pc, #192]	; (800311c <run_fsm+0x17c>)
 800305a:	2164      	movs	r1, #100	; 0x64
 800305c:	f001 b916 	b.w	800428c <ps_print>
				drv_disable_gd(drv);
 8003060:	4b2b      	ldr	r3, [pc, #172]	; (8003110 <run_fsm+0x170>)
 8003062:	6818      	ldr	r0, [r3, #0]
 8003064:	8899      	ldrh	r1, [r3, #4]
 8003066:	f7fe fd47 	bl	8001af8 <drv_disable_gd>
				fsmstate->ready = 1;
 800306a:	2301      	movs	r3, #1
 800306c:	7862      	ldrb	r2, [r4, #1]
 800306e:	70e3      	strb	r3, [r4, #3]
				break;
 8003070:	e7db      	b.n	800302a <run_fsm+0x8a>
				 if(!debug_data_capture(&comm_encoder, &controller)){
 8003072:	4928      	ldr	r1, [pc, #160]	; (8003114 <run_fsm+0x174>)
 8003074:	4829      	ldr	r0, [pc, #164]	; (800311c <run_fsm+0x17c>)
 8003076:	f7ff fc67 	bl	8002948 <debug_data_capture>
 800307a:	4926      	ldr	r1, [pc, #152]	; (8003114 <run_fsm+0x174>)
 800307c:	2800      	cmp	r0, #0
 800307e:	d19c      	bne.n	8002fba <run_fsm+0x1a>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003080:	462a      	mov	r2, r5
 8003082:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 8003086:	4825      	ldr	r0, [pc, #148]	; (800311c <run_fsm+0x17c>)
 }
 8003088:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800308c:	f7fe b958 	b.w	8001340 <order_phases>
					 commutate(&controller, &comm_encoder);
 8003090:	4922      	ldr	r1, [pc, #136]	; (800311c <run_fsm+0x17c>)
 8003092:	4620      	mov	r0, r4
 8003094:	f7ff fac6 	bl	8002624 <commutate>
 8003098:	e7be      	b.n	8003018 <run_fsm+0x78>
				 E_ZERO = comm_encoder_cal.ezero;
 800309a:	69ed      	ldr	r5, [r5, #28]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 800309c:	4f1f      	ldr	r7, [pc, #124]	; (800311c <run_fsm+0x17c>)
 800309e:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003124 <run_fsm+0x184>
 80030a2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
				 E_ZERO = comm_encoder_cal.ezero;
 80030a6:	4e20      	ldr	r6, [pc, #128]	; (8003128 <run_fsm+0x188>)
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80030a8:	426b      	negs	r3, r5
 80030aa:	ee00 3a10 	vmov	s0, r3
 80030ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80030b6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80030ba:	ee20 0a27 	vmul.f32	s0, s0, s15
				 E_ZERO = comm_encoder_cal.ezero;
 80030be:	6175      	str	r5, [r6, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80030c0:	f00a fefc 	bl	800debc <fmodf>
 80030c4:	eddf 7a19 	vldr	s15, [pc, #100]	; 800312c <run_fsm+0x18c>
 80030c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80030cc:	ee17 0a90 	vmov	r0, s15
 80030d0:	f7fd fa62 	bl	8000598 <__aeabi_f2d>
 80030d4:	460b      	mov	r3, r1
 80030d6:	4602      	mov	r2, r0
 80030d8:	4629      	mov	r1, r5
 80030da:	4815      	ldr	r0, [pc, #84]	; (8003130 <run_fsm+0x190>)
 80030dc:	f007 f990 	bl	800a400 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 80030e0:	4914      	ldr	r1, [pc, #80]	; (8003134 <run_fsm+0x194>)
 80030e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030e6:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 80030ea:	f006 fcef 	bl	8009acc <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 80030ee:	4911      	ldr	r1, [pc, #68]	; (8003134 <run_fsm+0x194>)
 80030f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030f4:	f106 0018 	add.w	r0, r6, #24
 80030f8:	f006 fce8 	bl	8009acc <memcpy>
				 save_to_flash();
 80030fc:	f7fe ffa6 	bl	800204c <save_to_flash>
				 load_from_flash();
 8003100:	f7fe ff6e 	bl	8001fe0 <load_from_flash>
		fsmstate->next_state = MENU_MODE;
 8003104:	2300      	movs	r3, #0
 8003106:	7063      	strb	r3, [r4, #1]
		fsmstate->ready = 0;
 8003108:	70e3      	strb	r3, [r4, #3]
		return;
 800310a:	e756      	b.n	8002fba <run_fsm+0x1a>
 800310c:	7862      	ldrb	r2, [r4, #1]
 800310e:	e78c      	b.n	800302a <run_fsm+0x8a>
 8003110:	2000d1fc 	.word	0x2000d1fc
 8003114:	20004614 	.word	0x20004614
 8003118:	48000800 	.word	0x48000800
 800311c:	20004270 	.word	0x20004270
 8003120:	20004914 	.word	0x20004914
 8003124:	37800000 	.word	0x37800000
 8003128:	2000cdd0 	.word	0x2000cdd0
 800312c:	40c90fdb 	.word	0x40c90fdb
 8003130:	0800ea74 	.word	0x0800ea74
 8003134:	2000c940 	.word	0x2000c940

08003138 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	7b43      	ldrb	r3, [r0, #13]
 800313c:	3b61      	subs	r3, #97	; 0x61
 800313e:	4604      	mov	r4, r0
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
			 V_MIN = -V_MAX;
			 printf("V_MAX set to %f\r\n", V_MAX);
			 break;
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003140:	1d05      	adds	r5, r0, #4
 8003142:	2b17      	cmp	r3, #23
 8003144:	d819      	bhi.n	800317a <process_user_input+0x42>
 8003146:	e8df f013 	tbh	[pc, r3, lsl #1]
 800314a:	0028      	.short	0x0028
 800314c:	00780050 	.word	0x00780050
 8003150:	001800a0 	.word	0x001800a0
 8003154:	00e700bf 	.word	0x00e700bf
 8003158:	012e0106 	.word	0x012e0106
 800315c:	01380018 	.word	0x01380018
 8003160:	017f0157 	.word	0x017f0157
 8003164:	00180018 	.word	0x00180018
 8003168:	00180189 	.word	0x00180189
 800316c:	00180018 	.word	0x00180018
 8003170:	001801ac 	.word	0x001801ac
 8003174:	001801b6 	.word	0x001801b6
 8003178:	020b      	.short	0x020b
 800317a:	48e0      	ldr	r0, [pc, #896]	; (80034fc <process_user_input+0x3c4>)
 800317c:	4629      	mov	r1, r5
 800317e:	f007 f93f 	bl	800a400 <iprintf>
	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
	 preference_writer_flush(&prefs);
	 preference_writer_close(&prefs);
	 preference_writer_load(prefs);
	 */
	 save_to_flash();
 8003182:	f7fe ff63 	bl	800204c <save_to_flash>
	 load_from_flash();
 8003186:	f7fe ff2b 	bl	8001fe0 <load_from_flash>
	 enter_setup_state();
 800318a:	f7ff fd43 	bl	8002c14 <enter_setup_state>

	 fsmstate->bytecount = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	7323      	strb	r3, [r4, #12]
	 fsmstate->cmd_id = 0;
 8003192:	7363      	strb	r3, [r4, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8003194:	602b      	str	r3, [r5, #0]
 8003196:	606b      	str	r3, [r5, #4]
 }
 8003198:	bd38      	pop	{r3, r4, r5, pc}
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 800319a:	4628      	mov	r0, r5
 800319c:	f006 fc64 	bl	8009a68 <atof>
 80031a0:	ec51 0b10 	vmov	r0, r1, d0
 80031a4:	f7fd fd48 	bl	8000c38 <__aeabi_d2f>
 80031a8:	ee07 0a90 	vmov	s15, r0
 80031ac:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80031b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b8:	bf88      	it	hi
 80031ba:	eef0 7a47 	vmovhi.f32	s15, s14
 80031be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031c2:	ed9f 7ae6 	vldr	s14, [pc, #920]	; 800355c <process_user_input+0x424>
 80031c6:	4bce      	ldr	r3, [pc, #824]	; (8003500 <process_user_input+0x3c8>)
 80031c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031cc:	bfb8      	it	lt
 80031ce:	eef0 7a47 	vmovlt.f32	s15, s14
 80031d2:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 80031d6:	ee17 0a90 	vmov	r0, s15
 80031da:	f7fd f9dd 	bl	8000598 <__aeabi_f2d>
 80031de:	4602      	mov	r2, r0
 80031e0:	460b      	mov	r3, r1
 80031e2:	48c8      	ldr	r0, [pc, #800]	; (8003504 <process_user_input+0x3cc>)
 80031e4:	f007 f90c 	bl	800a400 <iprintf>
			 break;
 80031e8:	e7cb      	b.n	8003182 <process_user_input+0x4a>
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 80031ea:	4628      	mov	r0, r5
 80031ec:	f006 fc3c 	bl	8009a68 <atof>
 80031f0:	ec51 0b10 	vmov	r0, r1, d0
 80031f4:	f7fd fd20 	bl	8000c38 <__aeabi_d2f>
 80031f8:	eddf 6ac3 	vldr	s13, [pc, #780]	; 8003508 <process_user_input+0x3d0>
 80031fc:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 800350c <process_user_input+0x3d4>
 8003200:	4bbf      	ldr	r3, [pc, #764]	; (8003500 <process_user_input+0x3c8>)
 8003202:	ee07 0a90 	vmov	s15, r0
 8003206:	eef4 7ae6 	vcmpe.f32	s15, s13
 800320a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800320e:	bf88      	it	hi
 8003210:	eef0 7a66 	vmovhi.f32	s15, s13
 8003214:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321c:	bfb8      	it	lt
 800321e:	eef0 7a47 	vmovlt.f32	s15, s14
 8003222:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003226:	ee17 0a90 	vmov	r0, s15
 800322a:	f7fd f9b5 	bl	8000598 <__aeabi_f2d>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	48b7      	ldr	r0, [pc, #732]	; (8003510 <process_user_input+0x3d8>)
 8003234:	f007 f8e4 	bl	800a400 <iprintf>
			 break;
 8003238:	e7a3      	b.n	8003182 <process_user_input+0x4a>
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 800323a:	4628      	mov	r0, r5
 800323c:	f006 fc14 	bl	8009a68 <atof>
 8003240:	ec51 0b10 	vmov	r0, r1, d0
 8003244:	f7fd fcf8 	bl	8000c38 <__aeabi_d2f>
 8003248:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8003514 <process_user_input+0x3dc>
 800324c:	eddf 6ac3 	vldr	s13, [pc, #780]	; 800355c <process_user_input+0x424>
 8003250:	4bab      	ldr	r3, [pc, #684]	; (8003500 <process_user_input+0x3c8>)
 8003252:	ee07 0a90 	vmov	s15, r0
 8003256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800325a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325e:	bf88      	it	hi
 8003260:	eef0 7a47 	vmovhi.f32	s15, s14
 8003264:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326c:	bfb8      	it	lt
 800326e:	eef0 7a66 	vmovlt.f32	s15, s13
 8003272:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003276:	ee17 0a90 	vmov	r0, s15
 800327a:	f7fd f98d 	bl	8000598 <__aeabi_f2d>
 800327e:	4602      	mov	r2, r0
 8003280:	460b      	mov	r3, r1
 8003282:	48a5      	ldr	r0, [pc, #660]	; (8003518 <process_user_input+0x3e0>)
 8003284:	f007 f8bc 	bl	800a400 <iprintf>
			 break;
 8003288:	e77b      	b.n	8003182 <process_user_input+0x4a>
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800328a:	4628      	mov	r0, r5
 800328c:	f006 fbec 	bl	8009a68 <atof>
 8003290:	ec51 0b10 	vmov	r0, r1, d0
 8003294:	f7fd fcd0 	bl	8000c38 <__aeabi_d2f>
 8003298:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 800355c <process_user_input+0x424>
 800329c:	4b98      	ldr	r3, [pc, #608]	; (8003500 <process_user_input+0x3c8>)
 800329e:	ee07 0a90 	vmov	s15, r0
 80032a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032aa:	bfb8      	it	lt
 80032ac:	eef0 7a47 	vmovlt.f32	s15, s14
 80032b0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 80032b4:	ee17 0a90 	vmov	r0, s15
 80032b8:	f7fd f96e 	bl	8000598 <__aeabi_f2d>
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	4896      	ldr	r0, [pc, #600]	; (800351c <process_user_input+0x3e4>)
 80032c2:	f007 f89d 	bl	800a400 <iprintf>
			 break;
 80032c6:	e75c      	b.n	8003182 <process_user_input+0x4a>
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 80032c8:	4628      	mov	r0, r5
 80032ca:	f006 fbcd 	bl	8009a68 <atof>
 80032ce:	ec51 0b10 	vmov	r0, r1, d0
 80032d2:	f7fd fcb1 	bl	8000c38 <__aeabi_d2f>
 80032d6:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003520 <process_user_input+0x3e8>
 80032da:	eddf 6aa0 	vldr	s13, [pc, #640]	; 800355c <process_user_input+0x424>
 80032de:	4b88      	ldr	r3, [pc, #544]	; (8003500 <process_user_input+0x3c8>)
 80032e0:	ee07 0a90 	vmov	s15, r0
 80032e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ec:	bf88      	it	hi
 80032ee:	eef0 7a47 	vmovhi.f32	s15, s14
 80032f2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80032f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fa:	bfb8      	it	lt
 80032fc:	eef0 7a66 	vmovlt.f32	s15, s13
 8003300:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003304:	ee17 0a90 	vmov	r0, s15
 8003308:	f7fd f946 	bl	8000598 <__aeabi_f2d>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4884      	ldr	r0, [pc, #528]	; (8003524 <process_user_input+0x3ec>)
 8003312:	f007 f875 	bl	800a400 <iprintf>
			 break;
 8003316:	e734      	b.n	8003182 <process_user_input+0x4a>
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8003318:	4628      	mov	r0, r5
 800331a:	f006 fba5 	bl	8009a68 <atof>
 800331e:	ec51 0b10 	vmov	r0, r1, d0
 8003322:	f7fd fc89 	bl	8000c38 <__aeabi_d2f>
 8003326:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8003528 <process_user_input+0x3f0>
 800332a:	4b75      	ldr	r3, [pc, #468]	; (8003500 <process_user_input+0x3c8>)
 800332c:	ee07 0a90 	vmov	s15, r0
 8003330:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003338:	bfb8      	it	lt
 800333a:	eef0 7a47 	vmovlt.f32	s15, s14
 800333e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 8003342:	ee17 0a90 	vmov	r0, s15
 8003346:	f7fd f927 	bl	8000598 <__aeabi_f2d>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4877      	ldr	r0, [pc, #476]	; (800352c <process_user_input+0x3f4>)
 8003350:	f007 f856 	bl	800a400 <iprintf>
			 break;
 8003354:	e715      	b.n	8003182 <process_user_input+0x4a>
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003356:	4628      	mov	r0, r5
 8003358:	f006 fb86 	bl	8009a68 <atof>
 800335c:	ec51 0b10 	vmov	r0, r1, d0
 8003360:	f7fd fc6a 	bl	8000c38 <__aeabi_d2f>
 8003364:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8003530 <process_user_input+0x3f8>
 8003368:	eddf 6a7c 	vldr	s13, [pc, #496]	; 800355c <process_user_input+0x424>
 800336c:	4b64      	ldr	r3, [pc, #400]	; (8003500 <process_user_input+0x3c8>)
 800336e:	ee07 0a90 	vmov	s15, r0
 8003372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337a:	bf88      	it	hi
 800337c:	eef0 7a47 	vmovhi.f32	s15, s14
 8003380:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003388:	bfb8      	it	lt
 800338a:	eef0 7a66 	vmovlt.f32	s15, s13
 800338e:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003392:	ee17 0a90 	vmov	r0, s15
 8003396:	f7fd f8ff 	bl	8000598 <__aeabi_f2d>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4865      	ldr	r0, [pc, #404]	; (8003534 <process_user_input+0x3fc>)
 80033a0:	f007 f82e 	bl	800a400 <iprintf>
			 break;
 80033a4:	e6ed      	b.n	8003182 <process_user_input+0x4a>
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80033a6:	4628      	mov	r0, r5
 80033a8:	f006 fb61 	bl	8009a6e <atoi>
 80033ac:	4b62      	ldr	r3, [pc, #392]	; (8003538 <process_user_input+0x400>)
 80033ae:	4601      	mov	r1, r0
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80033b0:	4862      	ldr	r0, [pc, #392]	; (800353c <process_user_input+0x404>)
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80033b2:	6059      	str	r1, [r3, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80033b4:	f007 f824 	bl	800a400 <iprintf>
			 break;
 80033b8:	e6e3      	b.n	8003182 <process_user_input+0x4a>
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 80033ba:	4628      	mov	r0, r5
 80033bc:	f006 fb54 	bl	8009a68 <atof>
 80033c0:	ec51 0b10 	vmov	r0, r1, d0
 80033c4:	f7fd fc38 	bl	8000c38 <__aeabi_d2f>
 80033c8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8003540 <process_user_input+0x408>
 80033cc:	4b4c      	ldr	r3, [pc, #304]	; (8003500 <process_user_input+0x3c8>)
 80033ce:	ee07 0a90 	vmov	s15, r0
 80033d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033da:	bfb8      	it	lt
 80033dc:	eef0 7a47 	vmovlt.f32	s15, s14
 80033e0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 80033e4:	ee17 0a90 	vmov	r0, s15
 80033e8:	f7fd f8d6 	bl	8000598 <__aeabi_f2d>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4854      	ldr	r0, [pc, #336]	; (8003544 <process_user_input+0x40c>)
 80033f2:	f007 f805 	bl	800a400 <iprintf>
			 break;
 80033f6:	e6c4      	b.n	8003182 <process_user_input+0x4a>
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 80033f8:	4628      	mov	r0, r5
 80033fa:	f006 fb35 	bl	8009a68 <atof>
 80033fe:	ec51 0b10 	vmov	r0, r1, d0
 8003402:	f7fd fc19 	bl	8000c38 <__aeabi_d2f>
 8003406:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003514 <process_user_input+0x3dc>
 800340a:	eddf 6a54 	vldr	s13, [pc, #336]	; 800355c <process_user_input+0x424>
 800340e:	4b3c      	ldr	r3, [pc, #240]	; (8003500 <process_user_input+0x3c8>)
 8003410:	ee07 0a90 	vmov	s15, r0
 8003414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341c:	bf88      	it	hi
 800341e:	eef0 7a47 	vmovhi.f32	s15, s14
 8003422:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342a:	bfb8      	it	lt
 800342c:	eef0 7a66 	vmovlt.f32	s15, s13
 8003430:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003434:	ee17 0a90 	vmov	r0, s15
 8003438:	f7fd f8ae 	bl	8000598 <__aeabi_f2d>
 800343c:	4602      	mov	r2, r0
 800343e:	460b      	mov	r3, r1
 8003440:	4841      	ldr	r0, [pc, #260]	; (8003548 <process_user_input+0x410>)
 8003442:	f006 ffdd 	bl	800a400 <iprintf>
			 break;
 8003446:	e69c      	b.n	8003182 <process_user_input+0x4a>
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003448:	4628      	mov	r0, r5
 800344a:	f006 fb10 	bl	8009a6e <atoi>
 800344e:	4b3a      	ldr	r3, [pc, #232]	; (8003538 <process_user_input+0x400>)
 8003450:	4601      	mov	r1, r0
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER); //ben bugfix MASTER to TX_ID in string
 8003452:	483e      	ldr	r0, [pc, #248]	; (800354c <process_user_input+0x414>)
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003454:	6099      	str	r1, [r3, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER); //ben bugfix MASTER to TX_ID in string
 8003456:	f006 ffd3 	bl	800a400 <iprintf>
			 break;
 800345a:	e692      	b.n	8003182 <process_user_input+0x4a>
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800345c:	4628      	mov	r0, r5
 800345e:	f006 fb03 	bl	8009a68 <atof>
 8003462:	ec51 0b10 	vmov	r0, r1, d0
 8003466:	f7fd fbe7 	bl	8000c38 <__aeabi_d2f>
 800346a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800355c <process_user_input+0x424>
 800346e:	4b24      	ldr	r3, [pc, #144]	; (8003500 <process_user_input+0x3c8>)
 8003470:	ee07 0a90 	vmov	s15, r0
 8003474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347c:	bfb8      	it	lt
 800347e:	eef0 7a47 	vmovlt.f32	s15, s14
			 P_MIN = -P_MAX;
 8003482:	eeb1 7a67 	vneg.f32	s14, s15
 8003486:	ed83 7a13 	vstr	s14, [r3, #76]	; 0x4c
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800348a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 printf("P_MAX set to %f\r\n", P_MAX);
 800348e:	ee17 0a90 	vmov	r0, s15
 8003492:	f7fd f881 	bl	8000598 <__aeabi_f2d>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	482d      	ldr	r0, [pc, #180]	; (8003550 <process_user_input+0x418>)
 800349c:	f006 ffb0 	bl	800a400 <iprintf>
			 break;
 80034a0:	e66f      	b.n	8003182 <process_user_input+0x4a>
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80034a2:	4628      	mov	r0, r5
 80034a4:	f006 fae3 	bl	8009a6e <atoi>
 80034a8:	4b23      	ldr	r3, [pc, #140]	; (8003538 <process_user_input+0x400>)
 80034aa:	4601      	mov	r1, r0
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80034ac:	4829      	ldr	r0, [pc, #164]	; (8003554 <process_user_input+0x41c>)
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80034ae:	60d9      	str	r1, [r3, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80034b0:	f006 ffa6 	bl	800a400 <iprintf>
			 break;
 80034b4:	e665      	b.n	8003182 <process_user_input+0x4a>
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80034b6:	4628      	mov	r0, r5
 80034b8:	f006 fad6 	bl	8009a68 <atof>
 80034bc:	ec51 0b10 	vmov	r0, r1, d0
 80034c0:	f7fd fbba 	bl	8000c38 <__aeabi_d2f>
 80034c4:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800355c <process_user_input+0x424>
 80034c8:	4b0d      	ldr	r3, [pc, #52]	; (8003500 <process_user_input+0x3c8>)
 80034ca:	ee07 0a90 	vmov	s15, r0
 80034ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d6:	bfb8      	it	lt
 80034d8:	eef0 7a47 	vmovlt.f32	s15, s14
			 V_MIN = -V_MAX;
 80034dc:	eeb1 7a67 	vneg.f32	s14, s15
 80034e0:	ed83 7a15 	vstr	s14, [r3, #84]	; 0x54
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80034e4:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 printf("V_MAX set to %f\r\n", V_MAX);
 80034e8:	ee17 0a90 	vmov	r0, s15
 80034ec:	f7fd f854 	bl	8000598 <__aeabi_f2d>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4818      	ldr	r0, [pc, #96]	; (8003558 <process_user_input+0x420>)
 80034f6:	f006 ff83 	bl	800a400 <iprintf>
			 break;
 80034fa:	e642      	b.n	8003182 <process_user_input+0x4a>
 80034fc:	0800ebc0 	.word	0x0800ebc0
 8003500:	20004514 	.word	0x20004514
 8003504:	0800eb3c 	.word	0x0800eb3c
 8003508:	44fa0000 	.word	0x44fa0000
 800350c:	42c80000 	.word	0x42c80000
 8003510:	0800ea88 	.word	0x0800ea88
 8003514:	42200000 	.word	0x42200000
 8003518:	0800eb24 	.word	0x0800eb24
 800351c:	0800eb84 	.word	0x0800eb84
 8003520:	42040000 	.word	0x42040000
 8003524:	0800eadc 	.word	0x0800eadc
 8003528:	3a83126f 	.word	0x3a83126f
 800352c:	0800eb50 	.word	0x0800eb50
 8003530:	43160000 	.word	0x43160000
 8003534:	0800eb0c 	.word	0x0800eb0c
 8003538:	2000cdd0 	.word	0x2000cdd0
 800353c:	0800ea9c 	.word	0x0800ea9c
 8003540:	38d1b717 	.word	0x38d1b717
 8003544:	0800eb60 	.word	0x0800eb60
 8003548:	0800eac8 	.word	0x0800eac8
 800354c:	0800eab0 	.word	0x0800eab0
 8003550:	0800eb98 	.word	0x0800eb98
 8003554:	0800eaf4 	.word	0x0800eaf4
 8003558:	0800ebac 	.word	0x0800ebac
 800355c:	00000000 	.word	0x00000000
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003560:	4628      	mov	r0, r5
 8003562:	f006 fa81 	bl	8009a68 <atof>
 8003566:	ec51 0b10 	vmov	r0, r1, d0
 800356a:	f7fd fb65 	bl	8000c38 <__aeabi_d2f>
 800356e:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 800355c <process_user_input+0x424>
 8003572:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <process_user_input+0x468>)
 8003574:	ee07 0a90 	vmov	s15, r0
 8003578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800357c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003580:	bfb8      	it	lt
 8003582:	eef0 7a47 	vmovlt.f32	s15, s14
 8003586:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 800358a:	ee17 0a90 	vmov	r0, s15
 800358e:	f7fd f803 	bl	8000598 <__aeabi_f2d>
 8003592:	4602      	mov	r2, r0
 8003594:	460b      	mov	r3, r1
 8003596:	4803      	ldr	r0, [pc, #12]	; (80035a4 <process_user_input+0x46c>)
 8003598:	f006 ff32 	bl	800a400 <iprintf>
			 break;
 800359c:	e5f1      	b.n	8003182 <process_user_input+0x4a>
 800359e:	bf00      	nop
 80035a0:	20004514 	.word	0x20004514
 80035a4:	0800eb70 	.word	0x0800eb70

080035a8 <update_fsm>:
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 80035a8:	291b      	cmp	r1, #27
 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 80035aa:	4603      	mov	r3, r0
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 80035ac:	d026      	beq.n	80035fc <update_fsm+0x54>
	switch(fsmstate->state){
 80035ae:	7802      	ldrb	r2, [r0, #0]
 80035b0:	b152      	cbz	r2, 80035c8 <update_fsm+0x20>
 80035b2:	2a04      	cmp	r2, #4
 80035b4:	d121      	bne.n	80035fa <update_fsm+0x52>
			if(fsm_input == ENTER_CMD){
 80035b6:	290d      	cmp	r1, #13
 80035b8:	d028      	beq.n	800360c <update_fsm+0x64>
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 80035ba:	7b02      	ldrb	r2, [r0, #12]
 80035bc:	b312      	cbz	r2, 8003604 <update_fsm+0x5c>
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 80035be:	4410      	add	r0, r2
			fsmstate->bytecount++;
 80035c0:	3201      	adds	r2, #1
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 80035c2:	70c1      	strb	r1, [r0, #3]
			fsmstate->bytecount++;
 80035c4:	731a      	strb	r2, [r3, #12]
			break;
 80035c6:	4770      	bx	lr
			switch (fsm_input){
 80035c8:	3963      	subs	r1, #99	; 0x63
 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 80035ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ce:	2917      	cmp	r1, #23
 80035d0:	d811      	bhi.n	80035f6 <update_fsm+0x4e>
 80035d2:	e8df f001 	tbb	[pc, r1]
 80035d6:	a00c      	.short	0xa00c
 80035d8:	1010649b 	.word	0x1010649b
 80035dc:	10101053 	.word	0x10101053
 80035e0:	103e104e 	.word	0x103e104e
 80035e4:	10391010 	.word	0x10391010
 80035e8:	10101010 	.word	0x10101010
 80035ec:	1d10      	.short	0x1d10
					fsmstate->next_state = CALIBRATION_MODE;
 80035ee:	2101      	movs	r1, #1
					fsmstate->ready = 0;
 80035f0:	2200      	movs	r2, #0
					fsmstate->next_state = CALIBRATION_MODE;
 80035f2:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 80035f4:	70c2      	strb	r2, [r0, #3]
 }
 80035f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035fa:	4770      	bx	lr
		fsmstate->next_state = MENU_MODE;
 80035fc:	2200      	movs	r2, #0
 80035fe:	7042      	strb	r2, [r0, #1]
		fsmstate->ready = 0;
 8003600:	70c2      	strb	r2, [r0, #3]
		return;
 8003602:	4770      	bx	lr
			fsmstate->bytecount++;
 8003604:	3201      	adds	r2, #1
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003606:	7341      	strb	r1, [r0, #13]
			fsmstate->bytecount++;
 8003608:	731a      	strb	r2, [r3, #12]
			break;
 800360a:	4770      	bx	lr
				process_user_input(fsmstate);
 800360c:	f7ff bd94 	b.w	8003138 <process_user_input>
					comm_encoder.m_zero = 0;
 8003610:	4cb5      	ldr	r4, [pc, #724]	; (80038e8 <update_fsm+0x340>)
					printf("Zero pos command entry\n\r");
 8003612:	48b6      	ldr	r0, [pc, #728]	; (80038ec <update_fsm+0x344>)
					M_ZERO = zero_count;				 //ben bugfix
 8003614:	4db6      	ldr	r5, [pc, #728]	; (80038f0 <update_fsm+0x348>)
					printf("Zero pos command entry\n\r");
 8003616:	f006 fef3 	bl	800a400 <iprintf>
					ps_sample(&comm_encoder, DT);
 800361a:	ed9f 0ab6 	vldr	s0, [pc, #728]	; 80038f4 <update_fsm+0x34c>
					comm_encoder.m_zero = 0;
 800361e:	2300      	movs	r3, #0
					ps_sample(&comm_encoder, DT);
 8003620:	4620      	mov	r0, r4
					comm_encoder.m_zero = 0;
 8003622:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					ps_sample(&comm_encoder, DT);
 8003626:	f000 fd59 	bl	80040dc <ps_sample>
					HAL_Delay(20);
 800362a:	2014      	movs	r0, #20
 800362c:	f001 fa80 	bl	8004b30 <HAL_Delay>
					M_ZERO = zero_count;				 //ben bugfix
 8003630:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8003632:	612b      	str	r3, [r5, #16]
					save_to_flash();
 8003634:	f7fe fd0a 	bl	800204c <save_to_flash>
					load_from_flash();
 8003638:	f7fe fcd2 	bl	8001fe0 <load_from_flash>
					printf("\n\r  Saved new zero position:  %.4d \n\r\n\r", M_ZERO);
 800363c:	6929      	ldr	r1, [r5, #16]
 800363e:	48ae      	ldr	r0, [pc, #696]	; (80038f8 <update_fsm+0x350>)
 }
 8003640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("\n\r  Saved new zero position:  %.4d \n\r\n\r", M_ZERO);
 8003644:	f006 bedc 	b.w	800a400 <iprintf>
					fsmstate->next_state = SETUP_MODE;
 8003648:	2104      	movs	r1, #4
					fsmstate->ready = 0;
 800364a:	2200      	movs	r2, #0
					fsmstate->next_state = SETUP_MODE;
 800364c:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 800364e:	70c2      	strb	r2, [r0, #3]
					break;
 8003650:	e7d1      	b.n	80035f6 <update_fsm+0x4e>
					PHASE_ORDER = !PHASE_ORDER;
 8003652:	4ca7      	ldr	r4, [pc, #668]	; (80038f0 <update_fsm+0x348>)
 8003654:	6823      	ldr	r3, [r4, #0]
 8003656:	fab3 f383 	clz	r3, r3
 800365a:	095b      	lsrs	r3, r3, #5
 800365c:	6023      	str	r3, [r4, #0]
					save_to_flash();
 800365e:	f7fe fcf5 	bl	800204c <save_to_flash>
					load_from_flash();
 8003662:	f7fe fcbd 	bl	8001fe0 <load_from_flash>
					printf("Phase order is now %d. Please cycle power.\n\r", PHASE_ORDER);
 8003666:	6821      	ldr	r1, [r4, #0]
 8003668:	48a4      	ldr	r0, [pc, #656]	; (80038fc <update_fsm+0x354>)
 }
 800366a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("Phase order is now %d. Please cycle power.\n\r", PHASE_ORDER);
 800366e:	f006 bec7 	b.w	800a400 <iprintf>
					fsmstate->next_state = MOTOR_MODE;
 8003672:	2102      	movs	r1, #2
					fsmstate->ready = 0;
 8003674:	2200      	movs	r2, #0
					fsmstate->next_state = MOTOR_MODE;
 8003676:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 8003678:	70c2      	strb	r2, [r0, #3]
					break;
 800367a:	e7bc      	b.n	80035f6 <update_fsm+0x4e>
					printf(" ");
 800367c:	2020      	movs	r0, #32
 800367e:	f006 fed7 	bl	800a430 <putchar>
					E_ZERO = E_ZERO + increment;
 8003682:	4b9b      	ldr	r3, [pc, #620]	; (80038f0 <update_fsm+0x348>)
					printf("OK, new E_ZERO is %d\n\r", E_ZERO);
 8003684:	489e      	ldr	r0, [pc, #632]	; (8003900 <update_fsm+0x358>)
					E_ZERO = E_ZERO + increment;
 8003686:	6959      	ldr	r1, [r3, #20]
 8003688:	f501 71fa 	add.w	r1, r1, #500	; 0x1f4
 800368c:	6159      	str	r1, [r3, #20]
					printf("OK, new E_ZERO is %d\n\r", E_ZERO);
 800368e:	f006 feb7 	bl	800a400 <iprintf>
					save_to_flash();
 8003692:	f7fe fcdb 	bl	800204c <save_to_flash>
 }
 8003696:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					load_from_flash();
 800369a:	f7fe bca1 	b.w	8001fe0 <load_from_flash>
				    I_BW = 1000;
 800369e:	4b99      	ldr	r3, [pc, #612]	; (8003904 <update_fsm+0x35c>)
					PHASE_ORDER = 0;
 80036a0:	4a93      	ldr	r2, [pc, #588]	; (80038f0 <update_fsm+0x348>)
				    I_BW = 1000;
 80036a2:	4999      	ldr	r1, [pc, #612]	; (8003908 <update_fsm+0x360>)
 80036a4:	6099      	str	r1, [r3, #8]
				    CAN_ID = 1;
 80036a6:	2001      	movs	r0, #1
					PHASE_ORDER = 0;
 80036a8:	2100      	movs	r1, #0
				    CAN_ID = 1;
 80036aa:	6050      	str	r0, [r2, #4]
				    CAN_TIMEOUT = 1000;
 80036ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
				    M_ZERO = 0;
 80036b0:	e9c2 1104 	strd	r1, r1, [r2, #16]
					PHASE_ORDER = 0;
 80036b4:	6011      	str	r1, [r2, #0]
				    CAN_MASTER = 0;
 80036b6:	6091      	str	r1, [r2, #8]
				    CAN_TIMEOUT = 1000;
 80036b8:	60d0      	str	r0, [r2, #12]
 80036ba:	f102 0018 	add.w	r0, r2, #24
				    PPAIRS = 21.0f;
 80036be:	4a93      	ldr	r2, [pc, #588]	; (800390c <update_fsm+0x364>)
 80036c0:	629a      	str	r2, [r3, #40]	; 0x28
				    P_MAX = 12.5f;
 80036c2:	4a93      	ldr	r2, [pc, #588]	; (8003910 <update_fsm+0x368>)
 80036c4:	651a      	str	r2, [r3, #80]	; 0x50
				    I_MAX=40;
 80036c6:	4d93      	ldr	r5, [pc, #588]	; (8003914 <update_fsm+0x36c>)
				    TEMP_MAX = 125.0f;
 80036c8:	4c93      	ldr	r4, [pc, #588]	; (8003918 <update_fsm+0x370>)
				    P_MIN = -12.5f;
 80036ca:	4a94      	ldr	r2, [pc, #592]	; (800391c <update_fsm+0x374>)
				    I_MAX=40;
 80036cc:	60dd      	str	r5, [r3, #12]
				    TEMP_MAX = 125.0f;
 80036ce:	621c      	str	r4, [r3, #32]
				    P_MIN = -12.5f;
 80036d0:	64da      	str	r2, [r3, #76]	; 0x4c
				    V_MAX = 65.0f;
 80036d2:	4d93      	ldr	r5, [pc, #588]	; (8003920 <update_fsm+0x378>)
				    V_MIN = -65.0f;
 80036d4:	4c93      	ldr	r4, [pc, #588]	; (8003924 <update_fsm+0x37c>)
				    V_MAX = 65.0f;
 80036d6:	659d      	str	r5, [r3, #88]	; 0x58
				    I_FW_MAX=0;
 80036d8:	2200      	movs	r2, #0
				    V_MIN = -65.0f;
 80036da:	655c      	str	r4, [r3, #84]	; 0x54
				    I_FW_MAX=0;
 80036dc:	619a      	str	r2, [r3, #24]
				    R_NOMINAL = 0.0f;
 80036de:	61da      	str	r2, [r3, #28]
				    I_CAL = 5.0f;
 80036e0:	4d91      	ldr	r5, [pc, #580]	; (8003928 <update_fsm+0x380>)
				    KP_MAX = 500.0f;
 80036e2:	4e92      	ldr	r6, [pc, #584]	; (800392c <update_fsm+0x384>)
 80036e4:	65de      	str	r6, [r3, #92]	; 0x5c
				    GR = 1.0f;
 80036e6:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 80036ea:	f44f 7200 	mov.w	r2, #512	; 0x200
				    I_CAL = 5.0f;
 80036ee:	649d      	str	r5, [r3, #72]	; 0x48
				    KD_MAX = 5.0f;
 80036f0:	661d      	str	r5, [r3, #96]	; 0x60
				    GR = 1.0f;
 80036f2:	645c      	str	r4, [r3, #68]	; 0x44
				    KT = 1.0f;
 80036f4:	639c      	str	r4, [r3, #56]	; 0x38
				    for(int i = 0; i < 128; i++){
 80036f6:	f006 fa11 	bl	8009b1c <memset>
				    save_to_flash();
 80036fa:	f7fe fca7 	bl	800204c <save_to_flash>
				    load_from_flash();
 80036fe:	f7fe fc6f 	bl	8001fe0 <load_from_flash>
 }
 8003702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				    printf("\n\r  FLASH variables reset. \n\r Please cycle power. \n\r\n\r");
 8003706:	488a      	ldr	r0, [pc, #552]	; (8003930 <update_fsm+0x388>)
 8003708:	f006 be7a 	b.w	800a400 <iprintf>
					fsmstate->next_state = ENCODER_MODE;
 800370c:	2105      	movs	r1, #5
					fsmstate->ready = 0;
 800370e:	2200      	movs	r2, #0
					fsmstate->next_state = ENCODER_MODE;
 8003710:	7041      	strb	r1, [r0, #1]
					fsmstate->ready = 0;
 8003712:	70c2      	strb	r2, [r0, #3]
					break;
 8003714:	e76f      	b.n	80035f6 <update_fsm+0x4e>
						printf("%d ", encLut[i]);
 8003716:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80038f0 <update_fsm+0x348>
					printf("Variable dump:\n\r");
 800371a:	4886      	ldr	r0, [pc, #536]	; (8003934 <update_fsm+0x38c>)
						printf("%d ", encLut[i]);
 800371c:	4e86      	ldr	r6, [pc, #536]	; (8003938 <update_fsm+0x390>)
							printf("\n\r");
 800371e:	4f87      	ldr	r7, [pc, #540]	; (800393c <update_fsm+0x394>)
						printf("%d ", encLut[i]);
 8003720:	4645      	mov	r5, r8
					printf("Variable dump:\n\r");
 8003722:	f006 fe6d 	bl	800a400 <iprintf>
					printf("---Enc. LUT:---\n\r");
 8003726:	4886      	ldr	r0, [pc, #536]	; (8003940 <update_fsm+0x398>)
 8003728:	f006 fe6a 	bl	800a400 <iprintf>
						printf("%d ", encLut[i]);
 800372c:	f855 1f18 	ldr.w	r1, [r5, #24]!
 8003730:	4630      	mov	r0, r6
 8003732:	f006 fe65 	bl	800a400 <iprintf>
						i++;
 8003736:	2401      	movs	r4, #1
						printf("%d ", encLut[i]);
 8003738:	f855 1f04 	ldr.w	r1, [r5, #4]!
						i++;
 800373c:	3401      	adds	r4, #1
						printf("%d ", encLut[i]);
 800373e:	4630      	mov	r0, r6
 8003740:	f006 fe5e 	bl	800a400 <iprintf>
						if(i%8==0){
 8003744:	0763      	lsls	r3, r4, #29
 8003746:	d102      	bne.n	800374e <update_fsm+0x1a6>
							printf("\n\r");
 8003748:	4638      	mov	r0, r7
 800374a:	f006 fe59 	bl	800a400 <iprintf>
					for(int i = 0; i < 128;){
 800374e:	2c80      	cmp	r4, #128	; 0x80
 8003750:	d1f2      	bne.n	8003738 <update_fsm+0x190>
					printf("---Int regs:---\n\r");
 8003752:	487c      	ldr	r0, [pc, #496]	; (8003944 <update_fsm+0x39c>)
					printf("I_BW %f \n\r", I_BW);
 8003754:	4c6b      	ldr	r4, [pc, #428]	; (8003904 <update_fsm+0x35c>)
					printf("---Int regs:---\n\r");
 8003756:	f006 fe53 	bl	800a400 <iprintf>
					printf("PHASE_ORDER %d \n\r", PHASE_ORDER);
 800375a:	f8d8 1000 	ldr.w	r1, [r8]
 800375e:	487a      	ldr	r0, [pc, #488]	; (8003948 <update_fsm+0x3a0>)
 8003760:	f006 fe4e 	bl	800a400 <iprintf>
					printf("CAN_ID %d \n\r", CAN_ID);
 8003764:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003768:	4878      	ldr	r0, [pc, #480]	; (800394c <update_fsm+0x3a4>)
 800376a:	f006 fe49 	bl	800a400 <iprintf>
					printf("CAN_MASTER %d \n\r", CAN_MASTER);
 800376e:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8003772:	4877      	ldr	r0, [pc, #476]	; (8003950 <update_fsm+0x3a8>)
 8003774:	f006 fe44 	bl	800a400 <iprintf>
					printf("CAN_TIMEOUT %d \n\r", CAN_TIMEOUT);
 8003778:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800377c:	4875      	ldr	r0, [pc, #468]	; (8003954 <update_fsm+0x3ac>)
 800377e:	f006 fe3f 	bl	800a400 <iprintf>
					printf("M_ZERO %d \n\r", M_ZERO);
 8003782:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8003786:	4874      	ldr	r0, [pc, #464]	; (8003958 <update_fsm+0x3b0>)
 8003788:	f006 fe3a 	bl	800a400 <iprintf>
					printf("E_ZERO %d \n\r", E_ZERO);
 800378c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8003790:	4872      	ldr	r0, [pc, #456]	; (800395c <update_fsm+0x3b4>)
 8003792:	f006 fe35 	bl	800a400 <iprintf>
					printf("--Float regs:--\n\r");
 8003796:	4872      	ldr	r0, [pc, #456]	; (8003960 <update_fsm+0x3b8>)
 8003798:	f006 fe32 	bl	800a400 <iprintf>
					printf("I_BW %f \n\r", I_BW);
 800379c:	68a0      	ldr	r0, [r4, #8]
 800379e:	f7fc fefb 	bl	8000598 <__aeabi_f2d>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	486f      	ldr	r0, [pc, #444]	; (8003964 <update_fsm+0x3bc>)
 80037a8:	f006 fe2a 	bl	800a400 <iprintf>
					printf("I_MAX %f \n\r", I_MAX);
 80037ac:	68e0      	ldr	r0, [r4, #12]
 80037ae:	f7fc fef3 	bl	8000598 <__aeabi_f2d>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	486c      	ldr	r0, [pc, #432]	; (8003968 <update_fsm+0x3c0>)
 80037b8:	f006 fe22 	bl	800a400 <iprintf>
					printf("THETA_MIN %f \n\r", THETA_MIN);
 80037bc:	6920      	ldr	r0, [r4, #16]
 80037be:	f7fc feeb 	bl	8000598 <__aeabi_f2d>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4869      	ldr	r0, [pc, #420]	; (800396c <update_fsm+0x3c4>)
 80037c8:	f006 fe1a 	bl	800a400 <iprintf>
					printf("THETA_MAX %f \n\r", THETA_MAX);
 80037cc:	6960      	ldr	r0, [r4, #20]
 80037ce:	f7fc fee3 	bl	8000598 <__aeabi_f2d>
 80037d2:	4602      	mov	r2, r0
 80037d4:	460b      	mov	r3, r1
 80037d6:	4866      	ldr	r0, [pc, #408]	; (8003970 <update_fsm+0x3c8>)
 80037d8:	f006 fe12 	bl	800a400 <iprintf>
					printf("I_FW_MAX %f \n\r", I_FW_MAX);
 80037dc:	69a0      	ldr	r0, [r4, #24]
 80037de:	f7fc fedb 	bl	8000598 <__aeabi_f2d>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4863      	ldr	r0, [pc, #396]	; (8003974 <update_fsm+0x3cc>)
 80037e8:	f006 fe0a 	bl	800a400 <iprintf>
					printf("R_NOMINAL %f \n\r", R_NOMINAL);
 80037ec:	69e0      	ldr	r0, [r4, #28]
 80037ee:	f7fc fed3 	bl	8000598 <__aeabi_f2d>
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4860      	ldr	r0, [pc, #384]	; (8003978 <update_fsm+0x3d0>)
 80037f8:	f006 fe02 	bl	800a400 <iprintf>
					printf("TEMP_MAX %f \n\r", TEMP_MAX);
 80037fc:	6a20      	ldr	r0, [r4, #32]
 80037fe:	f7fc fecb 	bl	8000598 <__aeabi_f2d>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	485d      	ldr	r0, [pc, #372]	; (800397c <update_fsm+0x3d4>)
 8003808:	f006 fdfa 	bl	800a400 <iprintf>
					printf("I_MAX_CONT %f \n\r", I_MAX_CONT);
 800380c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800380e:	f7fc fec3 	bl	8000598 <__aeabi_f2d>
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	485a      	ldr	r0, [pc, #360]	; (8003980 <update_fsm+0x3d8>)
 8003818:	f006 fdf2 	bl	800a400 <iprintf>
					printf("PPAIRS %f \n\r", PPAIRS);
 800381c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800381e:	f7fc febb 	bl	8000598 <__aeabi_f2d>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4857      	ldr	r0, [pc, #348]	; (8003984 <update_fsm+0x3dc>)
 8003828:	f006 fdea 	bl	800a400 <iprintf>
					printf("R_PHASE %f \n\r", R_PHASE);
 800382c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800382e:	f7fc feb3 	bl	8000598 <__aeabi_f2d>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4854      	ldr	r0, [pc, #336]	; (8003988 <update_fsm+0x3e0>)
 8003838:	f006 fde2 	bl	800a400 <iprintf>
					printf("KT %f \n\r", KT);
 800383c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800383e:	f7fc feab 	bl	8000598 <__aeabi_f2d>
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	4851      	ldr	r0, [pc, #324]	; (800398c <update_fsm+0x3e4>)
 8003848:	f006 fdda 	bl	800a400 <iprintf>
					printf("C_TH %f \n\r", C_TH);
 800384c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800384e:	f7fc fea3 	bl	8000598 <__aeabi_f2d>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	484e      	ldr	r0, [pc, #312]	; (8003990 <update_fsm+0x3e8>)
 8003858:	f006 fdd2 	bl	800a400 <iprintf>
					printf("GR %f \n\r", GR);
 800385c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800385e:	f7fc fe9b 	bl	8000598 <__aeabi_f2d>
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	484b      	ldr	r0, [pc, #300]	; (8003994 <update_fsm+0x3ec>)
 8003868:	f006 fdca 	bl	800a400 <iprintf>
					printf("I_CAL %f \n\r", I_CAL);
 800386c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800386e:	f7fc fe93 	bl	8000598 <__aeabi_f2d>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	4848      	ldr	r0, [pc, #288]	; (8003998 <update_fsm+0x3f0>)
 8003878:	f006 fdc2 	bl	800a400 <iprintf>
					printf("P_MIN %f \n\r", P_MIN);
 800387c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800387e:	f7fc fe8b 	bl	8000598 <__aeabi_f2d>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4845      	ldr	r0, [pc, #276]	; (800399c <update_fsm+0x3f4>)
 8003888:	f006 fdba 	bl	800a400 <iprintf>
					printf("P_MAX %f \n\r", P_MAX);
 800388c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800388e:	f7fc fe83 	bl	8000598 <__aeabi_f2d>
 8003892:	4602      	mov	r2, r0
 8003894:	460b      	mov	r3, r1
 8003896:	4842      	ldr	r0, [pc, #264]	; (80039a0 <update_fsm+0x3f8>)
 8003898:	f006 fdb2 	bl	800a400 <iprintf>
					printf("V_MIN %f \n\r", V_MIN);
 800389c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800389e:	f7fc fe7b 	bl	8000598 <__aeabi_f2d>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	483f      	ldr	r0, [pc, #252]	; (80039a4 <update_fsm+0x3fc>)
 80038a8:	f006 fdaa 	bl	800a400 <iprintf>
					printf("V_MAX %f \n\r", V_MAX);
 80038ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038ae:	f7fc fe73 	bl	8000598 <__aeabi_f2d>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	483c      	ldr	r0, [pc, #240]	; (80039a8 <update_fsm+0x400>)
 80038b8:	f006 fda2 	bl	800a400 <iprintf>
					printf("KP_MAX %f \n\r", KP_MAX);
 80038bc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80038be:	f7fc fe6b 	bl	8000598 <__aeabi_f2d>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4839      	ldr	r0, [pc, #228]	; (80039ac <update_fsm+0x404>)
 80038c8:	f006 fd9a 	bl	800a400 <iprintf>
					printf("KD_MAX %f \n\r", KD_MAX);
 80038cc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80038ce:	f7fc fe63 	bl	8000598 <__aeabi_f2d>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4836      	ldr	r0, [pc, #216]	; (80039b0 <update_fsm+0x408>)
 80038d8:	f006 fd92 	bl	800a400 <iprintf>
 }
 80038dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					printf("----------------\n\r");
 80038e0:	4834      	ldr	r0, [pc, #208]	; (80039b4 <update_fsm+0x40c>)
 80038e2:	f006 bd8d 	b.w	800a400 <iprintf>
 80038e6:	bf00      	nop
 80038e8:	20004270 	.word	0x20004270
 80038ec:	0800ebe8 	.word	0x0800ebe8
 80038f0:	2000cdd0 	.word	0x2000cdd0
 80038f4:	3827c5ac 	.word	0x3827c5ac
 80038f8:	0800ec04 	.word	0x0800ec04
 80038fc:	0800ec7c 	.word	0x0800ec7c
 8003900:	0800ec64 	.word	0x0800ec64
 8003904:	20004514 	.word	0x20004514
 8003908:	447a0000 	.word	0x447a0000
 800390c:	41a80000 	.word	0x41a80000
 8003910:	41480000 	.word	0x41480000
 8003914:	42200000 	.word	0x42200000
 8003918:	42fa0000 	.word	0x42fa0000
 800391c:	c1480000 	.word	0xc1480000
 8003920:	42820000 	.word	0x42820000
 8003924:	c2820000 	.word	0xc2820000
 8003928:	40a00000 	.word	0x40a00000
 800392c:	43fa0000 	.word	0x43fa0000
 8003930:	0800ec2c 	.word	0x0800ec2c
 8003934:	0800ecac 	.word	0x0800ecac
 8003938:	0800ecd4 	.word	0x0800ecd4
 800393c:	0800ec60 	.word	0x0800ec60
 8003940:	0800ecc0 	.word	0x0800ecc0
 8003944:	0800ecd8 	.word	0x0800ecd8
 8003948:	0800ecec 	.word	0x0800ecec
 800394c:	0800ed00 	.word	0x0800ed00
 8003950:	0800ed10 	.word	0x0800ed10
 8003954:	0800ed24 	.word	0x0800ed24
 8003958:	0800ed38 	.word	0x0800ed38
 800395c:	0800ed48 	.word	0x0800ed48
 8003960:	0800ed58 	.word	0x0800ed58
 8003964:	0800ed6c 	.word	0x0800ed6c
 8003968:	0800ed78 	.word	0x0800ed78
 800396c:	0800ed84 	.word	0x0800ed84
 8003970:	0800ed94 	.word	0x0800ed94
 8003974:	0800eda4 	.word	0x0800eda4
 8003978:	0800edb4 	.word	0x0800edb4
 800397c:	0800edc4 	.word	0x0800edc4
 8003980:	0800edd4 	.word	0x0800edd4
 8003984:	0800ede8 	.word	0x0800ede8
 8003988:	0800edf8 	.word	0x0800edf8
 800398c:	0800ee08 	.word	0x0800ee08
 8003990:	0800ee14 	.word	0x0800ee14
 8003994:	0800ee20 	.word	0x0800ee20
 8003998:	0800ee2c 	.word	0x0800ee2c
 800399c:	0800ee38 	.word	0x0800ee38
 80039a0:	0800ee44 	.word	0x0800ee44
 80039a4:	0800ee50 	.word	0x0800ee50
 80039a8:	0800ee5c 	.word	0x0800ee5c
 80039ac:	0800ee68 	.word	0x0800ee68
 80039b0:	0800ee78 	.word	0x0800ee78
 80039b4:	0800ee88 	.word	0x0800ee88

080039b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80039b8:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ba:	2400      	movs	r4, #0
{
 80039bc:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039be:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80039c2:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039c6:	4b2f      	ldr	r3, [pc, #188]	; (8003a84 <MX_GPIO_Init+0xcc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c8:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80039cc:	4f2e      	ldr	r7, [pc, #184]	; (8003a88 <MX_GPIO_Init+0xd0>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80039ce:	4e2f      	ldr	r6, [pc, #188]	; (8003a8c <MX_GPIO_Init+0xd4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039d0:	f042 0220 	orr.w	r2, r2, #32
 80039d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80039d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039d8:	f002 0220 	and.w	r2, r2, #32
 80039dc:	9200      	str	r2, [sp, #0]
 80039de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039e2:	f042 0204 	orr.w	r2, r2, #4
 80039e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80039e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039ea:	f002 0204 	and.w	r2, r2, #4
 80039ee:	9201      	str	r2, [sp, #4]
 80039f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039f4:	f042 0201 	orr.w	r2, r2, #1
 80039f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80039fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80039fc:	f002 0201 	and.w	r2, r2, #1
 8003a00:	9202      	str	r2, [sp, #8]
 8003a02:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003a06:	f042 0202 	orr.w	r2, r2, #2
 8003a0a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8003a14:	4622      	mov	r2, r4
 8003a16:	4638      	mov	r0, r7
 8003a18:	210c      	movs	r1, #12
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a1a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8003a1c:	f003 f81e 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8003a20:	4622      	mov	r2, r4
 8003a22:	f648 0110 	movw	r1, #34832	; 0x8810
 8003a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a2a:	f003 f817 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8003a2e:	4622      	mov	r2, r4
 8003a30:	4630      	mov	r0, r6
 8003a32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a36:	f003 f811 	bl	8006a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a3a:	2400      	movs	r4, #0
 8003a3c:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a3e:	4638      	mov	r0, r7
 8003a40:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a42:	220c      	movs	r2, #12
 8003a44:	2301      	movs	r3, #1
 8003a46:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a4a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a4e:	f002 ff11 	bl	8006874 <HAL_GPIO_Init>
  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a52:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8003a54:	f648 0210 	movw	r2, #34832	; 0x8810
 8003a58:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8003a5e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a62:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a66:	f002 ff05 	bl	8006874 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a6e:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a70:	a904      	add	r1, sp, #16
 8003a72:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a74:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003a78:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7c:	f002 fefa 	bl	8006874 <HAL_GPIO_Init>

}
 8003a80:	b00b      	add	sp, #44	; 0x2c
 8003a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a84:	40021000 	.word	0x40021000
 8003a88:	48000800 	.word	0x48000800
 8003a8c:	48000400 	.word	0x48000400

08003a90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a90:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a92:	2100      	movs	r1, #0
{
 8003a94:	b0ab      	sub	sp, #172	; 0xac
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a96:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a98:	a806      	add	r0, sp, #24
 8003a9a:	2238      	movs	r2, #56	; 0x38
 8003a9c:	f006 f83e 	bl	8009b1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	2254      	movs	r2, #84	; 0x54
 8003aa4:	a815      	add	r0, sp, #84	; 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003aa6:	e9cd 4400 	strd	r4, r4, [sp]
 8003aaa:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003aae:	9404      	str	r4, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ab0:	f006 f834 	bl	8009b1c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f002 ffd7 	bl	8006a68 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003aba:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003abc:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003abe:	2103      	movs	r1, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003ac0:	2255      	movs	r2, #85	; 0x55
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ac2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ac4:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8003ac8:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003acc:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ad0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8003ad2:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003ad4:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ad6:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003ad8:	9210      	str	r2, [sp, #64]	; 0x40
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ada:	260f      	movs	r6, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003adc:	f003 f84a 	bl	8006b74 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ae0:	2703      	movs	r7, #3
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003ae8:	4668      	mov	r0, sp
 8003aea:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003af0:	e9cd 6700 	strd	r6, r7, [sp]
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8003af4:	4d09      	ldr	r5, [pc, #36]	; (8003b1c <SystemClock_Config+0x8c>)
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003af6:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003af8:	f003 fac0 	bl	800707c <HAL_RCC_ClockConfig>
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8003afc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003b00:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003b04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b08:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003b0a:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003b0e:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8003b10:	9515      	str	r5, [sp, #84]	; 0x54
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8003b12:	9123      	str	r1, [sp, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b14:	f003 fbe8 	bl	80072e8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8003b18:	b02b      	add	sp, #172	; 0xac
 8003b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b1c:	00019002 	.word	0x00019002

08003b20 <main>:
{
 8003b20:	b580      	push	{r7, lr}
  if(E_ZERO==-1){E_ZERO = 0;}
 8003b22:	4ecd      	ldr	r6, [pc, #820]	; (8003e58 <main+0x338>)
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003b24:	4dcd      	ldr	r5, [pc, #820]	; (8003e5c <main+0x33c>)
  init_controller_params(&controller);
 8003b26:	f8df 839c 	ldr.w	r8, [pc, #924]	; 8003ec4 <main+0x3a4>
  comm_encoder.m_zero = M_ZERO;
 8003b2a:	4fcd      	ldr	r7, [pc, #820]	; (8003e60 <main+0x340>)
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003b2c:	4ccd      	ldr	r4, [pc, #820]	; (8003e64 <main+0x344>)
{
 8003b2e:	b088      	sub	sp, #32
  HAL_Init();
 8003b30:	f000 ffdc 	bl	8004aec <HAL_Init>
  SystemClock_Config();
 8003b34:	f7ff ffac 	bl	8003a90 <SystemClock_Config>
  MX_GPIO_Init();
 8003b38:	f7ff ff3e 	bl	80039b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003b3c:	f7fd fa7e 	bl	800103c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8003b40:	f7fe f944 	bl	8001dcc <MX_FDCAN2_Init>
  MX_SPI1_Init();
 8003b44:	f000 fbd8 	bl	80042f8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003b48:	f000 fee4 	bl	8004914 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8003b4c:	f000 fbfc 	bl	8004348 <MX_SPI3_Init>
  MX_TIM1_Init();
 8003b50:	f000 fdfe 	bl	8004750 <MX_TIM1_Init>
  MX_ADC2_Init();
 8003b54:	f7fd fac4 	bl	80010e0 <MX_ADC2_Init>
  MX_ADC3_Init();
 8003b58:	f7fd fb0a 	bl	8001170 <MX_ADC3_Init>
    load_from_flash();
 8003b5c:	f7fe fa40 	bl	8001fe0 <load_from_flash>
  if(E_ZERO==-1){E_ZERO = 0;}
 8003b60:	6973      	ldr	r3, [r6, #20]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003b62:	ed95 7a02 	vldr	s14, [r5, #8]
  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8003b66:	48c0      	ldr	r0, [pc, #768]	; (8003e68 <main+0x348>)
  if(E_ZERO==-1){E_ZERO = 0;}
 8003b68:	3301      	adds	r3, #1
 8003b6a:	bf04      	itt	eq
 8003b6c:	2300      	moveq	r3, #0
 8003b6e:	6173      	streq	r3, [r6, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 8003b70:	6933      	ldr	r3, [r6, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003b72:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(M_ZERO==-1){M_ZERO = 0;}
 8003b76:	3301      	adds	r3, #1
 8003b78:	bf08      	it	eq
 8003b7a:	2300      	moveq	r3, #0
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003b7c:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003b80:	ed95 7a03 	vldr	s14, [r5, #12]
  if(M_ZERO==-1){M_ZERO = 0;}
 8003b84:	bf08      	it	eq
 8003b86:	6133      	streq	r3, [r6, #16]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003b88:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b90:	bf04      	itt	eq
 8003b92:	4bb6      	ldreq	r3, [pc, #728]	; (8003e6c <main+0x34c>)
 8003b94:	60ab      	streq	r3, [r5, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003b96:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003b9a:	ed95 7a06 	vldr	s14, [r5, #24]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003ba2:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003ba6:	bf04      	itt	eq
 8003ba8:	4bb1      	ldreq	r3, [pc, #708]	; (8003e70 <main+0x350>)
 8003baa:	60eb      	streq	r3, [r5, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8003bac:	eeb4 7a67 	vcmp.f32	s14, s15
 8003bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb4:	bf04      	itt	eq
 8003bb6:	2300      	moveq	r3, #0
 8003bb8:	61ab      	streq	r3, [r5, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8003bba:	6873      	ldr	r3, [r6, #4]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003bbc:	ed95 7a07 	vldr	s14, [r5, #28]
  if(CAN_ID==-1){CAN_ID = 1;}
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	bf04      	itt	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	6073      	streq	r3, [r6, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8003bc8:	68b3      	ldr	r3, [r6, #8]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	bf04      	itt	eq
 8003bce:	2300      	moveq	r3, #0
 8003bd0:	60b3      	streq	r3, [r6, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003bd2:	68f3      	ldr	r3, [r6, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003bd4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003bd8:	3301      	adds	r3, #1
 8003bda:	bf08      	it	eq
 8003bdc:	f44f 737a 	moveq.w	r3, #1000	; 0x3e8
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003be0:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003be4:	ed95 7a08 	vldr	s14, [r5, #32]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003be8:	bf08      	it	eq
 8003bea:	60f3      	streq	r3, [r6, #12]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003bec:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf4:	bf08      	it	eq
 8003bf6:	2300      	moveq	r3, #0
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003bf8:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003bfc:	ed95 7a09 	vldr	s14, [r5, #36]	; 0x24
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003c00:	bf08      	it	eq
 8003c02:	61eb      	streq	r3, [r5, #28]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003c04:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0c:	bf04      	itt	eq
 8003c0e:	4b99      	ldreq	r3, [pc, #612]	; (8003e74 <main+0x354>)
 8003c10:	622b      	streq	r3, [r5, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003c12:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003c16:	ed95 7a12 	vldr	s14, [r5, #72]	; 0x48
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003c1e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8003c22:	bf04      	itt	eq
 8003c24:	4b94      	ldreq	r3, [pc, #592]	; (8003e78 <main+0x358>)
 8003c26:	626b      	streq	r3, [r5, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003c28:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003c2c:	ed95 7a0a 	vldr	s14, [r5, #40]	; 0x28
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003c34:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8003c38:	bf04      	itt	eq
 8003c3a:	4b90      	ldreq	r3, [pc, #576]	; (8003e7c <main+0x35c>)
 8003c3c:	64ab      	streq	r3, [r5, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003c3e:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c42:	ed95 7a11 	vldr	s14, [r5, #68]	; 0x44
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c4a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8003c4e:	bf04      	itt	eq
 8003c50:	4b8b      	ldreq	r3, [pc, #556]	; (8003e80 <main+0x360>)
 8003c52:	62ab      	streq	r3, [r5, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c54:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003c58:	ed95 7a0e 	vldr	s14, [r5, #56]	; 0x38
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003c60:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c64:	bf08      	it	eq
 8003c66:	f04f 537e 	moveq.w	r3, #1065353216	; 0x3f800000
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003c6a:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003c6e:	ed95 7a17 	vldr	s14, [r5, #92]	; 0x5c
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8003c72:	bf08      	it	eq
 8003c74:	646b      	streq	r3, [r5, #68]	; 0x44
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003c76:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c7e:	bf08      	it	eq
 8003c80:	f04f 537e 	moveq.w	r3, #1065353216	; 0x3f800000
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003c84:	eeb4 7a67 	vcmp.f32	s14, s15
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8003c88:	bf08      	it	eq
 8003c8a:	63ab      	streq	r3, [r5, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8003c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c90:	bf04      	itt	eq
 8003c92:	4b7c      	ldreq	r3, [pc, #496]	; (8003e84 <main+0x364>)
 8003c94:	65eb      	streq	r3, [r5, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 8003c96:	ed95 7a18 	vldr	s14, [r5, #96]	; 0x60
 8003c9a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8003c9e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca6:	bf04      	itt	eq
 8003ca8:	4b74      	ldreq	r3, [pc, #464]	; (8003e7c <main+0x35c>)
 8003caa:	662b      	streq	r3, [r5, #96]	; 0x60
  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8003cac:	a368      	add	r3, pc, #416	; (adr r3, 8003e50 <main+0x330>)
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	f006 fba5 	bl	800a400 <iprintf>
		printf("BEWARE, debug mode with overriden q, d axis voltages in commutate()!\r\n");
 8003cb6:	4874      	ldr	r0, [pc, #464]	; (8003e88 <main+0x368>)
 8003cb8:	f006 fc3e 	bl	800a538 <puts>
  init_controller_params(&controller);
 8003cbc:	4640      	mov	r0, r8
 8003cbe:	f7fe fbcd 	bl	800245c <init_controller_params>
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8003cc2:	f44f 7224 	mov.w	r2, #656	; 0x290
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	4870      	ldr	r0, [pc, #448]	; (8003e8c <main+0x36c>)
 8003cca:	f005 ff27 	bl	8009b1c <memset>
  comm_encoder.m_zero = M_ZERO;
 8003cce:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
  comm_encoder.ppairs = PPAIRS;
 8003cd2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8003cd4:	66b9      	str	r1, [r7, #104]	; 0x68
  comm_encoder.m_zero = M_ZERO;
 8003cd6:	e9c7 2321 	strd	r2, r3, [r7, #132]	; 0x84
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8003cda:	4638      	mov	r0, r7
 8003cdc:	2164      	movs	r1, #100	; 0x64
 8003cde:	f000 f9cf 	bl	8004080 <ps_warmup>
  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8003ce2:	496b      	ldr	r1, [pc, #428]	; (8003e90 <main+0x370>)
 8003ce4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ce8:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8003cec:	f005 feee 	bl	8009acc <memcpy>
  HAL_ADC_Start(&hadc1);
 8003cf0:	4868      	ldr	r0, [pc, #416]	; (8003e94 <main+0x374>)
 8003cf2:	f001 fd2b 	bl	800574c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8003cf6:	4868      	ldr	r0, [pc, #416]	; (8003e98 <main+0x378>)
 8003cf8:	f001 fd28 	bl	800574c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8003cfc:	4867      	ldr	r0, [pc, #412]	; (8003e9c <main+0x37c>)
 8003cfe:	f001 fd25 	bl	800574c <HAL_ADC_Start>
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8003d02:	2201      	movs	r2, #1
 8003d04:	2110      	movs	r1, #16
 8003d06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d0a:	f002 fea7 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003d18:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8003d1a:	f002 fe9f 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8003d1e:	2001      	movs	r0, #1
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003d20:	2500      	movs	r5, #0
  HAL_Delay(1);
 8003d22:	f000 ff05 	bl	8004b30 <HAL_Delay>
  HAL_Delay(1);
 8003d26:	4630      	mov	r0, r6
 8003d28:	f000 ff02 	bl	8004b30 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8003d2c:	88a1      	ldrh	r1, [r4, #4]
 8003d2e:	6820      	ldr	r0, [r4, #0]
 8003d30:	9606      	str	r6, [sp, #24]
 8003d32:	462b      	mov	r3, r5
 8003d34:	462a      	mov	r2, r5
 8003d36:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003d3a:	e9cd 5502 	strd	r5, r5, [sp, #8]
 8003d3e:	9601      	str	r6, [sp, #4]
 8003d40:	9500      	str	r5, [sp, #0]
 8003d42:	f7fd fdd9 	bl	80018f8 <drv_write_DCR>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8003d46:	2703      	movs	r7, #3
  HAL_Delay(1);
 8003d48:	4630      	mov	r0, r6
 8003d4a:	f000 fef1 	bl	8004b30 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8003d4e:	88a1      	ldrh	r1, [r4, #4]
 8003d50:	6820      	ldr	r0, [r4, #0]
 8003d52:	9500      	str	r5, [sp, #0]
 8003d54:	4633      	mov	r3, r6
 8003d56:	462a      	mov	r2, r5
 8003d58:	e9cd 6604 	strd	r6, r6, [sp, #16]
 8003d5c:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8003d60:	9706      	str	r7, [sp, #24]
 8003d62:	9701      	str	r7, [sp, #4]
 8003d64:	f7fd fe38 	bl	80019d8 <drv_write_CSACR>
  HAL_Delay(1);
 8003d68:	4630      	mov	r0, r6
 8003d6a:	f000 fee1 	bl	8004b30 <HAL_Delay>
  zero_current(&controller);
 8003d6e:	4640      	mov	r0, r8
 8003d70:	f7fe faf4 	bl	800235c <zero_current>
  HAL_Delay(1);
 8003d74:	4630      	mov	r0, r6
 8003d76:	f000 fedb 	bl	8004b30 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 8003d7a:	88a1      	ldrh	r1, [r4, #4]
 8003d7c:	6820      	ldr	r0, [r4, #0]
 8003d7e:	9500      	str	r5, [sp, #0]
 8003d80:	4633      	mov	r3, r6
 8003d82:	462a      	mov	r2, r5
 8003d84:	e9cd 5705 	strd	r5, r7, [sp, #20]
 8003d88:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8003d8c:	e9cd 7601 	strd	r7, r6, [sp, #4]
 8003d90:	f7fd fe22 	bl	80019d8 <drv_write_CSACR>
  HAL_Delay(1);
 8003d94:	4630      	mov	r0, r6
 8003d96:	f000 fecb 	bl	8004b30 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_50);
 8003d9a:	f04f 0c0e 	mov.w	ip, #14
 8003d9e:	f8cd c008 	str.w	ip, [sp, #8]
 8003da2:	462b      	mov	r3, r5
 8003da4:	4632      	mov	r2, r6
 8003da6:	88a1      	ldrh	r1, [r4, #4]
 8003da8:	6820      	ldr	r0, [r4, #0]
 8003daa:	e9cd 7700 	strd	r7, r7, [sp]
 8003dae:	f7fd fde1 	bl	8001974 <drv_write_OCPCR>
  HAL_Delay(1);
 8003db2:	4630      	mov	r0, r6
 8003db4:	f000 febc 	bl	8004b30 <HAL_Delay>
  drv_disable_gd(drv);
 8003db8:	88a1      	ldrh	r1, [r4, #4]
 8003dba:	6820      	ldr	r0, [r4, #0]
 8003dbc:	f7fd fe9c 	bl	8001af8 <drv_disable_gd>
  HAL_Delay(1);
 8003dc0:	4630      	mov	r0, r6
 8003dc2:	f000 feb5 	bl	8004b30 <HAL_Delay>
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8003dc6:	e9d8 1227 	ldrd	r1, r2, [r8, #156]	; 0x9c
 8003dca:	4835      	ldr	r0, [pc, #212]	; (8003ea0 <main+0x380>)
 8003dcc:	f006 fb18 	bl	800a400 <iprintf>
  HAL_GPIO_WritePin(LED1, 1 );
 8003dd0:	4834      	ldr	r0, [pc, #208]	; (8003ea4 <main+0x384>)
 8003dd2:	4632      	mov	r2, r6
 8003dd4:	2104      	movs	r1, #4
 8003dd6:	f002 fe41 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 1 );
 8003dda:	4632      	mov	r2, r6
 8003ddc:	4831      	ldr	r0, [pc, #196]	; (8003ea4 <main+0x384>)
 8003dde:	2108      	movs	r1, #8
 8003de0:	f002 fe3c 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003de4:	4629      	mov	r1, r5
 8003de6:	4830      	ldr	r0, [pc, #192]	; (8003ea8 <main+0x388>)
 8003de8:	f004 f976 	bl	80080d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003dec:	2104      	movs	r1, #4
 8003dee:	482e      	ldr	r0, [pc, #184]	; (8003ea8 <main+0x388>)
 8003df0:	f004 f972 	bl	80080d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003df4:	2108      	movs	r1, #8
 8003df6:	482c      	ldr	r0, [pc, #176]	; (8003ea8 <main+0x388>)
 8003df8:	f004 f96e 	bl	80080d8 <HAL_TIM_PWM_Start>
  can_rx_init(&can_rx);
 8003dfc:	482b      	ldr	r0, [pc, #172]	; (8003eac <main+0x38c>)
 8003dfe:	f7fe f847 	bl	8001e90 <can_rx_init>
  can_tx_init(&can_tx);
 8003e02:	482b      	ldr	r0, [pc, #172]	; (8003eb0 <main+0x390>)
 8003e04:	f7fe f866 	bl	8001ed4 <can_tx_init>
  HAL_FDCAN_Start(&CAN_H);
 8003e08:	482a      	ldr	r0, [pc, #168]	; (8003eb4 <main+0x394>)
 8003e0a:	f002 f95b 	bl	80060c4 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8003e0e:	462a      	mov	r2, r5
 8003e10:	4631      	mov	r1, r6
 8003e12:	4828      	ldr	r0, [pc, #160]	; (8003eb4 <main+0x394>)
 8003e14:	f002 f9ec 	bl	80061f0 <HAL_FDCAN_ActivateNotification>
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0);
 8003e18:	462a      	mov	r2, r5
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	2019      	movs	r0, #25
 8003e1e:	f001 fea5 	bl	8005b6c <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 8003e22:	4632      	mov	r2, r6
 8003e24:	4631      	mov	r1, r6
 8003e26:	2056      	movs	r0, #86	; 0x56
 8003e28:	f001 fea0 	bl	8005b6c <HAL_NVIC_SetPriority>
  state.state = MENU_MODE;
 8003e2c:	4b22      	ldr	r3, [pc, #136]	; (8003eb8 <main+0x398>)
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003e2e:	4923      	ldr	r1, [pc, #140]	; (8003ebc <main+0x39c>)
 8003e30:	4823      	ldr	r0, [pc, #140]	; (8003ec0 <main+0x3a0>)
  state.ready = 1;
 8003e32:	70de      	strb	r6, [r3, #3]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003e34:	4632      	mov	r2, r6
  state.state = MENU_MODE;
 8003e36:	701d      	strb	r5, [r3, #0]
  state.next_state = MENU_MODE;
 8003e38:	705d      	strb	r5, [r3, #1]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8003e3a:	f004 fdd5 	bl	80089e8 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8003e3e:	481a      	ldr	r0, [pc, #104]	; (8003ea8 <main+0x388>)
 8003e40:	f004 f86e 	bl	8007f20 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 8003e44:	4815      	ldr	r0, [pc, #84]	; (8003e9c <main+0x37c>)
 8003e46:	f001 fd05 	bl	8005854 <HAL_ADC_Start_IT>
 8003e4a:	e03d      	b.n	8003ec8 <main+0x3a8>
 8003e4c:	f3af 8000 	nop.w
 8003e50:	c0000000 	.word	0xc0000000
 8003e54:	4000cccc 	.word	0x4000cccc
 8003e58:	2000cdd0 	.word	0x2000cdd0
 8003e5c:	20004514 	.word	0x20004514
 8003e60:	20004270 	.word	0x20004270
 8003e64:	2000d1fc 	.word	0x2000d1fc
 8003e68:	0800ee9c 	.word	0x0800ee9c
 8003e6c:	447a0000 	.word	0x447a0000
 8003e70:	42200000 	.word	0x42200000
 8003e74:	42fa0000 	.word	0x42fa0000
 8003e78:	41600000 	.word	0x41600000
 8003e7c:	40a00000 	.word	0x40a00000
 8003e80:	41a80000 	.word	0x41a80000
 8003e84:	43fa0000 	.word	0x43fa0000
 8003e88:	0800eec0 	.word	0x0800eec0
 8003e8c:	2000cb40 	.word	0x2000cb40
 8003e90:	2000cde8 	.word	0x2000cde8
 8003e94:	20004130 	.word	0x20004130
 8003e98:	200040c4 	.word	0x200040c4
 8003e9c:	2000419c 	.word	0x2000419c
 8003ea0:	0800ef08 	.word	0x0800ef08
 8003ea4:	48000800 	.word	0x48000800
 8003ea8:	2000d340 	.word	0x2000d340
 8003eac:	2000d204 	.word	0x2000d204
 8003eb0:	2000d1d0 	.word	0x2000d1d0
 8003eb4:	20004208 	.word	0x20004208
 8003eb8:	20004504 	.word	0x20004504
 8003ebc:	20004500 	.word	0x20004500
 8003ec0:	2000d38c 	.word	0x2000d38c
 8003ec4:	20004614 	.word	0x20004614
  HAL_GPIO_WritePin(LED1, 0 );
 8003ec8:	4808      	ldr	r0, [pc, #32]	; (8003eec <main+0x3cc>)
 8003eca:	462a      	mov	r2, r5
 8003ecc:	2104      	movs	r1, #4
 8003ece:	f002 fdc5 	bl	8006a5c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 0 );
 8003ed2:	4806      	ldr	r0, [pc, #24]	; (8003eec <main+0x3cc>)
 8003ed4:	462a      	mov	r2, r5
 8003ed6:	2108      	movs	r1, #8
 8003ed8:	f002 fdc0 	bl	8006a5c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8003edc:	2064      	movs	r0, #100	; 0x64
 8003ede:	f000 fe27 	bl	8004b30 <HAL_Delay>
	  if(! (DRV_DISABLED||DRV_NOPRINT) ) drv_print_faults(drv);
 8003ee2:	6820      	ldr	r0, [r4, #0]
 8003ee4:	88a1      	ldrh	r1, [r4, #4]
 8003ee6:	f7fd fe59 	bl	8001b9c <drv_print_faults>
	  if(state.state==MOTOR_MODE){
 8003eea:	e7f7      	b.n	8003edc <main+0x3bc>
 8003eec:	48000800 	.word	0x48000800

08003ef0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop

08003ef4 <fast_fmaxf>:
#include "lookup.h"


float fast_fmaxf(float x, float y){
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8003ef4:	eef4 0ac0 	vcmpe.f32	s1, s0
 8003ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    }
 8003efc:	bfa8      	it	ge
 8003efe:	eeb0 0a60 	vmovge.f32	s0, s1
 8003f02:	4770      	bx	lr

08003f04 <fast_fminf>:

float fast_fminf(float x, float y){
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8003f04:	eef4 0ac0 	vcmpe.f32	s1, s0
 8003f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    }
 8003f0c:	bf98      	it	ls
 8003f0e:	eeb0 0a60 	vmovls.f32	s0, s1
 8003f12:	4770      	bx	lr

08003f14 <fmaxf3>:

float fmaxf3(float x, float y, float z){
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8003f14:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8003f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1c:	dd07      	ble.n	8003f2e <fmaxf3+0x1a>
 8003f1e:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8003f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f26:	bfb8      	it	lt
 8003f28:	eeb0 0a41 	vmovlt.f32	s0, s2
 8003f2c:	4770      	bx	lr
 8003f2e:	eef4 0ac1 	vcmpe.f32	s1, s2
 8003f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f36:	bfb4      	ite	lt
 8003f38:	eeb0 0a41 	vmovlt.f32	s0, s2
 8003f3c:	eeb0 0a60 	vmovge.f32	s0, s1
    }
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop

08003f44 <fminf3>:

float fminf3(float x, float y, float z){
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8003f44:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8003f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f4c:	d507      	bpl.n	8003f5e <fminf3+0x1a>
 8003f4e:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8003f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f56:	bf88      	it	hi
 8003f58:	eeb0 0a41 	vmovhi.f32	s0, s2
 8003f5c:	4770      	bx	lr
 8003f5e:	eef4 0ac1 	vcmpe.f32	s1, s2
 8003f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f66:	bf8c      	ite	hi
 8003f68:	eeb0 0a41 	vmovhi.f32	s0, s2
 8003f6c:	eeb0 0a60 	vmovls.f32	s0, s1
    }
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop

08003f74 <limit_norm>:
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8003f74:	edd1 7a00 	vldr	s15, [r1]
 8003f78:	ed90 7a00 	vldr	s14, [r0]
 8003f7c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003f80:	eee7 7a07 	vfma.f32	s15, s14, s14
 8003f84:	eef1 6ae7 	vsqrt.f32	s13, s15
    if(norm > limit){
 8003f88:	eef4 6ac0 	vcmpe.f32	s13, s0
 8003f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f90:	dd0d      	ble.n	8003fae <limit_norm+0x3a>
        *x = *x * limit/norm;
 8003f92:	ee27 7a00 	vmul.f32	s14, s14, s0
 8003f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f9a:	edc0 7a00 	vstr	s15, [r0]
        *y = *y * limit/norm;
 8003f9e:	edd1 7a00 	vldr	s15, [r1]
 8003fa2:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003fa6:	eec0 7a26 	vdiv.f32	s15, s0, s13
 8003faa:	edc1 7a00 	vstr	s15, [r1]
        }
    }
 8003fae:	4770      	bx	lr

08003fb0 <uint_to_float>:
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
    float offset = x_min;
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	ee07 0a90 	vmov	s15, r0
 8003fb6:	fa03 f101 	lsl.w	r1, r3, r1
 8003fba:	3901      	subs	r1, #1
 8003fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    float span = x_max - x_min;
 8003fc0:	ee70 0ac0 	vsub.f32	s1, s1, s0
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003fc4:	ee07 1a90 	vmov	s15, r1
 8003fc8:	ee67 0a20 	vmul.f32	s1, s14, s1
 8003fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fd0:	ee80 7aa7 	vdiv.f32	s14, s1, s15
    }
 8003fd4:	ee37 0a00 	vadd.f32	s0, s14, s0
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop

08003fdc <sin_lut>:

float sin_lut(float theta){
 8003fdc:	b508      	push	{r3, lr}
 8003fde:	ed2d 8b02 	vpush	{d8}
	theta = fmodf(theta, TWO_PI_F);
 8003fe2:	ed9f 8a0e 	vldr	s16, [pc, #56]	; 800401c <sin_lut+0x40>
 8003fe6:	eef0 0a48 	vmov.f32	s1, s16
 8003fea:	f009 ff67 	bl	800debc <fmodf>
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8003fee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ff6:	bf48      	it	mi
 8003ff8:	ee30 0a08 	vaddmi.f32	s0, s0, s16

	return sin_tab[(int) (LUT_MULT*theta)];
 8003ffc:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004020 <sin_lut+0x44>
 8004000:	4b08      	ldr	r3, [pc, #32]	; (8004024 <sin_lut+0x48>)
 8004002:	ee20 0a27 	vmul.f32	s0, s0, s15
}
 8004006:	ecbd 8b02 	vpop	{d8}
	return sin_tab[(int) (LUT_MULT*theta)];
 800400a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800400e:	ee10 2a10 	vmov	r2, s0
 8004012:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 8004016:	ed93 0a00 	vldr	s0, [r3]
 800401a:	bd08      	pop	{r3, pc}
 800401c:	40c90fdb 	.word	0x40c90fdb
 8004020:	42a2f983 	.word	0x42a2f983
 8004024:	0800ef30 	.word	0x0800ef30

08004028 <cos_lut>:

float cos_lut(float theta){
 8004028:	b508      	push	{r3, lr}
	return sin_lut(PI_OVER_2_F - theta);
 800402a:	eddf 7a11 	vldr	s15, [pc, #68]	; 8004070 <cos_lut+0x48>
float cos_lut(float theta){
 800402e:	ed2d 8b02 	vpush	{d8}
	theta = fmodf(theta, TWO_PI_F);
 8004032:	ed9f 8a10 	vldr	s16, [pc, #64]	; 8004074 <cos_lut+0x4c>
 8004036:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800403a:	eef0 0a48 	vmov.f32	s1, s16
 800403e:	f009 ff3d 	bl	800debc <fmodf>
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004042:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800404a:	bf48      	it	mi
 800404c:	ee30 0a08 	vaddmi.f32	s0, s0, s16
	return sin_tab[(int) (LUT_MULT*theta)];
 8004050:	eddf 7a09 	vldr	s15, [pc, #36]	; 8004078 <cos_lut+0x50>
 8004054:	4b09      	ldr	r3, [pc, #36]	; (800407c <cos_lut+0x54>)
 8004056:	ee20 0a27 	vmul.f32	s0, s0, s15
}
 800405a:	ecbd 8b02 	vpop	{d8}
	return sin_tab[(int) (LUT_MULT*theta)];
 800405e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004062:	ee10 2a10 	vmov	r2, s0
 8004066:	eb03 0382 	add.w	r3, r3, r2, lsl #2
}
 800406a:	ed93 0a00 	vldr	s0, [r3]
 800406e:	bd08      	pop	{r3, pc}
 8004070:	3fc90fdb 	.word	0x3fc90fdb
 8004074:	40c90fdb 	.word	0x40c90fdb
 8004078:	42a2f983 	.word	0x42a2f983
 800407c:	0800ef30 	.word	0x0800ef30

08004080 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8004080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8004084:	1e0f      	subs	r7, r1, #0
void ps_warmup(EncoderStruct * encoder, int n){
 8004086:	b082      	sub	sp, #8
	for(int i = 0; i<n; i++){
 8004088:	dd22      	ble.n	80040d0 <ps_warmup+0x50>
 800408a:	4c13      	ldr	r4, [pc, #76]	; (80040d8 <ps_warmup+0x58>)
 800408c:	4606      	mov	r6, r0
 800408e:	f100 0802 	add.w	r8, r0, #2
 8004092:	2500      	movs	r5, #0
		encoder->spi_tx_word = 0x0000;
 8004094:	2200      	movs	r2, #0
 8004096:	8032      	strh	r2, [r6, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8004098:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800409c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040a0:	f002 fcdc 	bl	8006a5c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 80040a4:	2364      	movs	r3, #100	; 0x64
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	480b      	ldr	r0, [pc, #44]	; (80040d8 <ps_warmup+0x58>)
 80040aa:	2301      	movs	r3, #1
 80040ac:	4642      	mov	r2, r8
 80040ae:	4631      	mov	r1, r6
 80040b0:	f003 fc2c 	bl	800790c <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80040b4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d0fb      	beq.n	80040b4 <ps_warmup+0x34>
	for(int i = 0; i<n; i++){
 80040bc:	3501      	adds	r5, #1
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 80040be:	2201      	movs	r2, #1
 80040c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040c8:	f002 fcc8 	bl	8006a5c <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 80040cc:	42af      	cmp	r7, r5
 80040ce:	d1e1      	bne.n	8004094 <ps_warmup+0x14>
	}
}
 80040d0:	b002      	add	sp, #8
 80040d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040d6:	bf00      	nop
 80040d8:	2000d278 	.word	0x2000d278

080040dc <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80040dc:	b530      	push	{r4, r5, lr}
 80040de:	ed2d 8b02 	vpush	{d8}
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80040e2:	6843      	ldr	r3, [r0, #4]
 80040e4:	6083      	str	r3, [r0, #8]
void ps_sample(EncoderStruct * encoder, float dt){
 80040e6:	4604      	mov	r4, r0
 80040e8:	b083      	sub	sp, #12
 80040ea:	f100 010c 	add.w	r1, r0, #12
 80040ee:	224c      	movs	r2, #76	; 0x4c
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 80040f0:	4625      	mov	r5, r4
 80040f2:	3010      	adds	r0, #16
void ps_sample(EncoderStruct * encoder, float dt){
 80040f4:	eeb0 8a40 	vmov.f32	s16, s0
 80040f8:	f005 fcf6 	bl	8009ae8 <memmove>
	encoder->spi_tx_word = ENC_READ_WORD;
 80040fc:	2200      	movs	r2, #0
 80040fe:	f825 2b02 	strh.w	r2, [r5], #2
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8004102:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800410a:	f002 fca7 	bl	8006a5c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
 800410e:	2364      	movs	r3, #100	; 0x64
 8004110:	462a      	mov	r2, r5
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	4856      	ldr	r0, [pc, #344]	; (8004270 <ps_sample+0x194>)
 8004116:	4621      	mov	r1, r4
 8004118:	2302      	movs	r3, #2
 800411a:	f003 fbf7 	bl	800790c <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800411e:	4a54      	ldr	r2, [pc, #336]	; (8004270 <ps_sample+0x194>)
 8004120:	f892 305d 	ldrb.w	r3, [r2, #93]	; 0x5d
 8004124:	2b02      	cmp	r3, #2
 8004126:	d0fb      	beq.n	8004120 <ps_sample+0x44>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8004128:	2201      	movs	r2, #1
 800412a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800412e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004132:	f002 fc93 	bl	8006a5c <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 8004136:	8861      	ldrh	r1, [r4, #2]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
	encoder->count = encoder->raw + off_interp;

	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8004138:	4d4e      	ldr	r5, [pc, #312]	; (8004274 <ps_sample+0x198>)
	encoder->raw = encoder ->spi_rx_word;
 800413a:	6761      	str	r1, [r4, #116]	; 0x74
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 800413c:	124b      	asrs	r3, r1, #9
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004144:	eb04 0282 	add.w	r2, r4, r2, lsl #2
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004148:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 800414c:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004150:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	int int_angle = encoder->angle_singleturn;
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004154:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004278 <ps_sample+0x19c>
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004158:	ed9f 6a48 	vldr	s12, [pc, #288]	; 800427c <ps_sample+0x1a0>
	int_angle = (int)encoder->elec_angle;
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 800415c:	eddf 5a46 	vldr	s11, [pc, #280]	; 8004278 <ps_sample+0x19c>
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8004160:	1ac0      	subs	r0, r0, r3
 8004162:	f3c1 0208 	ubfx	r2, r1, #0, #9
 8004166:	fb02 f200 	mul.w	r2, r2, r0
 800416a:	eb03 2362 	add.w	r3, r3, r2, asr #9
	encoder->count = encoder->raw + off_interp;
 800416e:	440b      	add	r3, r1
 8004170:	67a3      	str	r3, [r4, #120]	; 0x78
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8004172:	692a      	ldr	r2, [r5, #16]
 8004174:	1a9a      	subs	r2, r3, r2
 8004176:	ee07 2a10 	vmov	s14, r2
 800417a:	eeba 7ac8 	vcvt.f32.s32	s14, s14, #16
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 800417e:	696a      	ldr	r2, [r5, #20]
	int int_angle = encoder->angle_singleturn;
 8004180:	eefd 7ac7 	vcvt.s32.f32	s15, s14
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004184:	1a9b      	subs	r3, r3, r2
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800418a:	ee37 7a67 	vsub.f32	s14, s14, s15
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 800418e:	ee07 3a90 	vmov	s15, r3
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004192:	ee27 7a26 	vmul.f32	s14, s14, s13
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 800419a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800419e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a2:	bf48      	it	mi
 80041a4:	ee37 7a26 	vaddmi.f32	s14, s14, s13
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 80041a8:	edd4 6a1a 	vldr	s13, [r4, #104]	; 0x68
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 80041ac:	ed84 7a01 	vstr	s14, [r4, #4]
	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 80041b0:	ee26 6a86 	vmul.f32	s12, s13, s12
 80041b4:	ee67 7a86 	vmul.f32	s15, s15, s12
	int_angle = (int)encoder->elec_angle;
 80041b8:	eebd 6ae7 	vcvt.s32.f32	s12, s15
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 80041bc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80041c0:	ee77 7ac6 	vsub.f32	s15, s15, s12
	//if(angle_diff > PI_F){encoder->turns--;}
	//else if(angle_diff < -PI_F){encoder->turns++;}

	//ben bugfix added
	int rollover = 0;
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80041c4:	ed94 6a02 	vldr	s12, [r4, #8]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 80041c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 80041cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d4:	bf48      	it	mi
 80041d6:	ee77 7aa5 	vaddmi.f32	s15, s15, s11
	if(angle_diff > PI_F){rollover = -1;}
 80041da:	eddf 5a29 	vldr	s11, [pc, #164]	; 8004280 <ps_sample+0x1a4>
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 80041de:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80041e2:	ee77 7a46 	vsub.f32	s15, s14, s12
	if(angle_diff > PI_F){rollover = -1;}
 80041e6:	eef4 7ae5 	vcmpe.f32	s15, s11
 80041ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ee:	dc2e      	bgt.n	800424e <ps_sample+0x172>
	else if(angle_diff < -PI_F){rollover = 1;}
 80041f0:	ed9f 6a24 	vldr	s12, [pc, #144]	; 8004284 <ps_sample+0x1a8>
	encoder->turns += rollover;
 80041f4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80

	if(!encoder->first_sample){
 80041f8:	f894 228c 	ldrb.w	r2, [r4, #652]	; 0x28c
	else if(angle_diff < -PI_F){rollover = 1;}
 80041fc:	eef4 7ac6 	vcmpe.f32	s15, s12
 8004200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004204:	bf4c      	ite	mi
 8004206:	2301      	movmi	r3, #1
 8004208:	2300      	movpl	r3, #0
	encoder->turns += rollover;
 800420a:	440b      	add	r3, r1
 800420c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 8004210:	b342      	cbz	r2, 8004264 <ps_sample+0x188>
 8004212:	ee07 3a90 	vmov	s15, r3
 8004216:	ed9f 6a18 	vldr	s12, [pc, #96]	; 8004278 <ps_sample+0x19c>
 800421a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800421e:	eea7 7a86 	vfma.f32	s14, s15, s12
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8004222:	ed94 6a16 	vldr	s12, [r4, #88]	; 0x58
 8004226:	eddf 7a18 	vldr	s15, [pc, #96]	; 8004288 <ps_sample+0x1ac>
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 800422a:	ed84 7a03 	vstr	s14, [r4, #12]
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 800422e:	ee37 7a46 	vsub.f32	s14, s14, s12
 8004232:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004236:	eec7 7a08 	vdiv.f32	s15, s14, s16
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 800423a:	ee66 6aa7 	vmul.f32	s13, s13, s15
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 800423e:	edc4 7a18 	vstr	s15, [r4, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8004242:	edc4 6a19 	vstr	s13, [r4, #100]	; 0x64

}
 8004246:	b003      	add	sp, #12
 8004248:	ecbd 8b02 	vpop	{d8}
 800424c:	bd30      	pop	{r4, r5, pc}
	encoder->turns += rollover;
 800424e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 8004252:	f894 228c 	ldrb.w	r2, [r4, #652]	; 0x28c
	if(angle_diff > PI_F){rollover = -1;}
 8004256:	f04f 33ff 	mov.w	r3, #4294967295
	encoder->turns += rollover;
 800425a:	440b      	add	r3, r1
 800425c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	if(!encoder->first_sample){
 8004260:	2a00      	cmp	r2, #0
 8004262:	d1d6      	bne.n	8004212 <ps_sample+0x136>
		encoder->first_sample = 1;
 8004264:	2301      	movs	r3, #1
		encoder->turns = 0;
 8004266:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		encoder->first_sample = 1;
 800426a:	f884 328c 	strb.w	r3, [r4, #652]	; 0x28c
 800426e:	e7d8      	b.n	8004222 <ps_sample+0x146>
 8004270:	2000d278 	.word	0x2000d278
 8004274:	2000cdd0 	.word	0x2000cdd0
 8004278:	40c90fdb 	.word	0x40c90fdb
 800427c:	37800000 	.word	0x37800000
 8004280:	40490fdb 	.word	0x40490fdb
 8004284:	c0490fdb 	.word	0xc0490fdb
 8004288:	3d579436 	.word	0x3d579436

0800428c <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 800428c:	b510      	push	{r4, lr}
 800428e:	4604      	mov	r4, r0
	printf("Raw: %d", encoder->raw);
 8004290:	4813      	ldr	r0, [pc, #76]	; (80042e0 <ps_print+0x54>)
 8004292:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8004294:	f006 f8b4 	bl	800a400 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8004298:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800429a:	4812      	ldr	r0, [pc, #72]	; (80042e4 <ps_print+0x58>)
 800429c:	f006 f8b0 	bl	800a400 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 80042a0:	6860      	ldr	r0, [r4, #4]
 80042a2:	f7fc f979 	bl	8000598 <__aeabi_f2d>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	480f      	ldr	r0, [pc, #60]	; (80042e8 <ps_print+0x5c>)
 80042ac:	f006 f8a8 	bl	800a400 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 80042b0:	68e0      	ldr	r0, [r4, #12]
 80042b2:	f7fc f971 	bl	8000598 <__aeabi_f2d>
 80042b6:	4602      	mov	r2, r0
 80042b8:	460b      	mov	r3, r1
 80042ba:	480c      	ldr	r0, [pc, #48]	; (80042ec <ps_print+0x60>)
 80042bc:	f006 f8a0 	bl	800a400 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 80042c0:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80042c2:	f7fc f969 	bl	8000598 <__aeabi_f2d>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	4809      	ldr	r0, [pc, #36]	; (80042f0 <ps_print+0x64>)
 80042cc:	f006 f898 	bl	800a400 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 80042d0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80042d4:	4807      	ldr	r0, [pc, #28]	; (80042f4 <ps_print+0x68>)
	//HAL_Delay(dt_ms);
}
 80042d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("   Turns:  %d\r\n", encoder->turns);
 80042da:	f006 b891 	b.w	800a400 <iprintf>
 80042de:	bf00      	nop
 80042e0:	0800f730 	.word	0x0800f730
 80042e4:	0800f738 	.word	0x0800f738
 80042e8:	0800f750 	.word	0x0800f750
 80042ec:	0800f764 	.word	0x0800f764
 80042f0:	0800f778 	.word	0x0800f778
 80042f4:	0800f78c 	.word	0x0800f78c

080042f8 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042f8:	4811      	ldr	r0, [pc, #68]	; (8004340 <MX_SPI1_Init+0x48>)
{
 80042fa:	b538      	push	{r3, r4, r5, lr}
  hspi1.Instance = SPI1;
 80042fc:	4b11      	ldr	r3, [pc, #68]	; (8004344 <MX_SPI1_Init+0x4c>)
 80042fe:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004300:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004304:	2301      	movs	r3, #1
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004306:	f44f 6570 	mov.w	r5, #3840	; 0xf00
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800430a:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800430e:	2130      	movs	r1, #48	; 0x30
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004310:	6042      	str	r2, [r0, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004312:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8004314:	2207      	movs	r2, #7
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004316:	2300      	movs	r3, #0
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8004318:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800431c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004320:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004324:	60c5      	str	r5, [r0, #12]
  hspi1.Init.CRCPolynomial = 7;
 8004326:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004328:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800432a:	6103      	str	r3, [r0, #16]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800432c:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800432e:	f003 fa67 	bl	8007800 <HAL_SPI_Init>
 8004332:	b900      	cbnz	r0, 8004336 <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004334:	bd38      	pop	{r3, r4, r5, pc}
 8004336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800433a:	f7ff bdd9 	b.w	8003ef0 <Error_Handler>
 800433e:	bf00      	nop
 8004340:	2000d2dc 	.word	0x2000d2dc
 8004344:	40013000 	.word	0x40013000

08004348 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004348:	4810      	ldr	r0, [pc, #64]	; (800438c <MX_SPI3_Init+0x44>)
 800434a:	4b11      	ldr	r3, [pc, #68]	; (8004390 <MX_SPI3_Init+0x48>)
{
 800434c:	b510      	push	{r4, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 800434e:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  hspi3.Instance = SPI3;
 8004352:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004354:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004358:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi3.Init.CRCPolynomial = 7;
 800435c:	2107      	movs	r1, #7
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800435e:	6043      	str	r3, [r0, #4]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004360:	60c2      	str	r2, [r0, #12]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004362:	2300      	movs	r3, #0
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004364:	2208      	movs	r2, #8
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004366:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800436a:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800436e:	6184      	str	r4, [r0, #24]
  hspi3.Init.CRCPolynomial = 7;
 8004370:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004372:	6083      	str	r3, [r0, #8]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004374:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004376:	6303      	str	r3, [r0, #48]	; 0x30
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004378:	61c2      	str	r2, [r0, #28]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800437a:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800437c:	f003 fa40 	bl	8007800 <HAL_SPI_Init>
 8004380:	b900      	cbnz	r0, 8004384 <MX_SPI3_Init+0x3c>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004382:	bd10      	pop	{r4, pc}
 8004384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004388:	f7ff bdb2 	b.w	8003ef0 <Error_Handler>
 800438c:	2000d278 	.word	0x2000d278
 8004390:	40003c00 	.word	0x40003c00

08004394 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004394:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8004396:	6802      	ldr	r2, [r0, #0]
 8004398:	492d      	ldr	r1, [pc, #180]	; (8004450 <HAL_SPI_MspInit+0xbc>)
{
 800439a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439c:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 800439e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80043a4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80043a8:	9308      	str	r3, [sp, #32]
  if(spiHandle->Instance==SPI1)
 80043aa:	d004      	beq.n	80043b6 <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI3)
 80043ac:	4b29      	ldr	r3, [pc, #164]	; (8004454 <HAL_SPI_MspInit+0xc0>)
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d028      	beq.n	8004404 <HAL_SPI_MspInit+0x70>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80043b2:	b00a      	add	sp, #40	; 0x28
 80043b4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80043ba:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043be:	2005      	movs	r0, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043c6:	661a      	str	r2, [r3, #96]	; 0x60
 80043c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043ca:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80043ce:	9200      	str	r2, [sp, #0]
 80043d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043d4:	f042 0201 	orr.w	r2, r2, #1
 80043d8:	64da      	str	r2, [r3, #76]	; 0x4c
 80043da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043dc:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80043e4:	2200      	movs	r2, #0
 80043e6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80043ea:	24e0      	movs	r4, #224	; 0xe0
 80043ec:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80043f2:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80043f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043fa:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043fc:	f002 fa3a 	bl	8006874 <HAL_GPIO_Init>
}
 8004400:	b00a      	add	sp, #40	; 0x28
 8004402:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004404:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004408:	4813      	ldr	r0, [pc, #76]	; (8004458 <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800440a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800440c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004410:	659a      	str	r2, [r3, #88]	; 0x58
 8004412:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004414:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004418:	9202      	str	r2, [sp, #8]
 800441a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800441c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800441e:	f042 0204 	orr.w	r2, r2, #4
 8004422:	64da      	str	r2, [r3, #76]	; 0x4c
 8004424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800442c:	2306      	movs	r3, #6
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800442e:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004430:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004432:	2200      	movs	r2, #0
 8004434:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004436:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004438:	f44f 54e0 	mov.w	r4, #7168	; 0x1c00
 800443c:	2502      	movs	r5, #2
 800443e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004442:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004446:	f002 fa15 	bl	8006874 <HAL_GPIO_Init>
}
 800444a:	b00a      	add	sp, #40	; 0x28
 800444c:	bd70      	pop	{r4, r5, r6, pc}
 800444e:	bf00      	nop
 8004450:	40013000 	.word	0x40013000
 8004454:	40003c00 	.word	0x40003c00
 8004458:	48000800 	.word	0x48000800

0800445c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_MspInit+0x30>)
 800445e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	661a      	str	r2, [r3, #96]	; 0x60
 8004466:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004468:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800446a:	f002 0201 	and.w	r2, r2, #1
 800446e:	9200      	str	r2, [sp, #0]
 8004470:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004472:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004474:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004478:	659a      	str	r2, [r3, #88]	; 0x58
 800447a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004484:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8004486:	f002 bb6d 	b.w	8006b64 <HAL_PWREx_DisableUCPDDeadBattery>
 800448a:	bf00      	nop
 800448c:	40021000 	.word	0x40021000

08004490 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004490:	e7fe      	b.n	8004490 <NMI_Handler>
 8004492:	bf00      	nop

08004494 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004494:	e7fe      	b.n	8004494 <HardFault_Handler>
 8004496:	bf00      	nop

08004498 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004498:	e7fe      	b.n	8004498 <MemManage_Handler>
 800449a:	bf00      	nop

0800449c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800449c:	e7fe      	b.n	800449c <BusFault_Handler>
 800449e:	bf00      	nop

080044a0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044a0:	e7fe      	b.n	80044a0 <UsageFault_Handler>
 80044a2:	bf00      	nop

080044a4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop

080044a8 <DebugMon_Handler>:
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop

080044ac <PendSV_Handler>:
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop

080044b0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044b0:	f000 bb2c 	b.w	8004b0c <HAL_IncTick>

080044b4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80044b4:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  HAL_GPIO_WritePin(LED1, 1);
 80044b6:	4d10      	ldr	r5, [pc, #64]	; (80044f8 <TIM1_UP_TIM16_IRQHandler+0x44>)

  analog_sample(&controller);
 80044b8:	4c10      	ldr	r4, [pc, #64]	; (80044fc <TIM1_UP_TIM16_IRQHandler+0x48>)
  HAL_GPIO_WritePin(LED1, 1);
 80044ba:	2201      	movs	r2, #1
 80044bc:	2104      	movs	r1, #4
 80044be:	4628      	mov	r0, r5
 80044c0:	f002 facc 	bl	8006a5c <HAL_GPIO_WritePin>
  analog_sample(&controller);
 80044c4:	4620      	mov	r0, r4
 80044c6:	f7fd fe89 	bl	80021dc <analog_sample>

  /* Sample position sensor */
  ps_sample(&comm_encoder, DT);
 80044ca:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8004500 <TIM1_UP_TIM16_IRQHandler+0x4c>
 80044ce:	480d      	ldr	r0, [pc, #52]	; (8004504 <TIM1_UP_TIM16_IRQHandler+0x50>)
 80044d0:	f7ff fe04 	bl	80040dc <ps_sample>

  /* Run Finite State Machine */
  run_fsm(&state);
 80044d4:	480c      	ldr	r0, [pc, #48]	; (8004508 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80044d6:	f7fe fd63 	bl	8002fa0 <run_fsm>

  /* increment loop count */
  controller.loop_count++;
 80044da:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc


  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80044de:	480b      	ldr	r0, [pc, #44]	; (800450c <TIM1_UP_TIM16_IRQHandler+0x58>)
  controller.loop_count++;
 80044e0:	3301      	adds	r3, #1
 80044e2:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  HAL_TIM_IRQHandler(&htim1);
 80044e6:	f003 ff6f 	bl	80083c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_GPIO_WritePin(LED1, 0);
 80044ea:	4628      	mov	r0, r5
 80044ec:	2200      	movs	r2, #0
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80044ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_GPIO_WritePin(LED1, 0);
 80044f2:	2104      	movs	r1, #4
 80044f4:	f002 bab2 	b.w	8006a5c <HAL_GPIO_WritePin>
 80044f8:	48000800 	.word	0x48000800
 80044fc:	20004614 	.word	0x20004614
 8004500:	3827c5ac 	.word	0x3827c5ac
 8004504:	20004270 	.word	0x20004270
 8004508:	20004504 	.word	0x20004504
 800450c:	2000d340 	.word	0x2000d340

08004510 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004510:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004512:	4805      	ldr	r0, [pc, #20]	; (8004528 <USART2_IRQHandler+0x18>)
 8004514:	f004 fb22 	bl	8008b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char c = Serial2RxBuffer[0];
 8004518:	4b04      	ldr	r3, [pc, #16]	; (800452c <USART2_IRQHandler+0x1c>)
  update_fsm(&state, c);
 800451a:	4805      	ldr	r0, [pc, #20]	; (8004530 <USART2_IRQHandler+0x20>)
 800451c:	7819      	ldrb	r1, [r3, #0]
  /* USER CODE END USART2_IRQn 1 */
}
 800451e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  update_fsm(&state, c);
 8004522:	f7ff b841 	b.w	80035a8 <update_fsm>
 8004526:	bf00      	nop
 8004528:	2000d38c 	.word	0x2000d38c
 800452c:	20004500 	.word	0x20004500
 8004530:	20004504 	.word	0x20004504
 8004534:	00000000 	.word	0x00000000

08004538 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8004538:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800453a:	4c0f      	ldr	r4, [pc, #60]	; (8004578 <ADC3_IRQHandler+0x40>)
  /* USER CODE BEGIN ADC3_IRQn 1 */
  controller.adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 800453c:	4d0f      	ldr	r5, [pc, #60]	; (800457c <ADC3_IRQHandler+0x44>)
  HAL_ADC_IRQHandler(&hadc3);
 800453e:	4620      	mov	r0, r4
 8004540:	f000 fcdc 	bl	8004efc <HAL_ADC_IRQHandler>
  controller.adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8004544:	4620      	mov	r0, r4
 8004546:	f000 fccf 	bl	8004ee8 <HAL_ADC_GetValue>
 800454a:	6128      	str	r0, [r5, #16]
  controller.v_bus = controller.adc_vbus_raw*V_SCALE;
 800454c:	f7fc f812 	bl	8000574 <__aeabi_i2d>
 8004550:	a307      	add	r3, pc, #28	; (adr r3, 8004570 <ADC3_IRQHandler+0x38>)
 8004552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004556:	f7fc f877 	bl	8000648 <__aeabi_dmul>
 800455a:	f7fc fb6d 	bl	8000c38 <__aeabi_d2f>
 800455e:	4603      	mov	r3, r0
 8004560:	62eb      	str	r3, [r5, #44]	; 0x2c
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 8004562:	4620      	mov	r0, r4
  /* USER CODE END ADC3_IRQn 1 */
}
 8004564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_ADC_Start_IT(&ADC_CH_VBUS);
 8004568:	f001 b974 	b.w	8005854 <HAL_ADC_Start_IT>
 800456c:	f3af 8000 	nop.w
 8004570:	60000000 	.word	0x60000000
 8004574:	3fea6666 	.word	0x3fea6666
 8004578:	2000419c 	.word	0x2000419c
 800457c:	20004614 	.word	0x20004614

08004580 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004584:	4838      	ldr	r0, [pc, #224]	; (8004668 <FDCAN2_IT0_IRQHandler+0xe8>)
  //HAL_FDCAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response - from Ben's fw
  //TODO send again
  //HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8004586:	4c39      	ldr	r4, [pc, #228]	; (800466c <FDCAN2_IT0_IRQHandler+0xec>)
{
 8004588:	b090      	sub	sp, #64	; 0x40
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800458a:	f001 feb9 	bl	8006300 <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 800458e:	4b38      	ldr	r3, [pc, #224]	; (8004670 <FDCAN2_IT0_IRQHandler+0xf0>)
 8004590:	4835      	ldr	r0, [pc, #212]	; (8004668 <FDCAN2_IT0_IRQHandler+0xe8>)
 8004592:	f103 020b 	add.w	r2, r3, #11
 8004596:	2140      	movs	r1, #64	; 0x40
 8004598:	f001 fdac 	bl	80060f4 <HAL_FDCAN_GetRxMessage>
  printf("CAN tx disabled!!\n\r");
 800459c:	4835      	ldr	r0, [pc, #212]	; (8004674 <FDCAN2_IT0_IRQHandler+0xf4>)
 800459e:	f005 ff2f 	bl	800a400 <iprintf>
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80045a2:	7926      	ldrb	r6, [r4, #4]
 80045a4:	7963      	ldrb	r3, [r4, #5]
 80045a6:	79a0      	ldrb	r0, [r4, #6]
 80045a8:	7862      	ldrb	r2, [r4, #1]
 80045aa:	f894 c002 	ldrb.w	ip, [r4, #2]
 80045ae:	78e5      	ldrb	r5, [r4, #3]
 80045b0:	79e7      	ldrb	r7, [r4, #7]
 80045b2:	ea06 0103 	and.w	r1, r6, r3
 80045b6:	4001      	ands	r1, r0
 80045b8:	ea02 020c 	and.w	r2, r2, ip
 80045bc:	402a      	ands	r2, r5
 80045be:	4039      	ands	r1, r7
 80045c0:	4011      	ands	r1, r2
 80045c2:	29ff      	cmp	r1, #255	; 0xff
 80045c4:	7a25      	ldrb	r5, [r4, #8]
 80045c6:	d101      	bne.n	80045cc <FDCAN2_IT0_IRQHandler+0x4c>
 80045c8:	2dfc      	cmp	r5, #252	; 0xfc
 80045ca:	d025      	beq.n	8004618 <FDCAN2_IT0_IRQHandler+0x98>
	  update_fsm(&state, MOTOR_CMD);
  	  }
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 80045cc:	f1a6 06ff 	sub.w	r6, r6, #255	; 0xff
 80045d0:	f1a3 03ff 	sub.w	r3, r3, #255	; 0xff
 80045d4:	fab6 f686 	clz	r6, r6
 80045d8:	fab3 f383 	clz	r3, r3
 80045dc:	0976      	lsrs	r6, r6, #5
 80045de:	095b      	lsrs	r3, r3, #5
 80045e0:	4038      	ands	r0, r7
 80045e2:	4002      	ands	r2, r0
 80045e4:	fb03 f306 	mul.w	r3, r3, r6
 80045e8:	2aff      	cmp	r2, #255	; 0xff
 80045ea:	bf14      	ite	ne
 80045ec:	2300      	movne	r3, #0
 80045ee:	f003 0301 	andeq.w	r3, r3, #1
 80045f2:	2dfd      	cmp	r5, #253	; 0xfd
 80045f4:	bf14      	ite	ne
 80045f6:	2200      	movne	r2, #0
 80045f8:	f003 0201 	andeq.w	r2, r3, #1
 80045fc:	b99a      	cbnz	r2, 8004626 <FDCAN2_IT0_IRQHandler+0xa6>
	  update_fsm(&state, MENU_CMD);
  	  }
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80045fe:	2dfe      	cmp	r5, #254	; 0xfe
 8004600:	bf14      	ite	ne
 8004602:	2500      	movne	r5, #0
 8004604:	f003 0501 	andeq.w	r5, r3, #1
 8004608:	b1a5      	cbz	r5, 8004634 <FDCAN2_IT0_IRQHandler+0xb4>
	  update_fsm(&state, ZERO_CMD);
 800460a:	481b      	ldr	r0, [pc, #108]	; (8004678 <FDCAN2_IT0_IRQHandler+0xf8>)
 800460c:	217a      	movs	r1, #122	; 0x7a
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
  	  controller.timeout = 0;					// Reset timeout counter
      }

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800460e:	b010      	add	sp, #64	; 0x40
 8004610:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	  update_fsm(&state, ZERO_CMD);
 8004614:	f7fe bfc8 	b.w	80035a8 <update_fsm>
 8004618:	4817      	ldr	r0, [pc, #92]	; (8004678 <FDCAN2_IT0_IRQHandler+0xf8>)
	  update_fsm(&state, MOTOR_CMD);
 800461a:	216d      	movs	r1, #109	; 0x6d
}
 800461c:	b010      	add	sp, #64	; 0x40
 800461e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	  update_fsm(&state, ZERO_CMD);
 8004622:	f7fe bfc1 	b.w	80035a8 <update_fsm>
 8004626:	4814      	ldr	r0, [pc, #80]	; (8004678 <FDCAN2_IT0_IRQHandler+0xf8>)
	  update_fsm(&state, MENU_CMD);
 8004628:	211b      	movs	r1, #27
}
 800462a:	b010      	add	sp, #64	; 0x40
 800462c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	  update_fsm(&state, ZERO_CMD);
 8004630:	f7fe bfba 	b.w	80035a8 <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8004634:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8004680 <FDCAN2_IT0_IRQHandler+0x100>
 8004638:	4f10      	ldr	r7, [pc, #64]	; (800467c <FDCAN2_IT0_IRQHandler+0xfc>)
 800463a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800463e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004640:	466e      	mov	r6, sp
 8004642:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004644:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004646:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004648:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800464a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800464c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8004650:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8004654:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004658:	f7fd fc50 	bl	8001efc <unpack_cmd>
  	  controller.timeout = 0;					// Reset timeout counter
 800465c:	f848 5c14 	str.w	r5, [r8, #-20]
}
 8004660:	b010      	add	sp, #64	; 0x40
 8004662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004666:	bf00      	nop
 8004668:	20004208 	.word	0x20004208
 800466c:	2000d204 	.word	0x2000d204
 8004670:	2000d205 	.word	0x2000d205
 8004674:	0800f79c 	.word	0x0800f79c
 8004678:	20004504 	.word	0x20004504
 800467c:	2000d214 	.word	0x2000d214
 8004680:	200046e8 	.word	0x200046e8

08004684 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004684:	2001      	movs	r0, #1
 8004686:	4770      	bx	lr

08004688 <_kill>:

int _kill(int pid, int sig)
{
 8004688:	b508      	push	{r3, lr}
	errno = EINVAL;
 800468a:	f005 f9f5 	bl	8009a78 <__errno>
 800468e:	2316      	movs	r3, #22
 8004690:	6003      	str	r3, [r0, #0]
	return -1;
}
 8004692:	f04f 30ff 	mov.w	r0, #4294967295
 8004696:	bd08      	pop	{r3, pc}

08004698 <_exit>:

void _exit (int status)
{
 8004698:	b508      	push	{r3, lr}
	errno = EINVAL;
 800469a:	f005 f9ed 	bl	8009a78 <__errno>
 800469e:	2316      	movs	r3, #22
 80046a0:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80046a2:	e7fe      	b.n	80046a2 <_exit+0xa>

080046a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80046a4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046a6:	1e16      	subs	r6, r2, #0
 80046a8:	dd07      	ble.n	80046ba <_read+0x16>
 80046aa:	460c      	mov	r4, r1
 80046ac:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80046ae:	f3af 8000 	nop.w
 80046b2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046b6:	42a5      	cmp	r5, r4
 80046b8:	d1f9      	bne.n	80046ae <_read+0xa>
	}

return len;
}
 80046ba:	4630      	mov	r0, r6
 80046bc:	bd70      	pop	{r4, r5, r6, pc}
 80046be:	bf00      	nop

080046c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046c0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046c2:	1e16      	subs	r6, r2, #0
 80046c4:	dd07      	ble.n	80046d6 <_write+0x16>
 80046c6:	460c      	mov	r4, r1
 80046c8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80046ca:	f814 0b01 	ldrb.w	r0, [r4], #1
 80046ce:	f000 f9a3 	bl	8004a18 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046d2:	42ac      	cmp	r4, r5
 80046d4:	d1f9      	bne.n	80046ca <_write+0xa>
	}
	return len;
}
 80046d6:	4630      	mov	r0, r6
 80046d8:	bd70      	pop	{r4, r5, r6, pc}
 80046da:	bf00      	nop

080046dc <_close>:

int _close(int file)
{
	return -1;
}
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop

080046e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80046e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046e8:	604b      	str	r3, [r1, #4]
	return 0;
}
 80046ea:	2000      	movs	r0, #0
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop

080046f0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80046f0:	2001      	movs	r0, #1
 80046f2:	4770      	bx	lr

080046f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80046f4:	2000      	movs	r0, #0
 80046f6:	4770      	bx	lr

080046f8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046f8:	490c      	ldr	r1, [pc, #48]	; (800472c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046fa:	4a0d      	ldr	r2, [pc, #52]	; (8004730 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80046fc:	680b      	ldr	r3, [r1, #0]
{
 80046fe:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004700:	4c0c      	ldr	r4, [pc, #48]	; (8004734 <_sbrk+0x3c>)
 8004702:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8004704:	b12b      	cbz	r3, 8004712 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004706:	4418      	add	r0, r3
 8004708:	4290      	cmp	r0, r2
 800470a:	d807      	bhi.n	800471c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800470c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800470e:	4618      	mov	r0, r3
 8004710:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8004712:	4b09      	ldr	r3, [pc, #36]	; (8004738 <_sbrk+0x40>)
 8004714:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8004716:	4418      	add	r0, r3
 8004718:	4290      	cmp	r0, r2
 800471a:	d9f7      	bls.n	800470c <_sbrk+0x14>
    errno = ENOMEM;
 800471c:	f005 f9ac 	bl	8009a78 <__errno>
 8004720:	230c      	movs	r3, #12
 8004722:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004728:	4618      	mov	r0, r3
 800472a:	bd10      	pop	{r4, pc}
 800472c:	200040b8 	.word	0x200040b8
 8004730:	20020000 	.word	0x20020000
 8004734:	00000400 	.word	0x00000400
 8004738:	2000d430 	.word	0x2000d430

0800473c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800473c:	4a03      	ldr	r2, [pc, #12]	; (800474c <SystemInit+0x10>)
 800473e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004742:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004746:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800474a:	4770      	bx	lr
 800474c:	e000ed00 	.word	0xe000ed00

08004750 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004750:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004752:	2400      	movs	r4, #0
{
 8004754:	b0a7      	sub	sp, #156	; 0x9c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004756:	4d5d      	ldr	r5, [pc, #372]	; (80048cc <MX_TIM1_Init+0x17c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004758:	9407      	str	r4, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800475a:	4621      	mov	r1, r4
 800475c:	2234      	movs	r2, #52	; 0x34
 800475e:	a818      	add	r0, sp, #96	; 0x60
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004760:	e9cd 4408 	strd	r4, r4, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004764:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004768:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800476c:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8004770:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004774:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004776:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004778:	9410      	str	r4, [sp, #64]	; 0x40
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800477a:	f005 f9cf 	bl	8009b1c <memset>
  htim1.Instance = TIM1;
 800477e:	4854      	ldr	r0, [pc, #336]	; (80048d0 <MX_TIM1_Init+0x180>)
 8004780:	6028      	str	r0, [r5, #0]
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8004782:	2120      	movs	r1, #32
  htim1.Init.Period = 6800;
 8004784:	f641 2290 	movw	r2, #6800	; 0x1a90
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004788:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800478a:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 0;
 800478c:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Period = 6800;
 8004790:	e9c5 1202 	strd	r1, r2, [r5, #8]
  htim1.Init.Prescaler = 0;
 8004794:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004796:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004798:	f003 fb2a 	bl	8007df0 <HAL_TIM_Base_Init>
 800479c:	2800      	cmp	r0, #0
 800479e:	d15e      	bne.n	800485e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80047a4:	4849      	ldr	r0, [pc, #292]	; (80048cc <MX_TIM1_Init+0x17c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047a6:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80047a8:	a906      	add	r1, sp, #24
 80047aa:	f003 fd33 	bl	8008214 <HAL_TIM_ConfigClockSource>
 80047ae:	2800      	cmp	r0, #0
 80047b0:	d16a      	bne.n	8004888 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80047b2:	4846      	ldr	r0, [pc, #280]	; (80048cc <MX_TIM1_Init+0x17c>)
 80047b4:	f003 fbf8 	bl	8007fa8 <HAL_TIM_PWM_Init>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d162      	bne.n	8004882 <MX_TIM1_Init+0x132>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047bc:	2600      	movs	r6, #0
 80047be:	2700      	movs	r7, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047c0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80047c2:	4842      	ldr	r0, [pc, #264]	; (80048cc <MX_TIM1_Init+0x17c>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047c4:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80047c6:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047c8:	e9cd 6702 	strd	r6, r7, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80047cc:	f004 f84a 	bl	8008864 <HAL_TIMEx_MasterConfigSynchronization>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d153      	bne.n	800487c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047d4:	2660      	movs	r6, #96	; 0x60
 80047d6:	2700      	movs	r7, #0
 80047d8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80047dc:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047de:	2600      	movs	r6, #0
 80047e0:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047e2:	483a      	ldr	r0, [pc, #232]	; (80048cc <MX_TIM1_Init+0x17c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80047e4:	9216      	str	r2, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047e6:	a910      	add	r1, sp, #64	; 0x40
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047e8:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80047ec:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047f0:	f003 ff36 	bl	8008660 <HAL_TIM_PWM_ConfigChannel>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	d13e      	bne.n	8004876 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047f8:	4834      	ldr	r0, [pc, #208]	; (80048cc <MX_TIM1_Init+0x17c>)
 80047fa:	2204      	movs	r2, #4
 80047fc:	a910      	add	r1, sp, #64	; 0x40
 80047fe:	f003 ff2f 	bl	8008660 <HAL_TIM_PWM_ConfigChannel>
 8004802:	bba8      	cbnz	r0, 8004870 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004804:	4831      	ldr	r0, [pc, #196]	; (80048cc <MX_TIM1_Init+0x17c>)
 8004806:	a910      	add	r1, sp, #64	; 0x40
 8004808:	2208      	movs	r2, #8
 800480a:	f003 ff29 	bl	8008660 <HAL_TIM_PWM_ConfigChannel>
 800480e:	bb60      	cbnz	r0, 800486a <MX_TIM1_Init+0x11a>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004810:	2200      	movs	r2, #0
 8004812:	2300      	movs	r3, #0
 8004814:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8004818:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 800481c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8004820:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8004824:	2200      	movs	r2, #0
 8004826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800482a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800482e:	2400      	movs	r4, #0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004830:	2200      	movs	r2, #0
 8004832:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004836:	4825      	ldr	r0, [pc, #148]	; (80048cc <MX_TIM1_Init+0x17c>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004838:	9424      	str	r4, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800483a:	a918      	add	r1, sp, #96	; 0x60
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800483c:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004840:	f004 f874 	bl	800892c <HAL_TIMEx_ConfigBreakDeadTime>
 8004844:	b970      	cbnz	r0, 8004864 <MX_TIM1_Init+0x114>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8004846:	6829      	ldr	r1, [r5, #0]
 8004848:	4a21      	ldr	r2, [pc, #132]	; (80048d0 <MX_TIM1_Init+0x180>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800484a:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800484c:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800484e:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004852:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8004856:	930e      	str	r3, [sp, #56]	; 0x38
  if(timHandle->Instance==TIM1)
 8004858:	d019      	beq.n	800488e <MX_TIM1_Init+0x13e>
}
 800485a:	b027      	add	sp, #156	; 0x9c
 800485c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 800485e:	f7ff fb47 	bl	8003ef0 <Error_Handler>
 8004862:	e79d      	b.n	80047a0 <MX_TIM1_Init+0x50>
    Error_Handler();
 8004864:	f7ff fb44 	bl	8003ef0 <Error_Handler>
 8004868:	e7ed      	b.n	8004846 <MX_TIM1_Init+0xf6>
    Error_Handler();
 800486a:	f7ff fb41 	bl	8003ef0 <Error_Handler>
 800486e:	e7cf      	b.n	8004810 <MX_TIM1_Init+0xc0>
    Error_Handler();
 8004870:	f7ff fb3e 	bl	8003ef0 <Error_Handler>
 8004874:	e7c6      	b.n	8004804 <MX_TIM1_Init+0xb4>
    Error_Handler();
 8004876:	f7ff fb3b 	bl	8003ef0 <Error_Handler>
 800487a:	e7bd      	b.n	80047f8 <MX_TIM1_Init+0xa8>
    Error_Handler();
 800487c:	f7ff fb38 	bl	8003ef0 <Error_Handler>
 8004880:	e7a8      	b.n	80047d4 <MX_TIM1_Init+0x84>
    Error_Handler();
 8004882:	f7ff fb35 	bl	8003ef0 <Error_Handler>
 8004886:	e799      	b.n	80047bc <MX_TIM1_Init+0x6c>
    Error_Handler();
 8004888:	f7ff fb32 	bl	8003ef0 <Error_Handler>
 800488c:	e791      	b.n	80047b2 <MX_TIM1_Init+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800488e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004892:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004896:	2006      	movs	r0, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004898:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800489a:	f042 0201 	orr.w	r2, r2, #1
 800489e:	64da      	str	r2, [r3, #76]	; 0x4c
 80048a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80048a2:	900e      	str	r0, [sp, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80048aa:	2200      	movs	r2, #0
 80048ac:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ae:	a90a      	add	r1, sp, #40	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80048b0:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 80048b4:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80048ba:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80048be:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048c2:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048c4:	f001 ffd6 	bl	8006874 <HAL_GPIO_Init>
}
 80048c8:	b027      	add	sp, #156	; 0x9c
 80048ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048cc:	2000d340 	.word	0x2000d340
 80048d0:	40012c00 	.word	0x40012c00

080048d4 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM1)
 80048d4:	4b0e      	ldr	r3, [pc, #56]	; (8004910 <HAL_TIM_Base_MspInit+0x3c>)
 80048d6:	6802      	ldr	r2, [r0, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d000      	beq.n	80048de <HAL_TIM_Base_MspInit+0xa>
 80048dc:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048de:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 80048e2:	b500      	push	{lr}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80048e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ea:	661a      	str	r2, [r3, #96]	; 0x60
 80048ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
{
 80048ee:	b083      	sub	sp, #12
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048f4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80048f6:	2200      	movs	r2, #0
 80048f8:	2101      	movs	r1, #1
 80048fa:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048fc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80048fe:	f001 f935 	bl	8005b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004902:	2019      	movs	r0, #25
}
 8004904:	b003      	add	sp, #12
 8004906:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800490a:	f001 b967 	b.w	8005bdc <HAL_NVIC_EnableIRQ>
 800490e:	bf00      	nop
 8004910:	40012c00 	.word	0x40012c00

08004914 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004914:	481f      	ldr	r0, [pc, #124]	; (8004994 <MX_USART2_UART_Init+0x80>)
{
 8004916:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8004918:	4b1f      	ldr	r3, [pc, #124]	; (8004998 <MX_USART2_UART_Init+0x84>)
 800491a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800491c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004920:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004922:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004924:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004928:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800492c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 115200;
 8004930:	6041      	str	r1, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004932:	6142      	str	r2, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004934:	6103      	str	r3, [r0, #16]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004936:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004938:	f004 fd1e 	bl	8009378 <HAL_UART_Init>
 800493c:	b970      	cbnz	r0, 800495c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800493e:	4815      	ldr	r0, [pc, #84]	; (8004994 <MX_USART2_UART_Init+0x80>)
 8004940:	2100      	movs	r1, #0
 8004942:	f005 f815 	bl	8009970 <HAL_UARTEx_SetTxFifoThreshold>
 8004946:	b988      	cbnz	r0, 800496c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004948:	4812      	ldr	r0, [pc, #72]	; (8004994 <MX_USART2_UART_Init+0x80>)
 800494a:	2100      	movs	r1, #0
 800494c:	f005 f84e 	bl	80099ec <HAL_UARTEx_SetRxFifoThreshold>
 8004950:	b9a0      	cbnz	r0, 800497c <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004952:	4810      	ldr	r0, [pc, #64]	; (8004994 <MX_USART2_UART_Init+0x80>)
 8004954:	f004 ffee 	bl	8009934 <HAL_UARTEx_DisableFifoMode>
 8004958:	b9b8      	cbnz	r0, 800498a <MX_USART2_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800495a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800495c:	f7ff fac8 	bl	8003ef0 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004960:	480c      	ldr	r0, [pc, #48]	; (8004994 <MX_USART2_UART_Init+0x80>)
 8004962:	2100      	movs	r1, #0
 8004964:	f005 f804 	bl	8009970 <HAL_UARTEx_SetTxFifoThreshold>
 8004968:	2800      	cmp	r0, #0
 800496a:	d0ed      	beq.n	8004948 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 800496c:	f7ff fac0 	bl	8003ef0 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004970:	4808      	ldr	r0, [pc, #32]	; (8004994 <MX_USART2_UART_Init+0x80>)
 8004972:	2100      	movs	r1, #0
 8004974:	f005 f83a 	bl	80099ec <HAL_UARTEx_SetRxFifoThreshold>
 8004978:	2800      	cmp	r0, #0
 800497a:	d0ea      	beq.n	8004952 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 800497c:	f7ff fab8 	bl	8003ef0 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004980:	4804      	ldr	r0, [pc, #16]	; (8004994 <MX_USART2_UART_Init+0x80>)
 8004982:	f004 ffd7 	bl	8009934 <HAL_UARTEx_DisableFifoMode>
 8004986:	2800      	cmp	r0, #0
 8004988:	d0e7      	beq.n	800495a <MX_USART2_UART_Init+0x46>
}
 800498a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800498e:	f7ff baaf 	b.w	8003ef0 <Error_Handler>
 8004992:	bf00      	nop
 8004994:	2000d38c 	.word	0x2000d38c
 8004998:	40004400 	.word	0x40004400

0800499c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800499c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 800499e:	6802      	ldr	r2, [r0, #0]
 80049a0:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <HAL_UART_MspInit+0x78>)
{
 80049a2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a4:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART2)
 80049a6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80049ac:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80049b0:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART2)
 80049b2:	d001      	beq.n	80049b8 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80049b4:	b008      	add	sp, #32
 80049b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80049b8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049bc:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 80049be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80049c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80049c4:	659a      	str	r2, [r3, #88]	; 0x58
 80049c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80049c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80049cc:	9200      	str	r2, [sp, #0]
 80049ce:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80049d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80049e0:	220c      	movs	r2, #12
 80049e2:	2302      	movs	r3, #2
 80049e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049e8:	2507      	movs	r5, #7
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80049ea:	2300      	movs	r3, #0
 80049ec:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80049f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f6:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049f8:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049fa:	f001 ff3b 	bl	8006874 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80049fe:	4622      	mov	r2, r4
 8004a00:	2101      	movs	r1, #1
 8004a02:	2026      	movs	r0, #38	; 0x26
 8004a04:	f001 f8b2 	bl	8005b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a08:	2026      	movs	r0, #38	; 0x26
 8004a0a:	f001 f8e7 	bl	8005bdc <HAL_NVIC_EnableIRQ>
}
 8004a0e:	b008      	add	sp, #32
 8004a10:	bd70      	pop	{r4, r5, r6, pc}
 8004a12:	bf00      	nop
 8004a14:	40004400 	.word	0x40004400

08004a18 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8004a18:	b500      	push	{lr}
 8004a1a:	b083      	sub	sp, #12
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8004a1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
int __io_putchar(int ch) {
 8004a20:	9001      	str	r0, [sp, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8004a22:	2201      	movs	r2, #1
 8004a24:	a901      	add	r1, sp, #4
 8004a26:	4803      	ldr	r0, [pc, #12]	; (8004a34 <__io_putchar+0x1c>)
 8004a28:	f004 fed8 	bl	80097dc <HAL_UART_Transmit>
return 0;
}
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	b003      	add	sp, #12
 8004a30:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a34:	2000d38c 	.word	0x2000d38c

08004a38 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004a38:	4902      	ldr	r1, [pc, #8]	; (8004a44 <HAL_UART_RxCpltCallback+0xc>)
 8004a3a:	4803      	ldr	r0, [pc, #12]	; (8004a48 <HAL_UART_RxCpltCallback+0x10>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f003 bfd3 	b.w	80089e8 <HAL_UART_Receive_IT>
 8004a42:	bf00      	nop
 8004a44:	20004500 	.word	0x20004500
 8004a48:	2000d38c 	.word	0x2000d38c

08004a4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004a4c:	480d      	ldr	r0, [pc, #52]	; (8004a84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004a4e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004a50:	480d      	ldr	r0, [pc, #52]	; (8004a88 <LoopForever+0x6>)
  ldr r1, =_edata
 8004a52:	490e      	ldr	r1, [pc, #56]	; (8004a8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004a54:	4a0e      	ldr	r2, [pc, #56]	; (8004a90 <LoopForever+0xe>)
  movs r3, #0
 8004a56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004a58:	e002      	b.n	8004a60 <LoopCopyDataInit>

08004a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a5e:	3304      	adds	r3, #4

08004a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a64:	d3f9      	bcc.n	8004a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a66:	4a0b      	ldr	r2, [pc, #44]	; (8004a94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004a68:	4c0b      	ldr	r4, [pc, #44]	; (8004a98 <LoopForever+0x16>)
  movs r3, #0
 8004a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a6c:	e001      	b.n	8004a72 <LoopFillZerobss>

08004a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a70:	3204      	adds	r2, #4

08004a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a74:	d3fb      	bcc.n	8004a6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004a76:	f7ff fe61 	bl	800473c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a7a:	f005 f803 	bl	8009a84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a7e:	f7ff f84f 	bl	8003b20 <main>

08004a82 <LoopForever>:

LoopForever:
    b LoopForever
 8004a82:	e7fe      	b.n	8004a82 <LoopForever>
  ldr   r0, =_estack
 8004a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a8c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8004a90:	0800fd10 	.word	0x0800fd10
  ldr r2, =_sbss
 8004a94:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8004a98:	2000d430 	.word	0x2000d430

08004a9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a9c:	e7fe      	b.n	8004a9c <ADC1_2_IRQHandler>
	...

08004aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004aa0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004aa2:	4b0f      	ldr	r3, [pc, #60]	; (8004ae0 <HAL_InitTick+0x40>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	b90b      	cbnz	r3, 8004aac <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004aa8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004aaa:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004aac:	490d      	ldr	r1, [pc, #52]	; (8004ae4 <HAL_InitTick+0x44>)
 8004aae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ab2:	4605      	mov	r5, r0
 8004ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab8:	6808      	ldr	r0, [r1, #0]
 8004aba:	fbb0 f0f3 	udiv	r0, r0, r3
 8004abe:	f001 f89b 	bl	8005bf8 <HAL_SYSTICK_Config>
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	2800      	cmp	r0, #0
 8004ac6:	d1ef      	bne.n	8004aa8 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ac8:	2d0f      	cmp	r5, #15
 8004aca:	d8ed      	bhi.n	8004aa8 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004acc:	4602      	mov	r2, r0
 8004ace:	4629      	mov	r1, r5
 8004ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad4:	f001 f84a 	bl	8005b6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004ad8:	4b03      	ldr	r3, [pc, #12]	; (8004ae8 <HAL_InitTick+0x48>)
 8004ada:	4620      	mov	r0, r4
 8004adc:	601d      	str	r5, [r3, #0]
}
 8004ade:	bd38      	pop	{r3, r4, r5, pc}
 8004ae0:	20000004 	.word	0x20000004
 8004ae4:	20000000 	.word	0x20000000
 8004ae8:	20000008 	.word	0x20000008

08004aec <HAL_Init>:
{
 8004aec:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004aee:	2003      	movs	r0, #3
 8004af0:	f001 f828 	bl	8005b44 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004af4:	2000      	movs	r0, #0
 8004af6:	f7ff ffd3 	bl	8004aa0 <HAL_InitTick>
 8004afa:	b110      	cbz	r0, 8004b02 <HAL_Init+0x16>
    status = HAL_ERROR;
 8004afc:	2401      	movs	r4, #1
}
 8004afe:	4620      	mov	r0, r4
 8004b00:	bd10      	pop	{r4, pc}
 8004b02:	4604      	mov	r4, r0
    HAL_MspInit();
 8004b04:	f7ff fcaa 	bl	800445c <HAL_MspInit>
}
 8004b08:	4620      	mov	r0, r4
 8004b0a:	bd10      	pop	{r4, pc}

08004b0c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004b0c:	4a03      	ldr	r2, [pc, #12]	; (8004b1c <HAL_IncTick+0x10>)
 8004b0e:	4904      	ldr	r1, [pc, #16]	; (8004b20 <HAL_IncTick+0x14>)
 8004b10:	6813      	ldr	r3, [r2, #0]
 8004b12:	6809      	ldr	r1, [r1, #0]
 8004b14:	440b      	add	r3, r1
 8004b16:	6013      	str	r3, [r2, #0]
}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	2000d41c 	.word	0x2000d41c
 8004b20:	20000004 	.word	0x20000004

08004b24 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004b24:	4b01      	ldr	r3, [pc, #4]	; (8004b2c <HAL_GetTick+0x8>)
 8004b26:	6818      	ldr	r0, [r3, #0]
}
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	2000d41c 	.word	0x2000d41c

08004b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004b34:	f7ff fff6 	bl	8004b24 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b38:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8004b3a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004b3c:	d002      	beq.n	8004b44 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b3e:	4b04      	ldr	r3, [pc, #16]	; (8004b50 <HAL_Delay+0x20>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b44:	f7ff ffee 	bl	8004b24 <HAL_GetTick>
 8004b48:	1b43      	subs	r3, r0, r5
 8004b4a:	42a3      	cmp	r3, r4
 8004b4c:	d3fa      	bcc.n	8004b44 <HAL_Delay+0x14>
  {
  }
}
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	20000004 	.word	0x20000004

08004b54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b54:	b570      	push	{r4, r5, r6, lr}
 8004b56:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	f000 80d6 	beq.w	8004d0e <HAL_ADC_Init+0x1ba>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b62:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004b64:	4604      	mov	r4, r0
 8004b66:	2d00      	cmp	r5, #0
 8004b68:	f000 809f 	beq.w	8004caa <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004b6c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004b6e:	6893      	ldr	r3, [r2, #8]
 8004b70:	0099      	lsls	r1, r3, #2
 8004b72:	d505      	bpl.n	8004b80 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004b74:	6893      	ldr	r3, [r2, #8]
 8004b76:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004b7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b7e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b80:	6893      	ldr	r3, [r2, #8]
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	d419      	bmi.n	8004bba <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b86:	4b7f      	ldr	r3, [pc, #508]	; (8004d84 <HAL_ADC_Init+0x230>)
 8004b88:	487f      	ldr	r0, [pc, #508]	; (8004d88 <HAL_ADC_Init+0x234>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004b8c:	6891      	ldr	r1, [r2, #8]
 8004b8e:	099b      	lsrs	r3, r3, #6
 8004b90:	fba0 0303 	umull	r0, r3, r0, r3
 8004b94:	099b      	lsrs	r3, r3, #6
 8004b96:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004ba6:	6091      	str	r1, [r2, #8]
 8004ba8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004baa:	9b01      	ldr	r3, [sp, #4]
 8004bac:	b12b      	cbz	r3, 8004bba <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8004bae:	9b01      	ldr	r3, [sp, #4]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004bb4:	9b01      	ldr	r3, [sp, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f9      	bne.n	8004bae <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004bba:	6893      	ldr	r3, [r2, #8]
 8004bbc:	00de      	lsls	r6, r3, #3
 8004bbe:	d466      	bmi.n	8004c8e <HAL_ADC_Init+0x13a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004bc2:	f043 0310 	orr.w	r3, r3, #16
 8004bc6:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bc8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bd0:	6893      	ldr	r3, [r2, #8]
 8004bd2:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8004bd6:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bda:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004bdc:	d15e      	bne.n	8004c9c <HAL_ADC_Init+0x148>
 8004bde:	06dd      	lsls	r5, r3, #27
 8004be0:	d45c      	bmi.n	8004c9c <HAL_ADC_Init+0x148>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004be2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004be4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004be8:	f043 0302 	orr.w	r3, r3, #2
 8004bec:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bee:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bf0:	07d9      	lsls	r1, r3, #31
 8004bf2:	d419      	bmi.n	8004c28 <HAL_ADC_Init+0xd4>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bf4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004bf8:	f000 80a1 	beq.w	8004d3e <HAL_ADC_Init+0x1ea>
 8004bfc:	4b63      	ldr	r3, [pc, #396]	; (8004d8c <HAL_ADC_Init+0x238>)
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	f000 80a6 	beq.w	8004d50 <HAL_ADC_Init+0x1fc>
 8004c04:	4d62      	ldr	r5, [pc, #392]	; (8004d90 <HAL_ADC_Init+0x23c>)
 8004c06:	4963      	ldr	r1, [pc, #396]	; (8004d94 <HAL_ADC_Init+0x240>)
 8004c08:	68ad      	ldr	r5, [r5, #8]
 8004c0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	6889      	ldr	r1, [r1, #8]
 8004c12:	432b      	orrs	r3, r5
 8004c14:	430b      	orrs	r3, r1
 8004c16:	07db      	lsls	r3, r3, #31
 8004c18:	d406      	bmi.n	8004c28 <HAL_ADC_Init+0xd4>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c1a:	495f      	ldr	r1, [pc, #380]	; (8004d98 <HAL_ADC_Init+0x244>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004c1c:	688b      	ldr	r3, [r1, #8]
 8004c1e:	6865      	ldr	r5, [r4, #4]
 8004c20:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004c24:	432b      	orrs	r3, r5
 8004c26:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8004c28:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8004c2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004c2e:	432b      	orrs	r3, r5
 8004c30:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c32:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004c34:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004c38:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004c3c:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004c42:	d05f      	beq.n	8004d04 <HAL_ADC_Init+0x1b0>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c44:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004c46:	b121      	cbz	r1, 8004c52 <HAL_ADC_Init+0xfe>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8004c48:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c4a:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004c4e:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c50:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004c52:	68d6      	ldr	r6, [r2, #12]
 8004c54:	4951      	ldr	r1, [pc, #324]	; (8004d9c <HAL_ADC_Init+0x248>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004c56:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004c58:	4031      	ands	r1, r6
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004c5e:	6913      	ldr	r3, [r2, #16]
 8004c60:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004c64:	432b      	orrs	r3, r5
 8004c66:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c68:	6893      	ldr	r3, [r2, #8]
 8004c6a:	075e      	lsls	r6, r3, #29
 8004c6c:	d523      	bpl.n	8004cb6 <HAL_ADC_Init+0x162>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c6e:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004c70:	6963      	ldr	r3, [r4, #20]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d04e      	beq.n	8004d14 <HAL_ADC_Init+0x1c0>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c76:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004c78:	f023 030f 	bic.w	r3, r3, #15
 8004c7c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004c7e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c80:	f023 0303 	bic.w	r3, r3, #3
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004c8a:	b002      	add	sp, #8
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c8e:	6893      	ldr	r3, [r2, #8]
 8004c90:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c94:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c98:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c9a:	d0a0      	beq.n	8004bde <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c9c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004c9e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ca0:	f043 0310 	orr.w	r3, r3, #16
 8004ca4:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004ca6:	b002      	add	sp, #8
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004caa:	f7fc fab5 	bl	8001218 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004cae:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004cb0:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004cb4:	e75a      	b.n	8004b6c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cb6:	6893      	ldr	r3, [r2, #8]
 8004cb8:	071d      	lsls	r5, r3, #28
 8004cba:	d4d9      	bmi.n	8004c70 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004cbc:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004cbe:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004cc2:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8004cc4:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004cc6:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004cca:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ccc:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004cd0:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004cd8:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004cda:	bb1d      	cbnz	r5, 8004d24 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004cdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ce0:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004ce2:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004ce6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004cea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004cee:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004cf2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d033      	beq.n	8004d62 <HAL_ADC_Init+0x20e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004cfa:	6913      	ldr	r3, [r2, #16]
 8004cfc:	f023 0301 	bic.w	r3, r3, #1
 8004d00:	6113      	str	r3, [r2, #16]
 8004d02:	e7b5      	b.n	8004c70 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004d04:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004d06:	3901      	subs	r1, #1
 8004d08:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004d0c:	e79a      	b.n	8004c44 <HAL_ADC_Init+0xf0>
    return HAL_ERROR;
 8004d0e:	2001      	movs	r0, #1
}
 8004d10:	b002      	add	sp, #8
 8004d12:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004d14:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004d16:	6a23      	ldr	r3, [r4, #32]
 8004d18:	f021 010f 	bic.w	r1, r1, #15
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	430b      	orrs	r3, r1
 8004d20:	6313      	str	r3, [r2, #48]	; 0x30
 8004d22:	e7ac      	b.n	8004c7e <HAL_ADC_Init+0x12a>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d28:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004d2a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004d2e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004d32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d36:	432b      	orrs	r3, r5
 8004d38:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004d3c:	e7d9      	b.n	8004cf2 <HAL_ADC_Init+0x19e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d3e:	4913      	ldr	r1, [pc, #76]	; (8004d8c <HAL_ADC_Init+0x238>)
 8004d40:	6893      	ldr	r3, [r2, #8]
 8004d42:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d44:	430b      	orrs	r3, r1
 8004d46:	07d9      	lsls	r1, r3, #31
 8004d48:	f53f af6e 	bmi.w	8004c28 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004d4c:	4914      	ldr	r1, [pc, #80]	; (8004da0 <HAL_ADC_Init+0x24c>)
 8004d4e:	e765      	b.n	8004c1c <HAL_ADC_Init+0xc8>
 8004d50:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	07db      	lsls	r3, r3, #31
 8004d5c:	f53f af64 	bmi.w	8004c28 <HAL_ADC_Init+0xd4>
 8004d60:	e7f4      	b.n	8004d4c <HAL_ADC_Init+0x1f8>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004d62:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8004d66:	6911      	ldr	r1, [r2, #16]
 8004d68:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8004d6a:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8004d6e:	f021 0104 	bic.w	r1, r1, #4
 8004d72:	4333      	orrs	r3, r6
 8004d74:	430b      	orrs	r3, r1
 8004d76:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004d78:	432b      	orrs	r3, r5
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6113      	str	r3, [r2, #16]
 8004d82:	e775      	b.n	8004c70 <HAL_ADC_Init+0x11c>
 8004d84:	20000000 	.word	0x20000000
 8004d88:	053e2d63 	.word	0x053e2d63
 8004d8c:	50000100 	.word	0x50000100
 8004d90:	50000400 	.word	0x50000400
 8004d94:	50000600 	.word	0x50000600
 8004d98:	50000700 	.word	0x50000700
 8004d9c:	fff04007 	.word	0xfff04007
 8004da0:	50000300 	.word	0x50000300

08004da4 <HAL_ADC_PollForConversion>:
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004da4:	6803      	ldr	r3, [r0, #0]
 8004da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dae:	4605      	mov	r5, r0
 8004db0:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004db2:	d06f      	beq.n	8004e94 <HAL_ADC_PollForConversion+0xf0>
 8004db4:	4848      	ldr	r0, [pc, #288]	; (8004ed8 <HAL_ADC_PollForConversion+0x134>)
 8004db6:	4a49      	ldr	r2, [pc, #292]	; (8004edc <HAL_ADC_PollForConversion+0x138>)
 8004db8:	4949      	ldr	r1, [pc, #292]	; (8004ee0 <HAL_ADC_PollForConversion+0x13c>)
 8004dba:	4283      	cmp	r3, r0
 8004dbc:	bf18      	it	ne
 8004dbe:	460a      	movne	r2, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004dc0:	69ac      	ldr	r4, [r5, #24]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004dc2:	6897      	ldr	r7, [r2, #8]
 8004dc4:	2c08      	cmp	r4, #8
 8004dc6:	f007 071f 	and.w	r7, r7, #31
 8004dca:	d00a      	beq.n	8004de2 <HAL_ADC_PollForConversion+0x3e>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dcc:	2f09      	cmp	r7, #9
 8004dce:	d863      	bhi.n	8004e98 <HAL_ADC_PollForConversion+0xf4>
 8004dd0:	f240 2221 	movw	r2, #545	; 0x221
 8004dd4:	40fa      	lsrs	r2, r7
 8004dd6:	07d1      	lsls	r1, r2, #31
 8004dd8:	d55e      	bpl.n	8004e98 <HAL_ADC_PollForConversion+0xf4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	07da      	lsls	r2, r3, #31
 8004dde:	d469      	bmi.n	8004eb4 <HAL_ADC_PollForConversion+0x110>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004de0:	2404      	movs	r4, #4
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004de2:	f7ff fe9f 	bl	8004b24 <HAL_GetTick>
 8004de6:	682a      	ldr	r2, [r5, #0]
 8004de8:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004dea:	1c73      	adds	r3, r6, #1
 8004dec:	d12c      	bne.n	8004e48 <HAL_ADC_PollForConversion+0xa4>
 8004dee:	6813      	ldr	r3, [r2, #0]
 8004df0:	421c      	tst	r4, r3
 8004df2:	d0fc      	beq.n	8004dee <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004df4:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004dfa:	65eb      	str	r3, [r5, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004dfc:	68d3      	ldr	r3, [r2, #12]
 8004dfe:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8004e02:	d10f      	bne.n	8004e24 <HAL_ADC_PollForConversion+0x80>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004e04:	7f6b      	ldrb	r3, [r5, #29]
 8004e06:	b96b      	cbnz	r3, 8004e24 <HAL_ADC_PollForConversion+0x80>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004e08:	6813      	ldr	r3, [r2, #0]
 8004e0a:	0718      	lsls	r0, r3, #28
 8004e0c:	d50a      	bpl.n	8004e24 <HAL_ADC_PollForConversion+0x80>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e0e:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004e10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e14:	65eb      	str	r3, [r5, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e16:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004e18:	04d9      	lsls	r1, r3, #19
 8004e1a:	d403      	bmi.n	8004e24 <HAL_ADC_PollForConversion+0x80>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e1c:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004e1e:	f043 0301 	orr.w	r3, r3, #1
 8004e22:	65eb      	str	r3, [r5, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e24:	4b2c      	ldr	r3, [pc, #176]	; (8004ed8 <HAL_ADC_PollForConversion+0x134>)
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d029      	beq.n	8004e7e <HAL_ADC_PollForConversion+0xda>
 8004e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d04e      	beq.n	8004ed0 <HAL_ADC_PollForConversion+0x12c>
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004e32:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004e34:	68d0      	ldr	r0, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004e36:	d029      	beq.n	8004e8c <HAL_ADC_PollForConversion+0xe8>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004e38:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004e3c:	bf06      	itte	eq
 8004e3e:	230c      	moveq	r3, #12
 8004e40:	6013      	streq	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004e42:	2000      	movne	r0, #0
}
 8004e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e48:	6813      	ldr	r3, [r2, #0]
 8004e4a:	4223      	tst	r3, r4
 8004e4c:	d1d2      	bne.n	8004df4 <HAL_ADC_PollForConversion+0x50>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004e4e:	f7ff fe69 	bl	8004b24 <HAL_GetTick>
 8004e52:	eba0 0008 	sub.w	r0, r0, r8
 8004e56:	42b0      	cmp	r0, r6
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e58:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004e5a:	d90a      	bls.n	8004e72 <HAL_ADC_PollForConversion+0xce>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e5c:	6813      	ldr	r3, [r2, #0]
 8004e5e:	4023      	ands	r3, r4
 8004e60:	d1c3      	bne.n	8004dea <HAL_ADC_PollForConversion+0x46>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e62:	6dea      	ldr	r2, [r5, #92]	; 0x5c
          __HAL_UNLOCK(hadc);
 8004e64:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e68:	f042 0204 	orr.w	r2, r2, #4
 8004e6c:	65ea      	str	r2, [r5, #92]	; 0x5c
          return HAL_TIMEOUT;
 8004e6e:	2003      	movs	r0, #3
 8004e70:	e7e8      	b.n	8004e44 <HAL_ADC_PollForConversion+0xa0>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004e72:	2e00      	cmp	r6, #0
 8004e74:	d1b9      	bne.n	8004dea <HAL_ADC_PollForConversion+0x46>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e76:	6813      	ldr	r3, [r2, #0]
 8004e78:	4023      	ands	r3, r4
 8004e7a:	d1b6      	bne.n	8004dea <HAL_ADC_PollForConversion+0x46>
 8004e7c:	e7f1      	b.n	8004e62 <HAL_ADC_PollForConversion+0xbe>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e7e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e82:	2f09      	cmp	r7, #9
 8004e84:	d91d      	bls.n	8004ec2 <HAL_ADC_PollForConversion+0x11e>
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004e86:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004e88:	68c8      	ldr	r0, [r1, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004e8a:	d1d5      	bne.n	8004e38 <HAL_ADC_PollForConversion+0x94>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004e8c:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 8004e8e:	2000      	movs	r0, #0
}
 8004e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e94:	4a11      	ldr	r2, [pc, #68]	; (8004edc <HAL_ADC_PollForConversion+0x138>)
 8004e96:	e793      	b.n	8004dc0 <HAL_ADC_PollForConversion+0x1c>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e9c:	d01a      	beq.n	8004ed4 <HAL_ADC_PollForConversion+0x130>
 8004e9e:	480e      	ldr	r0, [pc, #56]	; (8004ed8 <HAL_ADC_PollForConversion+0x134>)
 8004ea0:	4a0e      	ldr	r2, [pc, #56]	; (8004edc <HAL_ADC_PollForConversion+0x138>)
 8004ea2:	490f      	ldr	r1, [pc, #60]	; (8004ee0 <HAL_ADC_PollForConversion+0x13c>)
 8004ea4:	4283      	cmp	r3, r0
 8004ea6:	bf0c      	ite	eq
 8004ea8:	4613      	moveq	r3, r2
 8004eaa:	460b      	movne	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8004eb2:	d095      	beq.n	8004de0 <HAL_ADC_PollForConversion+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004eb4:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8004eb6:	f043 0320 	orr.w	r3, r3, #32
 8004eba:	65eb      	str	r3, [r5, #92]	; 0x5c
        return HAL_ERROR;
 8004ebc:	2001      	movs	r0, #1
}
 8004ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ec2:	f240 2321 	movw	r3, #545	; 0x221
 8004ec6:	fa23 f707 	lsr.w	r7, r3, r7
 8004eca:	07fb      	lsls	r3, r7, #31
 8004ecc:	d5db      	bpl.n	8004e86 <HAL_ADC_PollForConversion+0xe2>
 8004ece:	e7b0      	b.n	8004e32 <HAL_ADC_PollForConversion+0x8e>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ed0:	4904      	ldr	r1, [pc, #16]	; (8004ee4 <HAL_ADC_PollForConversion+0x140>)
 8004ed2:	e7d6      	b.n	8004e82 <HAL_ADC_PollForConversion+0xde>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004ed4:	4b01      	ldr	r3, [pc, #4]	; (8004edc <HAL_ADC_PollForConversion+0x138>)
 8004ed6:	e7e9      	b.n	8004eac <HAL_ADC_PollForConversion+0x108>
 8004ed8:	50000100 	.word	0x50000100
 8004edc:	50000300 	.word	0x50000300
 8004ee0:	50000700 	.word	0x50000700
 8004ee4:	50000400 	.word	0x50000400

08004ee8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ee8:	6803      	ldr	r3, [r0, #0]
 8004eea:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop

08004ef0 <HAL_ADC_ConvCpltCallback>:
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop

08004ef4 <HAL_ADC_LevelOutOfWindowCallback>:
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop

08004ef8 <HAL_ADC_ErrorCallback>:
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop

08004efc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004efe:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004f04:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004f06:	685f      	ldr	r7, [r3, #4]
{
 8004f08:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f0a:	f000 80d2 	beq.w	80050b2 <HAL_ADC_IRQHandler+0x1b6>
 8004f0e:	48a2      	ldr	r0, [pc, #648]	; (8005198 <HAL_ADC_IRQHandler+0x29c>)
 8004f10:	4aa2      	ldr	r2, [pc, #648]	; (800519c <HAL_ADC_IRQHandler+0x2a0>)
 8004f12:	49a3      	ldr	r1, [pc, #652]	; (80051a0 <HAL_ADC_IRQHandler+0x2a4>)
 8004f14:	4283      	cmp	r3, r0
 8004f16:	bf08      	it	eq
 8004f18:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004f1a:	6895      	ldr	r5, [r2, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004f1c:	07b1      	lsls	r1, r6, #30
 8004f1e:	f005 051f 	and.w	r5, r5, #31
 8004f22:	d502      	bpl.n	8004f2a <HAL_ADC_IRQHandler+0x2e>
 8004f24:	07ba      	lsls	r2, r7, #30
 8004f26:	f100 80b6 	bmi.w	8005096 <HAL_ADC_IRQHandler+0x19a>
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004f2a:	0770      	lsls	r0, r6, #29
 8004f2c:	f140 8086 	bpl.w	800503c <HAL_ADC_IRQHandler+0x140>
 8004f30:	0779      	lsls	r1, r7, #29
 8004f32:	f140 8083 	bpl.w	800503c <HAL_ADC_IRQHandler+0x140>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004f36:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004f38:	06d1      	lsls	r1, r2, #27
 8004f3a:	d403      	bmi.n	8004f44 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f3c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004f3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f42:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004f4a:	d121      	bne.n	8004f90 <HAL_ADC_IRQHandler+0x94>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f4c:	4a92      	ldr	r2, [pc, #584]	; (8005198 <HAL_ADC_IRQHandler+0x29c>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	f000 80ec 	beq.w	800512c <HAL_ADC_IRQHandler+0x230>
 8004f54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	f000 810f 	beq.w	800517c <HAL_ADC_IRQHandler+0x280>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004f5e:	68da      	ldr	r2, [r3, #12]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004f60:	0490      	lsls	r0, r2, #18
 8004f62:	d415      	bmi.n	8004f90 <HAL_ADC_IRQHandler+0x94>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	0711      	lsls	r1, r2, #28
 8004f68:	d512      	bpl.n	8004f90 <HAL_ADC_IRQHandler+0x94>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	0752      	lsls	r2, r2, #29
 8004f6e:	f100 80fc 	bmi.w	800516a <HAL_ADC_IRQHandler+0x26e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	f022 020c 	bic.w	r2, r2, #12
 8004f78:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004f7a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f80:	65e3      	str	r3, [r4, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004f82:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f84:	04db      	lsls	r3, r3, #19
 8004f86:	d403      	bmi.n	8004f90 <HAL_ADC_IRQHandler+0x94>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f88:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	65e3      	str	r3, [r4, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004f90:	4620      	mov	r0, r4
 8004f92:	f7ff ffad 	bl	8004ef0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004f96:	6823      	ldr	r3, [r4, #0]
 8004f98:	220c      	movs	r2, #12
 8004f9a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004f9c:	06b0      	lsls	r0, r6, #26
 8004f9e:	d554      	bpl.n	800504a <HAL_ADC_IRQHandler+0x14e>
 8004fa0:	06b9      	lsls	r1, r7, #26
 8004fa2:	d552      	bpl.n	800504a <HAL_ADC_IRQHandler+0x14e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fa4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004fa6:	06d1      	lsls	r1, r2, #27
 8004fa8:	d403      	bmi.n	8004fb2 <HAL_ADC_IRQHandler+0xb6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004faa:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004fac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fb0:	65e2      	str	r2, [r4, #92]	; 0x5c
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fb2:	4979      	ldr	r1, [pc, #484]	; (8005198 <HAL_ADC_IRQHandler+0x29c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004fb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004fb6:	68d8      	ldr	r0, [r3, #12]
 8004fb8:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004fba:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8004fbe:	f000 80bb 	beq.w	8005138 <HAL_ADC_IRQHandler+0x23c>
 8004fc2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fc6:	428b      	cmp	r3, r1
 8004fc8:	f000 80c2 	beq.w	8005150 <HAL_ADC_IRQHandler+0x254>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004fcc:	68d9      	ldr	r1, [r3, #12]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004fce:	b9d2      	cbnz	r2, 8005006 <HAL_ADC_IRQHandler+0x10a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004fd0:	018a      	lsls	r2, r1, #6
 8004fd2:	f100 80a3 	bmi.w	800511c <HAL_ADC_IRQHandler+0x220>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	0650      	lsls	r0, r2, #25
 8004fda:	d514      	bpl.n	8005006 <HAL_ADC_IRQHandler+0x10a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004fdc:	0289      	lsls	r1, r1, #10
 8004fde:	d412      	bmi.n	8005006 <HAL_ADC_IRQHandler+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	0712      	lsls	r2, r2, #28
 8004fe4:	f100 80ce 	bmi.w	8005184 <HAL_ADC_IRQHandler+0x288>
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004fee:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004ff0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ff6:	65e3      	str	r3, [r4, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004ff8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ffa:	05d8      	lsls	r0, r3, #23
 8004ffc:	d403      	bmi.n	8005006 <HAL_ADC_IRQHandler+0x10a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ffe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005000:	f043 0301 	orr.w	r3, r3, #1
 8005004:	65e3      	str	r3, [r4, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005006:	4620      	mov	r0, r4
 8005008:	f000 fce0 	bl	80059cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	2260      	movs	r2, #96	; 0x60
 8005010:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005012:	0631      	lsls	r1, r6, #24
 8005014:	d501      	bpl.n	800501a <HAL_ADC_IRQHandler+0x11e>
 8005016:	063a      	lsls	r2, r7, #24
 8005018:	d459      	bmi.n	80050ce <HAL_ADC_IRQHandler+0x1d2>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800501a:	05f0      	lsls	r0, r6, #23
 800501c:	d501      	bpl.n	8005022 <HAL_ADC_IRQHandler+0x126>
 800501e:	05f9      	lsls	r1, r7, #23
 8005020:	d460      	bmi.n	80050e4 <HAL_ADC_IRQHandler+0x1e8>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005022:	05b2      	lsls	r2, r6, #22
 8005024:	d501      	bpl.n	800502a <HAL_ADC_IRQHandler+0x12e>
 8005026:	05b8      	lsls	r0, r7, #22
 8005028:	d445      	bmi.n	80050b6 <HAL_ADC_IRQHandler+0x1ba>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800502a:	06f1      	lsls	r1, r6, #27
 800502c:	d501      	bpl.n	8005032 <HAL_ADC_IRQHandler+0x136>
 800502e:	06fa      	lsls	r2, r7, #27
 8005030:	d410      	bmi.n	8005054 <HAL_ADC_IRQHandler+0x158>
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005032:	0571      	lsls	r1, r6, #21
 8005034:	d501      	bpl.n	800503a <HAL_ADC_IRQHandler+0x13e>
 8005036:	057a      	lsls	r2, r7, #21
 8005038:	d460      	bmi.n	80050fc <HAL_ADC_IRQHandler+0x200>
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800503a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800503c:	0732      	lsls	r2, r6, #28
 800503e:	d5ad      	bpl.n	8004f9c <HAL_ADC_IRQHandler+0xa0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005040:	0738      	lsls	r0, r7, #28
 8005042:	f53f af78 	bmi.w	8004f36 <HAL_ADC_IRQHandler+0x3a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005046:	06b0      	lsls	r0, r6, #26
 8005048:	d4aa      	bmi.n	8004fa0 <HAL_ADC_IRQHandler+0xa4>
 800504a:	0672      	lsls	r2, r6, #25
 800504c:	d5e1      	bpl.n	8005012 <HAL_ADC_IRQHandler+0x116>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800504e:	0678      	lsls	r0, r7, #25
 8005050:	d5df      	bpl.n	8005012 <HAL_ADC_IRQHandler+0x116>
 8005052:	e7a7      	b.n	8004fa4 <HAL_ADC_IRQHandler+0xa8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005054:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005056:	b17a      	cbz	r2, 8005078 <HAL_ADC_IRQHandler+0x17c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005058:	2d00      	cmp	r5, #0
 800505a:	d07c      	beq.n	8005156 <HAL_ADC_IRQHandler+0x25a>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800505c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005060:	f000 808e 	beq.w	8005180 <HAL_ADC_IRQHandler+0x284>
 8005064:	484c      	ldr	r0, [pc, #304]	; (8005198 <HAL_ADC_IRQHandler+0x29c>)
 8005066:	4a4d      	ldr	r2, [pc, #308]	; (800519c <HAL_ADC_IRQHandler+0x2a0>)
 8005068:	494d      	ldr	r1, [pc, #308]	; (80051a0 <HAL_ADC_IRQHandler+0x2a4>)
 800506a:	4283      	cmp	r3, r0
 800506c:	bf08      	it	eq
 800506e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005070:	6892      	ldr	r2, [r2, #8]
 8005072:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8005076:	d00b      	beq.n	8005090 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005078:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800507a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800507e:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005080:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005082:	f043 0302 	orr.w	r3, r3, #2
 8005086:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8005088:	4620      	mov	r0, r4
 800508a:	f7ff ff35 	bl	8004ef8 <HAL_ADC_ErrorCallback>
 800508e:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005090:	2210      	movs	r2, #16
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e7cd      	b.n	8005032 <HAL_ADC_IRQHandler+0x136>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005096:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005098:	06db      	lsls	r3, r3, #27
 800509a:	d403      	bmi.n	80050a4 <HAL_ADC_IRQHandler+0x1a8>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800509c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800509e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050a2:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80050a4:	4620      	mov	r0, r4
 80050a6:	f000 fc99 	bl	80059dc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	2202      	movs	r2, #2
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	e73b      	b.n	8004f2a <HAL_ADC_IRQHandler+0x2e>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050b2:	4a3b      	ldr	r2, [pc, #236]	; (80051a0 <HAL_ADC_IRQHandler+0x2a4>)
 80050b4:	e731      	b.n	8004f1a <HAL_ADC_IRQHandler+0x1e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80050b6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80050b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050bc:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80050be:	4620      	mov	r0, r4
 80050c0:	f000 fc8a 	bl	80059d8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e7ad      	b.n	800502a <HAL_ADC_IRQHandler+0x12e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80050ce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80050d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050d4:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80050d6:	4620      	mov	r0, r4
 80050d8:	f7ff ff0c 	bl	8004ef4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80050dc:	6823      	ldr	r3, [r4, #0]
 80050de:	2280      	movs	r2, #128	; 0x80
 80050e0:	601a      	str	r2, [r3, #0]
 80050e2:	e79a      	b.n	800501a <HAL_ADC_IRQHandler+0x11e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80050e4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80050e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050ea:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80050ec:	4620      	mov	r0, r4
 80050ee:	f000 fc71 	bl	80059d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	e792      	b.n	8005022 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80050fc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80050fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005102:	65e2      	str	r2, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005104:	6e22      	ldr	r2, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005106:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800510a:	f042 0208 	orr.w	r2, r2, #8
 800510e:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005110:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005112:	6019      	str	r1, [r3, #0]
}
 8005114:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005118:	f000 bc5a 	b.w	80059d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800511c:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005120:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005124:	4302      	orrs	r2, r0
 8005126:	f47f af6e 	bne.w	8005006 <HAL_ADC_IRQHandler+0x10a>
 800512a:	e754      	b.n	8004fd6 <HAL_ADC_IRQHandler+0xda>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800512c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005130:	2d09      	cmp	r5, #9
 8005132:	d914      	bls.n	800515e <HAL_ADC_IRQHandler+0x262>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005134:	68ca      	ldr	r2, [r1, #12]
 8005136:	e713      	b.n	8004f60 <HAL_ADC_IRQHandler+0x64>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005138:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800513c:	2d00      	cmp	r5, #0
 800513e:	f43f af45 	beq.w	8004fcc <HAL_ADC_IRQHandler+0xd0>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005142:	1fa9      	subs	r1, r5, #6
 8005144:	2901      	cmp	r1, #1
 8005146:	f67f af41 	bls.w	8004fcc <HAL_ADC_IRQHandler+0xd0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800514a:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800514e:	e73e      	b.n	8004fce <HAL_ADC_IRQHandler+0xd2>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005150:	f8df c050 	ldr.w	ip, [pc, #80]	; 80051a4 <HAL_ADC_IRQHandler+0x2a8>
 8005154:	e7f2      	b.n	800513c <HAL_ADC_IRQHandler+0x240>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	07d0      	lsls	r0, r2, #31
 800515a:	d599      	bpl.n	8005090 <HAL_ADC_IRQHandler+0x194>
 800515c:	e78c      	b.n	8005078 <HAL_ADC_IRQHandler+0x17c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800515e:	f240 2221 	movw	r2, #545	; 0x221
 8005162:	40ea      	lsrs	r2, r5
 8005164:	07d2      	lsls	r2, r2, #31
 8005166:	d5e5      	bpl.n	8005134 <HAL_ADC_IRQHandler+0x238>
 8005168:	e6f9      	b.n	8004f5e <HAL_ADC_IRQHandler+0x62>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800516a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800516c:	f043 0310 	orr.w	r3, r3, #16
 8005170:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005172:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005174:	f043 0301 	orr.w	r3, r3, #1
 8005178:	6623      	str	r3, [r4, #96]	; 0x60
 800517a:	e709      	b.n	8004f90 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800517c:	4909      	ldr	r1, [pc, #36]	; (80051a4 <HAL_ADC_IRQHandler+0x2a8>)
 800517e:	e7d7      	b.n	8005130 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005180:	4a07      	ldr	r2, [pc, #28]	; (80051a0 <HAL_ADC_IRQHandler+0x2a4>)
 8005182:	e775      	b.n	8005070 <HAL_ADC_IRQHandler+0x174>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005184:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005186:	f043 0310 	orr.w	r3, r3, #16
 800518a:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800518c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	6623      	str	r3, [r4, #96]	; 0x60
 8005194:	e737      	b.n	8005006 <HAL_ADC_IRQHandler+0x10a>
 8005196:	bf00      	nop
 8005198:	50000100 	.word	0x50000100
 800519c:	50000700 	.word	0x50000700
 80051a0:	50000300 	.word	0x50000300
 80051a4:	50000400 	.word	0x50000400

080051a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80051a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80051aa:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80051ae:	b083      	sub	sp, #12
 80051b0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80051b2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80051b4:	f04f 0000 	mov.w	r0, #0
 80051b8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80051ba:	f000 8150 	beq.w	800545e <HAL_ADC_ConfigChannel+0x2b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051be:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80051c0:	2001      	movs	r0, #1
 80051c2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051c6:	6894      	ldr	r4, [r2, #8]
 80051c8:	0766      	lsls	r6, r4, #29
 80051ca:	d450      	bmi.n	800526e <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(*preg,
 80051cc:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80051d0:	09a6      	lsrs	r6, r4, #6
 80051d2:	f102 0530 	add.w	r5, r2, #48	; 0x30
 80051d6:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80051da:	f004 041f 	and.w	r4, r4, #31
 80051de:	5977      	ldr	r7, [r6, r5]
 80051e0:	f04f 0c1f 	mov.w	ip, #31
 80051e4:	fa0c fc04 	lsl.w	ip, ip, r4
 80051e8:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80051ec:	ea27 070c 	bic.w	r7, r7, ip
 80051f0:	40a0      	lsls	r0, r4
 80051f2:	4338      	orrs	r0, r7
 80051f4:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051f6:	6890      	ldr	r0, [r2, #8]
 80051f8:	0745      	lsls	r5, r0, #29
 80051fa:	f140 80a5 	bpl.w	8005348 <HAL_ADC_ConfigChannel+0x1a0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80051fe:	6890      	ldr	r0, [r2, #8]
 8005200:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005202:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005204:	07e4      	lsls	r4, r4, #31
 8005206:	d53b      	bpl.n	8005280 <HAL_ADC_ConfigChannel+0xd8>
 8005208:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800520a:	49c2      	ldr	r1, [pc, #776]	; (8005514 <HAL_ADC_ConfigChannel+0x36c>)
 800520c:	420c      	tst	r4, r1
 800520e:	d02c      	beq.n	800526a <HAL_ADC_ConfigChannel+0xc2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005210:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005214:	f000 8121 	beq.w	800545a <HAL_ADC_ConfigChannel+0x2b2>
 8005218:	4dbf      	ldr	r5, [pc, #764]	; (8005518 <HAL_ADC_ConfigChannel+0x370>)
 800521a:	49c0      	ldr	r1, [pc, #768]	; (800551c <HAL_ADC_ConfigChannel+0x374>)
 800521c:	48c0      	ldr	r0, [pc, #768]	; (8005520 <HAL_ADC_ConfigChannel+0x378>)
 800521e:	42aa      	cmp	r2, r5
 8005220:	bf18      	it	ne
 8005222:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005224:	6888      	ldr	r0, [r1, #8]

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005226:	49bf      	ldr	r1, [pc, #764]	; (8005524 <HAL_ADC_ConfigChannel+0x37c>)
 8005228:	428c      	cmp	r4, r1
 800522a:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 800522e:	f000 8119 	beq.w	8005464 <HAL_ADC_ConfigChannel+0x2bc>
 8005232:	49bd      	ldr	r1, [pc, #756]	; (8005528 <HAL_ADC_ConfigChannel+0x380>)
 8005234:	428c      	cmp	r4, r1
 8005236:	f000 8115 	beq.w	8005464 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800523a:	49bc      	ldr	r1, [pc, #752]	; (800552c <HAL_ADC_ConfigChannel+0x384>)
 800523c:	428c      	cmp	r4, r1
 800523e:	f040 814d 	bne.w	80054dc <HAL_ADC_ConfigChannel+0x334>
 8005242:	01c0      	lsls	r0, r0, #7
 8005244:	d411      	bmi.n	800526a <HAL_ADC_ConfigChannel+0xc2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005246:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800524a:	f000 822c 	beq.w	80056a6 <HAL_ADC_ConfigChannel+0x4fe>
 800524e:	4cb2      	ldr	r4, [pc, #712]	; (8005518 <HAL_ADC_ConfigChannel+0x370>)
 8005250:	49b2      	ldr	r1, [pc, #712]	; (800551c <HAL_ADC_ConfigChannel+0x374>)
 8005252:	48b3      	ldr	r0, [pc, #716]	; (8005520 <HAL_ADC_ConfigChannel+0x378>)
 8005254:	42a2      	cmp	r2, r4
 8005256:	bf0c      	ite	eq
 8005258:	460a      	moveq	r2, r1
 800525a:	4602      	movne	r2, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800525c:	6891      	ldr	r1, [r2, #8]
 800525e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8005262:	430d      	orrs	r5, r1
 8005264:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 8005268:	6095      	str	r5, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800526a:	2000      	movs	r0, #0
}
 800526c:	e003      	b.n	8005276 <HAL_ADC_ConfigChannel+0xce>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800526e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005270:	f042 0220 	orr.w	r2, r2, #32
 8005274:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800527c:	b003      	add	sp, #12
 800527e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005280:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8005282:	4cab      	ldr	r4, [pc, #684]	; (8005530 <HAL_ADC_ConfigChannel+0x388>)
 8005284:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005288:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8005544 <HAL_ADC_ConfigChannel+0x39c>
 800528c:	f006 0718 	and.w	r7, r6, #24
 8005290:	40fc      	lsrs	r4, r7
 8005292:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8005296:	4004      	ands	r4, r0
 8005298:	ea25 0507 	bic.w	r5, r5, r7
 800529c:	432c      	orrs	r4, r5
 800529e:	4566      	cmp	r6, ip
 80052a0:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80052a4:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80052a6:	d1b0      	bne.n	800520a <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80052a8:	2f00      	cmp	r7, #0
 80052aa:	f000 8104 	beq.w	80054b6 <HAL_ADC_ConfigChannel+0x30e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ae:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80052b2:	2c00      	cmp	r4, #0
 80052b4:	f000 819c 	beq.w	80055f0 <HAL_ADC_ConfigChannel+0x448>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80052b8:	fab4 f484 	clz	r4, r4
 80052bc:	3401      	adds	r4, #1
 80052be:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052c2:	2c09      	cmp	r4, #9
 80052c4:	f240 8194 	bls.w	80055f0 <HAL_ADC_ConfigChannel+0x448>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80052cc:	2d00      	cmp	r5, #0
 80052ce:	f000 81f0 	beq.w	80056b2 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 80052d2:	fab5 f585 	clz	r5, r5
 80052d6:	3501      	adds	r5, #1
 80052d8:	06ad      	lsls	r5, r5, #26
 80052da:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052de:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80052e2:	2c00      	cmp	r4, #0
 80052e4:	f000 81e3 	beq.w	80056ae <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 80052e8:	fab4 f484 	clz	r4, r4
 80052ec:	3401      	adds	r4, #1
 80052ee:	f004 041f 	and.w	r4, r4, #31
 80052f2:	2601      	movs	r6, #1
 80052f4:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80052f8:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fa:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80052fe:	2800      	cmp	r0, #0
 8005300:	f000 81d3 	beq.w	80056aa <HAL_ADC_ConfigChannel+0x502>
  return __builtin_clz(value);
 8005304:	fab0 f480 	clz	r4, r0
 8005308:	3401      	adds	r4, #1
 800530a:	f004 041f 	and.w	r4, r4, #31
 800530e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005312:	f1a4 001e 	sub.w	r0, r4, #30
 8005316:	0500      	lsls	r0, r0, #20
 8005318:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800531c:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800531e:	0dc7      	lsrs	r7, r0, #23
 8005320:	f007 0704 	and.w	r7, r7, #4
 8005324:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8005328:	688e      	ldr	r6, [r1, #8]
 800532a:	597c      	ldr	r4, [r7, r5]
 800532c:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8005330:	f04f 0c07 	mov.w	ip, #7
 8005334:	fa0c fc00 	lsl.w	ip, ip, r0
 8005338:	ea24 040c 	bic.w	r4, r4, ip
 800533c:	fa06 f000 	lsl.w	r0, r6, r0
 8005340:	4320      	orrs	r0, r4
 8005342:	5178      	str	r0, [r7, r5]
 8005344:	680c      	ldr	r4, [r1, #0]
}
 8005346:	e760      	b.n	800520a <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005348:	6890      	ldr	r0, [r2, #8]
 800534a:	f010 0008 	ands.w	r0, r0, #8
 800534e:	f040 8082 	bne.w	8005456 <HAL_ADC_ConfigChannel+0x2ae>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005352:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005354:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005356:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 800535a:	f000 80f7 	beq.w	800554c <HAL_ADC_ConfigChannel+0x3a4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800535e:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8005362:	f00c 0c04 	and.w	ip, ip, #4
 8005366:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800536a:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800536e:	f85c 5007 	ldr.w	r5, [ip, r7]
 8005372:	f04f 0e07 	mov.w	lr, #7
 8005376:	fa0e fe06 	lsl.w	lr, lr, r6
 800537a:	40b4      	lsls	r4, r6
 800537c:	ea25 050e 	bic.w	r5, r5, lr
 8005380:	432c      	orrs	r4, r5
 8005382:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005386:	6954      	ldr	r4, [r2, #20]
 8005388:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800538c:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800538e:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005392:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005394:	f1bc 0f04 	cmp.w	ip, #4
 8005398:	d02e      	beq.n	80053f8 <HAL_ADC_ConfigChannel+0x250>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800539a:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 800539e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8005548 <HAL_ADC_ConfigChannel+0x3a0>
 80053a2:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 80053a6:	680f      	ldr	r7, [r1, #0]
 80053a8:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80053ac:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80053b0:	694d      	ldr	r5, [r1, #20]
 80053b2:	0076      	lsls	r6, r6, #1
 80053b4:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 80053b8:	40b5      	lsls	r5, r6
 80053ba:	ea47 070e 	orr.w	r7, r7, lr
 80053be:	433d      	orrs	r5, r7
 80053c0:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80053c4:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053c8:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80053ca:	698e      	ldr	r6, [r1, #24]
 80053cc:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 80053d0:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80053d4:	4335      	orrs	r5, r6
 80053d6:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80053da:	690e      	ldr	r6, [r1, #16]
 80053dc:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 80053de:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 80053e2:	2f01      	cmp	r7, #1
 80053e4:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 80053e8:	bf08      	it	eq
 80053ea:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 80053ee:	4328      	orrs	r0, r5
 80053f0:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 80053f4:	6808      	ldr	r0, [r1, #0]
}
 80053f6:	e704      	b.n	8005202 <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80053f8:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053fa:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80053fc:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80053fe:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005402:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005406:	2d00      	cmp	r5, #0
 8005408:	f040 80b4 	bne.w	8005574 <HAL_ADC_ConfigChannel+0x3cc>
 800540c:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005410:	42ac      	cmp	r4, r5
 8005412:	f000 8111 	beq.w	8005638 <HAL_ADC_ConfigChannel+0x490>
 8005416:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8005418:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800541a:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800541e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005422:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8005426:	42ae      	cmp	r6, r5
 8005428:	f000 812b 	beq.w	8005682 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800542c:	68a6      	ldr	r6, [r4, #8]
 800542e:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005430:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005434:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005438:	42ae      	cmp	r6, r5
 800543a:	f000 8111 	beq.w	8005660 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800543e:	68e6      	ldr	r6, [r4, #12]
 8005440:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005442:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005444:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005448:	42b5      	cmp	r5, r6
 800544a:	f47f aeda 	bne.w	8005202 <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 800544e:	6820      	ldr	r0, [r4, #0]
 8005450:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005454:	6020      	str	r0, [r4, #0]
 8005456:	6808      	ldr	r0, [r1, #0]
}
 8005458:	e6d3      	b.n	8005202 <HAL_ADC_ConfigChannel+0x5a>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800545a:	4930      	ldr	r1, [pc, #192]	; (800551c <HAL_ADC_ConfigChannel+0x374>)
 800545c:	e6e2      	b.n	8005224 <HAL_ADC_ConfigChannel+0x7c>
  __HAL_LOCK(hadc);
 800545e:	2002      	movs	r0, #2
}
 8005460:	b003      	add	sp, #12
 8005462:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005464:	0201      	lsls	r1, r0, #8
 8005466:	f53f af00 	bmi.w	800526a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800546a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800546e:	d033      	beq.n	80054d8 <HAL_ADC_ConfigChannel+0x330>
 8005470:	4930      	ldr	r1, [pc, #192]	; (8005534 <HAL_ADC_ConfigChannel+0x38c>)
 8005472:	428a      	cmp	r2, r1
 8005474:	f47f aef9 	bne.w	800526a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005478:	4829      	ldr	r0, [pc, #164]	; (8005520 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800547a:	4a2f      	ldr	r2, [pc, #188]	; (8005538 <HAL_ADC_ConfigChannel+0x390>)
 800547c:	4c2f      	ldr	r4, [pc, #188]	; (800553c <HAL_ADC_ConfigChannel+0x394>)
 800547e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005480:	6881      	ldr	r1, [r0, #8]
 8005482:	0992      	lsrs	r2, r2, #6
 8005484:	fba4 4202 	umull	r4, r2, r4, r2
 8005488:	0992      	lsrs	r2, r2, #6
 800548a:	3201      	adds	r2, #1
 800548c:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8005490:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005494:	430d      	orrs	r5, r1
 8005496:	0092      	lsls	r2, r2, #2
 8005498:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
 800549c:	6085      	str	r5, [r0, #8]
 800549e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80054a0:	9a01      	ldr	r2, [sp, #4]
 80054a2:	2a00      	cmp	r2, #0
 80054a4:	f43f aee1 	beq.w	800526a <HAL_ADC_ConfigChannel+0xc2>
            wait_loop_index--;
 80054a8:	9a01      	ldr	r2, [sp, #4]
 80054aa:	3a01      	subs	r2, #1
 80054ac:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80054ae:	9a01      	ldr	r2, [sp, #4]
 80054b0:	2a00      	cmp	r2, #0
 80054b2:	d1f9      	bne.n	80054a8 <HAL_ADC_ConfigChannel+0x300>
 80054b4:	e6d9      	b.n	800526a <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80054b6:	0e80      	lsrs	r0, r0, #26
 80054b8:	1c44      	adds	r4, r0, #1
 80054ba:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054be:	2e09      	cmp	r6, #9
 80054c0:	f200 8088 	bhi.w	80055d4 <HAL_ADC_ConfigChannel+0x42c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80054c4:	06a5      	lsls	r5, r4, #26
 80054c6:	2401      	movs	r4, #1
 80054c8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80054cc:	40b4      	lsls	r4, r6
 80054ce:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80054d2:	4325      	orrs	r5, r4
 80054d4:	0500      	lsls	r0, r0, #20
 80054d6:	e721      	b.n	800531c <HAL_ADC_ConfigChannel+0x174>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054d8:	4810      	ldr	r0, [pc, #64]	; (800551c <HAL_ADC_ConfigChannel+0x374>)
 80054da:	e7ce      	b.n	800547a <HAL_ADC_ConfigChannel+0x2d2>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80054dc:	4918      	ldr	r1, [pc, #96]	; (8005540 <HAL_ADC_ConfigChannel+0x398>)
 80054de:	428c      	cmp	r4, r1
 80054e0:	f47f aec3 	bne.w	800526a <HAL_ADC_ConfigChannel+0xc2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054e4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80054e8:	f47f aebf 	bne.w	800526a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_VREFINT_INSTANCE(hadc))
 80054ec:	490a      	ldr	r1, [pc, #40]	; (8005518 <HAL_ADC_ConfigChannel+0x370>)
 80054ee:	428a      	cmp	r2, r1
 80054f0:	f43f aebb 	beq.w	800526a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054f4:	4c0a      	ldr	r4, [pc, #40]	; (8005520 <HAL_ADC_ConfigChannel+0x378>)
 80054f6:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80054fa:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80054fe:	bf18      	it	ne
 8005500:	4621      	movne	r1, r4
 8005502:	688a      	ldr	r2, [r1, #8]
 8005504:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005508:	432a      	orrs	r2, r5
 800550a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800550e:	608a      	str	r2, [r1, #8]
}
 8005510:	e6b1      	b.n	8005276 <HAL_ADC_ConfigChannel+0xce>
 8005512:	bf00      	nop
 8005514:	80080000 	.word	0x80080000
 8005518:	50000100 	.word	0x50000100
 800551c:	50000300 	.word	0x50000300
 8005520:	50000700 	.word	0x50000700
 8005524:	c3210000 	.word	0xc3210000
 8005528:	90c00010 	.word	0x90c00010
 800552c:	c7520000 	.word	0xc7520000
 8005530:	0007ffff 	.word	0x0007ffff
 8005534:	50000600 	.word	0x50000600
 8005538:	20000000 	.word	0x20000000
 800553c:	053e2d63 	.word	0x053e2d63
 8005540:	cb840000 	.word	0xcb840000
 8005544:	407f0000 	.word	0x407f0000
 8005548:	03fff000 	.word	0x03fff000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800554c:	0df5      	lsrs	r5, r6, #23
 800554e:	f102 0414 	add.w	r4, r2, #20
 8005552:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8005556:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800555a:	592f      	ldr	r7, [r5, r4]
 800555c:	f04f 0c07 	mov.w	ip, #7
 8005560:	fa0c f606 	lsl.w	r6, ip, r6
 8005564:	ea27 0606 	bic.w	r6, r7, r6
 8005568:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800556a:	6954      	ldr	r4, [r2, #20]
 800556c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005570:	6154      	str	r4, [r2, #20]
}
 8005572:	e70c      	b.n	800538e <HAL_ADC_ConfigChannel+0x1e6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005574:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005578:	b11d      	cbz	r5, 8005582 <HAL_ADC_ConfigChannel+0x3da>
  return __builtin_clz(value);
 800557a:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800557e:	42ac      	cmp	r4, r5
 8005580:	d05a      	beq.n	8005638 <HAL_ADC_ConfigChannel+0x490>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005582:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8005584:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005586:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800558a:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800558e:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005592:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005596:	b11d      	cbz	r5, 80055a0 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8005598:	fab5 f585 	clz	r5, r5
 800559c:	42ae      	cmp	r6, r5
 800559e:	d070      	beq.n	8005682 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055a0:	68a5      	ldr	r5, [r4, #8]
 80055a2:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055a4:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055a8:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ac:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80055b0:	b11d      	cbz	r5, 80055ba <HAL_ADC_ConfigChannel+0x412>
  return __builtin_clz(value);
 80055b2:	fab5 f585 	clz	r5, r5
 80055b6:	42ae      	cmp	r6, r5
 80055b8:	d052      	beq.n	8005660 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055ba:	68e5      	ldr	r5, [r4, #12]
 80055bc:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055be:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80055c0:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80055c8:	2d00      	cmp	r5, #0
 80055ca:	f43f ae1a 	beq.w	8005202 <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 80055ce:	fab5 f585 	clz	r5, r5
 80055d2:	e739      	b.n	8005448 <HAL_ADC_ConfigChannel+0x2a0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80055d4:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80055d8:	06a5      	lsls	r5, r4, #26
 80055da:	381e      	subs	r0, #30
 80055dc:	2401      	movs	r4, #1
 80055de:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80055e2:	fa04 f606 	lsl.w	r6, r4, r6
 80055e6:	0500      	lsls	r0, r0, #20
 80055e8:	4335      	orrs	r5, r6
 80055ea:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80055ee:	e695      	b.n	800531c <HAL_ADC_ConfigChannel+0x174>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80055f4:	2d00      	cmp	r5, #0
 80055f6:	d064      	beq.n	80056c2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80055f8:	fab5 f585 	clz	r5, r5
 80055fc:	3501      	adds	r5, #1
 80055fe:	06ad      	lsls	r5, r5, #26
 8005600:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005608:	2c00      	cmp	r4, #0
 800560a:	d058      	beq.n	80056be <HAL_ADC_ConfigChannel+0x516>
  return __builtin_clz(value);
 800560c:	fab4 f484 	clz	r4, r4
 8005610:	3401      	adds	r4, #1
 8005612:	f004 041f 	and.w	r4, r4, #31
 8005616:	2601      	movs	r6, #1
 8005618:	fa06 f404 	lsl.w	r4, r6, r4
 800561c:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800561e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005622:	2800      	cmp	r0, #0
 8005624:	d048      	beq.n	80056b8 <HAL_ADC_ConfigChannel+0x510>
  return __builtin_clz(value);
 8005626:	fab0 f480 	clz	r4, r0
 800562a:	3401      	adds	r4, #1
 800562c:	f004 041f 	and.w	r4, r4, #31
 8005630:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005634:	0520      	lsls	r0, r4, #20
 8005636:	e671      	b.n	800531c <HAL_ADC_ConfigChannel+0x174>
  MODIFY_REG(*preg,
 8005638:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800563a:	4614      	mov	r4, r2
 800563c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005640:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005644:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005646:	6e55      	ldr	r5, [r2, #100]	; 0x64
 8005648:	6e56      	ldr	r6, [r2, #100]	; 0x64
 800564a:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800564e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005652:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005656:	2d00      	cmp	r5, #0
 8005658:	d19b      	bne.n	8005592 <HAL_ADC_ConfigChannel+0x3ea>
 800565a:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800565e:	e6e2      	b.n	8005426 <HAL_ADC_ConfigChannel+0x27e>
  MODIFY_REG(*preg,
 8005660:	6838      	ldr	r0, [r7, #0]
 8005662:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005666:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005668:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800566a:	68e5      	ldr	r5, [r4, #12]
 800566c:	68e6      	ldr	r6, [r4, #12]
 800566e:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005672:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005676:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005678:	2d00      	cmp	r5, #0
 800567a:	d1a3      	bne.n	80055c4 <HAL_ADC_ConfigChannel+0x41c>
 800567c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005680:	e6e2      	b.n	8005448 <HAL_ADC_ConfigChannel+0x2a0>
  MODIFY_REG(*preg,
 8005682:	6838      	ldr	r0, [r7, #0]
 8005684:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005688:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800568a:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800568c:	68a5      	ldr	r5, [r4, #8]
 800568e:	68a6      	ldr	r6, [r4, #8]
 8005690:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005694:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005698:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800569c:	2d00      	cmp	r5, #0
 800569e:	d185      	bne.n	80055ac <HAL_ADC_ConfigChannel+0x404>
 80056a0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80056a4:	e6c8      	b.n	8005438 <HAL_ADC_ConfigChannel+0x290>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056a6:	4a08      	ldr	r2, [pc, #32]	; (80056c8 <HAL_ADC_ConfigChannel+0x520>)
 80056a8:	e5d8      	b.n	800525c <HAL_ADC_ConfigChannel+0xb4>
 80056aa:	4808      	ldr	r0, [pc, #32]	; (80056cc <HAL_ADC_ConfigChannel+0x524>)
 80056ac:	e636      	b.n	800531c <HAL_ADC_ConfigChannel+0x174>
 80056ae:	2402      	movs	r4, #2
 80056b0:	e622      	b.n	80052f8 <HAL_ADC_ConfigChannel+0x150>
 80056b2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80056b6:	e612      	b.n	80052de <HAL_ADC_ConfigChannel+0x136>
 80056b8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80056bc:	e62e      	b.n	800531c <HAL_ADC_ConfigChannel+0x174>
 80056be:	2402      	movs	r4, #2
 80056c0:	e7ac      	b.n	800561c <HAL_ADC_ConfigChannel+0x474>
 80056c2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80056c6:	e79d      	b.n	8005604 <HAL_ADC_ConfigChannel+0x45c>
 80056c8:	50000300 	.word	0x50000300
 80056cc:	fe500000 	.word	0xfe500000

080056d0 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056d0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	07d1      	lsls	r1, r2, #31
 80056d6:	d501      	bpl.n	80056dc <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80056d8:	2000      	movs	r0, #0
}
 80056da:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80056dc:	6899      	ldr	r1, [r3, #8]
 80056de:	4a19      	ldr	r2, [pc, #100]	; (8005744 <ADC_Enable+0x74>)
 80056e0:	4211      	tst	r1, r2
{
 80056e2:	b570      	push	{r4, r5, r6, lr}
 80056e4:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80056e6:	d122      	bne.n	800572e <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	4d17      	ldr	r5, [pc, #92]	; (8005748 <ADC_Enable+0x78>)
 80056ec:	402a      	ands	r2, r5
 80056ee:	f042 0201 	orr.w	r2, r2, #1
 80056f2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80056f4:	f7ff fa16 	bl	8004b24 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056f8:	6833      	ldr	r3, [r6, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	07d2      	lsls	r2, r2, #31
    tickstart = HAL_GetTick();
 80056fe:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005700:	d413      	bmi.n	800572a <ADC_Enable+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005702:	689a      	ldr	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005704:	07d0      	lsls	r0, r2, #31
 8005706:	d404      	bmi.n	8005712 <ADC_Enable+0x42>
  MODIFY_REG(ADCx->CR,
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	402a      	ands	r2, r5
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005712:	f7ff fa07 	bl	8004b24 <HAL_GetTick>
 8005716:	1b03      	subs	r3, r0, r4
 8005718:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800571a:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800571c:	d902      	bls.n	8005724 <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	07d1      	lsls	r1, r2, #31
 8005722:	d504      	bpl.n	800572e <ADC_Enable+0x5e>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	07d2      	lsls	r2, r2, #31
 8005728:	d5eb      	bpl.n	8005702 <ADC_Enable+0x32>
  return HAL_OK;
 800572a:	2000      	movs	r0, #0
}
 800572c:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800572e:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8005730:	f043 0310 	orr.w	r3, r3, #16
 8005734:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005736:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8005738:	f043 0301 	orr.w	r3, r3, #1
 800573c:	6633      	str	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 800573e:	2001      	movs	r0, #1
}
 8005740:	bd70      	pop	{r4, r5, r6, pc}
 8005742:	bf00      	nop
 8005744:	8000003f 	.word	0x8000003f
 8005748:	7fffffc0 	.word	0x7fffffc0

0800574c <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800574c:	6803      	ldr	r3, [r0, #0]
 800574e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8005752:	b570      	push	{r4, r5, r6, lr}
 8005754:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005756:	d04d      	beq.n	80057f4 <HAL_ADC_Start+0xa8>
 8005758:	483a      	ldr	r0, [pc, #232]	; (8005844 <HAL_ADC_Start+0xf8>)
 800575a:	4a3b      	ldr	r2, [pc, #236]	; (8005848 <HAL_ADC_Start+0xfc>)
 800575c:	493b      	ldr	r1, [pc, #236]	; (800584c <HAL_ADC_Start+0x100>)
 800575e:	4283      	cmp	r3, r0
 8005760:	bf18      	it	ne
 8005762:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005764:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005766:	689d      	ldr	r5, [r3, #8]
 8005768:	f015 0504 	ands.w	r5, r5, #4
 800576c:	d140      	bne.n	80057f0 <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 800576e:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005772:	2b01      	cmp	r3, #1
 8005774:	d03c      	beq.n	80057f0 <HAL_ADC_Start+0xa4>
 8005776:	2301      	movs	r3, #1
 8005778:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 800577c:	4620      	mov	r0, r4
 800577e:	f7ff ffa7 	bl	80056d0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005782:	2800      	cmp	r0, #0
 8005784:	d138      	bne.n	80057f8 <HAL_ADC_Start+0xac>
      ADC_STATE_CLR_SET(hadc->State,
 8005786:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005788:	6822      	ldr	r2, [r4, #0]
 800578a:	492e      	ldr	r1, [pc, #184]	; (8005844 <HAL_ADC_Start+0xf8>)
      ADC_STATE_CLR_SET(hadc->State,
 800578c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005790:	f023 0301 	bic.w	r3, r3, #1
 8005794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005798:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800579a:	f006 061f 	and.w	r6, r6, #31
      ADC_STATE_CLR_SET(hadc->State,
 800579e:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057a0:	d045      	beq.n	800582e <HAL_ADC_Start+0xe2>
 80057a2:	4b2b      	ldr	r3, [pc, #172]	; (8005850 <HAL_ADC_Start+0x104>)
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d047      	beq.n	8005838 <HAL_ADC_Start+0xec>
 80057a8:	4611      	mov	r1, r2
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057aa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80057ac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80057b0:	65e3      	str	r3, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057b2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80057b4:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80057b8:	bf1c      	itt	ne
 80057ba:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 80057bc:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80057c0:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80057c2:	251c      	movs	r5, #28
      __HAL_UNLOCK(hadc);
 80057c4:	2300      	movs	r3, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057c6:	428a      	cmp	r2, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80057c8:	6015      	str	r5, [r2, #0]
      __HAL_UNLOCK(hadc);
 80057ca:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057ce:	d01c      	beq.n	800580a <HAL_ADC_Start+0xbe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80057d0:	2e09      	cmp	r6, #9
 80057d2:	d914      	bls.n	80057fe <HAL_ADC_Start+0xb2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057d4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80057d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057da:	65e3      	str	r3, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80057dc:	68cb      	ldr	r3, [r1, #12]
 80057de:	019b      	lsls	r3, r3, #6
 80057e0:	d505      	bpl.n	80057ee <HAL_ADC_Start+0xa2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80057e2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80057e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80057e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057ec:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 80057ee:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 80057f0:	2002      	movs	r0, #2
}
 80057f2:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057f4:	4a14      	ldr	r2, [pc, #80]	; (8005848 <HAL_ADC_Start+0xfc>)
 80057f6:	e7b5      	b.n	8005764 <HAL_ADC_Start+0x18>
      __HAL_UNLOCK(hadc);
 80057f8:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 80057fc:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80057fe:	f240 2321 	movw	r3, #545	; 0x221
 8005802:	fa23 f606 	lsr.w	r6, r3, r6
 8005806:	07f5      	lsls	r5, r6, #31
 8005808:	d5e4      	bpl.n	80057d4 <HAL_ADC_Start+0x88>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800580a:	68d3      	ldr	r3, [r2, #12]
 800580c:	0199      	lsls	r1, r3, #6
 800580e:	d505      	bpl.n	800581c <HAL_ADC_Start+0xd0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005810:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005812:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005816:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800581a:	65e3      	str	r3, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 800581c:	6893      	ldr	r3, [r2, #8]
 800581e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005822:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005826:	f043 0304 	orr.w	r3, r3, #4
 800582a:	6093      	str	r3, [r2, #8]
}
 800582c:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800582e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005832:	2e00      	cmp	r6, #0
 8005834:	d1bd      	bne.n	80057b2 <HAL_ADC_Start+0x66>
 8005836:	e7b8      	b.n	80057aa <HAL_ADC_Start+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005838:	f501 7140 	add.w	r1, r1, #768	; 0x300
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800583c:	2e00      	cmp	r6, #0
 800583e:	d1b8      	bne.n	80057b2 <HAL_ADC_Start+0x66>
 8005840:	e7b3      	b.n	80057aa <HAL_ADC_Start+0x5e>
 8005842:	bf00      	nop
 8005844:	50000100 	.word	0x50000100
 8005848:	50000300 	.word	0x50000300
 800584c:	50000700 	.word	0x50000700
 8005850:	50000500 	.word	0x50000500

08005854 <HAL_ADC_Start_IT>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005854:	6803      	ldr	r3, [r0, #0]
 8005856:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800585a:	b570      	push	{r4, r5, r6, lr}
 800585c:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800585e:	d06a      	beq.n	8005936 <HAL_ADC_Start_IT+0xe2>
 8005860:	4855      	ldr	r0, [pc, #340]	; (80059b8 <HAL_ADC_Start_IT+0x164>)
 8005862:	4a56      	ldr	r2, [pc, #344]	; (80059bc <HAL_ADC_Start_IT+0x168>)
 8005864:	4956      	ldr	r1, [pc, #344]	; (80059c0 <HAL_ADC_Start_IT+0x16c>)
 8005866:	4283      	cmp	r3, r0
 8005868:	bf18      	it	ne
 800586a:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800586c:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800586e:	689d      	ldr	r5, [r3, #8]
 8005870:	f015 0504 	ands.w	r5, r5, #4
 8005874:	d15d      	bne.n	8005932 <HAL_ADC_Start_IT+0xde>
    __HAL_LOCK(hadc);
 8005876:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800587a:	2b01      	cmp	r3, #1
 800587c:	d059      	beq.n	8005932 <HAL_ADC_Start_IT+0xde>
 800587e:	2301      	movs	r3, #1
 8005880:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 8005884:	4620      	mov	r0, r4
 8005886:	f7ff ff23 	bl	80056d0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800588a:	2800      	cmp	r0, #0
 800588c:	d155      	bne.n	800593a <HAL_ADC_Start_IT+0xe6>
      ADC_STATE_CLR_SET(hadc->State,
 800588e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	4949      	ldr	r1, [pc, #292]	; (80059b8 <HAL_ADC_Start_IT+0x164>)
      ADC_STATE_CLR_SET(hadc->State,
 8005894:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005898:	f022 0201 	bic.w	r2, r2, #1
 800589c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058a0:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80058a2:	f006 061f 	and.w	r6, r6, #31
      ADC_STATE_CLR_SET(hadc->State,
 80058a6:	65e2      	str	r2, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058a8:	d06c      	beq.n	8005984 <HAL_ADC_Start_IT+0x130>
 80058aa:	4a46      	ldr	r2, [pc, #280]	; (80059c4 <HAL_ADC_Start_IT+0x170>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d06e      	beq.n	800598e <HAL_ADC_Start_IT+0x13a>
 80058b0:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80058b2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80058b4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80058b8:	65e2      	str	r2, [r4, #92]	; 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80058ba:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80058bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80058c0:	bf1c      	itt	ne
 80058c2:	6e22      	ldrne	r2, [r4, #96]	; 0x60
 80058c4:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80058c8:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80058ca:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 80058cc:	2200      	movs	r2, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80058ce:	6019      	str	r1, [r3, #0]
      __HAL_UNLOCK(hadc);
 80058d0:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80058d4:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 80058d6:	69a1      	ldr	r1, [r4, #24]
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80058d8:	f022 021c 	bic.w	r2, r2, #28
 80058dc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80058de:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 80058e0:	2908      	cmp	r1, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80058e2:	bf0c      	ite	eq
 80058e4:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80058e8:	f042 0204 	orrne.w	r2, r2, #4
 80058ec:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80058ee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80058f0:	b91a      	cbnz	r2, 80058fa <HAL_ADC_Start_IT+0xa6>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80058f2:	685a      	ldr	r2, [r3, #4]
 80058f4:	f042 0210 	orr.w	r2, r2, #16
 80058f8:	605a      	str	r2, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058fa:	42ab      	cmp	r3, r5
 80058fc:	d026      	beq.n	800594c <HAL_ADC_Start_IT+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058fe:	2e09      	cmp	r6, #9
 8005900:	d91e      	bls.n	8005940 <HAL_ADC_Start_IT+0xec>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005902:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005904:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005908:	65e2      	str	r2, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800590a:	68ea      	ldr	r2, [r5, #12]
 800590c:	0192      	lsls	r2, r2, #6
 800590e:	d50f      	bpl.n	8005930 <HAL_ADC_Start_IT+0xdc>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005910:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005912:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005916:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800591a:	65e2      	str	r2, [r4, #92]	; 0x5c
          switch (hadc->Init.EOCSelection)
 800591c:	2908      	cmp	r1, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800591e:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8005920:	d041      	beq.n	80059a6 <HAL_ADC_Start_IT+0x152>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005922:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005926:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	f042 0220 	orr.w	r2, r2, #32
 800592e:	605a      	str	r2, [r3, #4]
}
 8005930:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8005932:	2002      	movs	r0, #2
}
 8005934:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005936:	4a21      	ldr	r2, [pc, #132]	; (80059bc <HAL_ADC_Start_IT+0x168>)
 8005938:	e798      	b.n	800586c <HAL_ADC_Start_IT+0x18>
      __HAL_UNLOCK(hadc);
 800593a:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 800593e:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005940:	f240 2221 	movw	r2, #545	; 0x221
 8005944:	fa22 f606 	lsr.w	r6, r2, r6
 8005948:	07f6      	lsls	r6, r6, #31
 800594a:	d5da      	bpl.n	8005902 <HAL_ADC_Start_IT+0xae>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	0195      	lsls	r5, r2, #6
 8005950:	d50f      	bpl.n	8005972 <HAL_ADC_Start_IT+0x11e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005952:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005954:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005958:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800595c:	65e2      	str	r2, [r4, #92]	; 0x5c
          switch (hadc->Init.EOCSelection)
 800595e:	2908      	cmp	r1, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005960:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8005962:	d018      	beq.n	8005996 <HAL_ADC_Start_IT+0x142>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005968:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	f042 0220 	orr.w	r2, r2, #32
 8005970:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005978:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800597c:	f042 0204 	orr.w	r2, r2, #4
 8005980:	609a      	str	r2, [r3, #8]
}
 8005982:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005984:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005988:	2e00      	cmp	r6, #0
 800598a:	d196      	bne.n	80058ba <HAL_ADC_Start_IT+0x66>
 800598c:	e791      	b.n	80058b2 <HAL_ADC_Start_IT+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800598e:	4d0e      	ldr	r5, [pc, #56]	; (80059c8 <HAL_ADC_Start_IT+0x174>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005990:	2e00      	cmp	r6, #0
 8005992:	d192      	bne.n	80058ba <HAL_ADC_Start_IT+0x66>
 8005994:	e78d      	b.n	80058b2 <HAL_ADC_Start_IT+0x5e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005996:	f022 0220 	bic.w	r2, r2, #32
 800599a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a2:	605a      	str	r2, [r3, #4]
              break;
 80059a4:	e7e5      	b.n	8005972 <HAL_ADC_Start_IT+0x11e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80059a6:	f022 0220 	bic.w	r2, r2, #32
 80059aa:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059b2:	605a      	str	r2, [r3, #4]
}
 80059b4:	bd70      	pop	{r4, r5, r6, pc}
 80059b6:	bf00      	nop
 80059b8:	50000100 	.word	0x50000100
 80059bc:	50000300 	.word	0x50000300
 80059c0:	50000700 	.word	0x50000700
 80059c4:	50000500 	.word	0x50000500
 80059c8:	50000400 	.word	0x50000400

080059cc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop

080059d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop

080059d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop

080059d8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop

080059dc <HAL_ADCEx_EndOfSamplingCallback>:
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop

080059e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80059e0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80059e2:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059e6:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80059e8:	2b01      	cmp	r3, #1
{
 80059ea:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 80059ec:	d04d      	beq.n	8005a8a <HAL_ADCEx_MultiModeConfigChannel+0xaa>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80059ee:	6802      	ldr	r2, [r0, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80059f0:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 80059f2:	2301      	movs	r3, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80059f4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80059f8:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 80059fa:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80059fe:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005a00:	d00c      	beq.n	8005a1c <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8005a02:	4d4a      	ldr	r5, [pc, #296]	; (8005b2c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005a04:	42aa      	cmp	r2, r5
 8005a06:	d03e      	beq.n	8005a86 <HAL_ADCEx_MultiModeConfigChannel+0xa6>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a08:	6dc2      	ldr	r2, [r0, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a0a:	f880 4058 	strb.w	r4, [r0, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a0e:	f042 0220 	orr.w	r2, r2, #32
 8005a12:	65c2      	str	r2, [r0, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	b01c      	add	sp, #112	; 0x70
 8005a18:	bcf0      	pop	{r4, r5, r6, r7}
 8005a1a:	4770      	bx	lr
 8005a1c:	4b44      	ldr	r3, [pc, #272]	; (8005b30 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	075b      	lsls	r3, r3, #29
 8005a22:	d50c      	bpl.n	8005a3e <HAL_ADCEx_MultiModeConfigChannel+0x5e>
 8005a24:	6893      	ldr	r3, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a26:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8005a28:	f043 0320 	orr.w	r3, r3, #32
 8005a2c:	65c3      	str	r3, [r0, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 8005a30:	2200      	movs	r2, #0
 8005a32:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	b01c      	add	sp, #112	; 0x70
 8005a3a:	bcf0      	pop	{r4, r5, r6, r7}
 8005a3c:	4770      	bx	lr
 8005a3e:	6893      	ldr	r3, [r2, #8]
 8005a40:	075c      	lsls	r4, r3, #29
 8005a42:	d4f0      	bmi.n	8005a26 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a44:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005a48:	d024      	beq.n	8005a94 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8005a4a:	4b39      	ldr	r3, [pc, #228]	; (8005b30 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d021      	beq.n	8005a94 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005a50:	2e00      	cmp	r6, #0
 8005a52:	d153      	bne.n	8005afc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005a54:	4a37      	ldr	r2, [pc, #220]	; (8005b34 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a56:	4c35      	ldr	r4, [pc, #212]	; (8005b2c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005a58:	6893      	ldr	r3, [r2, #8]
 8005a5a:	4d37      	ldr	r5, [pc, #220]	; (8005b38 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005a5c:	4937      	ldr	r1, [pc, #220]	; (8005b3c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005a5e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005a62:	6093      	str	r3, [r2, #8]
 8005a64:	68a4      	ldr	r4, [r4, #8]
 8005a66:	68ab      	ldr	r3, [r5, #8]
 8005a68:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a6a:	4323      	orrs	r3, r4
 8005a6c:	430b      	orrs	r3, r1
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	b37b      	cbz	r3, 8005ad6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005a76:	6893      	ldr	r3, [r2, #8]
 8005a78:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005a7c:	f023 030f 	bic.w	r3, r3, #15
 8005a80:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	e7d4      	b.n	8005a30 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8005a86:	4b2c      	ldr	r3, [pc, #176]	; (8005b38 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005a88:	e7c9      	b.n	8005a1e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8005a8a:	2302      	movs	r3, #2
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	b01c      	add	sp, #112	; 0x70
 8005a90:	bcf0      	pop	{r4, r5, r6, r7}
 8005a92:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005a94:	b30e      	cbz	r6, 8005ada <HAL_ADCEx_MultiModeConfigChannel+0xfa>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005a96:	4a2a      	ldr	r2, [pc, #168]	; (8005b40 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8005a98:	684d      	ldr	r5, [r1, #4]
 8005a9a:	6893      	ldr	r3, [r2, #8]
 8005a9c:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 8005aa0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005aa4:	432b      	orrs	r3, r5
 8005aa6:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 8005aaa:	6093      	str	r3, [r2, #8]
 8005aac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005ab0:	4b1f      	ldr	r3, [pc, #124]	; (8005b30 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005ab2:	6894      	ldr	r4, [r2, #8]
 8005ab4:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ab6:	4323      	orrs	r3, r4
 8005ab8:	43db      	mvns	r3, r3
 8005aba:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	b143      	cbz	r3, 8005ad6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        MODIFY_REG(tmpADC_Common->CCR,
 8005ac4:	6894      	ldr	r4, [r2, #8]
 8005ac6:	688b      	ldr	r3, [r1, #8]
 8005ac8:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8005acc:	431e      	orrs	r6, r3
 8005ace:	f021 010f 	bic.w	r1, r1, #15
 8005ad2:	430e      	orrs	r6, r1
 8005ad4:	6096      	str	r6, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e7aa      	b.n	8005a30 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ada:	4a19      	ldr	r2, [pc, #100]	; (8005b40 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8005adc:	6893      	ldr	r3, [r2, #8]
 8005ade:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005ae2:	6093      	str	r3, [r2, #8]
 8005ae4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005ae8:	4b11      	ldr	r3, [pc, #68]	; (8005b30 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005aea:	6891      	ldr	r1, [r2, #8]
 8005aec:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005aee:	430b      	orrs	r3, r1
 8005af0:	43db      	mvns	r3, r3
 8005af2:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	e7bb      	b.n	8005a74 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005afc:	4a0d      	ldr	r2, [pc, #52]	; (8005b34 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005afe:	684d      	ldr	r5, [r1, #4]
 8005b00:	6893      	ldr	r3, [r2, #8]
 8005b02:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 8005b06:	4f0c      	ldr	r7, [pc, #48]	; (8005b38 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005b08:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005b0c:	432b      	orrs	r3, r5
 8005b0e:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 8005b12:	4d06      	ldr	r5, [pc, #24]	; (8005b2c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005b14:	6093      	str	r3, [r2, #8]
 8005b16:	4c09      	ldr	r4, [pc, #36]	; (8005b3c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b18:	68ad      	ldr	r5, [r5, #8]
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	68a4      	ldr	r4, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b1e:	432b      	orrs	r3, r5
 8005b20:	4323      	orrs	r3, r4
 8005b22:	43db      	mvns	r3, r3
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	e7cb      	b.n	8005ac2 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 8005b2a:	bf00      	nop
 8005b2c:	50000400 	.word	0x50000400
 8005b30:	50000100 	.word	0x50000100
 8005b34:	50000700 	.word	0x50000700
 8005b38:	50000500 	.word	0x50000500
 8005b3c:	50000600 	.word	0x50000600
 8005b40:	50000300 	.word	0x50000300

08005b44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b44:	4908      	ldr	r1, [pc, #32]	; (8005b68 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8005b46:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b48:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b4a:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b4c:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8005b50:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b52:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005b60:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8005b64:	60cb      	str	r3, [r1, #12]
 8005b66:	4770      	bx	lr
 8005b68:	e000ed00 	.word	0xe000ed00

08005b6c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b6c:	4b19      	ldr	r3, [pc, #100]	; (8005bd4 <HAL_NVIC_SetPriority+0x68>)
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b74:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b76:	f1c3 0507 	rsb	r5, r3, #7
 8005b7a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b7c:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b80:	bf28      	it	cs
 8005b82:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b84:	2c06      	cmp	r4, #6
 8005b86:	d919      	bls.n	8005bbc <HAL_NVIC_SetPriority+0x50>
 8005b88:	3b03      	subs	r3, #3
 8005b8a:	f04f 34ff 	mov.w	r4, #4294967295
 8005b8e:	409c      	lsls	r4, r3
 8005b90:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b94:	f04f 34ff 	mov.w	r4, #4294967295
 8005b98:	40ac      	lsls	r4, r5
 8005b9a:	ea21 0104 	bic.w	r1, r1, r4
 8005b9e:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8005ba0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ba2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005ba6:	db0c      	blt.n	8005bc2 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ba8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005bac:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005bb0:	0109      	lsls	r1, r1, #4
 8005bb2:	b2c9      	uxtb	r1, r1
 8005bb4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005bb8:	bc30      	pop	{r4, r5}
 8005bba:	4770      	bx	lr
 8005bbc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	e7e8      	b.n	8005b94 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bc2:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <HAL_NVIC_SetPriority+0x6c>)
 8005bc4:	f000 000f 	and.w	r0, r0, #15
 8005bc8:	0109      	lsls	r1, r1, #4
 8005bca:	4403      	add	r3, r0
 8005bcc:	b2c9      	uxtb	r1, r1
 8005bce:	7619      	strb	r1, [r3, #24]
 8005bd0:	bc30      	pop	{r4, r5}
 8005bd2:	4770      	bx	lr
 8005bd4:	e000ed00 	.word	0xe000ed00
 8005bd8:	e000ecfc 	.word	0xe000ecfc

08005bdc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	db07      	blt.n	8005bf0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005be0:	4a04      	ldr	r2, [pc, #16]	; (8005bf4 <HAL_NVIC_EnableIRQ+0x18>)
 8005be2:	f000 011f 	and.w	r1, r0, #31
 8005be6:	2301      	movs	r3, #1
 8005be8:	0940      	lsrs	r0, r0, #5
 8005bea:	408b      	lsls	r3, r1
 8005bec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	e000e100 	.word	0xe000e100

08005bf8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bf8:	3801      	subs	r0, #1
 8005bfa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005bfe:	d20e      	bcs.n	8005c1e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c00:	4b08      	ldr	r3, [pc, #32]	; (8005c24 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c02:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c04:	4c08      	ldr	r4, [pc, #32]	; (8005c28 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c06:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c08:	20f0      	movs	r0, #240	; 0xf0
 8005c0a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c0e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c10:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c12:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c14:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8005c16:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c1a:	6019      	str	r1, [r3, #0]
 8005c1c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005c1e:	2001      	movs	r0, #1
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	e000e010 	.word	0xe000e010
 8005c28:	e000ed00 	.word	0xe000ed00

08005c2c <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c2c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005c30:	2a02      	cmp	r2, #2
{
 8005c32:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c34:	d009      	beq.n	8005c4a <HAL_DMA_Abort+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c36:	2204      	movs	r2, #4
 8005c38:	63c2      	str	r2, [r0, #60]	; 0x3c
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c3a:	2101      	movs	r1, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005c3c:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8005c3e:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005c40:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
}
 8005c48:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c4a:	6802      	ldr	r2, [r0, #0]
{
 8005c4c:	b470      	push	{r4, r5, r6}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c4e:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c50:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c52:	6cde      	ldr	r6, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c54:	f020 000e 	bic.w	r0, r0, #14
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c58:	e9d3 5110 	ldrd	r5, r1, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c5c:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c5e:	6820      	ldr	r0, [r4, #0]
 8005c60:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8005c64:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8005c66:	6814      	ldr	r4, [r2, #0]
     if (hdma->DMAmuxRequestGen != 0U)
 8005c68:	6d58      	ldr	r0, [r3, #84]	; 0x54
     __HAL_DMA_DISABLE(hdma);
 8005c6a:	f024 0401 	bic.w	r4, r4, #1
 8005c6e:	6014      	str	r4, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c70:	f001 011f 	and.w	r1, r1, #31
 8005c74:	2201      	movs	r2, #1
 8005c76:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c78:	6d19      	ldr	r1, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c7a:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c7c:	6071      	str	r1, [r6, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005c7e:	b138      	cbz	r0, 8005c90 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c80:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c82:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c8a:	6002      	str	r2, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c8c:	2000      	movs	r0, #0
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c8e:	604c      	str	r4, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8005c90:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005c92:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005c94:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005c9c:	bc70      	pop	{r4, r5, r6}
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005ca0:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005ca4:	2a02      	cmp	r2, #2
{
 8005ca6:	4603      	mov	r3, r0
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005ca8:	d009      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005caa:	2201      	movs	r2, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cac:	2004      	movs	r0, #4

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cae:	2100      	movs	r1, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cb0:	63d8      	str	r0, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005cb2:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005cb6:	4610      	mov	r0, r2
    hdma->State = HAL_DMA_STATE_READY;
 8005cb8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8005cbc:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cbe:	6802      	ldr	r2, [r0, #0]
{
 8005cc0:	b570      	push	{r4, r5, r6, lr}
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cc2:	6c85      	ldr	r5, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cc4:	6810      	ldr	r0, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cc6:	6cde      	ldr	r6, [r3, #76]	; 0x4c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cc8:	f020 000e 	bic.w	r0, r0, #14
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ccc:	e9d3 4110 	ldrd	r4, r1, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cd0:	6010      	str	r0, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005cd2:	6810      	ldr	r0, [r2, #0]
 8005cd4:	f020 0001 	bic.w	r0, r0, #1
 8005cd8:	6010      	str	r0, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cda:	682a      	ldr	r2, [r5, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005cdc:	6d58      	ldr	r0, [r3, #84]	; 0x54
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ce2:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ce4:	f001 011f 	and.w	r1, r1, #31
 8005ce8:	2201      	movs	r2, #1
 8005cea:	408a      	lsls	r2, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cec:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cee:	6062      	str	r2, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cf0:	6071      	str	r1, [r6, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005cf2:	b130      	cbz	r0, 8005d02 <HAL_DMA_Abort_IT+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cf4:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cf6:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005cfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cfe:	6002      	str	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d00:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8005d02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8005d04:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8005d06:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005d08:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005d0c:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8005d10:	b11a      	cbz	r2, 8005d1a <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8005d12:	4618      	mov	r0, r3
 8005d14:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8005d16:	4620      	mov	r0, r4
}
 8005d18:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005d1a:	4610      	mov	r0, r2
}
 8005d1c:	bd70      	pop	{r4, r5, r6, pc}
 8005d1e:	bf00      	nop

08005d20 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005d20:	2800      	cmp	r0, #0
 8005d22:	f000 8143 	beq.w	8005fac <HAL_FDCAN_Init+0x28c>
{
 8005d26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005d2a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8005d2e:	4604      	mov	r4, r0
 8005d30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d073      	beq.n	8005e20 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005d38:	6822      	ldr	r2, [r4, #0]
 8005d3a:	6993      	ldr	r3, [r2, #24]
 8005d3c:	f023 0310 	bic.w	r3, r3, #16
 8005d40:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d42:	f7fe feef 	bl	8004b24 <HAL_GetTick>
 8005d46:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005d48:	e004      	b.n	8005d54 <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005d4a:	f7fe feeb 	bl	8004b24 <HAL_GetTick>
 8005d4e:	1b43      	subs	r3, r0, r5
 8005d50:	2b0a      	cmp	r3, #10
 8005d52:	d85b      	bhi.n	8005e0c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	699a      	ldr	r2, [r3, #24]
 8005d58:	0712      	lsls	r2, r2, #28
 8005d5a:	d4f6      	bmi.n	8005d4a <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005d5c:	699a      	ldr	r2, [r3, #24]
 8005d5e:	f042 0201 	orr.w	r2, r2, #1
 8005d62:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d64:	f7fe fede 	bl	8004b24 <HAL_GetTick>
 8005d68:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005d6a:	e004      	b.n	8005d76 <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005d6c:	f7fe feda 	bl	8004b24 <HAL_GetTick>
 8005d70:	1b40      	subs	r0, r0, r5
 8005d72:	280a      	cmp	r0, #10
 8005d74:	d84a      	bhi.n	8005e0c <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005d76:	6822      	ldr	r2, [r4, #0]
 8005d78:	6993      	ldr	r3, [r2, #24]
 8005d7a:	07db      	lsls	r3, r3, #31
 8005d7c:	d5f6      	bpl.n	8005d6c <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005d7e:	6993      	ldr	r3, [r2, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005d80:	4993      	ldr	r1, [pc, #588]	; (8005fd0 <HAL_FDCAN_Init+0x2b0>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005d82:	f043 0302 	orr.w	r3, r3, #2
  if (hfdcan->Instance == FDCAN1)
 8005d86:	428a      	cmp	r2, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005d88:	6193      	str	r3, [r2, #24]
  if (hfdcan->Instance == FDCAN1)
 8005d8a:	f000 810b 	beq.w	8005fa4 <HAL_FDCAN_Init+0x284>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005d8e:	7c23      	ldrb	r3, [r4, #16]
 8005d90:	2b01      	cmp	r3, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d92:	6993      	ldr	r3, [r2, #24]
 8005d94:	bf0c      	ite	eq
 8005d96:	f023 0340 	biceq.w	r3, r3, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d9a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8005d9e:	6193      	str	r3, [r2, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005da0:	7c63      	ldrb	r3, [r4, #17]
 8005da2:	2b01      	cmp	r3, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005da4:	6993      	ldr	r3, [r2, #24]
 8005da6:	bf0c      	ite	eq
 8005da8:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005dac:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
 8005db0:	6193      	str	r3, [r2, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005db2:	7ca3      	ldrb	r3, [r4, #18]
 8005db4:	2b01      	cmp	r3, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005db6:	6993      	ldr	r3, [r2, #24]
 8005db8:	bf0c      	ite	eq
 8005dba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005dbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005dc2:	6193      	str	r3, [r2, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005dc4:	6993      	ldr	r3, [r2, #24]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005dc6:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005dca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dce:	432b      	orrs	r3, r5
 8005dd0:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005dd2:	6993      	ldr	r3, [r2, #24]
 8005dd4:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 8005dd8:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005dda:	6913      	ldr	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005ddc:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005dde:	f023 0310 	bic.w	r3, r3, #16
 8005de2:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005de4:	d021      	beq.n	8005e2a <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005de6:	b321      	cbz	r1, 8005e32 <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005de8:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005dea:	6993      	ldr	r3, [r2, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005dec:	f000 80ec 	beq.w	8005fc8 <HAL_FDCAN_Init+0x2a8>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005df4:	6193      	str	r3, [r2, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005df6:	6913      	ldr	r3, [r2, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005df8:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005dfa:	f043 0310 	orr.w	r3, r3, #16
 8005dfe:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005e00:	d117      	bne.n	8005e32 <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005e02:	6993      	ldr	r3, [r2, #24]
 8005e04:	f043 0320 	orr.w	r3, r3, #32
 8005e08:	6193      	str	r3, [r2, #24]
 8005e0a:	e012      	b.n	8005e32 <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e0c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e0e:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e10:	f043 0301 	orr.w	r3, r3, #1
 8005e14:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e16:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8005e1a:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8005e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8005e20:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8005e24:	f7fb fff6 	bl	8001e14 <HAL_FDCAN_MspInit>
 8005e28:	e786      	b.n	8005d38 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005e2a:	6993      	ldr	r3, [r2, #24]
 8005e2c:	f043 0304 	orr.w	r3, r3, #4
 8005e30:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e32:	e9d4 1306 	ldrd	r1, r3, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e36:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e38:	6a20      	ldr	r0, [r4, #32]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e3a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e3c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e3e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e42:	6961      	ldr	r1, [r4, #20]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e44:	3801      	subs	r0, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e46:	4303      	orrs	r3, r0
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e48:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005e4e:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e52:	61d3      	str	r3, [r2, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005e54:	d10e      	bne.n	8005e74 <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005e56:	e9d4 530b 	ldrd	r5, r3, [r4, #44]	; 0x2c
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005e5a:	e9d4 1009 	ldrd	r1, r0, [r4, #36]	; 0x24
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005e62:	3d01      	subs	r5, #1
 8005e64:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005e68:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005e6a:	4303      	orrs	r3, r0
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005e6c:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005e6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005e72:	60d3      	str	r3, [r2, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005e74:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8005e78:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005e7a:	4956      	ldr	r1, [pc, #344]	; (8005fd4 <HAL_FDCAN_Init+0x2b4>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005e7c:	4303      	orrs	r3, r0
  if (hfdcan->Instance == FDCAN2)
 8005e7e:	428a      	cmp	r2, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005e80:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 8005e84:	f000 8094 	beq.w	8005fb0 <HAL_FDCAN_Init+0x290>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005e88:	4d53      	ldr	r5, [pc, #332]	; (8005fd8 <HAL_FDCAN_Init+0x2b8>)
 8005e8a:	4854      	ldr	r0, [pc, #336]	; (8005fdc <HAL_FDCAN_Init+0x2bc>)
 8005e8c:	4b54      	ldr	r3, [pc, #336]	; (8005fe0 <HAL_FDCAN_Init+0x2c0>)
 8005e8e:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8005ffc <HAL_FDCAN_Init+0x2dc>
 8005e92:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8006000 <HAL_FDCAN_Init+0x2e0>
 8005e96:	4f53      	ldr	r7, [pc, #332]	; (8005fe4 <HAL_FDCAN_Init+0x2c4>)
 8005e98:	f8df c168 	ldr.w	ip, [pc, #360]	; 8006004 <HAL_FDCAN_Init+0x2e4>
 8005e9c:	f8df e168 	ldr.w	lr, [pc, #360]	; 8006008 <HAL_FDCAN_Init+0x2e8>
 8005ea0:	f8df 9168 	ldr.w	r9, [pc, #360]	; 800600c <HAL_FDCAN_Init+0x2ec>
 8005ea4:	4e50      	ldr	r6, [pc, #320]	; (8005fe8 <HAL_FDCAN_Init+0x2c8>)
 8005ea6:	42aa      	cmp	r2, r5
 8005ea8:	f501 4186 	add.w	r1, r1, #17152	; 0x4300
 8005eac:	f505 5561 	add.w	r5, r5, #14400	; 0x3840
 8005eb0:	f101 0150 	add.w	r1, r1, #80	; 0x50
 8005eb4:	bf18      	it	ne
 8005eb6:	4607      	movne	r7, r0
 8005eb8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005ebc:	f100 00d8 	add.w	r0, r0, #216	; 0xd8
 8005ec0:	bf18      	it	ne
 8005ec2:	4698      	movne	r8, r3
 8005ec4:	f1a3 03b0 	sub.w	r3, r3, #176	; 0xb0
 8005ec8:	bf03      	ittte	eq
 8005eca:	46c6      	moveq	lr, r8
 8005ecc:	46d4      	moveq	ip, sl
 8005ece:	4688      	moveq	r8, r1
 8005ed0:	46a9      	movne	r9, r5
 8005ed2:	f1a1 01b0 	sub.w	r1, r1, #176	; 0xb0
 8005ed6:	bf1c      	itt	ne
 8005ed8:	4606      	movne	r6, r0
 8005eda:	4619      	movne	r1, r3

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005edc:	f8d2 0080 	ldr.w	r0, [r2, #128]	; 0x80
 8005ee0:	6b63      	ldr	r3, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005ee2:	6421      	str	r1, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005ee4:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 8005ee8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8005eec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005ef0:	f8d2 5080 	ldr.w	r5, [r2, #128]	; 0x80
 8005ef4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005ef6:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005efa:	1e70      	subs	r0, r6, #1
 8005efc:	1a40      	subs	r0, r0, r1
 8005efe:	f025 6970 	bic.w	r9, r5, #251658240	; 0xf000000
 8005f02:	0885      	lsrs	r5, r0, #2
 8005f04:	ea49 6303 	orr.w	r3, r9, r3, lsl #24
 8005f08:	3501      	adds	r5, #1
 8005f0a:	f101 0901 	add.w	r9, r1, #1
 8005f0e:	454e      	cmp	r6, r9
 8005f10:	bf38      	it	cc
 8005f12:	2501      	movcc	r5, #1
 8005f14:	2817      	cmp	r0, #23
 8005f16:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005f1a:	e9c4 8e12 	strd	r8, lr, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005f1e:	e9c4 c714 	strd	ip, r7, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f22:	f3c1 0380 	ubfx	r3, r1, #2, #1
 8005f26:	d91a      	bls.n	8005f5e <HAL_FDCAN_Init+0x23e>
 8005f28:	454e      	cmp	r6, r9
 8005f2a:	bf2c      	ite	cs
 8005f2c:	2200      	movcs	r2, #0
 8005f2e:	2201      	movcc	r2, #1
 8005f30:	b9aa      	cbnz	r2, 8005f5e <HAL_FDCAN_Init+0x23e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f32:	460f      	mov	r7, r1
 8005f34:	b10b      	cbz	r3, 8005f3a <HAL_FDCAN_Init+0x21a>
 8005f36:	f847 2b04 	str.w	r2, [r7], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f3a:	1aed      	subs	r5, r5, r3
 8005f3c:	086a      	lsrs	r2, r5, #1
 8005f3e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005f42:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f46:	2000      	movs	r0, #0
 8005f48:	2100      	movs	r1, #0
 8005f4a:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d1fb      	bne.n	8005f4a <HAL_FDCAN_Init+0x22a>
 8005f52:	f025 0301 	bic.w	r3, r5, #1
 8005f56:	429d      	cmp	r5, r3
 8005f58:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 8005f5c:	d01a      	beq.n	8005f94 <HAL_FDCAN_Init+0x274>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f5e:	460a      	mov	r2, r1
 8005f60:	2300      	movs	r3, #0
 8005f62:	f842 3b04 	str.w	r3, [r2], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f66:	4296      	cmp	r6, r2
 8005f68:	d914      	bls.n	8005f94 <HAL_FDCAN_Init+0x274>
 8005f6a:	f101 0208 	add.w	r2, r1, #8
 8005f6e:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f70:	604b      	str	r3, [r1, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f72:	d90f      	bls.n	8005f94 <HAL_FDCAN_Init+0x274>
 8005f74:	f101 020c 	add.w	r2, r1, #12
 8005f78:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f7a:	608b      	str	r3, [r1, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f7c:	d90a      	bls.n	8005f94 <HAL_FDCAN_Init+0x274>
 8005f7e:	f101 0210 	add.w	r2, r1, #16
 8005f82:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f84:	60cb      	str	r3, [r1, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005f86:	d905      	bls.n	8005f94 <HAL_FDCAN_Init+0x274>
 8005f88:	f101 0214 	add.w	r2, r1, #20
 8005f8c:	4296      	cmp	r6, r2
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005f8e:	610b      	str	r3, [r1, #16]
 8005f90:	bf88      	it	hi
 8005f92:	614b      	strhi	r3, [r1, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 8005f94:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005f96:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005f98:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005f9a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8005f9e:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8005fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005fa4:	4b11      	ldr	r3, [pc, #68]	; (8005fec <HAL_FDCAN_Init+0x2cc>)
 8005fa6:	6861      	ldr	r1, [r4, #4]
 8005fa8:	6019      	str	r1, [r3, #0]
 8005faa:	e6f0      	b.n	8005d8e <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 8005fac:	2001      	movs	r0, #1
}
 8005fae:	4770      	bx	lr
 8005fb0:	4f0f      	ldr	r7, [pc, #60]	; (8005ff0 <HAL_FDCAN_Init+0x2d0>)
 8005fb2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8006010 <HAL_FDCAN_Init+0x2f0>
 8005fb6:	f8df e05c 	ldr.w	lr, [pc, #92]	; 8006014 <HAL_FDCAN_Init+0x2f4>
 8005fba:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8006018 <HAL_FDCAN_Init+0x2f8>
 8005fbe:	f8df 905c 	ldr.w	r9, [pc, #92]	; 800601c <HAL_FDCAN_Init+0x2fc>
 8005fc2:	4e0c      	ldr	r6, [pc, #48]	; (8005ff4 <HAL_FDCAN_Init+0x2d4>)
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005fc4:	490c      	ldr	r1, [pc, #48]	; (8005ff8 <HAL_FDCAN_Init+0x2d8>)
 8005fc6:	e789      	b.n	8005edc <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005fc8:	f043 0320 	orr.w	r3, r3, #32
 8005fcc:	6193      	str	r3, [r2, #24]
 8005fce:	e730      	b.n	8005e32 <HAL_FDCAN_Init+0x112>
 8005fd0:	40006400 	.word	0x40006400
 8005fd4:	40006800 	.word	0x40006800
 8005fd8:	40006c00 	.word	0x40006c00
 8005fdc:	4000a678 	.word	0x4000a678
 8005fe0:	4000a4b0 	.word	0x4000a4b0
 8005fe4:	4000ad18 	.word	0x4000ad18
 8005fe8:	4000adf0 	.word	0x4000adf0
 8005fec:	40006500 	.word	0x40006500
 8005ff0:	4000a9c8 	.word	0x4000a9c8
 8005ff4:	4000aaa0 	.word	0x4000aaa0
 8005ff8:	4000a750 	.word	0x4000a750
 8005ffc:	4000ac28 	.word	0x4000ac28
 8006000:	4000ad00 	.word	0x4000ad00
 8006004:	4000a660 	.word	0x4000a660
 8006008:	4000a588 	.word	0x4000a588
 800600c:	4000ab10 	.word	0x4000ab10
 8006010:	4000a9b0 	.word	0x4000a9b0
 8006014:	4000a8d8 	.word	0x4000a8d8
 8006018:	4000a800 	.word	0x4000a800
 800601c:	4000a7c0 	.word	0x4000a7c0

08006020 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006020:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006024:	3b01      	subs	r3, #1
 8006026:	2b01      	cmp	r3, #1
 8006028:	d905      	bls.n	8006036 <HAL_FDCAN_ConfigFilter+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800602a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800602c:	f043 0302 	orr.w	r3, r3, #2
 8006030:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8006032:	2001      	movs	r0, #1
}
 8006034:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006036:	680b      	ldr	r3, [r1, #0]
{
 8006038:	b470      	push	{r4, r5, r6}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800603a:	b983      	cbnz	r3, 800605e <HAL_FDCAN_ConfigFilter+0x3e>
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800603c:	e9d1 6202 	ldrd	r6, r2, [r1, #8]
 8006040:	694d      	ldr	r5, [r1, #20]
      *FilterAddress = FilterElementW1;
 8006042:	6c04      	ldr	r4, [r0, #64]	; 0x40
                         (sFilterConfig->FilterID1 << 16U)    |
 8006044:	6908      	ldr	r0, [r1, #16]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006046:	6849      	ldr	r1, [r1, #4]
                         (sFilterConfig->FilterConfig << 27U) |
 8006048:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800604a:	ea42 7286 	orr.w	r2, r2, r6, lsl #30
 800604e:	432a      	orrs	r2, r5
 8006050:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
      *FilterAddress = FilterElementW1;
 8006054:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    return HAL_OK;
 8006058:	4618      	mov	r0, r3
}
 800605a:	bc70      	pop	{r4, r5, r6}
 800605c:	4770      	bx	lr
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800605e:	e9d1 6203 	ldrd	r6, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006062:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8006064:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006066:	688d      	ldr	r5, [r1, #8]
 8006068:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800606a:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800606e:	ea42 7246 	orr.w	r2, r2, r6, lsl #29
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006072:	ea43 7385 	orr.w	r3, r3, r5, lsl #30
      *FilterAddress = FilterElementW1;
 8006076:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 800607a:	2000      	movs	r0, #0
}
 800607c:	bc70      	pop	{r4, r5, r6}
      *FilterAddress = FilterElementW2;
 800607e:	604b      	str	r3, [r1, #4]
}
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop

08006084 <HAL_FDCAN_ConfigGlobalFilter>:
{
 8006084:	b470      	push	{r4, r5, r6}
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006086:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
 800608a:	2e01      	cmp	r6, #1
 800608c:	d006      	beq.n	800609c <HAL_FDCAN_ConfigGlobalFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800608e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006090:	f043 0304 	orr.w	r3, r3, #4
 8006094:	6603      	str	r3, [r0, #96]	; 0x60
}
 8006096:	bc70      	pop	{r4, r5, r6}
    return HAL_ERROR;
 8006098:	2001      	movs	r0, #1
}
 800609a:	4770      	bx	lr
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800609c:	6806      	ldr	r6, [r0, #0]
 800609e:	4615      	mov	r5, r2
 80060a0:	9a03      	ldr	r2, [sp, #12]
 80060a2:	f8d6 0080 	ldr.w	r0, [r6, #128]	; 0x80
 80060a6:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
 80060aa:	ea43 0285 	orr.w	r2, r3, r5, lsl #2
 80060ae:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 80060b2:	f020 033f 	bic.w	r3, r0, #63	; 0x3f
 80060b6:	4319      	orrs	r1, r3
 80060b8:	f8c6 1080 	str.w	r1, [r6, #128]	; 0x80
    return HAL_OK;
 80060bc:	2000      	movs	r0, #0
}
 80060be:	bc70      	pop	{r4, r5, r6}
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop

080060c4 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80060c4:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 80060c8:	2a01      	cmp	r2, #1
{
 80060ca:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80060cc:	d005      	beq.n	80060da <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80060ce:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80060d0:	f042 0204 	orr.w	r2, r2, #4
 80060d4:	6602      	str	r2, [r0, #96]	; 0x60
    return HAL_ERROR;
 80060d6:	2001      	movs	r0, #1
}
 80060d8:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80060da:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80060dc:	2202      	movs	r2, #2
 80060de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80060e2:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80060e4:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80060e6:	f022 0201 	bic.w	r2, r2, #1
 80060ea:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 80060ec:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80060ee:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop

080060f4 <HAL_FDCAN_GetRxMessage>:
{
 80060f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80060f6:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80060fa:	2c02      	cmp	r4, #2
 80060fc:	d10c      	bne.n	8006118 <HAL_FDCAN_GetRxMessage+0x24>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80060fe:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006100:	6806      	ldr	r6, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006102:	d00f      	beq.n	8006124 <HAL_FDCAN_GetRxMessage+0x30>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006104:	f8d6 4098 	ldr.w	r4, [r6, #152]	; 0x98
 8006108:	0724      	lsls	r4, r4, #28
 800610a:	d15c      	bne.n	80061c6 <HAL_FDCAN_GetRxMessage+0xd2>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800610c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800610e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006112:	6603      	str	r3, [r0, #96]	; 0x60
        return HAL_ERROR;
 8006114:	2001      	movs	r0, #1
}
 8006116:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006118:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800611a:	f043 0308 	orr.w	r3, r3, #8
 800611e:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8006120:	2001      	movs	r0, #1
}
 8006122:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006124:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
 8006128:	0725      	lsls	r5, r4, #28
 800612a:	d0ef      	beq.n	800610c <HAL_FDCAN_GetRxMessage+0x18>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800612c:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006130:	6c87      	ldr	r7, [r0, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006132:	f3c4 2e01 	ubfx	lr, r4, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006136:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 800613a:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800613e:	683c      	ldr	r4, [r7, #0]
 8006140:	f004 4480 	and.w	r4, r4, #1073741824	; 0x40000000
 8006144:	6054      	str	r4, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006146:	2c00      	cmp	r4, #0
 8006148:	d14c      	bne.n	80061e4 <HAL_FDCAN_GetRxMessage+0xf0>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800614a:	683c      	ldr	r4, [r7, #0]
 800614c:	f3c4 448a 	ubfx	r4, r4, #18, #11
 8006150:	6014      	str	r4, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006152:	683c      	ldr	r4, [r7, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006154:	f8df c094 	ldr.w	ip, [pc, #148]	; 80061ec <HAL_FDCAN_GetRxMessage+0xf8>
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006158:	f004 5400 	and.w	r4, r4, #536870912	; 0x20000000
 800615c:	6094      	str	r4, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800615e:	683c      	ldr	r4, [r7, #0]
 8006160:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
 8006164:	6114      	str	r4, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006166:	88bc      	ldrh	r4, [r7, #4]
 8006168:	61d4      	str	r4, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800616a:	687c      	ldr	r4, [r7, #4]
 800616c:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8006170:	60d4      	str	r4, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006172:	687d      	ldr	r5, [r7, #4]
 8006174:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
 8006178:	6155      	str	r5, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800617a:	687d      	ldr	r5, [r7, #4]
 800617c:	f405 1500 	and.w	r5, r5, #2097152	; 0x200000
 8006180:	6195      	str	r5, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006182:	79fd      	ldrb	r5, [r7, #7]
 8006184:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006188:	0c24      	lsrs	r4, r4, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800618a:	6215      	str	r5, [r2, #32]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800618c:	687d      	ldr	r5, [r7, #4]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800618e:	f81c 4004 	ldrb.w	r4, [ip, r4]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006192:	0fed      	lsrs	r5, r5, #31
 8006194:	6255      	str	r5, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006196:	b174      	cbz	r4, 80061b6 <HAL_FDCAN_GetRxMessage+0xc2>
 8006198:	1e5d      	subs	r5, r3, #1
 800619a:	1dfc      	adds	r4, r7, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 800619c:	4623      	mov	r3, r4
 800619e:	f814 6f01 	ldrb.w	r6, [r4, #1]!
 80061a2:	f805 6f01 	strb.w	r6, [r5, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80061a6:	89d6      	ldrh	r6, [r2, #14]
 80061a8:	3b06      	subs	r3, #6
 80061aa:	f81c 6006 	ldrb.w	r6, [ip, r6]
 80061ae:	1bdb      	subs	r3, r3, r7
 80061b0:	429e      	cmp	r6, r3
 80061b2:	d8f3      	bhi.n	800619c <HAL_FDCAN_GetRxMessage+0xa8>
 80061b4:	6806      	ldr	r6, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80061b6:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 80061b8:	bf0c      	ite	eq
 80061ba:	f8c6 e094 	streq.w	lr, [r6, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 80061be:	f8c6 e09c 	strne.w	lr, [r6, #156]	; 0x9c
    return HAL_OK;
 80061c2:	2000      	movs	r0, #0
}
 80061c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80061c6:	f8d6 4098 	ldr.w	r4, [r6, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80061ca:	6cc7      	ldr	r7, [r0, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80061cc:	f3c4 2e01 	ubfx	lr, r4, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80061d0:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 80061d4:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80061d8:	683c      	ldr	r4, [r7, #0]
 80061da:	f004 4480 	and.w	r4, r4, #1073741824	; 0x40000000
 80061de:	6054      	str	r4, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80061e0:	2c00      	cmp	r4, #0
 80061e2:	d0b2      	beq.n	800614a <HAL_FDCAN_GetRxMessage+0x56>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80061e4:	683c      	ldr	r4, [r7, #0]
 80061e6:	f024 4460 	bic.w	r4, r4, #3758096384	; 0xe0000000
 80061ea:	e7b1      	b.n	8006150 <HAL_FDCAN_GetRxMessage+0x5c>
 80061ec:	0800f7c8 	.word	0x0800f7c8

080061f0 <HAL_FDCAN_ActivateNotification>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80061f0:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80061f4:	3b01      	subs	r3, #1
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d905      	bls.n	8006206 <HAL_FDCAN_ActivateNotification+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80061fa:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80061fc:	f043 0302 	orr.w	r3, r3, #2
 8006200:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8006202:	2001      	movs	r0, #1
}
 8006204:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006206:	6803      	ldr	r3, [r0, #0]
{
 8006208:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800620a:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 800620e:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006210:	d03d      	beq.n	800628e <HAL_FDCAN_ActivateNotification+0x9e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006212:	07c4      	lsls	r4, r0, #31
 8006214:	d43b      	bmi.n	800628e <HAL_FDCAN_ActivateNotification+0x9e>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006216:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8006218:	f044 0401 	orr.w	r4, r4, #1
 800621c:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800621e:	b1cd      	cbz	r5, 8006254 <HAL_FDCAN_ActivateNotification+0x64>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006220:	07c5      	lsls	r5, r0, #31
 8006222:	d517      	bpl.n	8006254 <HAL_FDCAN_ActivateNotification+0x64>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006224:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8006226:	f040 0002 	orr.w	r0, r0, #2
 800622a:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800622c:	060c      	lsls	r4, r1, #24
 800622e:	d504      	bpl.n	800623a <HAL_FDCAN_ActivateNotification+0x4a>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006230:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8006234:	4310      	orrs	r0, r2
 8006236:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800623a:	05c8      	lsls	r0, r1, #23
 800623c:	d504      	bpl.n	8006248 <HAL_FDCAN_ActivateNotification+0x58>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800623e:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8006242:	4302      	orrs	r2, r0
 8006244:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006248:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800624a:	4311      	orrs	r1, r2
    return HAL_OK;
 800624c:	2000      	movs	r0, #0
}
 800624e:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006250:	6559      	str	r1, [r3, #84]	; 0x54
}
 8006252:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006254:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006258:	d001      	beq.n	800625e <HAL_FDCAN_ActivateNotification+0x6e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800625a:	0784      	lsls	r4, r0, #30
 800625c:	d4e2      	bmi.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
 800625e:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8006262:	d131      	bne.n	80062c8 <HAL_FDCAN_ActivateNotification+0xd8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006264:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006268:	d001      	beq.n	800626e <HAL_FDCAN_ActivateNotification+0x7e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800626a:	0704      	lsls	r4, r0, #28
 800626c:	d4da      	bmi.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
 800626e:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8006272:	d001      	beq.n	8006278 <HAL_FDCAN_ActivateNotification+0x88>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006274:	06c5      	lsls	r5, r0, #27
 8006276:	d4d5      	bmi.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
 8006278:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 800627c:	d001      	beq.n	8006282 <HAL_FDCAN_ActivateNotification+0x92>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800627e:	0684      	lsls	r4, r0, #26
 8006280:	d4d0      	bmi.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
 8006282:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006286:	d0d1      	beq.n	800622c <HAL_FDCAN_ActivateNotification+0x3c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006288:	0645      	lsls	r5, r0, #25
 800628a:	d5cf      	bpl.n	800622c <HAL_FDCAN_ActivateNotification+0x3c>
 800628c:	e7ca      	b.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800628e:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006292:	d001      	beq.n	8006298 <HAL_FDCAN_ActivateNotification+0xa8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006294:	0784      	lsls	r4, r0, #30
 8006296:	d5be      	bpl.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
 8006298:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 800629c:	d117      	bne.n	80062ce <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800629e:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80062a2:	d001      	beq.n	80062a8 <HAL_FDCAN_ActivateNotification+0xb8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80062a4:	0704      	lsls	r4, r0, #28
 80062a6:	d5b6      	bpl.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
 80062a8:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80062ac:	d001      	beq.n	80062b2 <HAL_FDCAN_ActivateNotification+0xc2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80062ae:	06c4      	lsls	r4, r0, #27
 80062b0:	d5b1      	bpl.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
 80062b2:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 80062b6:	d001      	beq.n	80062bc <HAL_FDCAN_ActivateNotification+0xcc>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80062b8:	0684      	lsls	r4, r0, #26
 80062ba:	d5ac      	bpl.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
 80062bc:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 80062c0:	d0ad      	beq.n	800621e <HAL_FDCAN_ActivateNotification+0x2e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80062c2:	0644      	lsls	r4, r0, #25
 80062c4:	d4ab      	bmi.n	800621e <HAL_FDCAN_ActivateNotification+0x2e>
 80062c6:	e7a6      	b.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80062c8:	0745      	lsls	r5, r0, #29
 80062ca:	d4ab      	bmi.n	8006224 <HAL_FDCAN_ActivateNotification+0x34>
 80062cc:	e7ca      	b.n	8006264 <HAL_FDCAN_ActivateNotification+0x74>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80062ce:	0744      	lsls	r4, r0, #29
 80062d0:	d5a1      	bpl.n	8006216 <HAL_FDCAN_ActivateNotification+0x26>
 80062d2:	e7e4      	b.n	800629e <HAL_FDCAN_ActivateNotification+0xae>

080062d4 <HAL_FDCAN_TxEventFifoCallback>:
}
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop

080062d8 <HAL_FDCAN_RxFifo0Callback>:
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop

080062dc <HAL_FDCAN_RxFifo1Callback>:
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <HAL_FDCAN_TxFifoEmptyCallback>:
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop

080062e4 <HAL_FDCAN_TxBufferCompleteCallback>:
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop

080062e8 <HAL_FDCAN_TxBufferAbortCallback>:
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop

080062ec <HAL_FDCAN_TimestampWraparoundCallback>:
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop

080062f0 <HAL_FDCAN_TimeoutOccurredCallback>:
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop

080062f4 <HAL_FDCAN_HighPriorityMessageCallback>:
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop

080062f8 <HAL_FDCAN_ErrorCallback>:
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop

080062fc <HAL_FDCAN_ErrorStatusCallback>:
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop

08006300 <HAL_FDCAN_IRQHandler>:
{
 8006300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006304:	6803      	ldr	r3, [r0, #0]
 8006306:	f8d3 9050 	ldr.w	r9, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800630a:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800630e:	f8d3 8050 	ldr.w	r8, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006312:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006314:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006316:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006318:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 800631a:	f8d3 c054 	ldr.w	ip, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800631e:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006320:	ea08 0801 	and.w	r8, r8, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006324:	4017      	ands	r7, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006326:	6d59      	ldr	r1, [r3, #84]	; 0x54
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006328:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800632a:	ea09 090e 	and.w	r9, r9, lr
  Errors &= hfdcan->Instance->IE;
 800632e:	ea05 050c 	and.w	r5, r5, ip
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006332:	400e      	ands	r6, r1
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006334:	0652      	lsls	r2, r2, #25
{
 8006336:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006338:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 800633c:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006340:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8006344:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006348:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800634c:	d502      	bpl.n	8006354 <HAL_FDCAN_IRQHandler+0x54>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800634e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006350:	0651      	lsls	r1, r2, #25
 8006352:	d473      	bmi.n	800643c <HAL_FDCAN_IRQHandler+0x13c>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006354:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006356:	05d2      	lsls	r2, r2, #23
 8006358:	d502      	bpl.n	8006360 <HAL_FDCAN_IRQHandler+0x60>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800635a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800635c:	05d0      	lsls	r0, r2, #23
 800635e:	d45d      	bmi.n	800641c <HAL_FDCAN_IRQHandler+0x11c>
  if (TxEventFifoITs != 0U)
 8006360:	f1b9 0f00 	cmp.w	r9, #0
 8006364:	d14a      	bne.n	80063fc <HAL_FDCAN_IRQHandler+0xfc>
  if (RxFifo0ITs != 0U)
 8006366:	f1b8 0f00 	cmp.w	r8, #0
 800636a:	d137      	bne.n	80063dc <HAL_FDCAN_IRQHandler+0xdc>
  if (RxFifo1ITs != 0U)
 800636c:	2f00      	cmp	r7, #0
 800636e:	d13e      	bne.n	80063ee <HAL_FDCAN_IRQHandler+0xee>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8006370:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006372:	0591      	lsls	r1, r2, #22
 8006374:	d502      	bpl.n	800637c <HAL_FDCAN_IRQHandler+0x7c>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006376:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006378:	0592      	lsls	r2, r2, #22
 800637a:	d475      	bmi.n	8006468 <HAL_FDCAN_IRQHandler+0x168>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800637c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800637e:	0617      	lsls	r7, r2, #24
 8006380:	d502      	bpl.n	8006388 <HAL_FDCAN_IRQHandler+0x88>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006382:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006384:	0610      	lsls	r0, r2, #24
 8006386:	d477      	bmi.n	8006478 <HAL_FDCAN_IRQHandler+0x178>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8006388:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800638a:	0491      	lsls	r1, r2, #18
 800638c:	d502      	bpl.n	8006394 <HAL_FDCAN_IRQHandler+0x94>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800638e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006390:	0492      	lsls	r2, r2, #18
 8006392:	d459      	bmi.n	8006448 <HAL_FDCAN_IRQHandler+0x148>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006394:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006396:	0417      	lsls	r7, r2, #16
 8006398:	d502      	bpl.n	80063a0 <HAL_FDCAN_IRQHandler+0xa0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800639a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800639c:	0410      	lsls	r0, r2, #16
 800639e:	d45b      	bmi.n	8006458 <HAL_FDCAN_IRQHandler+0x158>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80063a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063a2:	0451      	lsls	r1, r2, #17
 80063a4:	d509      	bpl.n	80063ba <HAL_FDCAN_IRQHandler+0xba>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80063a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063a8:	0452      	lsls	r2, r2, #17
 80063aa:	d506      	bpl.n	80063ba <HAL_FDCAN_IRQHandler+0xba>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80063ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063b0:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80063b2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80063b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80063b8:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 80063ba:	b94e      	cbnz	r6, 80063d0 <HAL_FDCAN_IRQHandler+0xd0>
  if (Errors != 0U)
 80063bc:	b125      	cbz	r5, 80063c8 <HAL_FDCAN_IRQHandler+0xc8>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 80063c2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063c4:	431d      	orrs	r5, r3
 80063c6:	6625      	str	r5, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80063c8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063ca:	bb13      	cbnz	r3, 8006412 <HAL_FDCAN_IRQHandler+0x112>
}
 80063cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80063d0:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80063d2:	4631      	mov	r1, r6
 80063d4:	4620      	mov	r0, r4
 80063d6:	f7ff ff91 	bl	80062fc <HAL_FDCAN_ErrorStatusCallback>
 80063da:	e7ef      	b.n	80063bc <HAL_FDCAN_IRQHandler+0xbc>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80063dc:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80063e0:	4641      	mov	r1, r8
 80063e2:	4620      	mov	r0, r4
 80063e4:	f7ff ff78 	bl	80062d8 <HAL_FDCAN_RxFifo0Callback>
 80063e8:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 80063ea:	2f00      	cmp	r7, #0
 80063ec:	d0c0      	beq.n	8006370 <HAL_FDCAN_IRQHandler+0x70>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80063ee:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80063f0:	4639      	mov	r1, r7
 80063f2:	4620      	mov	r0, r4
 80063f4:	f7ff ff72 	bl	80062dc <HAL_FDCAN_RxFifo1Callback>
 80063f8:	6823      	ldr	r3, [r4, #0]
 80063fa:	e7b9      	b.n	8006370 <HAL_FDCAN_IRQHandler+0x70>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80063fc:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006400:	4649      	mov	r1, r9
 8006402:	4620      	mov	r0, r4
 8006404:	f7ff ff66 	bl	80062d4 <HAL_FDCAN_TxEventFifoCallback>
 8006408:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 800640a:	f1b8 0f00 	cmp.w	r8, #0
 800640e:	d0ad      	beq.n	800636c <HAL_FDCAN_IRQHandler+0x6c>
 8006410:	e7e4      	b.n	80063dc <HAL_FDCAN_IRQHandler+0xdc>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006412:	4620      	mov	r0, r4
 8006414:	f7ff ff70 	bl	80062f8 <HAL_FDCAN_ErrorCallback>
}
 8006418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800641c:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006420:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006424:	f44f 7280 	mov.w	r2, #256	; 0x100
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006428:	4001      	ands	r1, r0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800642a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800642c:	4620      	mov	r0, r4
 800642e:	f7ff ff5b 	bl	80062e8 <HAL_FDCAN_TxBufferAbortCallback>
 8006432:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8006434:	f1b9 0f00 	cmp.w	r9, #0
 8006438:	d095      	beq.n	8006366 <HAL_FDCAN_IRQHandler+0x66>
 800643a:	e7df      	b.n	80063fc <HAL_FDCAN_IRQHandler+0xfc>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800643c:	2240      	movs	r2, #64	; 0x40
 800643e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006440:	f7ff ff58 	bl	80062f4 <HAL_FDCAN_HighPriorityMessageCallback>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	e785      	b.n	8006354 <HAL_FDCAN_IRQHandler+0x54>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006448:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800644c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800644e:	4620      	mov	r0, r4
 8006450:	f7ff ff4c 	bl	80062ec <HAL_FDCAN_TimestampWraparoundCallback>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	e79d      	b.n	8006394 <HAL_FDCAN_IRQHandler+0x94>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006458:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800645c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800645e:	4620      	mov	r0, r4
 8006460:	f7ff ff46 	bl	80062f0 <HAL_FDCAN_TimeoutOccurredCallback>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	e79b      	b.n	80063a0 <HAL_FDCAN_IRQHandler+0xa0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006468:	f44f 7200 	mov.w	r2, #512	; 0x200
 800646c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800646e:	4620      	mov	r0, r4
 8006470:	f7ff ff36 	bl	80062e0 <HAL_FDCAN_TxFifoEmptyCallback>
 8006474:	6823      	ldr	r3, [r4, #0]
 8006476:	e781      	b.n	800637c <HAL_FDCAN_IRQHandler+0x7c>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006478:	f8d3 00d4 	ldr.w	r0, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800647c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006480:	2280      	movs	r2, #128	; 0x80
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006482:	4001      	ands	r1, r0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006484:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006486:	4620      	mov	r0, r4
 8006488:	f7ff ff2c 	bl	80062e4 <HAL_FDCAN_TxBufferCompleteCallback>
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	e77b      	b.n	8006388 <HAL_FDCAN_IRQHandler+0x88>

08006490 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006494:	f8df 9150 	ldr.w	r9, [pc, #336]	; 80065e8 <HAL_FLASH_Program+0x158>
 8006498:	f899 4000 	ldrb.w	r4, [r9]
 800649c:	2c01      	cmp	r4, #1
 800649e:	d04f      	beq.n	8006540 <HAL_FLASH_Program+0xb0>
 80064a0:	469b      	mov	fp, r3
 80064a2:	2301      	movs	r3, #1
 80064a4:	4682      	mov	sl, r0
 80064a6:	460f      	mov	r7, r1
 80064a8:	4690      	mov	r8, r2
 80064aa:	f889 3000 	strb.w	r3, [r9]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80064ae:	f7fe fb39 	bl	8004b24 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064b2:	4e4c      	ldr	r6, [pc, #304]	; (80065e4 <HAL_FLASH_Program+0x154>)
  uint32_t tickstart = HAL_GetTick();
 80064b4:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064b6:	e005      	b.n	80064c4 <HAL_FLASH_Program+0x34>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80064b8:	f7fe fb34 	bl	8004b24 <HAL_GetTick>
 80064bc:	1b44      	subs	r4, r0, r5
 80064be:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80064c2:	d837      	bhi.n	8006534 <HAL_FLASH_Program+0xa4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064c4:	6933      	ldr	r3, [r6, #16]
 80064c6:	03d8      	lsls	r0, r3, #15
 80064c8:	d4f6      	bmi.n	80064b8 <HAL_FLASH_Program+0x28>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80064ca:	6934      	ldr	r4, [r6, #16]
 80064cc:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
  if (error != 0u)
 80064d0:	401c      	ands	r4, r3
 80064d2:	d147      	bne.n	8006564 <HAL_FLASH_Program+0xd4>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80064d4:	6933      	ldr	r3, [r6, #16]
 80064d6:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80064d8:	bf44      	itt	mi
 80064da:	2301      	movmi	r3, #1
 80064dc:	6133      	strmi	r3, [r6, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80064de:	2300      	movs	r3, #0
 80064e0:	f8c9 3004 	str.w	r3, [r9, #4]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80064e4:	f1ba 0f00 	cmp.w	sl, #0
 80064e8:	d02d      	beq.n	8006546 <HAL_FLASH_Program+0xb6>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80064ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d940      	bls.n	8006574 <HAL_FLASH_Program+0xe4>
  uint32_t tickstart = HAL_GetTick();
 80064f2:	f7fe fb17 	bl	8004b24 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064f6:	4e3b      	ldr	r6, [pc, #236]	; (80065e4 <HAL_FLASH_Program+0x154>)
  uint32_t tickstart = HAL_GetTick();
 80064f8:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80064fa:	e005      	b.n	8006508 <HAL_FLASH_Program+0x78>
    if ((HAL_GetTick() - tickstart) > Timeout)
 80064fc:	f7fe fb12 	bl	8004b24 <HAL_GetTick>
 8006500:	1b40      	subs	r0, r0, r5
 8006502:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006506:	d82b      	bhi.n	8006560 <HAL_FLASH_Program+0xd0>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006508:	6933      	ldr	r3, [r6, #16]
 800650a:	03db      	lsls	r3, r3, #15
 800650c:	d4f6      	bmi.n	80064fc <HAL_FLASH_Program+0x6c>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800650e:	6933      	ldr	r3, [r6, #16]
 8006510:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8006514:	4013      	ands	r3, r2
 8006516:	d152      	bne.n	80065be <HAL_FLASH_Program+0x12e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006518:	6930      	ldr	r0, [r6, #16]
 800651a:	f010 0001 	ands.w	r0, r0, #1
 800651e:	d002      	beq.n	8006526 <HAL_FLASH_Program+0x96>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006520:	2201      	movs	r2, #1
 8006522:	4618      	mov	r0, r3
 8006524:	6132      	str	r2, [r6, #16]
    if (prog_bit != 0U)
 8006526:	b134      	cbz	r4, 8006536 <HAL_FLASH_Program+0xa6>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8006528:	4a2e      	ldr	r2, [pc, #184]	; (80065e4 <HAL_FLASH_Program+0x154>)
 800652a:	6953      	ldr	r3, [r2, #20]
 800652c:	ea23 0404 	bic.w	r4, r3, r4
 8006530:	6154      	str	r4, [r2, #20]
 8006532:	e000      	b.n	8006536 <HAL_FLASH_Program+0xa6>
 8006534:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 8006536:	2300      	movs	r3, #0
 8006538:	f889 3000 	strb.w	r3, [r9]
}
 800653c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8006540:	2002      	movs	r0, #2
}
 8006542:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006546:	4a27      	ldr	r2, [pc, #156]	; (80065e4 <HAL_FLASH_Program+0x154>)
 8006548:	6953      	ldr	r3, [r2, #20]
 800654a:	f043 0301 	orr.w	r3, r3, #1
 800654e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8006550:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 8006554:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8006558:	2401      	movs	r4, #1
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800655a:	f8c7 b004 	str.w	fp, [r7, #4]
      prog_bit = FLASH_CR_PG;
 800655e:	e7c8      	b.n	80064f2 <HAL_FLASH_Program+0x62>
      return HAL_TIMEOUT;
 8006560:	2003      	movs	r0, #3
 8006562:	e7e0      	b.n	8006526 <HAL_FLASH_Program+0x96>
    pFlash.ErrorCode |= error;
 8006564:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006568:	4323      	orrs	r3, r4
 800656a:	f8c9 3004 	str.w	r3, [r9, #4]
    return HAL_ERROR;
 800656e:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8006570:	6134      	str	r4, [r6, #16]
  if (status == HAL_OK)
 8006572:	e7e0      	b.n	8006536 <HAL_FLASH_Program+0xa6>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8006574:	4a1b      	ldr	r2, [pc, #108]	; (80065e4 <HAL_FLASH_Program+0x154>)
 8006576:	6953      	ldr	r3, [r2, #20]
 8006578:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800657c:	6153      	str	r3, [r2, #20]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800657e:	4643      	mov	r3, r8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006580:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006584:	b672      	cpsid	i
 8006586:	1dfa      	adds	r2, r7, #7
 8006588:	eba2 0208 	sub.w	r2, r2, r8
 800658c:	2a0e      	cmp	r2, #14
 800658e:	d91e      	bls.n	80065ce <HAL_FLASH_Program+0x13e>
 8006590:	ea47 0208 	orr.w	r2, r7, r8
 8006594:	0752      	lsls	r2, r2, #29
 8006596:	d11a      	bne.n	80065ce <HAL_FLASH_Program+0x13e>
 8006598:	1aff      	subs	r7, r7, r3
 800659a:	f508 7880 	add.w	r8, r8, #256	; 0x100
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 800659e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80065a2:	18fa      	adds	r2, r7, r3
 80065a4:	3308      	adds	r3, #8
 80065a6:	4543      	cmp	r3, r8
 80065a8:	e9c2 0100 	strd	r0, r1, [r2]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 80065ac:	d1f7      	bne.n	800659e <HAL_FLASH_Program+0x10e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ae:	f385 8810 	msr	PRIMASK, r5
        prog_bit = FLASH_CR_FSTPG;
 80065b2:	f1ba 0f02 	cmp.w	sl, #2
 80065b6:	bf08      	it	eq
 80065b8:	f44f 2480 	moveq.w	r4, #262144	; 0x40000
 80065bc:	e799      	b.n	80064f2 <HAL_FLASH_Program+0x62>
    pFlash.ErrorCode |= error;
 80065be:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80065c2:	431a      	orrs	r2, r3
 80065c4:	f8c9 2004 	str.w	r2, [r9, #4]
    return HAL_ERROR;
 80065c8:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80065ca:	6133      	str	r3, [r6, #16]
    return HAL_ERROR;
 80065cc:	e7ab      	b.n	8006526 <HAL_FLASH_Program+0x96>
 80065ce:	eba7 0708 	sub.w	r7, r7, r8
 80065d2:	f508 7880 	add.w	r8, r8, #256	; 0x100
    *dest_addr = *src_addr;
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	51da      	str	r2, [r3, r7]
    src_addr++;
 80065da:	3304      	adds	r3, #4
  while (row_index != 0U);
 80065dc:	4598      	cmp	r8, r3
 80065de:	d1fa      	bne.n	80065d6 <HAL_FLASH_Program+0x146>
 80065e0:	e7e5      	b.n	80065ae <HAL_FLASH_Program+0x11e>
 80065e2:	bf00      	nop
 80065e4:	40022000 	.word	0x40022000
 80065e8:	2000000c 	.word	0x2000000c

080065ec <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80065ec:	4b06      	ldr	r3, [pc, #24]	; (8006608 <HAL_FLASH_Unlock+0x1c>)
 80065ee:	695a      	ldr	r2, [r3, #20]
 80065f0:	2a00      	cmp	r2, #0
 80065f2:	db01      	blt.n	80065f8 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 80065f4:	2000      	movs	r0, #0
}
 80065f6:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80065f8:	4904      	ldr	r1, [pc, #16]	; (800660c <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80065fa:	4a05      	ldr	r2, [pc, #20]	; (8006610 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80065fc:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80065fe:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006600:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8006602:	0fc0      	lsrs	r0, r0, #31
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40022000 	.word	0x40022000
 800660c:	45670123 	.word	0x45670123
 8006610:	cdef89ab 	.word	0xcdef89ab

08006614 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006614:	4b04      	ldr	r3, [pc, #16]	; (8006628 <HAL_FLASH_Lock+0x14>)
 8006616:	695a      	ldr	r2, [r3, #20]
 8006618:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800661c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800661e:	6958      	ldr	r0, [r3, #20]
}
 8006620:	43c0      	mvns	r0, r0
 8006622:	0fc0      	lsrs	r0, r0, #31
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40022000 	.word	0x40022000

0800662c <HAL_FLASH_OB_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800662c:	4b06      	ldr	r3, [pc, #24]	; (8006648 <HAL_FLASH_OB_Unlock+0x1c>)
 800662e:	6958      	ldr	r0, [r3, #20]
 8006630:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 8006634:	d006      	beq.n	8006644 <HAL_FLASH_OB_Unlock+0x18>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8006636:	4905      	ldr	r1, [pc, #20]	; (800664c <HAL_FLASH_OB_Unlock+0x20>)
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8006638:	4a05      	ldr	r2, [pc, #20]	; (8006650 <HAL_FLASH_OB_Unlock+0x24>)
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800663a:	60d9      	str	r1, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800663c:	60da      	str	r2, [r3, #12]
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800663e:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8006640:	f3c0 7080 	ubfx	r0, r0, #30, #1
}
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	40022000 	.word	0x40022000
 800664c:	08192a3b 	.word	0x08192a3b
 8006650:	4c5d6e7f 	.word	0x4c5d6e7f

08006654 <HAL_FLASH_OB_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 8006654:	4b05      	ldr	r3, [pc, #20]	; (800666c <HAL_FLASH_OB_Lock+0x18>)
 8006656:	695a      	ldr	r2, [r3, #20]
 8006658:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800665c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800665e:	6958      	ldr	r0, [r3, #20]
 8006660:	f080 4080 	eor.w	r0, r0, #1073741824	; 0x40000000
}
 8006664:	f3c0 7080 	ubfx	r0, r0, #30, #1
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40022000 	.word	0x40022000

08006670 <FLASH_WaitForLastOperation>:
{
 8006670:	b570      	push	{r4, r5, r6, lr}
 8006672:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8006674:	f7fe fa56 	bl	8004b24 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006678:	4e10      	ldr	r6, [pc, #64]	; (80066bc <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 800667a:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800667c:	e004      	b.n	8006688 <FLASH_WaitForLastOperation+0x18>
    if ((HAL_GetTick() - tickstart) > Timeout)
 800667e:	f7fe fa51 	bl	8004b24 <HAL_GetTick>
 8006682:	1b03      	subs	r3, r0, r4
 8006684:	42ab      	cmp	r3, r5
 8006686:	d80f      	bhi.n	80066a8 <FLASH_WaitForLastOperation+0x38>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006688:	6933      	ldr	r3, [r6, #16]
 800668a:	03db      	lsls	r3, r3, #15
 800668c:	d4f7      	bmi.n	800667e <FLASH_WaitForLastOperation+0xe>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800668e:	6933      	ldr	r3, [r6, #16]
 8006690:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8006694:	4013      	ands	r3, r2
 8006696:	d109      	bne.n	80066ac <FLASH_WaitForLastOperation+0x3c>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006698:	6930      	ldr	r0, [r6, #16]
 800669a:	f010 0001 	ands.w	r0, r0, #1
 800669e:	d002      	beq.n	80066a6 <FLASH_WaitForLastOperation+0x36>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80066a0:	2201      	movs	r2, #1
 80066a2:	4618      	mov	r0, r3
 80066a4:	6132      	str	r2, [r6, #16]
}
 80066a6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 80066a8:	2003      	movs	r0, #3
}
 80066aa:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 80066ac:	4904      	ldr	r1, [pc, #16]	; (80066c0 <FLASH_WaitForLastOperation+0x50>)
 80066ae:	684a      	ldr	r2, [r1, #4]
 80066b0:	431a      	orrs	r2, r3
 80066b2:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 80066b4:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80066b6:	6133      	str	r3, [r6, #16]
}
 80066b8:	bd70      	pop	{r4, r5, r6, pc}
 80066ba:	bf00      	nop
 80066bc:	40022000 	.word	0x40022000
 80066c0:	2000000c 	.word	0x2000000c

080066c4 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80066c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80066c8:	4f67      	ldr	r7, [pc, #412]	; (8006868 <HAL_FLASHEx_Erase+0x1a4>)
 80066ca:	783b      	ldrb	r3, [r7, #0]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d062      	beq.n	8006796 <HAL_FLASHEx_Erase+0xd2>
 80066d0:	4682      	mov	sl, r0
 80066d2:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066d8:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80066da:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066dc:	f7ff ffc8 	bl	8006670 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 80066e0:	4606      	mov	r6, r0
 80066e2:	b120      	cbz	r0, 80066ee <HAL_FLASHEx_Erase+0x2a>
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80066e4:	2300      	movs	r3, #0
 80066e6:	703b      	strb	r3, [r7, #0]

  return status;
}
 80066e8:	4630      	mov	r0, r6
 80066ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066ee:	4b5f      	ldr	r3, [pc, #380]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80066f0:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	f412 7f00 	tst.w	r2, #512	; 0x200
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80066f8:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80066fa:	d150      	bne.n	800679e <HAL_FLASHEx_Erase+0xda>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80066fc:	0554      	lsls	r4, r2, #21
 80066fe:	f140 80a1 	bpl.w	8006844 <HAL_FLASHEx_Erase+0x180>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006702:	681a      	ldr	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006704:	2102      	movs	r1, #2
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800670a:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800670c:	7739      	strb	r1, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800670e:	f8da 3000 	ldr.w	r3, [sl]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d050      	beq.n	80067b8 <HAL_FLASHEx_Erase+0xf4>
      *PageError = 0xFFFFFFFFU;
 8006716:	f04f 33ff 	mov.w	r3, #4294967295
 800671a:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800671e:	e9da 5302 	ldrd	r5, r3, [sl, #8]
 8006722:	442b      	add	r3, r5
 8006724:	429d      	cmp	r5, r3
 8006726:	d261      	bcs.n	80067ec <HAL_FLASHEx_Erase+0x128>
{
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8006728:	4c50      	ldr	r4, [pc, #320]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800672a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8006870 <HAL_FLASHEx_Erase+0x1ac>
 800672e:	e023      	b.n	8006778 <HAL_FLASHEx_Erase+0xb4>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8006730:	6963      	ldr	r3, [r4, #20]
 8006732:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006736:	6163      	str	r3, [r4, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8006738:	6962      	ldr	r2, [r4, #20]
 800673a:	00eb      	lsls	r3, r5, #3
 800673c:	f422 727e 	bic.w	r2, r2, #1016	; 0x3f8
 8006740:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8006744:	4313      	orrs	r3, r2
 8006746:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006748:	6963      	ldr	r3, [r4, #20]
 800674a:	f043 0302 	orr.w	r3, r3, #2
 800674e:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006750:	6963      	ldr	r3, [r4, #20]
 8006752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006756:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800675c:	f7ff ff88 	bl	8006670 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8006760:	6963      	ldr	r3, [r4, #20]
 8006762:	ea03 0309 	and.w	r3, r3, r9
 8006766:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8006768:	2800      	cmp	r0, #0
 800676a:	d165      	bne.n	8006838 <HAL_FLASHEx_Erase+0x174>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800676c:	e9da 3202 	ldrd	r3, r2, [sl, #8]
 8006770:	3501      	adds	r5, #1
 8006772:	4413      	add	r3, r2
 8006774:	42ab      	cmp	r3, r5
 8006776:	d939      	bls.n	80067ec <HAL_FLASHEx_Erase+0x128>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8006778:	6a23      	ldr	r3, [r4, #32]
 800677a:	025b      	lsls	r3, r3, #9
 800677c:	d5d8      	bpl.n	8006730 <HAL_FLASHEx_Erase+0x6c>
    if ((Banks & FLASH_BANK_1) != 0U)
 800677e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006782:	f013 0f01 	tst.w	r3, #1
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8006786:	6963      	ldr	r3, [r4, #20]
 8006788:	bf14      	ite	ne
 800678a:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800678e:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
 8006792:	6163      	str	r3, [r4, #20]
 8006794:	e7d0      	b.n	8006738 <HAL_FLASHEx_Erase+0x74>
  __HAL_LOCK(&pFlash);
 8006796:	2602      	movs	r6, #2
}
 8006798:	4630      	mov	r0, r6
 800679a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800679e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80067a2:	601a      	str	r2, [r3, #0]
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	0555      	lsls	r5, r2, #21
 80067a8:	d54a      	bpl.n	8006840 <HAL_FLASHEx_Erase+0x17c>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80067aa:	681a      	ldr	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80067ac:	2103      	movs	r1, #3
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80067ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067b2:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80067b4:	7739      	strb	r1, [r7, #28]
 80067b6:	e7aa      	b.n	800670e <HAL_FLASHEx_Erase+0x4a>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80067b8:	4b2c      	ldr	r3, [pc, #176]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
 80067ba:	6a1a      	ldr	r2, [r3, #32]
 80067bc:	0250      	lsls	r0, r2, #9
 80067be:	d443      	bmi.n	8006848 <HAL_FLASHEx_Erase+0x184>
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067c0:	695a      	ldr	r2, [r3, #20]
 80067c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067c6:	f042 0204 	orr.w	r2, r2, #4
 80067ca:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80067cc:	4c27      	ldr	r4, [pc, #156]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
 80067ce:	6963      	ldr	r3, [r4, #20]
 80067d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d4:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80067da:	f7ff ff49 	bl	8006670 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067de:	6963      	ldr	r3, [r4, #20]
 80067e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80067e4:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067e8:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80067ea:	6163      	str	r3, [r4, #20]
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80067ec:	7f3b      	ldrb	r3, [r7, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80067ee:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 80067f2:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80067f4:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80067f6:	d10c      	bne.n	8006812 <HAL_FLASHEx_Erase+0x14e>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80067f8:	4a1c      	ldr	r2, [pc, #112]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
 80067fa:	6811      	ldr	r1, [r2, #0]
 80067fc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006800:	6011      	str	r1, [r2, #0]
 8006802:	6811      	ldr	r1, [r2, #0]
 8006804:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8006808:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800680a:	6811      	ldr	r1, [r2, #0]
 800680c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006810:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8006812:	3b02      	subs	r3, #2
 8006814:	2b01      	cmp	r3, #1
 8006816:	d80c      	bhi.n	8006832 <HAL_FLASHEx_Erase+0x16e>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006818:	4b14      	ldr	r3, [pc, #80]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006828:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006830:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006832:	2300      	movs	r3, #0
 8006834:	773b      	strb	r3, [r7, #28]
}
 8006836:	e755      	b.n	80066e4 <HAL_FLASHEx_Erase+0x20>
          *PageError = page_index;
 8006838:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800683c:	4606      	mov	r6, r0
          break;
 800683e:	e7d5      	b.n	80067ec <HAL_FLASHEx_Erase+0x128>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8006840:	773c      	strb	r4, [r7, #28]
 8006842:	e764      	b.n	800670e <HAL_FLASHEx_Erase+0x4a>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006844:	7738      	strb	r0, [r7, #28]
 8006846:	e762      	b.n	800670e <HAL_FLASHEx_Erase+0x4a>
      FLASH_MassErase(pEraseInit->Banks);
 8006848:	f8da 2004 	ldr.w	r2, [sl, #4]
    if ((Banks & FLASH_BANK_1) != 0U)
 800684c:	07d1      	lsls	r1, r2, #31
 800684e:	d503      	bpl.n	8006858 <HAL_FLASHEx_Erase+0x194>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8006850:	6959      	ldr	r1, [r3, #20]
 8006852:	f041 0104 	orr.w	r1, r1, #4
 8006856:	6159      	str	r1, [r3, #20]
    if ((Banks & FLASH_BANK_2) != 0U)
 8006858:	0792      	lsls	r2, r2, #30
 800685a:	d5b7      	bpl.n	80067cc <HAL_FLASHEx_Erase+0x108>
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800685c:	4a03      	ldr	r2, [pc, #12]	; (800686c <HAL_FLASHEx_Erase+0x1a8>)
 800685e:	6953      	ldr	r3, [r2, #20]
 8006860:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006864:	6153      	str	r3, [r2, #20]
 8006866:	e7b1      	b.n	80067cc <HAL_FLASHEx_Erase+0x108>
 8006868:	2000000c 	.word	0x2000000c
 800686c:	40022000 	.word	0x40022000
 8006870:	fffffc05 	.word	0xfffffc05

08006874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006878:	680e      	ldr	r6, [r1, #0]
{
 800687a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 800687c:	2e00      	cmp	r6, #0
 800687e:	f000 808b 	beq.w	8006998 <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006882:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8006a58 <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 8006886:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006888:	2201      	movs	r2, #1
 800688a:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 800688e:	ea14 0c06 	ands.w	ip, r4, r6
 8006892:	d07c      	beq.n	800698e <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006894:	684d      	ldr	r5, [r1, #4]
 8006896:	f025 0a10 	bic.w	sl, r5, #16
 800689a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800689e:	2a01      	cmp	r2, #1
 80068a0:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80068a4:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068a8:	d979      	bls.n	800699e <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 80068aa:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068ac:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068ae:	fa02 f208 	lsl.w	r2, r2, r8
 80068b2:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068b6:	fa04 f408 	lsl.w	r4, r4, r8
 80068ba:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 80068bc:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068be:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 80068c0:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068c2:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80068c6:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068c8:	fa02 f208 	lsl.w	r2, r2, r8
 80068cc:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80068ce:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 80068d0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80068d2:	d55c      	bpl.n	800698e <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068d4:	4c5a      	ldr	r4, [pc, #360]	; (8006a40 <HAL_GPIO_Init+0x1cc>)
 80068d6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80068d8:	f042 0201 	orr.w	r2, r2, #1
 80068dc:	6622      	str	r2, [r4, #96]	; 0x60
 80068de:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80068e0:	f023 0403 	bic.w	r4, r3, #3
 80068e4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80068e8:	f002 0201 	and.w	r2, r2, #1
 80068ec:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 80068f0:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068f2:	f003 0203 	and.w	r2, r3, #3
 80068f6:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068fa:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80068fc:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068fe:	220f      	movs	r2, #15
 8006900:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006904:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006908:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800690c:	d018      	beq.n	8006940 <HAL_GPIO_Init+0xcc>
 800690e:	4a4d      	ldr	r2, [pc, #308]	; (8006a44 <HAL_GPIO_Init+0x1d0>)
 8006910:	4290      	cmp	r0, r2
 8006912:	f000 8084 	beq.w	8006a1e <HAL_GPIO_Init+0x1aa>
 8006916:	4a4c      	ldr	r2, [pc, #304]	; (8006a48 <HAL_GPIO_Init+0x1d4>)
 8006918:	4290      	cmp	r0, r2
 800691a:	f000 8085 	beq.w	8006a28 <HAL_GPIO_Init+0x1b4>
 800691e:	4a4b      	ldr	r2, [pc, #300]	; (8006a4c <HAL_GPIO_Init+0x1d8>)
 8006920:	4290      	cmp	r0, r2
 8006922:	d076      	beq.n	8006a12 <HAL_GPIO_Init+0x19e>
 8006924:	4a4a      	ldr	r2, [pc, #296]	; (8006a50 <HAL_GPIO_Init+0x1dc>)
 8006926:	4290      	cmp	r0, r2
 8006928:	f000 8084 	beq.w	8006a34 <HAL_GPIO_Init+0x1c0>
 800692c:	4a49      	ldr	r2, [pc, #292]	; (8006a54 <HAL_GPIO_Init+0x1e0>)
 800692e:	4290      	cmp	r0, r2
 8006930:	bf0c      	ite	eq
 8006932:	f04f 0805 	moveq.w	r8, #5
 8006936:	f04f 0806 	movne.w	r8, #6
 800693a:	fa08 f209 	lsl.w	r2, r8, r9
 800693e:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006940:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 8006942:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8006946:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800694a:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 800694c:	bf54      	ite	pl
 800694e:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006950:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 8006954:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 8006958:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800695c:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 800695e:	bf54      	ite	pl
 8006960:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006962:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 8006966:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800696a:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800696e:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 8006970:	bf54      	ite	pl
 8006972:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8006974:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 8006978:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 800697c:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006980:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 8006982:	bf54      	ite	pl
 8006984:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8006986:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 800698a:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 800698e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006990:	fa36 f203 	lsrs.w	r2, r6, r3
 8006994:	f47f af78 	bne.w	8006888 <HAL_GPIO_Init+0x14>
  }
}
 8006998:	b003      	add	sp, #12
 800699a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800699e:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069a0:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80069a4:	fa02 f208 	lsl.w	r2, r2, r8
 80069a8:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069ac:	68cf      	ldr	r7, [r1, #12]
 80069ae:	fa07 f708 	lsl.w	r7, r7, r8
 80069b2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 80069b6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80069b8:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80069ba:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069be:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80069c2:	465c      	mov	r4, fp
 80069c4:	409c      	lsls	r4, r3
 80069c6:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 80069c8:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80069ca:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069cc:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069d0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069d4:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069d8:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80069dc:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 80069e0:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069e2:	f47f af6d 	bne.w	80068c0 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80069e6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80069ea:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069ee:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80069f2:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069f6:	0092      	lsls	r2, r2, #2
 80069f8:	f04f 0a0f 	mov.w	sl, #15
 80069fc:	fa0a fb02 	lsl.w	fp, sl, r2
 8006a00:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a04:	690c      	ldr	r4, [r1, #16]
 8006a06:	4094      	lsls	r4, r2
 8006a08:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8006a0c:	f8c9 4020 	str.w	r4, [r9, #32]
 8006a10:	e756      	b.n	80068c0 <HAL_GPIO_Init+0x4c>
 8006a12:	f04f 0803 	mov.w	r8, #3
 8006a16:	fa08 f209 	lsl.w	r2, r8, r9
 8006a1a:	4317      	orrs	r7, r2
 8006a1c:	e790      	b.n	8006940 <HAL_GPIO_Init+0xcc>
 8006a1e:	2201      	movs	r2, #1
 8006a20:	fa02 f209 	lsl.w	r2, r2, r9
 8006a24:	4317      	orrs	r7, r2
 8006a26:	e78b      	b.n	8006940 <HAL_GPIO_Init+0xcc>
 8006a28:	f04f 0802 	mov.w	r8, #2
 8006a2c:	fa08 f209 	lsl.w	r2, r8, r9
 8006a30:	4317      	orrs	r7, r2
 8006a32:	e785      	b.n	8006940 <HAL_GPIO_Init+0xcc>
 8006a34:	f04f 0804 	mov.w	r8, #4
 8006a38:	fa08 f209 	lsl.w	r2, r8, r9
 8006a3c:	4317      	orrs	r7, r2
 8006a3e:	e77f      	b.n	8006940 <HAL_GPIO_Init+0xcc>
 8006a40:	40021000 	.word	0x40021000
 8006a44:	48000400 	.word	0x48000400
 8006a48:	48000800 	.word	0x48000800
 8006a4c:	48000c00 	.word	0x48000c00
 8006a50:	48001000 	.word	0x48001000
 8006a54:	48001400 	.word	0x48001400
 8006a58:	40010400 	.word	0x40010400

08006a5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a5c:	b10a      	cbz	r2, 8006a62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a5e:	6181      	str	r1, [r0, #24]
 8006a60:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a62:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop

08006a68 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a68:	4a3b      	ldr	r2, [pc, #236]	; (8006b58 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8006a6a:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a6c:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a6e:	b968      	cbnz	r0, 8006a8c <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a78:	d014      	beq.n	8006aa4 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a7a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8006a7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a82:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8006a86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a8a:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a8c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006a90:	d02f      	beq.n	8006af2 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a9a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006a9c:	2000      	movs	r0, #0
}
 8006a9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006aa2:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aa4:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006aa8:	4b2c      	ldr	r3, [pc, #176]	; (8006b5c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006aaa:	482d      	ldr	r0, [pc, #180]	; (8006b60 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aac:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006ab0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ab4:	6811      	ldr	r1, [r2, #0]
 8006ab6:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8006aba:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006abe:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ac0:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ac2:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ac4:	2332      	movs	r3, #50	; 0x32
 8006ac6:	fb03 f304 	mul.w	r3, r3, r4
 8006aca:	fba0 0303 	umull	r0, r3, r0, r3
 8006ace:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad0:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ad2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad6:	d506      	bpl.n	8006ae6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006ad8:	e000      	b.n	8006adc <HAL_PWREx_ControlVoltageScaling+0x74>
 8006ada:	b123      	cbz	r3, 8006ae6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006adc:	6951      	ldr	r1, [r2, #20]
 8006ade:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006ae0:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ae4:	d4f9      	bmi.n	8006ada <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ae6:	4b1c      	ldr	r3, [pc, #112]	; (8006b58 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	055c      	lsls	r4, r3, #21
 8006aec:	d5d6      	bpl.n	8006a9c <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8006aee:	2003      	movs	r0, #3
 8006af0:	e7c9      	b.n	8006a86 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006af2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006afa:	d009      	beq.n	8006b10 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006afc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 8006b00:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8006b08:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b0a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8006b0e:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b10:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b14:	4b11      	ldr	r3, [pc, #68]	; (8006b5c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006b16:	4812      	ldr	r0, [pc, #72]	; (8006b60 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b18:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006b1c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b20:	6811      	ldr	r1, [r2, #0]
 8006b22:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8006b26:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006b2a:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b2c:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b2e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b30:	2332      	movs	r3, #50	; 0x32
 8006b32:	fb03 f304 	mul.w	r3, r3, r4
 8006b36:	fba0 0303 	umull	r0, r3, r0, r3
 8006b3a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b3c:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b3e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b42:	d5d0      	bpl.n	8006ae6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b44:	e001      	b.n	8006b4a <HAL_PWREx_ControlVoltageScaling+0xe2>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0cd      	beq.n	8006ae6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b4a:	6951      	ldr	r1, [r2, #20]
 8006b4c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006b4e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b52:	d5c8      	bpl.n	8006ae6 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8006b54:	e7f7      	b.n	8006b46 <HAL_PWREx_ControlVoltageScaling+0xde>
 8006b56:	bf00      	nop
 8006b58:	40007000 	.word	0x40007000
 8006b5c:	20000000 	.word	0x20000000
 8006b60:	431bde83 	.word	0x431bde83

08006b64 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b64:	4a02      	ldr	r2, [pc, #8]	; (8006b70 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8006b66:	6893      	ldr	r3, [r2, #8]
 8006b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b6c:	6093      	str	r3, [r2, #8]
}
 8006b6e:	4770      	bx	lr
 8006b70:	40007000 	.word	0x40007000

08006b74 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b74:	2800      	cmp	r0, #0
 8006b76:	f000 81c3 	beq.w	8006f00 <HAL_RCC_OscConfig+0x38c>
{
 8006b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b7e:	6803      	ldr	r3, [r0, #0]
 8006b80:	07d9      	lsls	r1, r3, #31
{
 8006b82:	b082      	sub	sp, #8
 8006b84:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b86:	d52d      	bpl.n	8006be4 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b88:	49b5      	ldr	r1, [pc, #724]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006b8a:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b8c:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b8e:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b92:	2a0c      	cmp	r2, #12
 8006b94:	f000 810a 	beq.w	8006dac <HAL_RCC_OscConfig+0x238>
 8006b98:	2a08      	cmp	r2, #8
 8006b9a:	f000 810c 	beq.w	8006db6 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b9e:	6863      	ldr	r3, [r4, #4]
 8006ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ba4:	f000 8133 	beq.w	8006e0e <HAL_RCC_OscConfig+0x29a>
 8006ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006bac:	f000 819b 	beq.w	8006ee6 <HAL_RCC_OscConfig+0x372>
 8006bb0:	4dab      	ldr	r5, [pc, #684]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006bb2:	682a      	ldr	r2, [r5, #0]
 8006bb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006bb8:	602a      	str	r2, [r5, #0]
 8006bba:	682a      	ldr	r2, [r5, #0]
 8006bbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006bc0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f040 8128 	bne.w	8006e18 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bc8:	f7fd ffac 	bl	8004b24 <HAL_GetTick>
 8006bcc:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bce:	e005      	b.n	8006bdc <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bd0:	f7fd ffa8 	bl	8004b24 <HAL_GetTick>
 8006bd4:	1b80      	subs	r0, r0, r6
 8006bd6:	2864      	cmp	r0, #100	; 0x64
 8006bd8:	f200 813b 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bdc:	682b      	ldr	r3, [r5, #0]
 8006bde:	039f      	lsls	r7, r3, #14
 8006be0:	d4f6      	bmi.n	8006bd0 <HAL_RCC_OscConfig+0x5c>
 8006be2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006be4:	079e      	lsls	r6, r3, #30
 8006be6:	d528      	bpl.n	8006c3a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006be8:	4a9d      	ldr	r2, [pc, #628]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006bea:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bec:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bee:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006bf2:	2b0c      	cmp	r3, #12
 8006bf4:	f000 80ec 	beq.w	8006dd0 <HAL_RCC_OscConfig+0x25c>
 8006bf8:	2b04      	cmp	r3, #4
 8006bfa:	f000 80ee 	beq.w	8006dda <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bfe:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c00:	4d97      	ldr	r5, [pc, #604]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f000 8116 	beq.w	8006e34 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8006c08:	682b      	ldr	r3, [r5, #0]
 8006c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c0e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c10:	f7fd ff88 	bl	8004b24 <HAL_GetTick>
 8006c14:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c16:	e005      	b.n	8006c24 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c18:	f7fd ff84 	bl	8004b24 <HAL_GetTick>
 8006c1c:	1b80      	subs	r0, r0, r6
 8006c1e:	2802      	cmp	r0, #2
 8006c20:	f200 8117 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c24:	682b      	ldr	r3, [r5, #0]
 8006c26:	0558      	lsls	r0, r3, #21
 8006c28:	d5f6      	bpl.n	8006c18 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c2a:	686b      	ldr	r3, [r5, #4]
 8006c2c:	6922      	ldr	r2, [r4, #16]
 8006c2e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006c36:	606b      	str	r3, [r5, #4]
 8006c38:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c3a:	071a      	lsls	r2, r3, #28
 8006c3c:	d519      	bpl.n	8006c72 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c3e:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c40:	4d87      	ldr	r5, [pc, #540]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f000 809e 	beq.w	8006d84 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8006c48:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c4c:	f043 0301 	orr.w	r3, r3, #1
 8006c50:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c54:	f7fd ff66 	bl	8004b24 <HAL_GetTick>
 8006c58:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c5a:	e005      	b.n	8006c68 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c5c:	f7fd ff62 	bl	8004b24 <HAL_GetTick>
 8006c60:	1b80      	subs	r0, r0, r6
 8006c62:	2802      	cmp	r0, #2
 8006c64:	f200 80f5 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c68:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c6c:	079f      	lsls	r7, r3, #30
 8006c6e:	d5f5      	bpl.n	8006c5c <HAL_RCC_OscConfig+0xe8>
 8006c70:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c72:	0759      	lsls	r1, r3, #29
 8006c74:	d541      	bpl.n	8006cfa <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c76:	4b7a      	ldr	r3, [pc, #488]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006c78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c7a:	00d2      	lsls	r2, r2, #3
 8006c7c:	f100 80ed 	bmi.w	8006e5a <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c82:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006c86:	659a      	str	r2, [r3, #88]	; 0x58
 8006c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c8e:	9301      	str	r3, [sp, #4]
 8006c90:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006c92:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c94:	4e73      	ldr	r6, [pc, #460]	; (8006e64 <HAL_RCC_OscConfig+0x2f0>)
 8006c96:	6833      	ldr	r3, [r6, #0]
 8006c98:	05df      	lsls	r7, r3, #23
 8006c9a:	f140 8113 	bpl.w	8006ec4 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c9e:	68a3      	ldr	r3, [r4, #8]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	f000 80e3 	beq.w	8006e6c <HAL_RCC_OscConfig+0x2f8>
 8006ca6:	2b05      	cmp	r3, #5
 8006ca8:	f000 8169 	beq.w	8006f7e <HAL_RCC_OscConfig+0x40a>
 8006cac:	4e6c      	ldr	r6, [pc, #432]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006cae:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006cb2:	f022 0201 	bic.w	r2, r2, #1
 8006cb6:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8006cba:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006cbe:	f022 0204 	bic.w	r2, r2, #4
 8006cc2:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f040 80d7 	bne.w	8006e7a <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ccc:	f7fd ff2a 	bl	8004b24 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cd0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006cd4:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cd6:	e005      	b.n	8006ce4 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cd8:	f7fd ff24 	bl	8004b24 <HAL_GetTick>
 8006cdc:	1bc0      	subs	r0, r0, r7
 8006cde:	4540      	cmp	r0, r8
 8006ce0:	f200 80b7 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ce4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8006ce8:	079a      	lsls	r2, r3, #30
 8006cea:	d4f5      	bmi.n	8006cd8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cec:	b125      	cbz	r5, 8006cf8 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cee:	4a5c      	ldr	r2, [pc, #368]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006cf0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cf6:	6593      	str	r3, [r2, #88]	; 0x58
 8006cf8:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cfa:	069b      	lsls	r3, r3, #26
 8006cfc:	d518      	bpl.n	8006d30 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cfe:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d00:	4d57      	ldr	r5, [pc, #348]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 80ca 	beq.w	8006e9c <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8006d08:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006d0c:	f043 0301 	orr.w	r3, r3, #1
 8006d10:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d14:	f7fd ff06 	bl	8004b24 <HAL_GetTick>
 8006d18:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d1a:	e005      	b.n	8006d28 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d1c:	f7fd ff02 	bl	8004b24 <HAL_GetTick>
 8006d20:	1b80      	subs	r0, r0, r6
 8006d22:	2802      	cmp	r0, #2
 8006d24:	f200 8095 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d28:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006d2c:	079f      	lsls	r7, r3, #30
 8006d2e:	d5f5      	bpl.n	8006d1c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d30:	69e0      	ldr	r0, [r4, #28]
 8006d32:	b318      	cbz	r0, 8006d7c <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d34:	4d4a      	ldr	r5, [pc, #296]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006d36:	68ab      	ldr	r3, [r5, #8]
 8006d38:	f003 030c 	and.w	r3, r3, #12
 8006d3c:	2b0c      	cmp	r3, #12
 8006d3e:	f000 812c 	beq.w	8006f9a <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d42:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d44:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8006d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d4a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d4c:	f000 80da 	beq.w	8006f04 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d50:	68eb      	ldr	r3, [r5, #12]
 8006d52:	f023 0303 	bic.w	r3, r3, #3
 8006d56:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d58:	68eb      	ldr	r3, [r5, #12]
 8006d5a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d62:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d64:	f7fd fede 	bl	8004b24 <HAL_GetTick>
 8006d68:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d6a:	e004      	b.n	8006d76 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d6c:	f7fd feda 	bl	8004b24 <HAL_GetTick>
 8006d70:	1b00      	subs	r0, r0, r4
 8006d72:	2802      	cmp	r0, #2
 8006d74:	d86d      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d76:	682b      	ldr	r3, [r5, #0]
 8006d78:	019b      	lsls	r3, r3, #6
 8006d7a:	d4f7      	bmi.n	8006d6c <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006d7c:	2000      	movs	r0, #0
}
 8006d7e:	b002      	add	sp, #8
 8006d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8006d84:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006d88:	f023 0301 	bic.w	r3, r3, #1
 8006d8c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006d90:	f7fd fec8 	bl	8004b24 <HAL_GetTick>
 8006d94:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d96:	e004      	b.n	8006da2 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d98:	f7fd fec4 	bl	8004b24 <HAL_GetTick>
 8006d9c:	1b80      	subs	r0, r0, r6
 8006d9e:	2802      	cmp	r0, #2
 8006da0:	d857      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006da2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006da6:	0798      	lsls	r0, r3, #30
 8006da8:	d4f6      	bmi.n	8006d98 <HAL_RCC_OscConfig+0x224>
 8006daa:	e761      	b.n	8006c70 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dac:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006db0:	2903      	cmp	r1, #3
 8006db2:	f47f aef4 	bne.w	8006b9e <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006db6:	4a2a      	ldr	r2, [pc, #168]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	0392      	lsls	r2, r2, #14
 8006dbc:	f57f af12 	bpl.w	8006be4 <HAL_RCC_OscConfig+0x70>
 8006dc0:	6862      	ldr	r2, [r4, #4]
 8006dc2:	2a00      	cmp	r2, #0
 8006dc4:	f47f af0e 	bne.w	8006be4 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8006dc8:	2001      	movs	r0, #1
}
 8006dca:	b002      	add	sp, #8
 8006dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dd0:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006dd4:	2a02      	cmp	r2, #2
 8006dd6:	f47f af12 	bne.w	8006bfe <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dda:	4b21      	ldr	r3, [pc, #132]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	055d      	lsls	r5, r3, #21
 8006de0:	d502      	bpl.n	8006de8 <HAL_RCC_OscConfig+0x274>
 8006de2:	68e3      	ldr	r3, [r4, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d0ef      	beq.n	8006dc8 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006de8:	4a1d      	ldr	r2, [pc, #116]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006dea:	6920      	ldr	r0, [r4, #16]
 8006dec:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dee:	491e      	ldr	r1, [pc, #120]	; (8006e68 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006df0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006df4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006df8:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dfa:	6808      	ldr	r0, [r1, #0]
 8006dfc:	f7fd fe50 	bl	8004aa0 <HAL_InitTick>
 8006e00:	2800      	cmp	r0, #0
 8006e02:	d1e1      	bne.n	8006dc8 <HAL_RCC_OscConfig+0x254>
 8006e04:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e06:	071a      	lsls	r2, r3, #28
 8006e08:	f57f af33 	bpl.w	8006c72 <HAL_RCC_OscConfig+0xfe>
 8006e0c:	e717      	b.n	8006c3e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e0e:	4a14      	ldr	r2, [pc, #80]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
 8006e10:	6813      	ldr	r3, [r2, #0]
 8006e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e16:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006e18:	f7fd fe84 	bl	8004b24 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e1c:	4e10      	ldr	r6, [pc, #64]	; (8006e60 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 8006e1e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e20:	e004      	b.n	8006e2c <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e22:	f7fd fe7f 	bl	8004b24 <HAL_GetTick>
 8006e26:	1b40      	subs	r0, r0, r5
 8006e28:	2864      	cmp	r0, #100	; 0x64
 8006e2a:	d812      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e2c:	6833      	ldr	r3, [r6, #0]
 8006e2e:	039b      	lsls	r3, r3, #14
 8006e30:	d5f7      	bpl.n	8006e22 <HAL_RCC_OscConfig+0x2ae>
 8006e32:	e6d6      	b.n	8006be2 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8006e34:	682b      	ldr	r3, [r5, #0]
 8006e36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e3a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e3c:	f7fd fe72 	bl	8004b24 <HAL_GetTick>
 8006e40:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	0559      	lsls	r1, r3, #21
 8006e46:	d5dd      	bpl.n	8006e04 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e48:	f7fd fe6c 	bl	8004b24 <HAL_GetTick>
 8006e4c:	1b80      	subs	r0, r0, r6
 8006e4e:	2802      	cmp	r0, #2
 8006e50:	d9f7      	bls.n	8006e42 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8006e52:	2003      	movs	r0, #3
}
 8006e54:	b002      	add	sp, #8
 8006e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006e5a:	2500      	movs	r5, #0
 8006e5c:	e71a      	b.n	8006c94 <HAL_RCC_OscConfig+0x120>
 8006e5e:	bf00      	nop
 8006e60:	40021000 	.word	0x40021000
 8006e64:	40007000 	.word	0x40007000
 8006e68:	20000008 	.word	0x20000008
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e6c:	4a65      	ldr	r2, [pc, #404]	; (8007004 <HAL_RCC_OscConfig+0x490>)
 8006e6e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e72:	f043 0301 	orr.w	r3, r3, #1
 8006e76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006e7a:	f7fd fe53 	bl	8004b24 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e7e:	4f61      	ldr	r7, [pc, #388]	; (8007004 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006e80:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e82:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e86:	e004      	b.n	8006e92 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e88:	f7fd fe4c 	bl	8004b24 <HAL_GetTick>
 8006e8c:	1b80      	subs	r0, r0, r6
 8006e8e:	4540      	cmp	r0, r8
 8006e90:	d8df      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e96:	0799      	lsls	r1, r3, #30
 8006e98:	d5f6      	bpl.n	8006e88 <HAL_RCC_OscConfig+0x314>
 8006e9a:	e727      	b.n	8006cec <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006e9c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006ea0:	f023 0301 	bic.w	r3, r3, #1
 8006ea4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006ea8:	f7fd fe3c 	bl	8004b24 <HAL_GetTick>
 8006eac:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006eae:	e004      	b.n	8006eba <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006eb0:	f7fd fe38 	bl	8004b24 <HAL_GetTick>
 8006eb4:	1b80      	subs	r0, r0, r6
 8006eb6:	2802      	cmp	r0, #2
 8006eb8:	d8cb      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006eba:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006ebe:	0798      	lsls	r0, r3, #30
 8006ec0:	d4f6      	bmi.n	8006eb0 <HAL_RCC_OscConfig+0x33c>
 8006ec2:	e735      	b.n	8006d30 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ec4:	6833      	ldr	r3, [r6, #0]
 8006ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eca:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006ecc:	f7fd fe2a 	bl	8004b24 <HAL_GetTick>
 8006ed0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ed2:	6833      	ldr	r3, [r6, #0]
 8006ed4:	05d8      	lsls	r0, r3, #23
 8006ed6:	f53f aee2 	bmi.w	8006c9e <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eda:	f7fd fe23 	bl	8004b24 <HAL_GetTick>
 8006ede:	1bc0      	subs	r0, r0, r7
 8006ee0:	2802      	cmp	r0, #2
 8006ee2:	d9f6      	bls.n	8006ed2 <HAL_RCC_OscConfig+0x35e>
 8006ee4:	e7b5      	b.n	8006e52 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ee6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006eea:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006ef4:	601a      	str	r2, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006efc:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006efe:	e78b      	b.n	8006e18 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8006f00:	2001      	movs	r0, #1
}
 8006f02:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8006f04:	f7fd fe0e 	bl	8004b24 <HAL_GetTick>
 8006f08:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f0a:	e004      	b.n	8006f16 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f0c:	f7fd fe0a 	bl	8004b24 <HAL_GetTick>
 8006f10:	1b80      	subs	r0, r0, r6
 8006f12:	2802      	cmp	r0, #2
 8006f14:	d89d      	bhi.n	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f16:	682b      	ldr	r3, [r5, #0]
 8006f18:	0199      	lsls	r1, r3, #6
 8006f1a:	d4f7      	bmi.n	8006f0c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f1c:	68e9      	ldr	r1, [r5, #12]
 8006f1e:	4b3a      	ldr	r3, [pc, #232]	; (8007008 <HAL_RCC_OscConfig+0x494>)
 8006f20:	6a22      	ldr	r2, [r4, #32]
 8006f22:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006f24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f26:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006f28:	400b      	ands	r3, r1
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006f30:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8006f34:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 8006f38:	3801      	subs	r0, #1
 8006f3a:	0849      	lsrs	r1, r1, #1
 8006f3c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006f40:	3901      	subs	r1, #1
 8006f42:	0852      	lsrs	r2, r2, #1
 8006f44:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006f48:	3a01      	subs	r2, #1
 8006f4a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006f4e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006f50:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f52:	4e2c      	ldr	r6, [pc, #176]	; (8007004 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8006f54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f58:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f5a:	68eb      	ldr	r3, [r5, #12]
 8006f5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f60:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006f62:	f7fd fddf 	bl	8004b24 <HAL_GetTick>
 8006f66:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f68:	e005      	b.n	8006f76 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f6a:	f7fd fddb 	bl	8004b24 <HAL_GetTick>
 8006f6e:	1b00      	subs	r0, r0, r4
 8006f70:	2802      	cmp	r0, #2
 8006f72:	f63f af6e 	bhi.w	8006e52 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f76:	6833      	ldr	r3, [r6, #0]
 8006f78:	019a      	lsls	r2, r3, #6
 8006f7a:	d5f6      	bpl.n	8006f6a <HAL_RCC_OscConfig+0x3f6>
 8006f7c:	e6fe      	b.n	8006d7c <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f7e:	4b21      	ldr	r3, [pc, #132]	; (8007004 <HAL_RCC_OscConfig+0x490>)
 8006f80:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f84:	f042 0204 	orr.w	r2, r2, #4
 8006f88:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006f8c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f90:	f042 0201 	orr.w	r2, r2, #1
 8006f94:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f98:	e76f      	b.n	8006e7a <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f9a:	2801      	cmp	r0, #1
 8006f9c:	f43f aeef 	beq.w	8006d7e <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006fa0:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fa2:	6a22      	ldr	r2, [r4, #32]
 8006fa4:	f003 0103 	and.w	r1, r3, #3
 8006fa8:	4291      	cmp	r1, r2
 8006faa:	f47f af0d 	bne.w	8006dc8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fae:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006fb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006fb4:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fb6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006fba:	f47f af05 	bne.w	8006dc8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fbe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006fc0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fc4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006fc8:	f47f aefe 	bne.w	8006dc8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fcc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006fce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fd2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006fd6:	f47f aef7 	bne.w	8006dc8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fda:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006fdc:	0852      	lsrs	r2, r2, #1
 8006fde:	3a01      	subs	r2, #1
 8006fe0:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fe4:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006fe8:	f47f aeee 	bne.w	8006dc8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006fec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006fee:	0852      	lsrs	r2, r2, #1
 8006ff0:	3a01      	subs	r2, #1
 8006ff2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ff6:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 8006ffa:	bf14      	ite	ne
 8006ffc:	2001      	movne	r0, #1
 8006ffe:	2000      	moveq	r0, #0
 8007000:	e6bd      	b.n	8006d7e <HAL_RCC_OscConfig+0x20a>
 8007002:	bf00      	nop
 8007004:	40021000 	.word	0x40021000
 8007008:	019f800c 	.word	0x019f800c

0800700c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800700c:	4b18      	ldr	r3, [pc, #96]	; (8007070 <HAL_RCC_GetSysClockFreq+0x64>)
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	f002 020c 	and.w	r2, r2, #12
 8007014:	2a04      	cmp	r2, #4
 8007016:	d027      	beq.n	8007068 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	f002 020c 	and.w	r2, r2, #12
 800701e:	2a08      	cmp	r2, #8
 8007020:	d024      	beq.n	800706c <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	f002 020c 	and.w	r2, r2, #12
 8007028:	2a0c      	cmp	r2, #12
 800702a:	d001      	beq.n	8007030 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 800702c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800702e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007030:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007032:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007034:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007036:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800703a:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 800703e:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007040:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007044:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007048:	bf0c      	ite	eq
 800704a:	480a      	ldreq	r0, [pc, #40]	; (8007074 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800704c:	480a      	ldrne	r0, [pc, #40]	; (8007078 <HAL_RCC_GetSysClockFreq+0x6c>)
 800704e:	fbb0 f0f2 	udiv	r0, r0, r2
 8007052:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007056:	4b06      	ldr	r3, [pc, #24]	; (8007070 <HAL_RCC_GetSysClockFreq+0x64>)
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800705e:	3301      	adds	r3, #1
 8007060:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8007062:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8007066:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8007068:	4803      	ldr	r0, [pc, #12]	; (8007078 <HAL_RCC_GetSysClockFreq+0x6c>)
 800706a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800706c:	4801      	ldr	r0, [pc, #4]	; (8007074 <HAL_RCC_GetSysClockFreq+0x68>)
 800706e:	4770      	bx	lr
 8007070:	40021000 	.word	0x40021000
 8007074:	007a1200 	.word	0x007a1200
 8007078:	00f42400 	.word	0x00f42400

0800707c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800707c:	2800      	cmp	r0, #0
 800707e:	f000 80ef 	beq.w	8007260 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007082:	4a7f      	ldr	r2, [pc, #508]	; (8007280 <HAL_RCC_ClockConfig+0x204>)
{
 8007084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007088:	6813      	ldr	r3, [r2, #0]
 800708a:	f003 030f 	and.w	r3, r3, #15
 800708e:	428b      	cmp	r3, r1
 8007090:	460d      	mov	r5, r1
 8007092:	4604      	mov	r4, r0
 8007094:	d20c      	bcs.n	80070b0 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007096:	6813      	ldr	r3, [r2, #0]
 8007098:	f023 030f 	bic.w	r3, r3, #15
 800709c:	430b      	orrs	r3, r1
 800709e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070a0:	6813      	ldr	r3, [r2, #0]
 80070a2:	f003 030f 	and.w	r3, r3, #15
 80070a6:	428b      	cmp	r3, r1
 80070a8:	d002      	beq.n	80070b0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80070aa:	2001      	movs	r0, #1
}
 80070ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	07de      	lsls	r6, r3, #31
 80070b4:	d563      	bpl.n	800717e <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070b6:	6862      	ldr	r2, [r4, #4]
 80070b8:	2a03      	cmp	r2, #3
 80070ba:	f000 809a 	beq.w	80071f2 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070be:	4b71      	ldr	r3, [pc, #452]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070c0:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070c2:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070c4:	f000 8091 	beq.w	80071ea <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070c8:	055b      	lsls	r3, r3, #21
 80070ca:	d5ee      	bpl.n	80070aa <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80070cc:	f7ff ff9e 	bl	800700c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80070d0:	4b6d      	ldr	r3, [pc, #436]	; (8007288 <HAL_RCC_ClockConfig+0x20c>)
 80070d2:	4298      	cmp	r0, r3
 80070d4:	f200 80c6 	bhi.w	8007264 <HAL_RCC_ClockConfig+0x1e8>
 80070d8:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80070da:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070de:	4e69      	ldr	r6, [pc, #420]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 80070e0:	68b3      	ldr	r3, [r6, #8]
 80070e2:	f023 0303 	bic.w	r3, r3, #3
 80070e6:	431a      	orrs	r2, r3
 80070e8:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80070ea:	f7fd fd1b 	bl	8004b24 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070ee:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80070f2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f4:	e004      	b.n	8007100 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f6:	f7fd fd15 	bl	8004b24 <HAL_GetTick>
 80070fa:	1bc0      	subs	r0, r0, r7
 80070fc:	4540      	cmp	r0, r8
 80070fe:	d871      	bhi.n	80071e4 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007100:	68b3      	ldr	r3, [r6, #8]
 8007102:	6862      	ldr	r2, [r4, #4]
 8007104:	f003 030c 	and.w	r3, r3, #12
 8007108:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800710c:	d1f3      	bne.n	80070f6 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	079f      	lsls	r7, r3, #30
 8007112:	d436      	bmi.n	8007182 <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8007114:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8007118:	d103      	bne.n	8007122 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800711a:	68b3      	ldr	r3, [r6, #8]
 800711c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007120:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007122:	4e57      	ldr	r6, [pc, #348]	; (8007280 <HAL_RCC_ClockConfig+0x204>)
 8007124:	6833      	ldr	r3, [r6, #0]
 8007126:	f003 030f 	and.w	r3, r3, #15
 800712a:	42ab      	cmp	r3, r5
 800712c:	d846      	bhi.n	80071bc <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	075a      	lsls	r2, r3, #29
 8007132:	d506      	bpl.n	8007142 <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007134:	4953      	ldr	r1, [pc, #332]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 8007136:	68e0      	ldr	r0, [r4, #12]
 8007138:	688a      	ldr	r2, [r1, #8]
 800713a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800713e:	4302      	orrs	r2, r0
 8007140:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007142:	071b      	lsls	r3, r3, #28
 8007144:	d507      	bpl.n	8007156 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007146:	4a4f      	ldr	r2, [pc, #316]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 8007148:	6921      	ldr	r1, [r4, #16]
 800714a:	6893      	ldr	r3, [r2, #8]
 800714c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8007150:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007154:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007156:	f7ff ff59 	bl	800700c <HAL_RCC_GetSysClockFreq>
 800715a:	4a4a      	ldr	r2, [pc, #296]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 800715c:	4c4b      	ldr	r4, [pc, #300]	; (800728c <HAL_RCC_ClockConfig+0x210>)
 800715e:	6892      	ldr	r2, [r2, #8]
 8007160:	494b      	ldr	r1, [pc, #300]	; (8007290 <HAL_RCC_ClockConfig+0x214>)
 8007162:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007166:	4603      	mov	r3, r0
 8007168:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800716a:	484a      	ldr	r0, [pc, #296]	; (8007294 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800716c:	f002 021f 	and.w	r2, r2, #31
 8007170:	40d3      	lsrs	r3, r2
 8007172:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8007174:	6800      	ldr	r0, [r0, #0]
}
 8007176:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800717a:	f7fd bc91 	b.w	8004aa0 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800717e:	0798      	lsls	r0, r3, #30
 8007180:	d5cf      	bpl.n	8007122 <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007182:	0758      	lsls	r0, r3, #29
 8007184:	d504      	bpl.n	8007190 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007186:	493f      	ldr	r1, [pc, #252]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 8007188:	688a      	ldr	r2, [r1, #8]
 800718a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800718e:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007190:	0719      	lsls	r1, r3, #28
 8007192:	d506      	bpl.n	80071a2 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007194:	4a3b      	ldr	r2, [pc, #236]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 8007196:	6893      	ldr	r3, [r2, #8]
 8007198:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800719c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80071a0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071a2:	4a38      	ldr	r2, [pc, #224]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 80071a4:	68a1      	ldr	r1, [r4, #8]
 80071a6:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071a8:	4e35      	ldr	r6, [pc, #212]	; (8007280 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071ae:	430b      	orrs	r3, r1
 80071b0:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071b2:	6833      	ldr	r3, [r6, #0]
 80071b4:	f003 030f 	and.w	r3, r3, #15
 80071b8:	42ab      	cmp	r3, r5
 80071ba:	d9b8      	bls.n	800712e <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071bc:	6833      	ldr	r3, [r6, #0]
 80071be:	f023 030f 	bic.w	r3, r3, #15
 80071c2:	432b      	orrs	r3, r5
 80071c4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80071c6:	f7fd fcad 	bl	8004b24 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ca:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80071ce:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071d0:	6833      	ldr	r3, [r6, #0]
 80071d2:	f003 030f 	and.w	r3, r3, #15
 80071d6:	42ab      	cmp	r3, r5
 80071d8:	d0a9      	beq.n	800712e <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071da:	f7fd fca3 	bl	8004b24 <HAL_GetTick>
 80071de:	1bc0      	subs	r0, r0, r7
 80071e0:	4540      	cmp	r0, r8
 80071e2:	d9f5      	bls.n	80071d0 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 80071e4:	2003      	movs	r0, #3
}
 80071e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071ea:	039a      	lsls	r2, r3, #14
 80071ec:	f53f af6e 	bmi.w	80070cc <HAL_RCC_ClockConfig+0x50>
 80071f0:	e75b      	b.n	80070aa <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071f2:	4824      	ldr	r0, [pc, #144]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 80071f4:	6801      	ldr	r1, [r0, #0]
 80071f6:	0189      	lsls	r1, r1, #6
 80071f8:	f57f af57 	bpl.w	80070aa <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071fc:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071fe:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007200:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007202:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007206:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 800720a:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800720c:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007210:	bf0c      	ite	eq
 8007212:	4921      	ldreq	r1, [pc, #132]	; (8007298 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007214:	4921      	ldrne	r1, [pc, #132]	; (800729c <HAL_RCC_ClockConfig+0x220>)
 8007216:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800721a:	4e1a      	ldr	r6, [pc, #104]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 800721c:	4f1a      	ldr	r7, [pc, #104]	; (8007288 <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800721e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8007222:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007226:	68f0      	ldr	r0, [r6, #12]
 8007228:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800722c:	3001      	adds	r0, #1
 800722e:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8007230:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8007234:	42b9      	cmp	r1, r7
 8007236:	d920      	bls.n	800727a <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007238:	68b1      	ldr	r1, [r6, #8]
 800723a:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 800723e:	d005      	beq.n	800724c <HAL_RCC_ClockConfig+0x1d0>
 8007240:	f013 0902 	ands.w	r9, r3, #2
 8007244:	f43f af4b 	beq.w	80070de <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007248:	68a3      	ldr	r3, [r4, #8]
 800724a:	b9b3      	cbnz	r3, 800727a <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800724c:	490d      	ldr	r1, [pc, #52]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 800724e:	688b      	ldr	r3, [r1, #8]
 8007250:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007258:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 800725a:	f04f 0980 	mov.w	r9, #128	; 0x80
 800725e:	e73e      	b.n	80070de <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8007260:	2001      	movs	r0, #1
}
 8007262:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007264:	4a07      	ldr	r2, [pc, #28]	; (8007284 <HAL_RCC_ClockConfig+0x208>)
 8007266:	6893      	ldr	r3, [r2, #8]
 8007268:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800726c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007270:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007272:	6862      	ldr	r2, [r4, #4]
 8007274:	f04f 0980 	mov.w	r9, #128	; 0x80
 8007278:	e731      	b.n	80070de <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800727a:	f04f 0900 	mov.w	r9, #0
 800727e:	e72e      	b.n	80070de <HAL_RCC_ClockConfig+0x62>
 8007280:	40022000 	.word	0x40022000
 8007284:	40021000 	.word	0x40021000
 8007288:	04c4b400 	.word	0x04c4b400
 800728c:	0800f7b0 	.word	0x0800f7b0
 8007290:	20000000 	.word	0x20000000
 8007294:	20000008 	.word	0x20000008
 8007298:	007a1200 	.word	0x007a1200
 800729c:	00f42400 	.word	0x00f42400

080072a0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072a0:	4b05      	ldr	r3, [pc, #20]	; (80072b8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80072a2:	4a06      	ldr	r2, [pc, #24]	; (80072bc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80072a4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80072a6:	4906      	ldr	r1, [pc, #24]	; (80072c0 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072a8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80072ac:	6808      	ldr	r0, [r1, #0]
 80072ae:	5cd3      	ldrb	r3, [r2, r3]
 80072b0:	f003 031f 	and.w	r3, r3, #31
}
 80072b4:	40d8      	lsrs	r0, r3
 80072b6:	4770      	bx	lr
 80072b8:	40021000 	.word	0x40021000
 80072bc:	0800f7c0 	.word	0x0800f7c0
 80072c0:	20000000 	.word	0x20000000

080072c4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <HAL_RCC_GetPCLK2Freq+0x18>)
 80072c6:	4a06      	ldr	r2, [pc, #24]	; (80072e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80072c8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80072ca:	4906      	ldr	r1, [pc, #24]	; (80072e4 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072cc:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80072d0:	6808      	ldr	r0, [r1, #0]
 80072d2:	5cd3      	ldrb	r3, [r2, r3]
 80072d4:	f003 031f 	and.w	r3, r3, #31
}
 80072d8:	40d8      	lsrs	r0, r3
 80072da:	4770      	bx	lr
 80072dc:	40021000 	.word	0x40021000
 80072e0:	0800f7c0 	.word	0x0800f7c0
 80072e4:	20000000 	.word	0x20000000

080072e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072ec:	6803      	ldr	r3, [r0, #0]
{
 80072ee:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072f0:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80072f4:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072f6:	d056      	beq.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072f8:	4bb6      	ldr	r3, [pc, #728]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80072fa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072fc:	00d5      	lsls	r5, r2, #3
 80072fe:	f140 813e 	bpl.w	800757e <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 8007302:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007304:	4db4      	ldr	r5, [pc, #720]	; (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007306:	682b      	ldr	r3, [r5, #0]
 8007308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800730c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800730e:	f7fd fc09 	bl	8004b24 <HAL_GetTick>
 8007312:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007314:	e005      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007316:	f7fd fc05 	bl	8004b24 <HAL_GetTick>
 800731a:	1b83      	subs	r3, r0, r6
 800731c:	2b02      	cmp	r3, #2
 800731e:	f200 8139 	bhi.w	8007594 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	05d8      	lsls	r0, r3, #23
 8007326:	d5f6      	bpl.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007328:	4daa      	ldr	r5, [pc, #680]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800732a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800732e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007332:	d027      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007334:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007336:	429a      	cmp	r2, r3
 8007338:	d025      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800733a:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800733e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007346:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800734a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800734e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007356:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007358:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800735c:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007360:	f140 8148 	bpl.w	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007364:	f7fd fbde 	bl	8004b24 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007368:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800736c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800736e:	e005      	b.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007370:	f7fd fbd8 	bl	8004b24 <HAL_GetTick>
 8007374:	1b80      	subs	r0, r0, r6
 8007376:	4540      	cmp	r0, r8
 8007378:	f200 810c 	bhi.w	8007594 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800737c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007380:	079b      	lsls	r3, r3, #30
 8007382:	d5f5      	bpl.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8007384:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007386:	4993      	ldr	r1, [pc, #588]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007388:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800738c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007390:	4313      	orrs	r3, r2
 8007392:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007396:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007398:	b127      	cbz	r7, 80073a4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800739a:	4a8e      	ldr	r2, [pc, #568]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800739c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800739e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073a2:	6593      	str	r3, [r2, #88]	; 0x58
 80073a4:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073a6:	07dd      	lsls	r5, r3, #31
 80073a8:	d508      	bpl.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073aa:	498a      	ldr	r1, [pc, #552]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073ac:	6865      	ldr	r5, [r4, #4]
 80073ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073b2:	f022 0203 	bic.w	r2, r2, #3
 80073b6:	432a      	orrs	r2, r5
 80073b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073bc:	0799      	lsls	r1, r3, #30
 80073be:	d508      	bpl.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073c0:	4984      	ldr	r1, [pc, #528]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073c2:	68a5      	ldr	r5, [r4, #8]
 80073c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073c8:	f022 020c 	bic.w	r2, r2, #12
 80073cc:	432a      	orrs	r2, r5
 80073ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073d2:	075a      	lsls	r2, r3, #29
 80073d4:	d508      	bpl.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073d6:	497f      	ldr	r1, [pc, #508]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073d8:	68e5      	ldr	r5, [r4, #12]
 80073da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073de:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80073e2:	432a      	orrs	r2, r5
 80073e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073e8:	071f      	lsls	r7, r3, #28
 80073ea:	d508      	bpl.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073ec:	4979      	ldr	r1, [pc, #484]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80073ee:	6925      	ldr	r5, [r4, #16]
 80073f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073f4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80073f8:	432a      	orrs	r2, r5
 80073fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80073fe:	06de      	lsls	r6, r3, #27
 8007400:	d508      	bpl.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007402:	4974      	ldr	r1, [pc, #464]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007404:	6965      	ldr	r5, [r4, #20]
 8007406:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800740a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800740e:	432a      	orrs	r2, r5
 8007410:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007414:	069d      	lsls	r5, r3, #26
 8007416:	d508      	bpl.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007418:	496e      	ldr	r1, [pc, #440]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800741a:	69a5      	ldr	r5, [r4, #24]
 800741c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007420:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007424:	432a      	orrs	r2, r5
 8007426:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800742a:	0659      	lsls	r1, r3, #25
 800742c:	d508      	bpl.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800742e:	4969      	ldr	r1, [pc, #420]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007430:	69e5      	ldr	r5, [r4, #28]
 8007432:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007436:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800743a:	432a      	orrs	r2, r5
 800743c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007440:	061a      	lsls	r2, r3, #24
 8007442:	d508      	bpl.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007444:	4963      	ldr	r1, [pc, #396]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007446:	6a25      	ldr	r5, [r4, #32]
 8007448:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800744c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007450:	432a      	orrs	r2, r5
 8007452:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007456:	05df      	lsls	r7, r3, #23
 8007458:	d508      	bpl.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800745a:	495e      	ldr	r1, [pc, #376]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800745c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800745e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007462:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007466:	432a      	orrs	r2, r5
 8007468:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800746c:	039e      	lsls	r6, r3, #14
 800746e:	d508      	bpl.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007470:	4958      	ldr	r1, [pc, #352]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007472:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007474:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8007478:	f022 0203 	bic.w	r2, r2, #3
 800747c:	432a      	orrs	r2, r5
 800747e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007482:	059d      	lsls	r5, r3, #22
 8007484:	d508      	bpl.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007486:	4953      	ldr	r1, [pc, #332]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007488:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800748a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800748e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8007492:	432a      	orrs	r2, r5
 8007494:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007498:	0559      	lsls	r1, r3, #21
 800749a:	d50b      	bpl.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800749c:	494d      	ldr	r1, [pc, #308]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800749e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80074a0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074a4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80074a8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80074aa:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80074ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80074b2:	d071      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80074b4:	051a      	lsls	r2, r3, #20
 80074b6:	d50b      	bpl.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80074b8:	4946      	ldr	r1, [pc, #280]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074ba:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80074bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074c0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80074c4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80074c6:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80074ca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80074ce:	d068      	beq.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80074d0:	04df      	lsls	r7, r3, #19
 80074d2:	d50b      	bpl.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074d4:	493f      	ldr	r1, [pc, #252]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074d6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80074d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80074e0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074e2:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074ea:	d05f      	beq.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074ec:	049e      	lsls	r6, r3, #18
 80074ee:	d50b      	bpl.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074f0:	4938      	ldr	r1, [pc, #224]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80074f2:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80074f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074f8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80074fc:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074fe:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007502:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007506:	d056      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007508:	045d      	lsls	r5, r3, #17
 800750a:	d50b      	bpl.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800750c:	4931      	ldr	r1, [pc, #196]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800750e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8007510:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007514:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007518:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800751a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800751e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007522:	d04d      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007524:	0419      	lsls	r1, r3, #16
 8007526:	d50b      	bpl.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007528:	492a      	ldr	r1, [pc, #168]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800752a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800752c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007530:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007534:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007536:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800753a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800753e:	d044      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007540:	03da      	lsls	r2, r3, #15
 8007542:	d50b      	bpl.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007544:	4923      	ldr	r1, [pc, #140]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007546:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8007548:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800754c:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8007550:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007552:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007556:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800755a:	d03f      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800755c:	035b      	lsls	r3, r3, #13
 800755e:	d50b      	bpl.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007560:	4a1c      	ldr	r2, [pc, #112]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007562:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007564:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8007568:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800756c:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800756e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007572:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007576:	d036      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 8007578:	b002      	add	sp, #8
 800757a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800757e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007580:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007584:	659a      	str	r2, [r3, #88]	; 0x58
 8007586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800758c:	9301      	str	r3, [sp, #4]
 800758e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007590:	2701      	movs	r7, #1
 8007592:	e6b7      	b.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8007594:	2003      	movs	r0, #3
 8007596:	e6ff      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007598:	68ca      	ldr	r2, [r1, #12]
 800759a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800759e:	60ca      	str	r2, [r1, #12]
 80075a0:	e788      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075a2:	68ca      	ldr	r2, [r1, #12]
 80075a4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075a8:	60ca      	str	r2, [r1, #12]
 80075aa:	e791      	b.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ac:	68ca      	ldr	r2, [r1, #12]
 80075ae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075b2:	60ca      	str	r2, [r1, #12]
 80075b4:	e79a      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b6:	68ca      	ldr	r2, [r1, #12]
 80075b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075bc:	60ca      	str	r2, [r1, #12]
 80075be:	e7a3      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075c0:	68ca      	ldr	r2, [r1, #12]
 80075c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80075c6:	60ca      	str	r2, [r1, #12]
 80075c8:	e7ac      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075ca:	68ca      	ldr	r2, [r1, #12]
 80075cc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075d0:	60ca      	str	r2, [r1, #12]
 80075d2:	e7b5      	b.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x258>
 80075d4:	40021000 	.word	0x40021000
 80075d8:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075dc:	68ca      	ldr	r2, [r1, #12]
 80075de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075e2:	60ca      	str	r2, [r1, #12]
 80075e4:	e7ba      	b.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075e6:	68d3      	ldr	r3, [r2, #12]
 80075e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075ec:	60d3      	str	r3, [r2, #12]
}
 80075ee:	b002      	add	sp, #8
 80075f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f4:	4613      	mov	r3, r2
 80075f6:	e6c6      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x9e>

080075f8 <SPI_WaitFifoStateUntilTimeout.constprop.1>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80075f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075fa:	b083      	sub	sp, #12
 80075fc:	460c      	mov	r4, r1
 80075fe:	4617      	mov	r7, r2
 8007600:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007602:	f7fd fa8f 	bl	8004b24 <HAL_GetTick>
 8007606:	4427      	add	r7, r4
 8007608:	1a3e      	subs	r6, r7, r0
  tmp_tickstart = HAL_GetTick();
 800760a:	f7fd fa8b 	bl	8004b24 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800760e:	4b2e      	ldr	r3, [pc, #184]	; (80076c8 <SPI_WaitFifoStateUntilTimeout.constprop.1+0xd0>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007616:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800761a:	0d1b      	lsrs	r3, r3, #20
 800761c:	fb06 f303 	mul.w	r3, r6, r3
  tmp_tickstart = HAL_GetTick();
 8007620:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007622:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8007624:	682a      	ldr	r2, [r5, #0]
 8007626:	1c61      	adds	r1, r4, #1
 8007628:	6893      	ldr	r3, [r2, #8]
 800762a:	d10d      	bne.n	8007648 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x50>
 800762c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007630:	d007      	beq.n	8007642 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007632:	7b13      	ldrb	r3, [r2, #12]
 8007634:	b2db      	uxtb	r3, r3
 8007636:	9300      	str	r3, [sp, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007638:	9b00      	ldr	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800763a:	6893      	ldr	r3, [r2, #8]
 800763c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007640:	d1f7      	bne.n	8007632 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x3a>
      }      
      count--;
    }
  }

  return HAL_OK;
 8007642:	2000      	movs	r0, #0
}
 8007644:	b003      	add	sp, #12
 8007646:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007648:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800764c:	d0f9      	beq.n	8007642 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800764e:	7b13      	ldrb	r3, [r2, #12]
 8007650:	b2db      	uxtb	r3, r3
 8007652:	9300      	str	r3, [sp, #0]
      UNUSED(tmpreg);
 8007654:	9b00      	ldr	r3, [sp, #0]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007656:	f7fd fa65 	bl	8004b24 <HAL_GetTick>
 800765a:	1bc0      	subs	r0, r0, r7
 800765c:	42b0      	cmp	r0, r6
 800765e:	d208      	bcs.n	8007672 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x7a>
      if(count == 0U)
 8007660:	9a01      	ldr	r2, [sp, #4]
      count--;
 8007662:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8007664:	2a00      	cmp	r2, #0
      count--;
 8007666:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800766a:	bf08      	it	eq
 800766c:	2600      	moveq	r6, #0
      count--;
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	e7d8      	b.n	8007624 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007672:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007676:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007678:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800767c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007680:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007682:	d014      	beq.n	80076ae <SPI_WaitFifoStateUntilTimeout.constprop.1+0xb6>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007684:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007686:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800768a:	d007      	beq.n	800769c <SPI_WaitFifoStateUntilTimeout.constprop.1+0xa4>
        hspi->State = HAL_SPI_STATE_READY;
 800768c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800768e:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8007690:	f885 205d 	strb.w	r2, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8007694:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8007698:	2003      	movs	r0, #3
 800769a:	e7d3      	b.n	8007644 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4c>
          SPI_RESET_CRC(hspi);
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076aa:	601a      	str	r2, [r3, #0]
 80076ac:	e7ee      	b.n	800768c <SPI_WaitFifoStateUntilTimeout.constprop.1+0x94>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076ae:	68aa      	ldr	r2, [r5, #8]
 80076b0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80076b4:	d002      	beq.n	80076bc <SPI_WaitFifoStateUntilTimeout.constprop.1+0xc4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076b6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80076ba:	d1e3      	bne.n	8007684 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
          __HAL_SPI_DISABLE(hspi);
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	e7de      	b.n	8007684 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
 80076c6:	bf00      	nop
 80076c8:	20000000 	.word	0x20000000

080076cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80076cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	b082      	sub	sp, #8
 80076d2:	eb01 0802 	add.w	r8, r1, r2
 80076d6:	460d      	mov	r5, r1
 80076d8:	4616      	mov	r6, r2
 80076da:	4604      	mov	r4, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076dc:	f7fd fa22 	bl	8004b24 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076e0:	4f46      	ldr	r7, [pc, #280]	; (80077fc <SPI_EndRxTxTransaction+0x130>)
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076e2:	eba8 0900 	sub.w	r9, r8, r0
  tmp_tickstart = HAL_GetTick();
 80076e6:	f7fd fa1d 	bl	8004b24 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80076f0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80076f4:	0d1b      	lsrs	r3, r3, #20
 80076f6:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 80076fa:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076fc:	9300      	str	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80076fe:	1c68      	adds	r0, r5, #1
 8007700:	6823      	ldr	r3, [r4, #0]
 8007702:	d11f      	bne.n	8007744 <SPI_EndRxTxTransaction+0x78>
 8007704:	689a      	ldr	r2, [r3, #8]
 8007706:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 800770a:	d1fb      	bne.n	8007704 <SPI_EndRxTxTransaction+0x38>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800770c:	f7fd fa0a 	bl	8004b24 <HAL_GetTick>
 8007710:	eba8 0800 	sub.w	r8, r8, r0
  tmp_tickstart = HAL_GetTick();
 8007714:	f7fd fa06 	bl	8004b24 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800771e:	fb08 f303 	mul.w	r3, r8, r3
 8007722:	9301      	str	r3, [sp, #4]
  tmp_tickstart = HAL_GetTick();
 8007724:	4607      	mov	r7, r0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007726:	1c69      	adds	r1, r5, #1
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	d11f      	bne.n	800776c <SPI_EndRxTxTransaction+0xa0>
 800772c:	689a      	ldr	r2, [r3, #8]
 800772e:	0612      	lsls	r2, r2, #24
 8007730:	d4fc      	bmi.n	800772c <SPI_EndRxTxTransaction+0x60>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007732:	4632      	mov	r2, r6
 8007734:	4629      	mov	r1, r5
 8007736:	4620      	mov	r0, r4
 8007738:	f7ff ff5e 	bl	80075f8 <SPI_WaitFifoStateUntilTimeout.constprop.1>
 800773c:	bb40      	cbnz	r0, 8007790 <SPI_EndRxTxTransaction+0xc4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800773e:	b002      	add	sp, #8
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800774a:	d0df      	beq.n	800770c <SPI_EndRxTxTransaction+0x40>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800774c:	f7fd f9ea 	bl	8004b24 <HAL_GetTick>
 8007750:	eba0 000a 	sub.w	r0, r0, sl
 8007754:	4548      	cmp	r0, r9
 8007756:	d221      	bcs.n	800779c <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 8007758:	9a00      	ldr	r2, [sp, #0]
      count--;
 800775a:	9b00      	ldr	r3, [sp, #0]
        tmp_timeout = 0U;
 800775c:	2a00      	cmp	r2, #0
      count--;
 800775e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8007762:	bf08      	it	eq
 8007764:	f04f 0900 	moveq.w	r9, #0
      count--;
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	e7c8      	b.n	80076fe <SPI_EndRxTxTransaction+0x32>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	061b      	lsls	r3, r3, #24
 8007770:	d5df      	bpl.n	8007732 <SPI_EndRxTxTransaction+0x66>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007772:	f7fd f9d7 	bl	8004b24 <HAL_GetTick>
 8007776:	1bc3      	subs	r3, r0, r7
 8007778:	4543      	cmp	r3, r8
 800777a:	d20f      	bcs.n	800779c <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 800777c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800777e:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8007780:	2a00      	cmp	r2, #0
      count--;
 8007782:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8007786:	bf08      	it	eq
 8007788:	f04f 0800 	moveq.w	r8, #0
      count--;
 800778c:	9301      	str	r3, [sp, #4]
 800778e:	e7ca      	b.n	8007726 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007790:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007792:	f043 0320 	orr.w	r3, r3, #32
 8007796:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8007798:	2003      	movs	r0, #3
 800779a:	e7d0      	b.n	800773e <SPI_EndRxTxTransaction+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800779c:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077a0:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077a2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80077aa:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077ac:	d019      	beq.n	80077e2 <SPI_EndRxTxTransaction+0x116>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077ae:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80077b0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80077b4:	d107      	bne.n	80077c6 <SPI_EndRxTxTransaction+0xfa>
          SPI_RESET_CRC(hspi);
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077bc:	601a      	str	r2, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077c4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80077c6:	2301      	movs	r3, #1
 80077c8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077cc:	6e23      	ldr	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80077ce:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077d0:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80077d4:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077d6:	6623      	str	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80077d8:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 80077dc:	b002      	add	sp, #8
 80077de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077e2:	68a2      	ldr	r2, [r4, #8]
 80077e4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80077e8:	d002      	beq.n	80077f0 <SPI_EndRxTxTransaction+0x124>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077ea:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80077ee:	d1de      	bne.n	80077ae <SPI_EndRxTxTransaction+0xe2>
          __HAL_SPI_DISABLE(hspi);
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	e7d9      	b.n	80077ae <SPI_EndRxTxTransaction+0xe2>
 80077fa:	bf00      	nop
 80077fc:	20000000 	.word	0x20000000

08007800 <HAL_SPI_Init>:
  if (hspi == NULL)
 8007800:	2800      	cmp	r0, #0
 8007802:	d07f      	beq.n	8007904 <HAL_SPI_Init+0x104>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007804:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
{
 8007808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800780c:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800780e:	f1bc 0f00 	cmp.w	ip, #0
 8007812:	d05c      	beq.n	80078ce <HAL_SPI_Init+0xce>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007814:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007816:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800781a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800781e:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007820:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007824:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007826:	2b00      	cmp	r3, #0
 8007828:	d05e      	beq.n	80078e8 <HAL_SPI_Init+0xe8>
  __HAL_SPI_DISABLE(hspi);
 800782a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800782c:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800782e:	2302      	movs	r3, #2
 8007830:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8007834:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007836:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800783a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800783e:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007840:	d94c      	bls.n	80078dc <HAL_SPI_Init+0xdc>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007842:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8007846:	d15f      	bne.n	8007908 <HAL_SPI_Init+0x108>
 8007848:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800784a:	2700      	movs	r7, #0
 800784c:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007850:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8007854:	6925      	ldr	r5, [r4, #16]
 8007856:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800785a:	f406 4604 	and.w	r6, r6, #33792	; 0x8400
 800785e:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8007862:	4333      	orrs	r3, r6
 8007864:	f005 0502 	and.w	r5, r5, #2
 8007868:	432b      	orrs	r3, r5
 800786a:	6965      	ldr	r5, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800786c:	f402 6870 	and.w	r8, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007870:	f005 0501 	and.w	r5, r5, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007874:	6b62      	ldr	r2, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007876:	432b      	orrs	r3, r5
 8007878:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800787c:	f002 0208 	and.w	r2, r2, #8
 8007880:	ea42 0208 	orr.w	r2, r2, r8
 8007884:	ea4f 481e 	mov.w	r8, lr, lsr #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007888:	f40e 7e00 	and.w	lr, lr, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800788c:	f008 0804 	and.w	r8, r8, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007890:	ea43 030e 	orr.w	r3, r3, lr
 8007894:	f006 0638 	and.w	r6, r6, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007898:	ea42 0208 	orr.w	r2, r2, r8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800789c:	4333      	orrs	r3, r6
 800789e:	f005 0580 	and.w	r5, r5, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078a2:	f00c 0c10 	and.w	ip, ip, #16
 80078a6:	ea42 0c0c 	orr.w	ip, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078aa:	432b      	orrs	r3, r5
 80078ac:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078ae:	ea4c 0707 	orr.w	r7, ip, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078b2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078b4:	604f      	str	r7, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078b6:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078b8:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80078be:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078c0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078c2:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078c4:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
  return HAL_OK;
 80078c8:	4610      	mov	r0, r2
}
 80078ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ce:	6843      	ldr	r3, [r0, #4]
 80078d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078d4:	d0a1      	beq.n	800781a <HAL_SPI_Init+0x1a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078d6:	f8c0 c01c 	str.w	ip, [r0, #28]
 80078da:	e79e      	b.n	800781a <HAL_SPI_Init+0x1a>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80078dc:	d00c      	beq.n	80078f8 <HAL_SPI_Init+0xf8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078de:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078e2:	2000      	movs	r0, #0
 80078e4:	62a0      	str	r0, [r4, #40]	; 0x28
 80078e6:	e7b3      	b.n	8007850 <HAL_SPI_Init+0x50>
    hspi->Lock = HAL_UNLOCKED;
 80078e8:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80078ec:	4620      	mov	r0, r4
 80078ee:	f7fc fd51 	bl	8004394 <HAL_SPI_MspInit>
 80078f2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80078f6:	e798      	b.n	800782a <HAL_SPI_Init+0x2a>
 80078f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078fa:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 80078fe:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8007902:	e7a5      	b.n	8007850 <HAL_SPI_Init+0x50>
    return HAL_ERROR;
 8007904:	2001      	movs	r0, #1
}
 8007906:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007908:	2700      	movs	r7, #0
 800790a:	e7ea      	b.n	80078e2 <HAL_SPI_Init+0xe2>

0800790c <HAL_SPI_TransmitReceive>:
{
 800790c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007910:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8007912:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8007916:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8007918:	2801      	cmp	r0, #1
 800791a:	f000 809d 	beq.w	8007a58 <HAL_SPI_TransmitReceive+0x14c>
 800791e:	4698      	mov	r8, r3
 8007920:	2301      	movs	r3, #1
 8007922:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8007926:	468a      	mov	sl, r1
 8007928:	4691      	mov	r9, r2
 800792a:	f7fd f8fb 	bl	8004b24 <HAL_GetTick>
  tmp_state           = hspi->State;
 800792e:	f894 705d 	ldrb.w	r7, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8007932:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007934:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 8007936:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8007938:	b2f9      	uxtb	r1, r7
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800793a:	d010      	beq.n	800795e <HAL_SPI_TransmitReceive+0x52>
 800793c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007940:	d008      	beq.n	8007954 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8007942:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8007944:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8007946:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8007948:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800794c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8007950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007954:	68a2      	ldr	r2, [r4, #8]
 8007956:	2a00      	cmp	r2, #0
 8007958:	d1f3      	bne.n	8007942 <HAL_SPI_TransmitReceive+0x36>
 800795a:	2904      	cmp	r1, #4
 800795c:	d1f1      	bne.n	8007942 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800795e:	f1ba 0f00 	cmp.w	sl, #0
 8007962:	d07c      	beq.n	8007a5e <HAL_SPI_TransmitReceive+0x152>
 8007964:	f1b9 0f00 	cmp.w	r9, #0
 8007968:	d079      	beq.n	8007a5e <HAL_SPI_TransmitReceive+0x152>
 800796a:	f1b8 0f00 	cmp.w	r8, #0
 800796e:	d076      	beq.n	8007a5e <HAL_SPI_TransmitReceive+0x152>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007970:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007974:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007978:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800797a:	bf1c      	itt	ne
 800797c:	2205      	movne	r2, #5
 800797e:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007982:	68e2      	ldr	r2, [r4, #12]
  hspi->RxXferSize  = Size;
 8007984:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007988:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800798a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800798e:	6822      	ldr	r2, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007990:	6621      	str	r1, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8007992:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 8007996:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800799a:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800799e:	f8c4 a038 	str.w	sl, [r4, #56]	; 0x38
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079a2:	6851      	ldr	r1, [r2, #4]
  hspi->TxXferSize  = Size;
 80079a4:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80079a8:	d85b      	bhi.n	8007a62 <HAL_SPI_TransmitReceive+0x156>
 80079aa:	f1b8 0f01 	cmp.w	r8, #1
 80079ae:	f240 80ea 	bls.w	8007b86 <HAL_SPI_TransmitReceive+0x27a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079b2:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80079b6:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079b8:	6811      	ldr	r1, [r2, #0]
 80079ba:	0649      	lsls	r1, r1, #25
 80079bc:	f140 80ea 	bpl.w	8007b94 <HAL_SPI_TransmitReceive+0x288>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079c0:	b96b      	cbnz	r3, 80079de <HAL_SPI_TransmitReceive+0xd2>
      if (hspi->TxXferCount > 1U)
 80079c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	f240 8120 	bls.w	8007c0c <HAL_SPI_TransmitReceive+0x300>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079cc:	4651      	mov	r1, sl
 80079ce:	f831 3b02 	ldrh.w	r3, [r1], #2
 80079d2:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 80079d4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079d6:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80079d8:	3b02      	subs	r3, #2
 80079da:	b29b      	uxth	r3, r3
 80079dc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80079de:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079e0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	b92b      	cbnz	r3, 80079f2 <HAL_SPI_TransmitReceive+0xe6>
 80079e6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8084 	beq.w	8007afa <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079f2:	6822      	ldr	r2, [r4, #0]
 80079f4:	6893      	ldr	r3, [r2, #8]
 80079f6:	0799      	lsls	r1, r3, #30
 80079f8:	d505      	bpl.n	8007a06 <HAL_SPI_TransmitReceive+0xfa>
 80079fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	b113      	cbz	r3, 8007a06 <HAL_SPI_TransmitReceive+0xfa>
 8007a00:	2f00      	cmp	r7, #0
 8007a02:	f040 80e1 	bne.w	8007bc8 <HAL_SPI_TransmitReceive+0x2bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a06:	6893      	ldr	r3, [r2, #8]
 8007a08:	f013 0301 	ands.w	r3, r3, #1
 8007a0c:	d01b      	beq.n	8007a46 <HAL_SPI_TransmitReceive+0x13a>
 8007a0e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a12:	b289      	uxth	r1, r1
 8007a14:	b1b9      	cbz	r1, 8007a46 <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->RxXferCount > 1U)
 8007a16:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a1a:	b289      	uxth	r1, r1
 8007a1c:	2901      	cmp	r1, #1
 8007a1e:	f240 80c5 	bls.w	8007bac <HAL_SPI_TransmitReceive+0x2a0>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a22:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8007a24:	68d1      	ldr	r1, [r2, #12]
 8007a26:	f820 1b02 	strh.w	r1, [r0], #2
          hspi->RxXferCount -= 2U;
 8007a2a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a2e:	6420      	str	r0, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007a30:	3902      	subs	r1, #2
 8007a32:	b289      	uxth	r1, r1
 8007a34:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007a38:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a3c:	b289      	uxth	r1, r1
 8007a3e:	2901      	cmp	r1, #1
 8007a40:	f240 80d1 	bls.w	8007be6 <HAL_SPI_TransmitReceive+0x2da>
        txallowed = 1U;
 8007a44:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a46:	f7fd f86d 	bl	8004b24 <HAL_GetTick>
 8007a4a:	1b40      	subs	r0, r0, r5
 8007a4c:	42b0      	cmp	r0, r6
 8007a4e:	d3c7      	bcc.n	80079e0 <HAL_SPI_TransmitReceive+0xd4>
 8007a50:	1c73      	adds	r3, r6, #1
 8007a52:	d0c5      	beq.n	80079e0 <HAL_SPI_TransmitReceive+0xd4>
        errorcode = HAL_TIMEOUT;
 8007a54:	2003      	movs	r0, #3
 8007a56:	e775      	b.n	8007944 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8007a58:	2002      	movs	r0, #2
}
 8007a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    errorcode = HAL_ERROR;
 8007a5e:	2001      	movs	r0, #1
 8007a60:	e770      	b.n	8007944 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a62:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8007a66:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a68:	6811      	ldr	r1, [r2, #0]
 8007a6a:	0648      	lsls	r0, r1, #25
 8007a6c:	d403      	bmi.n	8007a76 <HAL_SPI_TransmitReceive+0x16a>
    __HAL_SPI_ENABLE(hspi);
 8007a6e:	6811      	ldr	r1, [r2, #0]
 8007a70:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007a74:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f040 8081 	bne.w	8007b7e <HAL_SPI_TransmitReceive+0x272>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a7c:	4651      	mov	r1, sl
 8007a7e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007a82:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8007a84:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a86:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007a8e:	1c72      	adds	r2, r6, #1
{
 8007a90:	f04f 0701 	mov.w	r7, #1
 8007a94:	d028      	beq.n	8007ae8 <HAL_SPI_TransmitReceive+0x1dc>
 8007a96:	e06d      	b.n	8007b74 <HAL_SPI_TransmitReceive+0x268>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a98:	6822      	ldr	r2, [r4, #0]
 8007a9a:	6893      	ldr	r3, [r2, #8]
 8007a9c:	079b      	lsls	r3, r3, #30
 8007a9e:	d50d      	bpl.n	8007abc <HAL_SPI_TransmitReceive+0x1b0>
 8007aa0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	b153      	cbz	r3, 8007abc <HAL_SPI_TransmitReceive+0x1b0>
 8007aa6:	b14f      	cbz	r7, 8007abc <HAL_SPI_TransmitReceive+0x1b0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aa8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007aaa:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007aae:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007ab0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ab2:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007aba:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007abc:	6893      	ldr	r3, [r2, #8]
 8007abe:	f013 0301 	ands.w	r3, r3, #1
 8007ac2:	d00f      	beq.n	8007ae4 <HAL_SPI_TransmitReceive+0x1d8>
 8007ac4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007ac8:	b289      	uxth	r1, r1
 8007aca:	b159      	cbz	r1, 8007ae4 <HAL_SPI_TransmitReceive+0x1d8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007acc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007ace:	68d2      	ldr	r2, [r2, #12]
 8007ad0:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8007ad4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ad8:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007ada:	3a01      	subs	r2, #1
 8007adc:	b292      	uxth	r2, r2
        txallowed = 1U;
 8007ade:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007ae0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ae4:	f7fd f81e 	bl	8004b24 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ae8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1d3      	bne.n	8007a98 <HAL_SPI_TransmitReceive+0x18c>
 8007af0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1ce      	bne.n	8007a98 <HAL_SPI_TransmitReceive+0x18c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007afa:	462a      	mov	r2, r5
 8007afc:	4631      	mov	r1, r6
 8007afe:	4620      	mov	r0, r4
 8007b00:	f7ff fde4 	bl	80076cc <SPI_EndRxTxTransaction>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	f43f af1d 	beq.w	8007944 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b0a:	2320      	movs	r3, #32
 8007b0c:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007b0e:	2001      	movs	r0, #1
 8007b10:	e718      	b.n	8007944 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b12:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0ee      	beq.n	8007afa <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b1c:	6822      	ldr	r2, [r4, #0]
 8007b1e:	6893      	ldr	r3, [r2, #8]
 8007b20:	0798      	lsls	r0, r3, #30
 8007b22:	d50d      	bpl.n	8007b40 <HAL_SPI_TransmitReceive+0x234>
 8007b24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	b153      	cbz	r3, 8007b40 <HAL_SPI_TransmitReceive+0x234>
 8007b2a:	b14f      	cbz	r7, 8007b40 <HAL_SPI_TransmitReceive+0x234>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b2c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007b2e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007b32:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007b34:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b36:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007b3e:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b40:	6893      	ldr	r3, [r2, #8]
 8007b42:	f013 0301 	ands.w	r3, r3, #1
 8007b46:	d00f      	beq.n	8007b68 <HAL_SPI_TransmitReceive+0x25c>
 8007b48:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007b4c:	b289      	uxth	r1, r1
 8007b4e:	b159      	cbz	r1, 8007b68 <HAL_SPI_TransmitReceive+0x25c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b50:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007b52:	68d2      	ldr	r2, [r2, #12]
 8007b54:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8007b58:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b5c:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007b5e:	3a01      	subs	r2, #1
 8007b60:	b292      	uxth	r2, r2
        txallowed = 1U;
 8007b62:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007b64:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b68:	f7fc ffdc 	bl	8004b24 <HAL_GetTick>
 8007b6c:	1b40      	subs	r0, r0, r5
 8007b6e:	42b0      	cmp	r0, r6
 8007b70:	f4bf af70 	bcs.w	8007a54 <HAL_SPI_TransmitReceive+0x148>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b74:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1cf      	bne.n	8007b1c <HAL_SPI_TransmitReceive+0x210>
 8007b7c:	e7c9      	b.n	8007b12 <HAL_SPI_TransmitReceive+0x206>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b7e:	f1b8 0f01 	cmp.w	r8, #1
 8007b82:	d184      	bne.n	8007a8e <HAL_SPI_TransmitReceive+0x182>
 8007b84:	e77a      	b.n	8007a7c <HAL_SPI_TransmitReceive+0x170>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b86:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8007b8a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b8c:	6811      	ldr	r1, [r2, #0]
 8007b8e:	0649      	lsls	r1, r1, #25
 8007b90:	f53f af17 	bmi.w	80079c2 <HAL_SPI_TransmitReceive+0xb6>
    __HAL_SPI_ENABLE(hspi);
 8007b94:	6811      	ldr	r1, [r2, #0]
 8007b96:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007b9a:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f43f af10 	beq.w	80079c2 <HAL_SPI_TransmitReceive+0xb6>
 8007ba2:	f1b8 0f01 	cmp.w	r8, #1
 8007ba6:	f47f af1a 	bne.w	80079de <HAL_SPI_TransmitReceive+0xd2>
 8007baa:	e70a      	b.n	80079c2 <HAL_SPI_TransmitReceive+0xb6>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007bac:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007bae:	7b12      	ldrb	r2, [r2, #12]
 8007bb0:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8007bb2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 8007bb6:	6c21      	ldr	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007bb8:	3a01      	subs	r2, #1
 8007bba:	b292      	uxth	r2, r2
          hspi->pRxBuffPtr++;
 8007bbc:	3101      	adds	r1, #1
        txallowed = 1U;
 8007bbe:	461f      	mov	r7, r3
          hspi->RxXferCount--;
 8007bc0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 8007bc4:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007bc6:	e73e      	b.n	8007a46 <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->TxXferCount > 1U)
 8007bc8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d910      	bls.n	8007bf2 <HAL_SPI_TransmitReceive+0x2e6>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bd0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bd2:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007bd6:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 8007bd8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bda:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007bdc:	3b02      	subs	r3, #2
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007be2:	2700      	movs	r7, #0
 8007be4:	e70f      	b.n	8007a06 <HAL_SPI_TransmitReceive+0xfa>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007be6:	6851      	ldr	r1, [r2, #4]
 8007be8:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
        txallowed = 1U;
 8007bec:	461f      	mov	r7, r3
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007bee:	6051      	str	r1, [r2, #4]
 8007bf0:	e729      	b.n	8007a46 <HAL_SPI_TransmitReceive+0x13a>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8007bf8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007bfa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bfc:	6822      	ldr	r2, [r4, #0]
          hspi->TxXferCount--;
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8007c02:	3101      	adds	r1, #1
          hspi->TxXferCount--;
 8007c04:	87e3      	strh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007c06:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 0U;
 8007c08:	2700      	movs	r7, #0
 8007c0a:	e6fc      	b.n	8007a06 <HAL_SPI_TransmitReceive+0xfa>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c10:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8007c12:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8007c14:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007c16:	3b01      	subs	r3, #1
 8007c18:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8007c1a:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8007c1c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8007c1e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007c20:	e6dd      	b.n	80079de <HAL_SPI_TransmitReceive+0xd2>
 8007c22:	bf00      	nop

08007c24 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c24:	6a03      	ldr	r3, [r0, #32]
 8007c26:	f023 0301 	bic.w	r3, r3, #1
 8007c2a:	6203      	str	r3, [r0, #32]
{
 8007c2c:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c2e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c30:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c32:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c34:	4f1a      	ldr	r7, [pc, #104]	; (8007ca0 <TIM_OC1_SetConfig+0x7c>)
  tmpccer |= OC_Config->OCPolarity;
 8007c36:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8007c38:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8007c3e:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c42:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c46:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 8007c48:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8007c4c:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c50:	d012      	beq.n	8007c78 <TIM_OC1_SetConfig+0x54>
 8007c52:	4c14      	ldr	r4, [pc, #80]	; (8007ca4 <TIM_OC1_SetConfig+0x80>)
 8007c54:	42a0      	cmp	r0, r4
 8007c56:	d00f      	beq.n	8007c78 <TIM_OC1_SetConfig+0x54>
 8007c58:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d00b      	beq.n	8007c78 <TIM_OC1_SetConfig+0x54>
 8007c60:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007c64:	42a0      	cmp	r0, r4
 8007c66:	d007      	beq.n	8007c78 <TIM_OC1_SetConfig+0x54>
 8007c68:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007c6c:	42a0      	cmp	r0, r4
 8007c6e:	d003      	beq.n	8007c78 <TIM_OC1_SetConfig+0x54>
 8007c70:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007c74:	42a0      	cmp	r0, r4
 8007c76:	d10b      	bne.n	8007c90 <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c78:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c7a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007c7e:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c80:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c84:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c88:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c8a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c8e:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c90:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007c92:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007c94:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007c96:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8007c98:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8007c9a:	6203      	str	r3, [r0, #32]
}
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	40012c00 	.word	0x40012c00
 8007ca4:	40013400 	.word	0x40013400

08007ca8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ca8:	6a03      	ldr	r3, [r0, #32]
 8007caa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cae:	6203      	str	r3, [r0, #32]
{
 8007cb0:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb4:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cb6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cb8:	4f21      	ldr	r7, [pc, #132]	; (8007d40 <TIM_OC3_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cba:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8007cbc:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cbe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8007cc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cc6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cca:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ccc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8007cd0:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cd4:	d016      	beq.n	8007d04 <TIM_OC3_SetConfig+0x5c>
 8007cd6:	4c1b      	ldr	r4, [pc, #108]	; (8007d44 <TIM_OC3_SetConfig+0x9c>)
 8007cd8:	42a0      	cmp	r0, r4
 8007cda:	d013      	beq.n	8007d04 <TIM_OC3_SetConfig+0x5c>
 8007cdc:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d024      	beq.n	8007d2e <TIM_OC3_SetConfig+0x86>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce4:	4c18      	ldr	r4, [pc, #96]	; (8007d48 <TIM_OC3_SetConfig+0xa0>)
 8007ce6:	42a0      	cmp	r0, r4
 8007ce8:	d013      	beq.n	8007d12 <TIM_OC3_SetConfig+0x6a>
 8007cea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007cee:	42a0      	cmp	r0, r4
 8007cf0:	d00f      	beq.n	8007d12 <TIM_OC3_SetConfig+0x6a>
 8007cf2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007cf6:	42a0      	cmp	r0, r4
 8007cf8:	d00b      	beq.n	8007d12 <TIM_OC3_SetConfig+0x6a>
 8007cfa:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007cfe:	42a0      	cmp	r0, r4
 8007d00:	d10e      	bne.n	8007d20 <TIM_OC3_SetConfig+0x78>
 8007d02:	e006      	b.n	8007d12 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d04:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d0a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d12:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d16:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d1a:	432c      	orrs	r4, r5
 8007d1c:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d20:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007d22:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007d24:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007d26:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8007d28:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007d2a:	6203      	str	r3, [r0, #32]
}
 8007d2c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d2e:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d34:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d3c:	e7d2      	b.n	8007ce4 <TIM_OC3_SetConfig+0x3c>
 8007d3e:	bf00      	nop
 8007d40:	40012c00 	.word	0x40012c00
 8007d44:	40013400 	.word	0x40013400
 8007d48:	40014000 	.word	0x40014000

08007d4c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d4c:	6a03      	ldr	r3, [r0, #32]
 8007d4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d52:	6203      	str	r3, [r0, #32]
{
 8007d54:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d56:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d58:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d5a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d5c:	4f21      	ldr	r7, [pc, #132]	; (8007de4 <TIM_OC4_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d5e:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d60:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d62:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8007d66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d6a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d6e:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d74:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d78:	d016      	beq.n	8007da8 <TIM_OC4_SetConfig+0x5c>
 8007d7a:	4c1b      	ldr	r4, [pc, #108]	; (8007de8 <TIM_OC4_SetConfig+0x9c>)
 8007d7c:	42a0      	cmp	r0, r4
 8007d7e:	d013      	beq.n	8007da8 <TIM_OC4_SetConfig+0x5c>
 8007d80:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007d84:	42a0      	cmp	r0, r4
 8007d86:	d024      	beq.n	8007dd2 <TIM_OC4_SetConfig+0x86>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d88:	4c18      	ldr	r4, [pc, #96]	; (8007dec <TIM_OC4_SetConfig+0xa0>)
 8007d8a:	42a0      	cmp	r0, r4
 8007d8c:	d013      	beq.n	8007db6 <TIM_OC4_SetConfig+0x6a>
 8007d8e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007d92:	42a0      	cmp	r0, r4
 8007d94:	d00f      	beq.n	8007db6 <TIM_OC4_SetConfig+0x6a>
 8007d96:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007d9a:	42a0      	cmp	r0, r4
 8007d9c:	d00b      	beq.n	8007db6 <TIM_OC4_SetConfig+0x6a>
 8007d9e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007da2:	42a0      	cmp	r0, r4
 8007da4:	d10e      	bne.n	8007dc4 <TIM_OC4_SetConfig+0x78>
 8007da6:	e006      	b.n	8007db6 <TIM_OC4_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007da8:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007daa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dae:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007db2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007db6:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007dba:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007dbe:	432c      	orrs	r4, r5
 8007dc0:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007dc4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007dc6:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007dc8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007dca:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8007dcc:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007dce:	6203      	str	r3, [r0, #32]
}
 8007dd0:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dd2:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007dd4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dd8:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007ddc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de0:	e7d2      	b.n	8007d88 <TIM_OC4_SetConfig+0x3c>
 8007de2:	bf00      	nop
 8007de4:	40012c00 	.word	0x40012c00
 8007de8:	40013400 	.word	0x40013400
 8007dec:	40014000 	.word	0x40014000

08007df0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f000 8089 	beq.w	8007f08 <HAL_TIM_Base_Init+0x118>
{
 8007df6:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007df8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d078      	beq.n	8007ef8 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e06:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e08:	4a43      	ldr	r2, [pc, #268]	; (8007f18 <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007e0a:	2302      	movs	r3, #2
 8007e0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e10:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8007e12:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e14:	d05c      	beq.n	8007ed0 <HAL_TIM_Base_Init+0xe0>
 8007e16:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8007e1a:	d02c      	beq.n	8007e76 <HAL_TIM_Base_Init+0x86>
 8007e1c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007e20:	4291      	cmp	r1, r2
 8007e22:	d028      	beq.n	8007e76 <HAL_TIM_Base_Init+0x86>
 8007e24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e28:	4291      	cmp	r1, r2
 8007e2a:	d024      	beq.n	8007e76 <HAL_TIM_Base_Init+0x86>
 8007e2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e30:	4291      	cmp	r1, r2
 8007e32:	d020      	beq.n	8007e76 <HAL_TIM_Base_Init+0x86>
 8007e34:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007e38:	4291      	cmp	r1, r2
 8007e3a:	d049      	beq.n	8007ed0 <HAL_TIM_Base_Init+0xe0>
 8007e3c:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8007e40:	4291      	cmp	r1, r2
 8007e42:	d063      	beq.n	8007f0c <HAL_TIM_Base_Init+0x11c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e44:	4a35      	ldr	r2, [pc, #212]	; (8007f1c <HAL_TIM_Base_Init+0x12c>)
 8007e46:	4291      	cmp	r1, r2
 8007e48:	d05b      	beq.n	8007f02 <HAL_TIM_Base_Init+0x112>
 8007e4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e4e:	4291      	cmp	r1, r2
 8007e50:	d057      	beq.n	8007f02 <HAL_TIM_Base_Init+0x112>
 8007e52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e56:	4291      	cmp	r1, r2
 8007e58:	d053      	beq.n	8007f02 <HAL_TIM_Base_Init+0x112>
 8007e5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e5e:	4291      	cmp	r1, r2
 8007e60:	d04f      	beq.n	8007f02 <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e62:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e64:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8007e66:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e6c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007e6e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e70:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e72:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e74:	e010      	b.n	8007e98 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007e76:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e78:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e7a:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e80:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e86:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e88:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e8e:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8007e90:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007e92:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e94:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e96:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e9c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ea0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007ea4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007ea8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007eac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007eb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007eb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eb8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007ebc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ec0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007ec4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007ec8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007ecc:	2000      	movs	r0, #0
}
 8007ece:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8007ed0:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ed2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ed4:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007eda:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8007edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ee0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ee6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8007ee8:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eea:	68e3      	ldr	r3, [r4, #12]
 8007eec:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007eee:	6863      	ldr	r3, [r4, #4]
 8007ef0:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007ef2:	6963      	ldr	r3, [r4, #20]
 8007ef4:	630b      	str	r3, [r1, #48]	; 0x30
 8007ef6:	e7cf      	b.n	8007e98 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8007ef8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007efc:	f7fc fcea 	bl	80048d4 <HAL_TIM_Base_MspInit>
 8007f00:	e781      	b.n	8007e06 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f02:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f04:	69a2      	ldr	r2, [r4, #24]
 8007f06:	e7e9      	b.n	8007edc <HAL_TIM_Base_Init+0xec>
    return HAL_ERROR;
 8007f08:	2001      	movs	r0, #1
}
 8007f0a:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007f0c:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007f12:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f14:	e796      	b.n	8007e44 <HAL_TIM_Base_Init+0x54>
 8007f16:	bf00      	nop
 8007f18:	40012c00 	.word	0x40012c00
 8007f1c:	40014000 	.word	0x40014000

08007f20 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007f20:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d132      	bne.n	8007f8e <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f28:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f2a:	491b      	ldr	r1, [pc, #108]	; (8007f98 <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f32:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f34:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f36:	f042 0201 	orr.w	r2, r2, #1
 8007f3a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f3c:	d019      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f42:	d016      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f44:	4a15      	ldr	r2, [pc, #84]	; (8007f9c <HAL_TIM_Base_Start_IT+0x7c>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d013      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d00f      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d00b      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f5a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d007      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f62:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d003      	beq.n	8007f72 <HAL_TIM_Base_Start_IT+0x52>
 8007f6a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d107      	bne.n	8007f82 <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f72:	6899      	ldr	r1, [r3, #8]
 8007f74:	4a0a      	ldr	r2, [pc, #40]	; (8007fa0 <HAL_TIM_Base_Start_IT+0x80>)
 8007f76:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f78:	2a06      	cmp	r2, #6
 8007f7a:	d00a      	beq.n	8007f92 <HAL_TIM_Base_Start_IT+0x72>
 8007f7c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007f80:	d007      	beq.n	8007f92 <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	f042 0201 	orr.w	r2, r2, #1
 8007f88:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007f8a:	2000      	movs	r0, #0
 8007f8c:	4770      	bx	lr
    return HAL_ERROR;
 8007f8e:	2001      	movs	r0, #1
 8007f90:	4770      	bx	lr
  return HAL_OK;
 8007f92:	2000      	movs	r0, #0
}
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	40012c00 	.word	0x40012c00
 8007f9c:	40000400 	.word	0x40000400
 8007fa0:	00010007 	.word	0x00010007

08007fa4 <HAL_TIM_PWM_MspInit>:
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop

08007fa8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f000 8089 	beq.w	80080c0 <HAL_TIM_PWM_Init+0x118>
{
 8007fae:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007fb0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d078      	beq.n	80080b0 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fbe:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fc0:	4a43      	ldr	r2, [pc, #268]	; (80080d0 <HAL_TIM_PWM_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc2:	2302      	movs	r3, #2
 8007fc4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fc8:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8007fca:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fcc:	d05c      	beq.n	8008088 <HAL_TIM_PWM_Init+0xe0>
 8007fce:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8007fd2:	d02c      	beq.n	800802e <HAL_TIM_PWM_Init+0x86>
 8007fd4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007fd8:	4291      	cmp	r1, r2
 8007fda:	d028      	beq.n	800802e <HAL_TIM_PWM_Init+0x86>
 8007fdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fe0:	4291      	cmp	r1, r2
 8007fe2:	d024      	beq.n	800802e <HAL_TIM_PWM_Init+0x86>
 8007fe4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fe8:	4291      	cmp	r1, r2
 8007fea:	d020      	beq.n	800802e <HAL_TIM_PWM_Init+0x86>
 8007fec:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007ff0:	4291      	cmp	r1, r2
 8007ff2:	d049      	beq.n	8008088 <HAL_TIM_PWM_Init+0xe0>
 8007ff4:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8007ff8:	4291      	cmp	r1, r2
 8007ffa:	d063      	beq.n	80080c4 <HAL_TIM_PWM_Init+0x11c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ffc:	4a35      	ldr	r2, [pc, #212]	; (80080d4 <HAL_TIM_PWM_Init+0x12c>)
 8007ffe:	4291      	cmp	r1, r2
 8008000:	d05b      	beq.n	80080ba <HAL_TIM_PWM_Init+0x112>
 8008002:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008006:	4291      	cmp	r1, r2
 8008008:	d057      	beq.n	80080ba <HAL_TIM_PWM_Init+0x112>
 800800a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800800e:	4291      	cmp	r1, r2
 8008010:	d053      	beq.n	80080ba <HAL_TIM_PWM_Init+0x112>
 8008012:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008016:	4291      	cmp	r1, r2
 8008018:	d04f      	beq.n	80080ba <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800801a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800801c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800801e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008024:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8008026:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008028:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800802a:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800802c:	e010      	b.n	8008050 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 800802e:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008030:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008032:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008038:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800803a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800803e:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008040:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008042:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008046:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8008048:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800804a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800804c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800804e:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008050:	2301      	movs	r3, #1
 8008052:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008054:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008058:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800805c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008060:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008064:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008068:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800806c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008070:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008074:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008078:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800807c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008080:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008084:	2000      	movs	r0, #0
}
 8008086:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8008088:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800808a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800808c:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800808e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008092:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8008094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008098:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800809a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800809e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80080a0:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080a2:	68e3      	ldr	r3, [r4, #12]
 80080a4:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80080a6:	6863      	ldr	r3, [r4, #4]
 80080a8:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80080aa:	6963      	ldr	r3, [r4, #20]
 80080ac:	630b      	str	r3, [r1, #48]	; 0x30
 80080ae:	e7cf      	b.n	8008050 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 80080b0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80080b4:	f7ff ff76 	bl	8007fa4 <HAL_TIM_PWM_MspInit>
 80080b8:	e781      	b.n	8007fbe <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ba:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080bc:	69a2      	ldr	r2, [r4, #24]
 80080be:	e7e9      	b.n	8008094 <HAL_TIM_PWM_Init+0xec>
    return HAL_ERROR;
 80080c0:	2001      	movs	r0, #1
}
 80080c2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80080c4:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80080ca:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080cc:	e796      	b.n	8007ffc <HAL_TIM_PWM_Init+0x54>
 80080ce:	bf00      	nop
 80080d0:	40012c00 	.word	0x40012c00
 80080d4:	40014000 	.word	0x40014000

080080d8 <HAL_TIM_PWM_Start>:
 80080d8:	2900      	cmp	r1, #0
 80080da:	d158      	bne.n	800818e <HAL_TIM_PWM_Start+0xb6>
 80080dc:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d15e      	bne.n	80081a2 <HAL_TIM_PWM_Start+0xca>
 80080e4:	2302      	movs	r3, #2
 80080e6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80080ea:	6803      	ldr	r3, [r0, #0]
 80080ec:	2201      	movs	r2, #1
 80080ee:	6a18      	ldr	r0, [r3, #32]
 80080f0:	f001 011f 	and.w	r1, r1, #31
 80080f4:	fa02 f101 	lsl.w	r1, r2, r1
 80080f8:	ea20 0001 	bic.w	r0, r0, r1
 80080fc:	b410      	push	{r4}
 80080fe:	6218      	str	r0, [r3, #32]
 8008100:	6a1a      	ldr	r2, [r3, #32]
 8008102:	4c40      	ldr	r4, [pc, #256]	; (8008204 <HAL_TIM_PWM_Start+0x12c>)
 8008104:	4311      	orrs	r1, r2
 8008106:	42a3      	cmp	r3, r4
 8008108:	6219      	str	r1, [r3, #32]
 800810a:	d05a      	beq.n	80081c2 <HAL_TIM_PWM_Start+0xea>
 800810c:	4a3e      	ldr	r2, [pc, #248]	; (8008208 <HAL_TIM_PWM_Start+0x130>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d00f      	beq.n	8008132 <HAL_TIM_PWM_Start+0x5a>
 8008112:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008116:	4293      	cmp	r3, r2
 8008118:	d00b      	beq.n	8008132 <HAL_TIM_PWM_Start+0x5a>
 800811a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800811e:	4293      	cmp	r3, r2
 8008120:	d007      	beq.n	8008132 <HAL_TIM_PWM_Start+0x5a>
 8008122:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008126:	4293      	cmp	r3, r2
 8008128:	d003      	beq.n	8008132 <HAL_TIM_PWM_Start+0x5a>
 800812a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800812e:	4293      	cmp	r3, r2
 8008130:	d103      	bne.n	800813a <HAL_TIM_PWM_Start+0x62>
 8008132:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008134:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008138:	645a      	str	r2, [r3, #68]	; 0x44
 800813a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800813e:	d016      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 8008140:	4a32      	ldr	r2, [pc, #200]	; (800820c <HAL_TIM_PWM_Start+0x134>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d013      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 8008146:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800814a:	4293      	cmp	r3, r2
 800814c:	d00f      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 800814e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008152:	4293      	cmp	r3, r2
 8008154:	d00b      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 8008156:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800815a:	4293      	cmp	r3, r2
 800815c:	d007      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 800815e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008162:	4293      	cmp	r3, r2
 8008164:	d003      	beq.n	800816e <HAL_TIM_PWM_Start+0x96>
 8008166:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800816a:	4293      	cmp	r3, r2
 800816c:	d107      	bne.n	800817e <HAL_TIM_PWM_Start+0xa6>
 800816e:	6899      	ldr	r1, [r3, #8]
 8008170:	4a27      	ldr	r2, [pc, #156]	; (8008210 <HAL_TIM_PWM_Start+0x138>)
 8008172:	400a      	ands	r2, r1
 8008174:	2a06      	cmp	r2, #6
 8008176:	d016      	beq.n	80081a6 <HAL_TIM_PWM_Start+0xce>
 8008178:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800817c:	d013      	beq.n	80081a6 <HAL_TIM_PWM_Start+0xce>
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008184:	f042 0201 	orr.w	r2, r2, #1
 8008188:	2000      	movs	r0, #0
 800818a:	601a      	str	r2, [r3, #0]
 800818c:	4770      	bx	lr
 800818e:	2904      	cmp	r1, #4
 8008190:	d01c      	beq.n	80081cc <HAL_TIM_PWM_Start+0xf4>
 8008192:	2908      	cmp	r1, #8
 8008194:	d022      	beq.n	80081dc <HAL_TIM_PWM_Start+0x104>
 8008196:	290c      	cmp	r1, #12
 8008198:	d109      	bne.n	80081ae <HAL_TIM_PWM_Start+0xd6>
 800819a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d024      	beq.n	80081ec <HAL_TIM_PWM_Start+0x114>
 80081a2:	2001      	movs	r0, #1
 80081a4:	4770      	bx	lr
 80081a6:	2000      	movs	r0, #0
 80081a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081ac:	4770      	bx	lr
 80081ae:	2910      	cmp	r1, #16
 80081b0:	d020      	beq.n	80081f4 <HAL_TIM_PWM_Start+0x11c>
 80081b2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d1f3      	bne.n	80081a2 <HAL_TIM_PWM_Start+0xca>
 80081ba:	2302      	movs	r3, #2
 80081bc:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80081c0:	e793      	b.n	80080ea <HAL_TIM_PWM_Start+0x12>
 80081c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081c8:	645a      	str	r2, [r3, #68]	; 0x44
 80081ca:	e7d0      	b.n	800816e <HAL_TIM_PWM_Start+0x96>
 80081cc:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d1e6      	bne.n	80081a2 <HAL_TIM_PWM_Start+0xca>
 80081d4:	2302      	movs	r3, #2
 80081d6:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80081da:	e786      	b.n	80080ea <HAL_TIM_PWM_Start+0x12>
 80081dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d1de      	bne.n	80081a2 <HAL_TIM_PWM_Start+0xca>
 80081e4:	2302      	movs	r3, #2
 80081e6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80081ea:	e77e      	b.n	80080ea <HAL_TIM_PWM_Start+0x12>
 80081ec:	2302      	movs	r3, #2
 80081ee:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80081f2:	e77a      	b.n	80080ea <HAL_TIM_PWM_Start+0x12>
 80081f4:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d1d2      	bne.n	80081a2 <HAL_TIM_PWM_Start+0xca>
 80081fc:	2302      	movs	r3, #2
 80081fe:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8008202:	e772      	b.n	80080ea <HAL_TIM_PWM_Start+0x12>
 8008204:	40012c00 	.word	0x40012c00
 8008208:	40013400 	.word	0x40013400
 800820c:	40000400 	.word	0x40000400
 8008210:	00010007 	.word	0x00010007

08008214 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8008214:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008218:	2b01      	cmp	r3, #1
 800821a:	f000 808c 	beq.w	8008336 <HAL_TIM_ConfigClockSource+0x122>
{
 800821e:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 8008220:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8008222:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8008224:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8008226:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800822a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800822e:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8008230:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008232:	4c5c      	ldr	r4, [pc, #368]	; (80083a4 <HAL_TIM_ConfigClockSource+0x190>)
  switch (sClockSourceConfig->ClockSource)
 8008234:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008236:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 800823a:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800823c:	d07d      	beq.n	800833a <HAL_TIM_ConfigClockSource+0x126>
 800823e:	d921      	bls.n	8008284 <HAL_TIM_ConfigClockSource+0x70>
 8008240:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008244:	d067      	beq.n	8008316 <HAL_TIM_ConfigClockSource+0x102>
 8008246:	d94a      	bls.n	80082de <HAL_TIM_ConfigClockSource+0xca>
 8008248:	4957      	ldr	r1, [pc, #348]	; (80083a8 <HAL_TIM_ConfigClockSource+0x194>)
 800824a:	428b      	cmp	r3, r1
 800824c:	d008      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 800824e:	d93e      	bls.n	80082ce <HAL_TIM_ConfigClockSource+0xba>
 8008250:	4956      	ldr	r1, [pc, #344]	; (80083ac <HAL_TIM_ConfigClockSource+0x198>)
 8008252:	428b      	cmp	r3, r1
 8008254:	d004      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 8008256:	3910      	subs	r1, #16
 8008258:	f023 0420 	bic.w	r4, r3, #32
 800825c:	428c      	cmp	r4, r1
 800825e:	d108      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008260:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008262:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008266:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800826a:	430b      	orrs	r3, r1
 800826c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008270:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8008272:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008274:	2201      	movs	r2, #1
 8008276:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800827a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800827e:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8008280:	4618      	mov	r0, r3
}
 8008282:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8008284:	2b40      	cmp	r3, #64	; 0x40
 8008286:	d073      	beq.n	8008370 <HAL_TIM_ConfigClockSource+0x15c>
 8008288:	d91b      	bls.n	80082c2 <HAL_TIM_ConfigClockSource+0xae>
 800828a:	2b50      	cmp	r3, #80	; 0x50
 800828c:	d1f1      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
  tmpccer = TIMx->CCER;
 800828e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008290:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008292:	684c      	ldr	r4, [r1, #4]
 8008294:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008296:	f026 0601 	bic.w	r6, r6, #1
 800829a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800829c:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800829e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082a6:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80082aa:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80082ac:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80082ae:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80082b0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80082b2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80082b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082ba:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80082be:	6093      	str	r3, [r2, #8]
}
 80082c0:	e7d7      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 80082c2:	2b20      	cmp	r3, #32
 80082c4:	d0cc      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 80082c6:	d91c      	bls.n	8008302 <HAL_TIM_ConfigClockSource+0xee>
 80082c8:	2b30      	cmp	r3, #48	; 0x30
 80082ca:	d1d2      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
 80082cc:	e7c8      	b.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 80082ce:	3920      	subs	r1, #32
 80082d0:	428b      	cmp	r3, r1
 80082d2:	d0c5      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 80082d4:	d919      	bls.n	800830a <HAL_TIM_ConfigClockSource+0xf6>
 80082d6:	4936      	ldr	r1, [pc, #216]	; (80083b0 <HAL_TIM_ConfigClockSource+0x19c>)
 80082d8:	428b      	cmp	r3, r1
 80082da:	d0c1      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 80082dc:	e7c9      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
 80082de:	2b70      	cmp	r3, #112	; 0x70
 80082e0:	d1c7      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082e2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80082e6:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80082e8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082ea:	432b      	orrs	r3, r5
 80082ec:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082f0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082f4:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082f6:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80082f8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80082fe:	6093      	str	r3, [r2, #8]
      break;
 8008300:	e7b7      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 8008302:	f033 0110 	bics.w	r1, r3, #16
 8008306:	d1b4      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
 8008308:	e7aa      	b.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
 800830a:	f023 0110 	bic.w	r1, r3, #16
 800830e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008312:	d1ae      	bne.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
 8008314:	e7a4      	b.n	8008260 <HAL_TIM_ConfigClockSource+0x4c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008316:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 800831a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800831c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800831e:	432b      	orrs	r3, r5
 8008320:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008324:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008328:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800832a:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800832c:	6893      	ldr	r3, [r2, #8]
 800832e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008332:	6093      	str	r3, [r2, #8]
      break;
 8008334:	e79d      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
  __HAL_LOCK(htim);
 8008336:	2002      	movs	r0, #2
}
 8008338:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800833a:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800833c:	684d      	ldr	r5, [r1, #4]
 800833e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008340:	f024 0410 	bic.w	r4, r4, #16
 8008344:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008346:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8008348:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800834a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800834e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8008352:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008356:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800835a:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 800835c:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800835e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008360:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008364:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008368:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800836c:	6093      	str	r3, [r2, #8]
}
 800836e:	e780      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
  tmpccer = TIMx->CCER;
 8008370:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008372:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008374:	684c      	ldr	r4, [r1, #4]
 8008376:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008378:	f026 0601 	bic.w	r6, r6, #1
 800837c:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800837e:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008380:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008384:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008388:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800838c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800838e:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8008390:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8008392:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008394:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800839c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80083a0:	6093      	str	r3, [r2, #8]
}
 80083a2:	e766      	b.n	8008272 <HAL_TIM_ConfigClockSource+0x5e>
 80083a4:	ffce0088 	.word	0xffce0088
 80083a8:	00100040 	.word	0x00100040
 80083ac:	00100060 	.word	0x00100060
 80083b0:	00100030 	.word	0x00100030

080083b4 <HAL_TIM_PeriodElapsedCallback>:
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop

080083b8 <HAL_TIM_OC_DelayElapsedCallback>:
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop

080083bc <HAL_TIM_IC_CaptureCallback>:
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop

080083c0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop

080083c4 <HAL_TIM_TriggerCallback>:
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop

080083c8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083c8:	6803      	ldr	r3, [r0, #0]
 80083ca:	691a      	ldr	r2, [r3, #16]
 80083cc:	0791      	lsls	r1, r2, #30
{
 80083ce:	b510      	push	{r4, lr}
 80083d0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083d2:	d503      	bpl.n	80083dc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80083d4:	68da      	ldr	r2, [r3, #12]
 80083d6:	0792      	lsls	r2, r2, #30
 80083d8:	f100 808a 	bmi.w	80084f0 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80083dc:	691a      	ldr	r2, [r3, #16]
 80083de:	0752      	lsls	r2, r2, #29
 80083e0:	d502      	bpl.n	80083e8 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80083e2:	68da      	ldr	r2, [r3, #12]
 80083e4:	0750      	lsls	r0, r2, #29
 80083e6:	d470      	bmi.n	80084ca <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083e8:	691a      	ldr	r2, [r3, #16]
 80083ea:	0711      	lsls	r1, r2, #28
 80083ec:	d502      	bpl.n	80083f4 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083ee:	68da      	ldr	r2, [r3, #12]
 80083f0:	0712      	lsls	r2, r2, #28
 80083f2:	d458      	bmi.n	80084a6 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083f4:	691a      	ldr	r2, [r3, #16]
 80083f6:	06d1      	lsls	r1, r2, #27
 80083f8:	d502      	bpl.n	8008400 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083fa:	68da      	ldr	r2, [r3, #12]
 80083fc:	06d2      	lsls	r2, r2, #27
 80083fe:	d43e      	bmi.n	800847e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008400:	691a      	ldr	r2, [r3, #16]
 8008402:	07d0      	lsls	r0, r2, #31
 8008404:	d503      	bpl.n	800840e <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008406:	68da      	ldr	r2, [r3, #12]
 8008408:	07d1      	lsls	r1, r2, #31
 800840a:	f100 808a 	bmi.w	8008522 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800840e:	691a      	ldr	r2, [r3, #16]
 8008410:	0612      	lsls	r2, r2, #24
 8008412:	d503      	bpl.n	800841c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008414:	68da      	ldr	r2, [r3, #12]
 8008416:	0610      	lsls	r0, r2, #24
 8008418:	f100 808b 	bmi.w	8008532 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800841c:	691a      	ldr	r2, [r3, #16]
 800841e:	05d1      	lsls	r1, r2, #23
 8008420:	d503      	bpl.n	800842a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	0612      	lsls	r2, r2, #24
 8008426:	f100 808c 	bmi.w	8008542 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800842a:	691a      	ldr	r2, [r3, #16]
 800842c:	0650      	lsls	r0, r2, #25
 800842e:	d503      	bpl.n	8008438 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008430:	68da      	ldr	r2, [r3, #12]
 8008432:	0651      	lsls	r1, r2, #25
 8008434:	f100 808d 	bmi.w	8008552 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008438:	691a      	ldr	r2, [r3, #16]
 800843a:	0692      	lsls	r2, r2, #26
 800843c:	d503      	bpl.n	8008446 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800843e:	68da      	ldr	r2, [r3, #12]
 8008440:	0690      	lsls	r0, r2, #26
 8008442:	f100 808e 	bmi.w	8008562 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008446:	691a      	ldr	r2, [r3, #16]
 8008448:	02d1      	lsls	r1, r2, #11
 800844a:	d503      	bpl.n	8008454 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	02d2      	lsls	r2, r2, #11
 8008450:	f100 808f 	bmi.w	8008572 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008454:	691a      	ldr	r2, [r3, #16]
 8008456:	0290      	lsls	r0, r2, #10
 8008458:	d503      	bpl.n	8008462 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800845a:	68da      	ldr	r2, [r3, #12]
 800845c:	0291      	lsls	r1, r2, #10
 800845e:	f100 8090 	bmi.w	8008582 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008462:	691a      	ldr	r2, [r3, #16]
 8008464:	0252      	lsls	r2, r2, #9
 8008466:	d503      	bpl.n	8008470 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	0250      	lsls	r0, r2, #9
 800846c:	f100 8091 	bmi.w	8008592 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008470:	691a      	ldr	r2, [r3, #16]
 8008472:	0211      	lsls	r1, r2, #8
 8008474:	d502      	bpl.n	800847c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	0212      	lsls	r2, r2, #8
 800847a:	d44a      	bmi.n	8008512 <HAL_TIM_IRQHandler+0x14a>
}
 800847c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800847e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008482:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008484:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008486:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008488:	69db      	ldr	r3, [r3, #28]
 800848a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800848e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008490:	f040 8090 	bne.w	80085b4 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008494:	f7ff ff90 	bl	80083b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008498:	4620      	mov	r0, r4
 800849a:	f7ff ff91 	bl	80083c0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800849e:	2200      	movs	r2, #0
 80084a0:	6823      	ldr	r3, [r4, #0]
 80084a2:	7722      	strb	r2, [r4, #28]
 80084a4:	e7ac      	b.n	8008400 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80084a6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80084aa:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80084ac:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80084ae:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80084b0:	69db      	ldr	r3, [r3, #28]
 80084b2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80084b4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80084b6:	d17a      	bne.n	80085ae <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084b8:	f7ff ff7e 	bl	80083b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084bc:	4620      	mov	r0, r4
 80084be:	f7ff ff7f 	bl	80083c0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084c2:	2200      	movs	r2, #0
 80084c4:	6823      	ldr	r3, [r4, #0]
 80084c6:	7722      	strb	r2, [r4, #28]
 80084c8:	e794      	b.n	80083f4 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084ca:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084ce:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084d0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084d2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80084da:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084dc:	d164      	bne.n	80085a8 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084de:	f7ff ff6b 	bl	80083b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084e2:	4620      	mov	r0, r4
 80084e4:	f7ff ff6c 	bl	80083c0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084e8:	2200      	movs	r2, #0
 80084ea:	6823      	ldr	r3, [r4, #0]
 80084ec:	7722      	strb	r2, [r4, #28]
 80084ee:	e77b      	b.n	80083e8 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084f0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084f4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084f6:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084f8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	0799      	lsls	r1, r3, #30
 80084fe:	d150      	bne.n	80085a2 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008500:	f7ff ff5a 	bl	80083b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008504:	4620      	mov	r0, r4
 8008506:	f7ff ff5b 	bl	80083c0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800850a:	2200      	movs	r2, #0
 800850c:	6823      	ldr	r3, [r4, #0]
 800850e:	7722      	strb	r2, [r4, #28]
 8008510:	e764      	b.n	80083dc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008512:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008516:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008518:	611a      	str	r2, [r3, #16]
}
 800851a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800851e:	f000 ba61 	b.w	80089e4 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008522:	f06f 0201 	mvn.w	r2, #1
 8008526:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008528:	4620      	mov	r0, r4
 800852a:	f7ff ff43 	bl	80083b4 <HAL_TIM_PeriodElapsedCallback>
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	e76d      	b.n	800840e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008532:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008536:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fa49 	bl	80089d0 <HAL_TIMEx_BreakCallback>
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	e76c      	b.n	800841c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008542:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008546:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008548:	4620      	mov	r0, r4
 800854a:	f000 fa43 	bl	80089d4 <HAL_TIMEx_Break2Callback>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	e76b      	b.n	800842a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008552:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008556:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008558:	4620      	mov	r0, r4
 800855a:	f7ff ff33 	bl	80083c4 <HAL_TIM_TriggerCallback>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	e76a      	b.n	8008438 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008562:	f06f 0220 	mvn.w	r2, #32
 8008566:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008568:	4620      	mov	r0, r4
 800856a:	f000 fa2f 	bl	80089cc <HAL_TIMEx_CommutCallback>
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	e769      	b.n	8008446 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8008572:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008576:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fa2d 	bl	80089d8 <HAL_TIMEx_EncoderIndexCallback>
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	e768      	b.n	8008454 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008582:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8008586:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008588:	4620      	mov	r0, r4
 800858a:	f000 fa27 	bl	80089dc <HAL_TIMEx_DirectionChangeCallback>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	e767      	b.n	8008462 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008592:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8008596:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8008598:	4620      	mov	r0, r4
 800859a:	f000 fa21 	bl	80089e0 <HAL_TIMEx_IndexErrorCallback>
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	e766      	b.n	8008470 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 80085a2:	f7ff ff0b 	bl	80083bc <HAL_TIM_IC_CaptureCallback>
 80085a6:	e7b0      	b.n	800850a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80085a8:	f7ff ff08 	bl	80083bc <HAL_TIM_IC_CaptureCallback>
 80085ac:	e79c      	b.n	80084e8 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 80085ae:	f7ff ff05 	bl	80083bc <HAL_TIM_IC_CaptureCallback>
 80085b2:	e786      	b.n	80084c2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 80085b4:	f7ff ff02 	bl	80083bc <HAL_TIM_IC_CaptureCallback>
 80085b8:	e771      	b.n	800849e <HAL_TIM_IRQHandler+0xd6>
 80085ba:	bf00      	nop

080085bc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085bc:	6a03      	ldr	r3, [r0, #32]
 80085be:	f023 0310 	bic.w	r3, r3, #16
 80085c2:	6203      	str	r3, [r0, #32]
{
 80085c4:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 80085c6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80085c8:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80085ca:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085cc:	4f21      	ldr	r7, [pc, #132]	; (8008654 <TIM_OC2_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085ce:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085d0:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085d2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 80085d6:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085da:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085de:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085e0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085e4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085e8:	d016      	beq.n	8008618 <TIM_OC2_SetConfig+0x5c>
 80085ea:	4c1b      	ldr	r4, [pc, #108]	; (8008658 <TIM_OC2_SetConfig+0x9c>)
 80085ec:	42a0      	cmp	r0, r4
 80085ee:	d013      	beq.n	8008618 <TIM_OC2_SetConfig+0x5c>
 80085f0:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80085f4:	42a0      	cmp	r0, r4
 80085f6:	d024      	beq.n	8008642 <TIM_OC2_SetConfig+0x86>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085f8:	4c18      	ldr	r4, [pc, #96]	; (800865c <TIM_OC2_SetConfig+0xa0>)
 80085fa:	42a0      	cmp	r0, r4
 80085fc:	d013      	beq.n	8008626 <TIM_OC2_SetConfig+0x6a>
 80085fe:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8008602:	42a0      	cmp	r0, r4
 8008604:	d00f      	beq.n	8008626 <TIM_OC2_SetConfig+0x6a>
 8008606:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800860a:	42a0      	cmp	r0, r4
 800860c:	d00b      	beq.n	8008626 <TIM_OC2_SetConfig+0x6a>
 800860e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008612:	42a0      	cmp	r0, r4
 8008614:	d10e      	bne.n	8008634 <TIM_OC2_SetConfig+0x78>
 8008616:	e006      	b.n	8008626 <TIM_OC2_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008618:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800861a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800861e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008622:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008626:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800862a:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800862e:	432c      	orrs	r4, r5
 8008630:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008634:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008636:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008638:	6182      	str	r2, [r0, #24]
}
 800863a:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 800863c:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800863e:	6203      	str	r3, [r0, #32]
}
 8008640:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008642:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008644:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008648:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800864c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008650:	e7d2      	b.n	80085f8 <TIM_OC2_SetConfig+0x3c>
 8008652:	bf00      	nop
 8008654:	40012c00 	.word	0x40012c00
 8008658:	40013400 	.word	0x40013400
 800865c:	40014000 	.word	0x40014000

08008660 <HAL_TIM_PWM_ConfigChannel>:
{
 8008660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8008662:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008666:	2b01      	cmp	r3, #1
 8008668:	f000 80e8 	beq.w	800883c <HAL_TIM_PWM_ConfigChannel+0x1dc>
 800866c:	2301      	movs	r3, #1
 800866e:	4604      	mov	r4, r0
 8008670:	460d      	mov	r5, r1
 8008672:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8008676:	2a14      	cmp	r2, #20
 8008678:	d844      	bhi.n	8008704 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800867a:	e8df f002 	tbb	[pc, r2]
 800867e:	4347      	.short	0x4347
 8008680:	435b4343 	.word	0x435b4343
 8008684:	43704343 	.word	0x43704343
 8008688:	43844343 	.word	0x43844343
 800868c:	43994343 	.word	0x43994343
 8008690:	4343      	.short	0x4343
 8008692:	0b          	.byte	0x0b
 8008693:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008694:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008696:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800869a:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800869c:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800869e:	4e70      	ldr	r6, [pc, #448]	; (8008860 <HAL_TIM_PWM_ConfigChannel+0x200>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80086a0:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 80086a4:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80086a6:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80086a8:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80086aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80086ac:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80086b0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80086b4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086b8:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80086ba:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086be:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086c2:	d008      	beq.n	80086d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 80086c4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80086c8:	42b3      	cmp	r3, r6
 80086ca:	d004      	beq.n	80086d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 80086cc:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80086d0:	42b3      	cmp	r3, r6
 80086d2:	f040 80b5 	bne.w	8008840 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80086d6:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80086d8:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80086dc:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 80086e0:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80086e2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80086e4:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 80086e6:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 80086e8:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80086ea:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80086ec:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80086ee:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80086f2:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80086f4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80086f6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80086fa:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80086fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086fe:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008702:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008704:	2000      	movs	r0, #0
 8008706:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800870a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800870c:	6800      	ldr	r0, [r0, #0]
 800870e:	f7ff fa89 	bl	8007c24 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008712:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008714:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008716:	6999      	ldr	r1, [r3, #24]
 8008718:	f041 0108 	orr.w	r1, r1, #8
 800871c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800871e:	6999      	ldr	r1, [r3, #24]
 8008720:	f021 0104 	bic.w	r1, r1, #4
 8008724:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008726:	699a      	ldr	r2, [r3, #24]
 8008728:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800872a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800872c:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800872e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8008732:	e7ea      	b.n	800870a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008734:	6800      	ldr	r0, [r0, #0]
 8008736:	f7ff ff41 	bl	80085bc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800873a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800873c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800873e:	6999      	ldr	r1, [r3, #24]
 8008740:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008744:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008746:	6999      	ldr	r1, [r3, #24]
 8008748:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800874c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800874e:	699a      	ldr	r2, [r3, #24]
 8008750:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8008754:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008756:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8008758:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800875c:	e7d5      	b.n	800870a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800875e:	6800      	ldr	r0, [r0, #0]
 8008760:	f7ff faa2 	bl	8007ca8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008764:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008766:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008768:	69d9      	ldr	r1, [r3, #28]
 800876a:	f041 0108 	orr.w	r1, r1, #8
 800876e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008770:	69d9      	ldr	r1, [r3, #28]
 8008772:	f021 0104 	bic.w	r1, r1, #4
 8008776:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008778:	69da      	ldr	r2, [r3, #28]
 800877a:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800877c:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800877e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8008780:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8008784:	e7c1      	b.n	800870a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008786:	6800      	ldr	r0, [r0, #0]
 8008788:	f7ff fae0 	bl	8007d4c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800878c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800878e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008790:	69d9      	ldr	r1, [r3, #28]
 8008792:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008796:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008798:	69d9      	ldr	r1, [r3, #28]
 800879a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800879e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80087a0:	69da      	ldr	r2, [r3, #28]
 80087a2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 80087a6:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80087a8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80087aa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80087ae:	e7ac      	b.n	800870a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087b0:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087b2:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087b6:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80087b8:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087ba:	4e29      	ldr	r6, [pc, #164]	; (8008860 <HAL_TIM_PWM_ConfigChannel+0x200>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087bc:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80087c0:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80087c2:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80087c4:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80087c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 80087cc:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d4:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 80087da:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087de:	d013      	beq.n	8008808 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087e0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80087e4:	42b3      	cmp	r3, r6
 80087e6:	d00f      	beq.n	8008808 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087e8:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80087ec:	42b3      	cmp	r3, r6
 80087ee:	d00b      	beq.n	8008808 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087f0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80087f4:	42b3      	cmp	r3, r6
 80087f6:	d007      	beq.n	8008808 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80087f8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80087fc:	42b3      	cmp	r3, r6
 80087fe:	d003      	beq.n	8008808 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 8008800:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008804:	42b3      	cmp	r3, r6
 8008806:	d104      	bne.n	8008812 <HAL_TIM_PWM_ConfigChannel+0x1b2>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008808:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800880a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800880e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8008812:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8008814:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008816:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008818:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800881a:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800881c:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800881e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008820:	f041 0108 	orr.w	r1, r1, #8
 8008824:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008826:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008828:	f021 0104 	bic.w	r1, r1, #4
 800882c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800882e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008830:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8008832:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008834:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008836:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800883a:	e766      	b.n	800870a <HAL_TIM_PWM_ConfigChannel+0xaa>
  __HAL_LOCK(htim);
 800883c:	2002      	movs	r0, #2
}
 800883e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008840:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008844:	42b3      	cmp	r3, r6
 8008846:	f43f af46 	beq.w	80086d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 800884a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800884e:	42b3      	cmp	r3, r6
 8008850:	f43f af41 	beq.w	80086d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 8008854:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008858:	42b3      	cmp	r3, r6
 800885a:	f47f af41 	bne.w	80086e0 <HAL_TIM_PWM_ConfigChannel+0x80>
 800885e:	e73a      	b.n	80086d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 8008860:	40012c00 	.word	0x40012c00

08008864 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008864:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008868:	2b01      	cmp	r3, #1
 800886a:	d058      	beq.n	800891e <HAL_TIMEx_MasterConfigSynchronization+0xba>
{
 800886c:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800886e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008870:	4c2c      	ldr	r4, [pc, #176]	; (8008924 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008872:	2302      	movs	r3, #2
 8008874:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008878:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 800887a:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800887c:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800887e:	d042      	beq.n	8008906 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008880:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008884:	42a2      	cmp	r2, r4
 8008886:	d032      	beq.n	80088ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8008888:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800888c:	42a2      	cmp	r2, r4
 800888e:	d02e      	beq.n	80088ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008890:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008892:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800889a:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800889c:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800889e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80088a2:	d016      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088a4:	4b20      	ldr	r3, [pc, #128]	; (8008928 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d013      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d00f      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d00b      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088ba:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80088be:	429a      	cmp	r2, r3
 80088c0:	d007      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088c2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d003      	beq.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80088ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d104      	bne.n	80088dc <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088d2:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088d4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088d8:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088da:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80088dc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80088de:	2201      	movs	r2, #1
 80088e0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80088e4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80088e8:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80088ea:	4618      	mov	r0, r3
}
 80088ec:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088ee:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80088f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80088f6:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80088f8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80088fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008900:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8008902:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008904:	e7cb      	b.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008906:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800890a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800890e:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8008910:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008918:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 800891a:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800891c:	e7d9      	b.n	80088d2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 800891e:	2002      	movs	r0, #2
}
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	40012c00 	.word	0x40012c00
 8008928:	40000400 	.word	0x40000400

0800892c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800892c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008930:	2b01      	cmp	r3, #1
 8008932:	d047      	beq.n	80089c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
{
 8008934:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008936:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 800893a:	4602      	mov	r2, r0
 800893c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008940:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008944:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008946:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800894a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800894c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008950:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008954:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008956:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800895a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800895c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008960:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008962:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008964:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008966:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800896a:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800896c:	4c16      	ldr	r4, [pc, #88]	; (80089c8 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 800896e:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008970:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008974:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008976:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800897a:	d007      	beq.n	800898c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 800897c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008980:	42a0      	cmp	r0, r4
 8008982:	d003      	beq.n	800898c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8008984:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8008988:	42a0      	cmp	r0, r4
 800898a:	d114      	bne.n	80089b6 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800898c:	69cd      	ldr	r5, [r1, #28]
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800898e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008994:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008996:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800899a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800899e:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80089a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089a6:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80089a8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80089ac:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80089ae:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80089b0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80089b4:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80089b6:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80089b8:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80089ba:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80089be:	4608      	mov	r0, r1
}
 80089c0:	bc30      	pop	{r4, r5}
 80089c2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80089c4:	2002      	movs	r0, #2
}
 80089c6:	4770      	bx	lr
 80089c8:	40012c00 	.word	0x40012c00

080089cc <HAL_TIMEx_CommutCallback>:
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop

080089d0 <HAL_TIMEx_BreakCallback>:
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop

080089d4 <HAL_TIMEx_Break2Callback>:
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop

080089d8 <HAL_TIMEx_EncoderIndexCallback>:
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop

080089dc <HAL_TIMEx_DirectionChangeCallback>:
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop

080089e0 <HAL_TIMEx_IndexErrorCallback>:
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop

080089e4 <HAL_TIMEx_TransitionErrorCallback>:
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop

080089e8 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089e8:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80089ec:	2b20      	cmp	r3, #32
 80089ee:	d149      	bne.n	8008a84 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80089f0:	2900      	cmp	r1, #0
 80089f2:	d045      	beq.n	8008a80 <HAL_UART_Receive_IT+0x98>
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	d043      	beq.n	8008a80 <HAL_UART_Receive_IT+0x98>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 80089f8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d041      	beq.n	8008a84 <HAL_UART_Receive_IT+0x9c>
{
 8008a00:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a02:	4b49      	ldr	r3, [pc, #292]	; (8008b28 <HAL_UART_Receive_IT+0x140>)
 8008a04:	6804      	ldr	r4, [r0, #0]
    __HAL_LOCK(huart);
 8008a06:	2501      	movs	r5, #1
 8008a08:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a0c:	429c      	cmp	r4, r3
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a0e:	f04f 0500 	mov.w	r5, #0
 8008a12:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a14:	d006      	beq.n	8008a24 <HAL_UART_Receive_IT+0x3c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a16:	6863      	ldr	r3, [r4, #4]
 8008a18:	021b      	lsls	r3, r3, #8
 8008a1a:	d503      	bpl.n	8008a24 <HAL_UART_Receive_IT+0x3c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008a22:	6023      	str	r3, [r4, #0]
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a24:	6883      	ldr	r3, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8008a26:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 8008a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 8008a2c:	f04f 0100 	mov.w	r1, #0
  huart->RxXferSize  = Size;
 8008a30:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008a34:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008a38:	6701      	str	r1, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8008a3a:	d025      	beq.n	8008a88 <HAL_UART_Receive_IT+0xa0>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d138      	bne.n	8008ab2 <HAL_UART_Receive_IT+0xca>
 8008a40:	6903      	ldr	r3, [r0, #16]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d05e      	beq.n	8008b04 <HAL_UART_Receive_IT+0x11c>
 8008a46:	237f      	movs	r3, #127	; 0x7f
 8008a48:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a4c:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a4e:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a50:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a54:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a58:	68a3      	ldr	r3, [r4, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a5a:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5c:	f043 0301 	orr.w	r3, r3, #1
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a60:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a64:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a66:	d03a      	beq.n	8008ade <HAL_UART_Receive_IT+0xf6>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008a68:	4b30      	ldr	r3, [pc, #192]	; (8008b2c <HAL_UART_Receive_IT+0x144>)
 8008a6a:	6703      	str	r3, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008a72:	6822      	ldr	r2, [r4, #0]
 8008a74:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a78:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008a7a:	6022      	str	r2, [r4, #0]
}
 8008a7c:	bc30      	pop	{r4, r5}
 8008a7e:	4770      	bx	lr
      return HAL_ERROR;
 8008a80:	2001      	movs	r0, #1
 8008a82:	4770      	bx	lr
    return HAL_BUSY;
 8008a84:	2002      	movs	r0, #2
}
 8008a86:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8008a88:	6903      	ldr	r3, [r0, #16]
 8008a8a:	b9c3      	cbnz	r3, 8008abe <HAL_UART_Receive_IT+0xd6>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a8c:	2122      	movs	r1, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a8e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a92:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a96:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a98:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9a:	f043 0301 	orr.w	r3, r3, #1
 8008a9e:	f240 15ff 	movw	r5, #511	; 0x1ff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008aa2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8008aa6:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aaa:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008aac:	d035      	beq.n	8008b1a <HAL_UART_Receive_IT+0x132>
      huart->RxISR = UART_RxISR_16BIT;
 8008aae:	4b20      	ldr	r3, [pc, #128]	; (8008b30 <HAL_UART_Receive_IT+0x148>)
 8008ab0:	e7db      	b.n	8008a6a <HAL_UART_Receive_IT+0x82>
  UART_MASK_COMPUTATION(huart);
 8008ab2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008ab6:	d029      	beq.n	8008b0c <HAL_UART_Receive_IT+0x124>
 8008ab8:	f8a0 1060 	strh.w	r1, [r0, #96]	; 0x60
 8008abc:	e7c6      	b.n	8008a4c <HAL_UART_Receive_IT+0x64>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008abe:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac0:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ac4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac8:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008aca:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008acc:	f043 0301 	orr.w	r3, r3, #1
 8008ad0:	25ff      	movs	r5, #255	; 0xff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008ad2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8008ad6:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ada:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008adc:	d1c4      	bne.n	8008a68 <HAL_UART_Receive_IT+0x80>
 8008ade:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d8c0      	bhi.n	8008a68 <HAL_UART_Receive_IT+0x80>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008ae6:	4b13      	ldr	r3, [pc, #76]	; (8008b34 <HAL_UART_Receive_IT+0x14c>)
 8008ae8:	6703      	str	r3, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8008aea:	2300      	movs	r3, #0
 8008aec:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008af0:	6822      	ldr	r2, [r4, #0]
 8008af2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008af6:	6022      	str	r2, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008af8:	68a2      	ldr	r2, [r4, #8]
 8008afa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008afe:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b00:	60a2      	str	r2, [r4, #8]
 8008b02:	e7bb      	b.n	8008a7c <HAL_UART_Receive_IT+0x94>
  UART_MASK_COMPUTATION(huart);
 8008b04:	23ff      	movs	r3, #255	; 0xff
 8008b06:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b0a:	e79f      	b.n	8008a4c <HAL_UART_Receive_IT+0x64>
 8008b0c:	6903      	ldr	r3, [r0, #16]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d099      	beq.n	8008a46 <HAL_UART_Receive_IT+0x5e>
 8008b12:	233f      	movs	r3, #63	; 0x3f
 8008b14:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008b18:	e798      	b.n	8008a4c <HAL_UART_Receive_IT+0x64>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b1a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d8c5      	bhi.n	8008aae <HAL_UART_Receive_IT+0xc6>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008b22:	4b05      	ldr	r3, [pc, #20]	; (8008b38 <HAL_UART_Receive_IT+0x150>)
 8008b24:	e7e0      	b.n	8008ae8 <HAL_UART_Receive_IT+0x100>
 8008b26:	bf00      	nop
 8008b28:	40008000 	.word	0x40008000
 8008b2c:	08008e29 	.word	0x08008e29
 8008b30:	08008ea9 	.word	0x08008ea9
 8008b34:	08008f21 	.word	0x08008f21
 8008b38:	08009095 	.word	0x08009095

08008b3c <HAL_UART_TxCpltCallback>:
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop

08008b40 <HAL_UART_ErrorCallback>:
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop

08008b44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b44:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b46:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008b4e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b52:	f7ff fff5 	bl	8008b40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b56:	bd08      	pop	{r3, pc}

08008b58 <HAL_UARTEx_RxEventCallback>:
}
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop

08008b5c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b5c:	6802      	ldr	r2, [r0, #0]
 8008b5e:	69d3      	ldr	r3, [r2, #28]
{
 8008b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b64:	f640 060f 	movw	r6, #2063	; 0x80f
  if (errorflags == 0U)
 8008b68:	4233      	tst	r3, r6
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b6a:	6815      	ldr	r5, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b6c:	6891      	ldr	r1, [r2, #8]
{
 8008b6e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8008b70:	d027      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b72:	48aa      	ldr	r0, [pc, #680]	; (8008e1c <HAL_UART_IRQHandler+0x2c0>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b74:	4eaa      	ldr	r6, [pc, #680]	; (8008e20 <HAL_UART_IRQHandler+0x2c4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b76:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b78:	402e      	ands	r6, r5
 8008b7a:	4306      	orrs	r6, r0
 8008b7c:	d153      	bne.n	8008c26 <HAL_UART_IRQHandler+0xca>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b7e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008b80:	2801      	cmp	r0, #1
 8008b82:	d02c      	beq.n	8008bde <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b84:	02de      	lsls	r6, r3, #11
 8008b86:	d502      	bpl.n	8008b8e <HAL_UART_IRQHandler+0x32>
 8008b88:	0248      	lsls	r0, r1, #9
 8008b8a:	f100 80d7 	bmi.w	8008d3c <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b8e:	061f      	lsls	r7, r3, #24
 8008b90:	d506      	bpl.n	8008ba0 <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b92:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b96:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b9a:	4301      	orrs	r1, r0
 8008b9c:	f040 80c6 	bne.w	8008d2c <HAL_UART_IRQHandler+0x1d0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ba0:	065e      	lsls	r6, r3, #25
 8008ba2:	d502      	bpl.n	8008baa <HAL_UART_IRQHandler+0x4e>
 8008ba4:	0668      	lsls	r0, r5, #25
 8008ba6:	f100 80d5 	bmi.w	8008d54 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008baa:	0219      	lsls	r1, r3, #8
 8008bac:	d502      	bpl.n	8008bb4 <HAL_UART_IRQHandler+0x58>
 8008bae:	006a      	lsls	r2, r5, #1
 8008bb0:	f100 80dd 	bmi.w	8008d6e <HAL_UART_IRQHandler+0x212>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008bb4:	01db      	lsls	r3, r3, #7
 8008bb6:	d502      	bpl.n	8008bbe <HAL_UART_IRQHandler+0x62>
 8008bb8:	2d00      	cmp	r5, #0
 8008bba:	f2c0 810b 	blt.w	8008dd4 <HAL_UART_IRQHandler+0x278>
}
 8008bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008bc2:	069e      	lsls	r6, r3, #26
 8008bc4:	d5db      	bpl.n	8008b7e <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bc6:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bca:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 8008bce:	433e      	orrs	r6, r7
 8008bd0:	d0d5      	beq.n	8008b7e <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 8008bd2:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d0f2      	beq.n	8008bbe <HAL_UART_IRQHandler+0x62>
}
 8008bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bdc:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bde:	06d8      	lsls	r0, r3, #27
 8008be0:	d5d0      	bpl.n	8008b84 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008be2:	06ef      	lsls	r7, r5, #27
 8008be4:	d5ce      	bpl.n	8008b84 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008be6:	2310      	movs	r3, #16
 8008be8:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bea:	6893      	ldr	r3, [r2, #8]
 8008bec:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8008bf0:	f000 80c9 	beq.w	8008d86 <HAL_UART_IRQHandler+0x22a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008bf4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008bf6:	6801      	ldr	r1, [r0, #0]
 8008bf8:	684b      	ldr	r3, [r1, #4]
 8008bfa:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d0de      	beq.n	8008bbe <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c00:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008c04:	429d      	cmp	r5, r3
 8008c06:	d9da      	bls.n	8008bbe <HAL_UART_IRQHandler+0x62>
        huart->RxXferCount = nb_remaining_rx_data;
 8008c08:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c0c:	680b      	ldr	r3, [r1, #0]
 8008c0e:	f013 0320 	ands.w	r3, r3, #32
 8008c12:	f000 80ea 	beq.w	8008dea <HAL_UART_IRQHandler+0x28e>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c16:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008c1a:	1a69      	subs	r1, r5, r1
 8008c1c:	b289      	uxth	r1, r1
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f7ff ff9a 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 8008c24:	e7cb      	b.n	8008bbe <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c26:	07df      	lsls	r7, r3, #31
 8008c28:	d509      	bpl.n	8008c3e <HAL_UART_IRQHandler+0xe2>
 8008c2a:	05ee      	lsls	r6, r5, #23
 8008c2c:	d507      	bpl.n	8008c3e <HAL_UART_IRQHandler+0xe2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c2e:	2601      	movs	r6, #1
 8008c30:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c32:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8008c36:	f046 0601 	orr.w	r6, r6, #1
 8008c3a:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c3e:	079f      	lsls	r7, r3, #30
 8008c40:	d567      	bpl.n	8008d12 <HAL_UART_IRQHandler+0x1b6>
 8008c42:	07ce      	lsls	r6, r1, #31
 8008c44:	d509      	bpl.n	8008c5a <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c46:	2602      	movs	r6, #2
 8008c48:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c4a:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c4e:	075f      	lsls	r7, r3, #29
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c50:	f046 0604 	orr.w	r6, r6, #4
 8008c54:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c58:	d45f      	bmi.n	8008d1a <HAL_UART_IRQHandler+0x1be>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c5a:	071e      	lsls	r6, r3, #28
 8008c5c:	d50b      	bpl.n	8008c76 <HAL_UART_IRQHandler+0x11a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c5e:	f005 0620 	and.w	r6, r5, #32
 8008c62:	4330      	orrs	r0, r6
 8008c64:	d007      	beq.n	8008c76 <HAL_UART_IRQHandler+0x11a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c66:	2008      	movs	r0, #8
 8008c68:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c6a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c6e:	f040 0008 	orr.w	r0, r0, #8
 8008c72:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c76:	0518      	lsls	r0, r3, #20
 8008c78:	d50a      	bpl.n	8008c90 <HAL_UART_IRQHandler+0x134>
 8008c7a:	016f      	lsls	r7, r5, #5
 8008c7c:	d508      	bpl.n	8008c90 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008c82:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c84:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c88:	f040 0020 	orr.w	r0, r0, #32
 8008c8c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c90:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c94:	2800      	cmp	r0, #0
 8008c96:	d092      	beq.n	8008bbe <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c98:	069e      	lsls	r6, r3, #26
 8008c9a:	d506      	bpl.n	8008caa <HAL_UART_IRQHandler+0x14e>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c9c:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ca0:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8008ca4:	ea55 0301 	orrs.w	r3, r5, r1
 8008ca8:	d166      	bne.n	8008d78 <HAL_UART_IRQHandler+0x21c>
      errorcode = huart->ErrorCode;
 8008caa:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cae:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008cb0:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb8:	431d      	orrs	r5, r3
 8008cba:	f000 8090 	beq.w	8008dde <HAL_UART_IRQHandler+0x282>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cbe:	6813      	ldr	r3, [r2, #0]
 8008cc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cc4:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cc6:	6893      	ldr	r3, [r2, #8]
 8008cc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ccc:	f023 0301 	bic.w	r3, r3, #1
 8008cd0:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cd2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d103      	bne.n	8008ce0 <HAL_UART_IRQHandler+0x184>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cd8:	6813      	ldr	r3, [r2, #0]
 8008cda:	f023 0310 	bic.w	r3, r3, #16
 8008cde:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8008ce0:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce2:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008ce4:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce8:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cea:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 8008cec:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cee:	064d      	lsls	r5, r1, #25
 8008cf0:	d52c      	bpl.n	8008d4c <HAL_UART_IRQHandler+0x1f0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf2:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008cf4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cfa:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8008cfc:	b330      	cbz	r0, 8008d4c <HAL_UART_IRQHandler+0x1f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cfe:	4b49      	ldr	r3, [pc, #292]	; (8008e24 <HAL_UART_IRQHandler+0x2c8>)
 8008d00:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d02:	f7fc ffcd 	bl	8005ca0 <HAL_DMA_Abort_IT>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f43f af59 	beq.w	8008bbe <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d0c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008d0e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d10:	e762      	b.n	8008bd8 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d12:	075e      	lsls	r6, r3, #29
 8008d14:	d5a1      	bpl.n	8008c5a <HAL_UART_IRQHandler+0xfe>
 8008d16:	07cf      	lsls	r7, r1, #31
 8008d18:	d59f      	bpl.n	8008c5a <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d1a:	2604      	movs	r6, #4
 8008d1c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d1e:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8008d22:	f046 0602 	orr.w	r6, r6, #2
 8008d26:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 8008d2a:	e796      	b.n	8008c5a <HAL_UART_IRQHandler+0xfe>
    if (huart->TxISR != NULL)
 8008d2c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f43f af45 	beq.w	8008bbe <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 8008d34:	4620      	mov	r0, r4
}
 8008d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8008d3a:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008d40:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d42:	6213      	str	r3, [r2, #32]
}
 8008d44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008d48:	f000 bdee 	b.w	8009928 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f7ff fef7 	bl	8008b40 <HAL_UART_ErrorCallback>
 8008d52:	e734      	b.n	8008bbe <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d54:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d56:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d58:	f023 0340 	bic.w	r3, r3, #64	; 0x40

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d5c:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d5e:	6013      	str	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d60:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8008d62:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8008d66:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 8008d68:	f7ff fee8 	bl	8008b3c <HAL_UART_TxCpltCallback>
    return;
 8008d6c:	e727      	b.n	8008bbe <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d6e:	4620      	mov	r0, r4
}
 8008d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d74:	f000 bddc 	b.w	8009930 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 8008d78:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d095      	beq.n	8008caa <HAL_UART_IRQHandler+0x14e>
          huart->RxISR(huart);
 8008d7e:	4620      	mov	r0, r4
 8008d80:	4798      	blx	r3
 8008d82:	6822      	ldr	r2, [r4, #0]
 8008d84:	e791      	b.n	8008caa <HAL_UART_IRQHandler+0x14e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d86:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8008d8a:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008d8e:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d90:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8008d92:	2900      	cmp	r1, #0
 8008d94:	f43f af13 	beq.w	8008bbe <HAL_UART_IRQHandler+0x62>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d98:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8008d9c:	1a08      	subs	r0, r1, r0
 8008d9e:	b281      	uxth	r1, r0
          && (nb_rx_data > 0U))
 8008da0:	2900      	cmp	r1, #0
 8008da2:	f43f af0c 	beq.w	8008bbe <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008da6:	6810      	ldr	r0, [r2, #0]
 8008da8:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8008dac:	6010      	str	r0, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008dae:	6890      	ldr	r0, [r2, #8]
 8008db0:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
 8008db4:	f020 0001 	bic.w	r0, r0, #1
        huart->RxState = HAL_UART_STATE_READY;
 8008db8:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008dba:	6090      	str	r0, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008dbc:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dc0:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc2:	6810      	ldr	r0, [r2, #0]
        huart->RxISR = NULL;
 8008dc4:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc6:	f020 0310 	bic.w	r3, r0, #16
 8008dca:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f7ff fec3 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 8008dd2:	e6f4      	b.n	8008bbe <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008dd4:	4620      	mov	r0, r4
}
 8008dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008dda:	f000 bda7 	b.w	800992c <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8008dde:	4620      	mov	r0, r4
 8008de0:	f7ff feae 	bl	8008b40 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008de4:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 8008de8:	e6e9      	b.n	8008bbe <HAL_UART_IRQHandler+0x62>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dea:	6811      	ldr	r1, [r2, #0]
 8008dec:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8008df0:	6011      	str	r1, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008df2:	6891      	ldr	r1, [r2, #8]
 8008df4:	f021 0101 	bic.w	r1, r1, #1
 8008df8:	6091      	str	r1, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dfa:	6891      	ldr	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8008dfc:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dfe:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008e02:	6091      	str	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8008e04:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e08:	66e3      	str	r3, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e0a:	6813      	ldr	r3, [r2, #0]
 8008e0c:	f023 0310 	bic.w	r3, r3, #16
 8008e10:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e12:	f7fc ff0b 	bl	8005c2c <HAL_DMA_Abort>
 8008e16:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008e1a:	e6fc      	b.n	8008c16 <HAL_UART_IRQHandler+0xba>
 8008e1c:	10000001 	.word	0x10000001
 8008e20:	04000120 	.word	0x04000120
 8008e24:	08008b45 	.word	0x08008b45

08008e28 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e28:	b538      	push	{r3, r4, r5, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e2a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008e2e:	2b22      	cmp	r3, #34	; 0x22
{
 8008e30:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e32:	d005      	beq.n	8008e40 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e34:	6802      	ldr	r2, [r0, #0]
 8008e36:	6993      	ldr	r3, [r2, #24]
 8008e38:	f043 0308 	orr.w	r3, r3, #8
 8008e3c:	6193      	str	r3, [r2, #24]
  }
}
 8008e3e:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e40:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e42:	f890 1060 	ldrb.w	r1, [r0, #96]	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e48:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008e4a:	400b      	ands	r3, r1
 8008e4c:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8008e4e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008e52:	6d82      	ldr	r2, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008e54:	3b01      	subs	r3, #1
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008e5c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008e60:	3201      	adds	r2, #1
    if (huart->RxXferCount == 0U)
 8008e62:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8008e64:	6582      	str	r2, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1e9      	bne.n	8008e3e <UART_RxISR_8BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e6a:	6802      	ldr	r2, [r0, #0]
 8008e6c:	6811      	ldr	r1, [r2, #0]
 8008e6e:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8008e72:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e74:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008e76:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e78:	f021 0101 	bic.w	r1, r1, #1
 8008e7c:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008e7e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e82:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8008e84:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e86:	2901      	cmp	r1, #1
 8008e88:	d004      	beq.n	8008e94 <UART_RxISR_8BIT+0x6c>
        HAL_UART_RxCpltCallback(huart);
 8008e8a:	f7fb fdd5 	bl	8004a38 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e94:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e96:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e9a:	f023 0310 	bic.w	r3, r3, #16
 8008e9e:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ea0:	f7ff fe5a 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 8008ea4:	e7f3      	b.n	8008e8e <UART_RxISR_8BIT+0x66>
 8008ea6:	bf00      	nop

08008ea8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ea8:	b538      	push	{r3, r4, r5, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008eaa:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008eae:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008eb0:	2b22      	cmp	r3, #34	; 0x22
{
 8008eb2:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008eb4:	d004      	beq.n	8008ec0 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008eb6:	6993      	ldr	r3, [r2, #24]
 8008eb8:	f043 0308 	orr.w	r3, r3, #8
 8008ebc:	6193      	str	r3, [r2, #24]
  }
}
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ec0:	6a53      	ldr	r3, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ec2:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
 8008ec6:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8008ec8:	402b      	ands	r3, r5
 8008eca:	f821 3b02 	strh.w	r3, [r1], #2
    huart->RxXferCount--;
 8008ece:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8008ed2:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008edc:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1eb      	bne.n	8008ebe <UART_RxISR_16BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ee6:	6811      	ldr	r1, [r2, #0]
 8008ee8:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8008eec:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eee:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008ef0:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ef2:	f021 0101 	bic.w	r1, r1, #1
 8008ef6:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8008ef8:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008efc:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8008efe:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f00:	2901      	cmp	r1, #1
 8008f02:	d004      	beq.n	8008f0e <UART_RxISR_16BIT+0x66>
        HAL_UART_RxCpltCallback(huart);
 8008f04:	f7fb fd98 	bl	8004a38 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8008f0c:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f0e:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f10:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f14:	f023 0310 	bic.w	r3, r3, #16
 8008f18:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f1a:	f7ff fe1d 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 8008f1e:	e7f3      	b.n	8008f08 <UART_RxISR_16BIT+0x60>

08008f20 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f24:	6803      	ldr	r3, [r0, #0]
 8008f26:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f28:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f2a:	689e      	ldr	r6, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f2c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8008f30:	2a22      	cmp	r2, #34	; 0x22
 8008f32:	d005      	beq.n	8008f40 <UART_RxISR_8BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f34:	699a      	ldr	r2, [r3, #24]
 8008f36:	f042 0208 	orr.w	r2, r2, #8
 8008f3a:	619a      	str	r2, [r3, #24]
  }
}
 8008f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f40:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 8008f44:	4604      	mov	r4, r0
 8008f46:	2a00      	cmp	r2, #0
 8008f48:	f000 809c 	beq.w	8009084 <UART_RxISR_8BIT_FIFOEN+0x164>
 8008f4c:	068a      	lsls	r2, r1, #26
 8008f4e:	f140 8082 	bpl.w	8009056 <UART_RxISR_8BIT_FIFOEN+0x136>
 8008f52:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f56:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8009090 <UART_RxISR_8BIT_FIFOEN+0x170>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f5a:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f5e:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f62:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f66:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f6c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008f6e:	402b      	ands	r3, r5
 8008f70:	7013      	strb	r3, [r2, #0]
      huart->RxXferCount--;
 8008f72:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008f76:	6821      	ldr	r1, [r4, #0]
      huart->pRxBuffPtr++;
 8008f78:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008f82:	f8d1 b01c 	ldr.w	fp, [r1, #28]
      huart->pRxBuffPtr++;
 8008f86:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008f88:	f01b 0f07 	tst.w	fp, #7
      huart->pRxBuffPtr++;
 8008f8c:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008f8e:	d026      	beq.n	8008fde <UART_RxISR_8BIT_FIFOEN+0xbe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f90:	f01b 0f01 	tst.w	fp, #1
 8008f94:	d008      	beq.n	8008fa8 <UART_RxISR_8BIT_FIFOEN+0x88>
 8008f96:	b13f      	cbz	r7, 8008fa8 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f98:	2301      	movs	r3, #1
 8008f9a:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f9c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008fa0:	f043 0301 	orr.w	r3, r3, #1
 8008fa4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fa8:	f01b 0f02 	tst.w	fp, #2
 8008fac:	d035      	beq.n	800901a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008fae:	b196      	cbz	r6, 8008fd6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fb4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fb8:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fbc:	f043 0304 	orr.w	r3, r3, #4
 8008fc0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fc4:	d007      	beq.n	8008fd6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fc6:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fca:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008fce:	f043 0302 	orr.w	r3, r3, #2
 8008fd2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008fd6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d135      	bne.n	800904a <UART_RxISR_8BIT_FIFOEN+0x12a>
      if (huart->RxXferCount == 0U)
 8008fde:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	b9a3      	cbnz	r3, 8009010 <UART_RxISR_8BIT_FIFOEN+0xf0>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fe6:	6822      	ldr	r2, [r4, #0]
 8008fe8:	6811      	ldr	r1, [r2, #0]
 8008fea:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8008fee:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ff0:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008ff2:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ff4:	ea01 0109 	and.w	r1, r1, r9
 8008ff8:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008ffa:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ffe:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8009000:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009002:	2901      	cmp	r1, #1
 8009004:	d017      	beq.n	8009036 <UART_RxISR_8BIT_FIFOEN+0x116>
          HAL_UART_RxCpltCallback(huart);
 8009006:	4620      	mov	r0, r4
 8009008:	f7fb fd16 	bl	8004a38 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800900c:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009010:	f01b 0f20 	tst.w	fp, #32
 8009014:	d01f      	beq.n	8009056 <UART_RxISR_8BIT_FIFOEN+0x136>
 8009016:	6823      	ldr	r3, [r4, #0]
 8009018:	e7a7      	b.n	8008f6a <UART_RxISR_8BIT_FIFOEN+0x4a>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800901a:	f01b 0f04 	tst.w	fp, #4
 800901e:	d0da      	beq.n	8008fd6 <UART_RxISR_8BIT_FIFOEN+0xb6>
 8009020:	2e00      	cmp	r6, #0
 8009022:	d0d8      	beq.n	8008fd6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009024:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009028:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800902c:	f043 0302 	orr.w	r3, r3, #2
 8009030:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8009034:	e7cf      	b.n	8008fd6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009036:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009038:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800903c:	f023 0310 	bic.w	r3, r3, #16
 8009040:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009042:	4620      	mov	r0, r4
 8009044:	f7ff fd88 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 8009048:	e7e0      	b.n	800900c <UART_RxISR_8BIT_FIFOEN+0xec>
          HAL_UART_ErrorCallback(huart);
 800904a:	4620      	mov	r0, r4
 800904c:	f7ff fd78 	bl	8008b40 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009050:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 8009054:	e7c3      	b.n	8008fde <UART_RxISR_8BIT_FIFOEN+0xbe>
    rxdatacount = huart->RxXferCount;
 8009056:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800905a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800905c:	2b00      	cmp	r3, #0
 800905e:	f43f af6d 	beq.w	8008f3c <UART_RxISR_8BIT_FIFOEN+0x1c>
 8009062:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8009066:	429a      	cmp	r2, r3
 8009068:	f67f af68 	bls.w	8008f3c <UART_RxISR_8BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800906c:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_8BIT;
 800906e:	4907      	ldr	r1, [pc, #28]	; (800908c <UART_RxISR_8BIT_FIFOEN+0x16c>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009070:	689a      	ldr	r2, [r3, #8]
 8009072:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009076:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009078:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_8BIT;
 800907a:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800907c:	f042 0220 	orr.w	r2, r2, #32
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	e75b      	b.n	8008f3c <UART_RxISR_8BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 8009084:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009088:	e758      	b.n	8008f3c <UART_RxISR_8BIT_FIFOEN+0x1c>
 800908a:	bf00      	nop
 800908c:	08008e29 	.word	0x08008e29
 8009090:	effffffe 	.word	0xeffffffe

08009094 <UART_RxISR_16BIT_FIFOEN>:
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009094:	6802      	ldr	r2, [r0, #0]
{
 8009096:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800909a:	69d1      	ldr	r1, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800909c:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800909e:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090a0:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80090a4:	2b22      	cmp	r3, #34	; 0x22
 80090a6:	d005      	beq.n	80090b4 <UART_RxISR_16BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090a8:	6993      	ldr	r3, [r2, #24]
 80090aa:	f043 0308 	orr.w	r3, r3, #8
 80090ae:	6193      	str	r3, [r2, #24]
  }
}
 80090b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80090b4:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 80090b8:	4604      	mov	r4, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 8099 	beq.w	80091f2 <UART_RxISR_16BIT_FIFOEN+0x15e>
 80090c0:	068b      	lsls	r3, r1, #26
 80090c2:	d57f      	bpl.n	80091c4 <UART_RxISR_16BIT_FIFOEN+0x130>
  uint16_t  uhMask = huart->Mask;
 80090c4:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090c8:	f8df 9130 	ldr.w	r9, [pc, #304]	; 80091fc <UART_RxISR_16BIT_FIFOEN+0x168>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090cc:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090d0:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090d4:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090d8:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090dc:	6a53      	ldr	r3, [r2, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 80090de:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80090e0:	402b      	ands	r3, r5
 80090e2:	f821 3b02 	strh.w	r3, [r1], #2
      huart->RxXferCount--;
 80090e6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 80090ea:	65a1      	str	r1, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80090ec:	3b01      	subs	r3, #1
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80090f4:	f8d2 b01c 	ldr.w	fp, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80090f8:	f01b 0f07 	tst.w	fp, #7
 80090fc:	d026      	beq.n	800914c <UART_RxISR_16BIT_FIFOEN+0xb8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090fe:	f01b 0f01 	tst.w	fp, #1
 8009102:	d008      	beq.n	8009116 <UART_RxISR_16BIT_FIFOEN+0x82>
 8009104:	b13f      	cbz	r7, 8009116 <UART_RxISR_16BIT_FIFOEN+0x82>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009106:	2301      	movs	r3, #1
 8009108:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800910a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800910e:	f043 0301 	orr.w	r3, r3, #1
 8009112:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009116:	f01b 0f02 	tst.w	fp, #2
 800911a:	d035      	beq.n	8009188 <UART_RxISR_16BIT_FIFOEN+0xf4>
 800911c:	b196      	cbz	r6, 8009144 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800911e:	2302      	movs	r3, #2
 8009120:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009122:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009126:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800912a:	f043 0304 	orr.w	r3, r3, #4
 800912e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009132:	d007      	beq.n	8009144 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009134:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009138:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800913c:	f043 0302 	orr.w	r3, r3, #2
 8009140:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009144:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009148:	2b00      	cmp	r3, #0
 800914a:	d135      	bne.n	80091b8 <UART_RxISR_16BIT_FIFOEN+0x124>
      if (huart->RxXferCount == 0U)
 800914c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009150:	b29b      	uxth	r3, r3
 8009152:	b9a3      	cbnz	r3, 800917e <UART_RxISR_16BIT_FIFOEN+0xea>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009154:	6822      	ldr	r2, [r4, #0]
 8009156:	6811      	ldr	r1, [r2, #0]
 8009158:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800915c:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800915e:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8009160:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009162:	ea01 0109 	and.w	r1, r1, r9
 8009166:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8009168:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800916c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800916e:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009170:	2901      	cmp	r1, #1
 8009172:	d017      	beq.n	80091a4 <UART_RxISR_16BIT_FIFOEN+0x110>
          HAL_UART_RxCpltCallback(huart);
 8009174:	4620      	mov	r0, r4
 8009176:	f7fb fc5f 	bl	8004a38 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800917a:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800917e:	f01b 0f20 	tst.w	fp, #32
 8009182:	d01f      	beq.n	80091c4 <UART_RxISR_16BIT_FIFOEN+0x130>
 8009184:	6822      	ldr	r2, [r4, #0]
 8009186:	e7a9      	b.n	80090dc <UART_RxISR_16BIT_FIFOEN+0x48>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009188:	f01b 0f04 	tst.w	fp, #4
 800918c:	d0da      	beq.n	8009144 <UART_RxISR_16BIT_FIFOEN+0xb0>
 800918e:	2e00      	cmp	r6, #0
 8009190:	d0d8      	beq.n	8009144 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009192:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009196:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800919a:	f043 0302 	orr.w	r3, r3, #2
 800919e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 80091a2:	e7cf      	b.n	8009144 <UART_RxISR_16BIT_FIFOEN+0xb0>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091a4:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091a6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091aa:	f023 0310 	bic.w	r3, r3, #16
 80091ae:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091b0:	4620      	mov	r0, r4
 80091b2:	f7ff fcd1 	bl	8008b58 <HAL_UARTEx_RxEventCallback>
 80091b6:	e7e0      	b.n	800917a <UART_RxISR_16BIT_FIFOEN+0xe6>
          HAL_UART_ErrorCallback(huart);
 80091b8:	4620      	mov	r0, r4
 80091ba:	f7ff fcc1 	bl	8008b40 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091be:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 80091c2:	e7c3      	b.n	800914c <UART_RxISR_16BIT_FIFOEN+0xb8>
    rxdatacount = huart->RxXferCount;
 80091c4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80091c8:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	f43f af70 	beq.w	80090b0 <UART_RxISR_16BIT_FIFOEN+0x1c>
 80091d0:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80091d4:	429a      	cmp	r2, r3
 80091d6:	f67f af6b 	bls.w	80090b0 <UART_RxISR_16BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091da:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80091dc:	4906      	ldr	r1, [pc, #24]	; (80091f8 <UART_RxISR_16BIT_FIFOEN+0x164>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091de:	689a      	ldr	r2, [r3, #8]
 80091e0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80091e4:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091e6:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80091e8:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091ea:	f042 0220 	orr.w	r2, r2, #32
 80091ee:	601a      	str	r2, [r3, #0]
 80091f0:	e75e      	b.n	80090b0 <UART_RxISR_16BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 80091f2:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80091f6:	e75b      	b.n	80090b0 <UART_RxISR_16BIT_FIFOEN+0x1c>
 80091f8:	08008ea9 	.word	0x08008ea9
 80091fc:	effffffe 	.word	0xeffffffe

08009200 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009200:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009202:	07da      	lsls	r2, r3, #31
{
 8009204:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009206:	d506      	bpl.n	8009216 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009208:	6801      	ldr	r1, [r0, #0]
 800920a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800920c:	684a      	ldr	r2, [r1, #4]
 800920e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009212:	4322      	orrs	r2, r4
 8009214:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009216:	079c      	lsls	r4, r3, #30
 8009218:	d506      	bpl.n	8009228 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800921a:	6801      	ldr	r1, [r0, #0]
 800921c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800921e:	684a      	ldr	r2, [r1, #4]
 8009220:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009224:	4322      	orrs	r2, r4
 8009226:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009228:	0759      	lsls	r1, r3, #29
 800922a:	d506      	bpl.n	800923a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800922c:	6801      	ldr	r1, [r0, #0]
 800922e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009230:	684a      	ldr	r2, [r1, #4]
 8009232:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009236:	4322      	orrs	r2, r4
 8009238:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800923a:	071a      	lsls	r2, r3, #28
 800923c:	d506      	bpl.n	800924c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800923e:	6801      	ldr	r1, [r0, #0]
 8009240:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8009242:	684a      	ldr	r2, [r1, #4]
 8009244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009248:	4322      	orrs	r2, r4
 800924a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800924c:	06dc      	lsls	r4, r3, #27
 800924e:	d506      	bpl.n	800925e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009250:	6801      	ldr	r1, [r0, #0]
 8009252:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009254:	688a      	ldr	r2, [r1, #8]
 8009256:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800925a:	4322      	orrs	r2, r4
 800925c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800925e:	0699      	lsls	r1, r3, #26
 8009260:	d506      	bpl.n	8009270 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009262:	6801      	ldr	r1, [r0, #0]
 8009264:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009266:	688a      	ldr	r2, [r1, #8]
 8009268:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800926c:	4322      	orrs	r2, r4
 800926e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009270:	065a      	lsls	r2, r3, #25
 8009272:	d509      	bpl.n	8009288 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009274:	6801      	ldr	r1, [r0, #0]
 8009276:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8009278:	684a      	ldr	r2, [r1, #4]
 800927a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800927e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009280:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009284:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009286:	d00b      	beq.n	80092a0 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009288:	061b      	lsls	r3, r3, #24
 800928a:	d506      	bpl.n	800929a <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800928c:	6802      	ldr	r2, [r0, #0]
 800928e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8009290:	6853      	ldr	r3, [r2, #4]
 8009292:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009296:	430b      	orrs	r3, r1
 8009298:	6053      	str	r3, [r2, #4]
}
 800929a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800929e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092a0:	684a      	ldr	r2, [r1, #4]
 80092a2:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80092a4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80092a8:	4322      	orrs	r2, r4
 80092aa:	604a      	str	r2, [r1, #4]
 80092ac:	e7ec      	b.n	8009288 <UART_AdvFeatureConfig+0x88>
 80092ae:	bf00      	nop

080092b0 <UART_CheckIdleState>:
{
 80092b0:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092b2:	2300      	movs	r3, #0
{
 80092b4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092b6:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80092ba:	f7fb fc33 	bl	8004b24 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80092c4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092c6:	d40d      	bmi.n	80092e4 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	0752      	lsls	r2, r2, #29
 80092cc:	d431      	bmi.n	8009332 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092ce:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80092d0:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 80092d2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80092d6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  return HAL_OK;
 80092da:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80092dc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092e0:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092e4:	69da      	ldr	r2, [r3, #28]
 80092e6:	0292      	lsls	r2, r2, #10
 80092e8:	d4ee      	bmi.n	80092c8 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092ea:	f7fb fc1b 	bl	8004b24 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092ee:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092f0:	1b40      	subs	r0, r0, r5
 80092f2:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092f6:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092f8:	d22c      	bcs.n	8009354 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80092fa:	0750      	lsls	r0, r2, #29
 80092fc:	d5f2      	bpl.n	80092e4 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092fe:	69da      	ldr	r2, [r3, #28]
 8009300:	0511      	lsls	r1, r2, #20
 8009302:	d5ef      	bpl.n	80092e4 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009304:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009308:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009310:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009312:	6899      	ldr	r1, [r3, #8]
          __HAL_UNLOCK(huart);
 8009314:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009316:	f021 0101 	bic.w	r1, r1, #1
 800931a:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800931c:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800931e:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 8009322:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8009326:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 8009328:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800932c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 8009330:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	0258      	lsls	r0, r3, #9
 8009336:	d4ca      	bmi.n	80092ce <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009338:	f7fb fbf4 	bl	8004b24 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800933c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800933e:	1b40      	subs	r0, r0, r5
 8009340:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009344:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009346:	d205      	bcs.n	8009354 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009348:	0751      	lsls	r1, r2, #29
 800934a:	d5f2      	bpl.n	8009332 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800934c:	69da      	ldr	r2, [r3, #28]
 800934e:	0512      	lsls	r2, r2, #20
 8009350:	d5ef      	bpl.n	8009332 <UART_CheckIdleState+0x82>
 8009352:	e7d7      	b.n	8009304 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009354:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009358:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800935a:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 800935c:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800935e:	f022 0201 	bic.w	r2, r2, #1
 8009362:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009364:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8009366:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800936a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 800936e:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8009370:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	bf00      	nop

08009378 <HAL_UART_Init>:
  if (huart == NULL)
 8009378:	2800      	cmp	r0, #0
 800937a:	f000 81b5 	beq.w	80096e8 <HAL_UART_Init+0x370>
  if (huart->gState == HAL_UART_STATE_RESET)
 800937e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8009382:	b570      	push	{r4, r5, r6, lr}
 8009384:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8009386:	2b00      	cmp	r3, #0
 8009388:	d06c      	beq.n	8009464 <HAL_UART_Init+0xec>
  __HAL_UART_DISABLE(huart);
 800938a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800938c:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800938e:	49c0      	ldr	r1, [pc, #768]	; (8009690 <HAL_UART_Init+0x318>)
  huart->gState = HAL_UART_STATE_BUSY;
 8009390:	2224      	movs	r2, #36	; 0x24
 8009392:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8009396:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009398:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800939a:	f020 0001 	bic.w	r0, r0, #1
 800939e:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093a0:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093a2:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093a4:	4332      	orrs	r2, r6
 80093a6:	4302      	orrs	r2, r0
 80093a8:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093aa:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093ac:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093ae:	430a      	orrs	r2, r1
 80093b0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093b2:	685a      	ldr	r2, [r3, #4]
 80093b4:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093b6:	49b7      	ldr	r1, [pc, #732]	; (8009694 <HAL_UART_Init+0x31c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093b8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80093bc:	432a      	orrs	r2, r5
 80093be:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093c0:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093c2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093c4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093c6:	d052      	beq.n	800946e <HAL_UART_Init+0xf6>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093c8:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093cc:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80093d0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80093d4:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093d6:	430a      	orrs	r2, r1
 80093d8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093dc:	49ae      	ldr	r1, [pc, #696]	; (8009698 <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093de:	f022 020f 	bic.w	r2, r2, #15
 80093e2:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093e4:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093e6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093e8:	d028      	beq.n	800943c <HAL_UART_Init+0xc4>
 80093ea:	4aac      	ldr	r2, [pc, #688]	; (800969c <HAL_UART_Init+0x324>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	f000 8091 	beq.w	8009514 <HAL_UART_Init+0x19c>
 80093f2:	4aab      	ldr	r2, [pc, #684]	; (80096a0 <HAL_UART_Init+0x328>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	f000 8165 	beq.w	80096c4 <HAL_UART_Init+0x34c>
 80093fa:	4aaa      	ldr	r2, [pc, #680]	; (80096a4 <HAL_UART_Init+0x32c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	f000 80e4 	beq.w	80095ca <HAL_UART_Init+0x252>
 8009402:	4aa9      	ldr	r2, [pc, #676]	; (80096a8 <HAL_UART_Init+0x330>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d111      	bne.n	800942c <HAL_UART_Init+0xb4>
 8009408:	4ba8      	ldr	r3, [pc, #672]	; (80096ac <HAL_UART_Init+0x334>)
 800940a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800940e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009416:	f000 817d 	beq.w	8009714 <HAL_UART_Init+0x39c>
 800941a:	f200 8101 	bhi.w	8009620 <HAL_UART_Init+0x2a8>
 800941e:	2b00      	cmp	r3, #0
 8009420:	f000 80e7 	beq.w	80095f2 <HAL_UART_Init+0x27a>
 8009424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009428:	f000 80dd 	beq.w	80095e6 <HAL_UART_Init+0x26e>
  huart->NbRxDataToProcess = 1;
 800942c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 8009430:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8009432:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009436:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8009438:	2001      	movs	r0, #1
 800943a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800943c:	4b9b      	ldr	r3, [pc, #620]	; (80096ac <HAL_UART_Init+0x334>)
 800943e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009442:	f003 0303 	and.w	r3, r3, #3
 8009446:	3b01      	subs	r3, #1
 8009448:	2b02      	cmp	r3, #2
 800944a:	f240 80d9 	bls.w	8009600 <HAL_UART_Init+0x288>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800944e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009452:	f000 8151 	beq.w	80096f8 <HAL_UART_Init+0x380>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009456:	f7fd ff35 	bl	80072c4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800945a:	2800      	cmp	r0, #0
 800945c:	f000 80d3 	beq.w	8009606 <HAL_UART_Init+0x28e>
 8009460:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009462:	e081      	b.n	8009568 <HAL_UART_Init+0x1f0>
    huart->Lock = HAL_UNLOCKED;
 8009464:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8009468:	f7fb fa98 	bl	800499c <HAL_UART_MspInit>
 800946c:	e78d      	b.n	800938a <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800946e:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8009472:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8009476:	430a      	orrs	r2, r1
 8009478:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800947a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947c:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800947e:	488b      	ldr	r0, [pc, #556]	; (80096ac <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009480:	f022 020f 	bic.w	r2, r2, #15
 8009484:	430a      	orrs	r2, r1
 8009486:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009488:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800948c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009494:	f000 813c 	beq.w	8009710 <HAL_UART_Init+0x398>
 8009498:	d80c      	bhi.n	80094b4 <HAL_UART_Init+0x13c>
 800949a:	2b00      	cmp	r3, #0
 800949c:	f000 8132 	beq.w	8009704 <HAL_UART_Init+0x38c>
 80094a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094a4:	d1c2      	bne.n	800942c <HAL_UART_Init+0xb4>
        pclk = HAL_RCC_GetSysClockFreq();
 80094a6:	f7fd fdb1 	bl	800700c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80094aa:	2800      	cmp	r0, #0
 80094ac:	f000 80ab 	beq.w	8009606 <HAL_UART_Init+0x28e>
 80094b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80094b2:	e004      	b.n	80094be <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80094b8:	d1b8      	bne.n	800942c <HAL_UART_Init+0xb4>
        pclk = (uint32_t) LSE_VALUE;
 80094ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094be:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094c0:	4b7b      	ldr	r3, [pc, #492]	; (80096b0 <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094c2:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094c6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80094ca:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094ce:	42b3      	cmp	r3, r6
 80094d0:	d3ac      	bcc.n	800942c <HAL_UART_Init+0xb4>
 80094d2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80094d6:	d8a9      	bhi.n	800942c <HAL_UART_Init+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094d8:	2600      	movs	r6, #0
 80094da:	2300      	movs	r3, #0
 80094dc:	4631      	mov	r1, r6
 80094de:	f7f7 fbfb 	bl	8000cd8 <__aeabi_uldivmod>
 80094e2:	020b      	lsls	r3, r1, #8
 80094e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80094e8:	0202      	lsls	r2, r0, #8
 80094ea:	0868      	lsrs	r0, r5, #1
 80094ec:	1810      	adds	r0, r2, r0
 80094ee:	f143 0100 	adc.w	r1, r3, #0
 80094f2:	462a      	mov	r2, r5
 80094f4:	4633      	mov	r3, r6
 80094f6:	f7f7 fbef 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094fa:	4b6e      	ldr	r3, [pc, #440]	; (80096b4 <HAL_UART_Init+0x33c>)
 80094fc:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8009500:	429a      	cmp	r2, r3
 8009502:	d893      	bhi.n	800942c <HAL_UART_Init+0xb4>
          huart->Instance->BRR = usartdiv;
 8009504:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8009506:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 800950a:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 800950c:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009510:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 8009512:	e043      	b.n	800959c <HAL_UART_Init+0x224>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009514:	4b65      	ldr	r3, [pc, #404]	; (80096ac <HAL_UART_Init+0x334>)
 8009516:	4a68      	ldr	r2, [pc, #416]	; (80096b8 <HAL_UART_Init+0x340>)
 8009518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800951c:	f003 030c 	and.w	r3, r3, #12
 8009520:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009522:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009526:	d07f      	beq.n	8009628 <HAL_UART_Init+0x2b0>
    switch (clocksource)
 8009528:	2b08      	cmp	r3, #8
 800952a:	f63f af7f 	bhi.w	800942c <HAL_UART_Init+0xb4>
 800952e:	a201      	add	r2, pc, #4	; (adr r2, 8009534 <HAL_UART_Init+0x1bc>)
 8009530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009534:	080095fb 	.word	0x080095fb
 8009538:	08009457 	.word	0x08009457
 800953c:	080095c7 	.word	0x080095c7
 8009540:	0800942d 	.word	0x0800942d
 8009544:	080095ed 	.word	0x080095ed
 8009548:	0800942d 	.word	0x0800942d
 800954c:	0800942d 	.word	0x0800942d
 8009550:	0800942d 	.word	0x0800942d
 8009554:	08009565 	.word	0x08009565
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009558:	2b30      	cmp	r3, #48	; 0x30
 800955a:	f47f af67 	bne.w	800942c <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800955e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009562:	d07a      	beq.n	800965a <HAL_UART_Init+0x2e2>
 8009564:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009568:	6862      	ldr	r2, [r4, #4]
 800956a:	4b51      	ldr	r3, [pc, #324]	; (80096b0 <HAL_UART_Init+0x338>)
 800956c:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8009570:	fbb0 f3f3 	udiv	r3, r0, r3
 8009574:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009578:	fbb3 f3f2 	udiv	r3, r3, r2
 800957c:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800957e:	f1a3 0110 	sub.w	r1, r3, #16
 8009582:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8009586:	4291      	cmp	r1, r2
 8009588:	f63f af50 	bhi.w	800942c <HAL_UART_Init+0xb4>
        huart->Instance->BRR = usartdiv;
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 8009590:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8009592:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009596:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800959a:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800959c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d13a      	bne.n	8009618 <HAL_UART_Init+0x2a0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	685a      	ldr	r2, [r3, #4]
 80095a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80095aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095ac:	689a      	ldr	r2, [r3, #8]
 80095ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095b2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80095ba:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80095bc:	601a      	str	r2, [r3, #0]
}
 80095be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 80095c2:	f7ff be75 	b.w	80092b0 <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 80095c6:	483d      	ldr	r0, [pc, #244]	; (80096bc <HAL_UART_Init+0x344>)
 80095c8:	e7ce      	b.n	8009568 <HAL_UART_Init+0x1f0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095ca:	4b38      	ldr	r3, [pc, #224]	; (80096ac <HAL_UART_Init+0x334>)
 80095cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80095d4:	2b80      	cmp	r3, #128	; 0x80
 80095d6:	f000 809d 	beq.w	8009714 <HAL_UART_Init+0x39c>
 80095da:	f200 8081 	bhi.w	80096e0 <HAL_UART_Init+0x368>
 80095de:	b143      	cbz	r3, 80095f2 <HAL_UART_Init+0x27a>
 80095e0:	2b40      	cmp	r3, #64	; 0x40
 80095e2:	f47f af23 	bne.w	800942c <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80095ea:	d07f      	beq.n	80096ec <HAL_UART_Init+0x374>
        pclk = HAL_RCC_GetSysClockFreq();
 80095ec:	f7fd fd0e 	bl	800700c <HAL_RCC_GetSysClockFreq>
        break;
 80095f0:	e733      	b.n	800945a <HAL_UART_Init+0xe2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095f2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80095f6:	f000 8082 	beq.w	80096fe <HAL_UART_Init+0x386>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095fa:	f7fd fe51 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
        break;
 80095fe:	e72c      	b.n	800945a <HAL_UART_Init+0xe2>
 8009600:	4a2f      	ldr	r2, [pc, #188]	; (80096c0 <HAL_UART_Init+0x348>)
 8009602:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8009604:	e78d      	b.n	8009522 <HAL_UART_Init+0x1aa>
  huart->RxISR = NULL;
 8009606:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8009608:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800960c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 800960e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8009612:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009614:	2b00      	cmp	r3, #0
 8009616:	d0c4      	beq.n	80095a2 <HAL_UART_Init+0x22a>
    UART_AdvFeatureConfig(huart);
 8009618:	4620      	mov	r0, r4
 800961a:	f7ff fdf1 	bl	8009200 <UART_AdvFeatureConfig>
 800961e:	e7c0      	b.n	80095a2 <HAL_UART_Init+0x22a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009620:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009624:	d09b      	beq.n	800955e <HAL_UART_Init+0x1e6>
 8009626:	e701      	b.n	800942c <HAL_UART_Init+0xb4>
    switch (clocksource)
 8009628:	2b08      	cmp	r3, #8
 800962a:	f63f aeff 	bhi.w	800942c <HAL_UART_Init+0xb4>
 800962e:	a201      	add	r2, pc, #4	; (adr r2, 8009634 <HAL_UART_Init+0x2bc>)
 8009630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009634:	080096ff 	.word	0x080096ff
 8009638:	080096f9 	.word	0x080096f9
 800963c:	08009659 	.word	0x08009659
 8009640:	0800942d 	.word	0x0800942d
 8009644:	080096ed 	.word	0x080096ed
 8009648:	0800942d 	.word	0x0800942d
 800964c:	0800942d 	.word	0x0800942d
 8009650:	0800942d 	.word	0x0800942d
 8009654:	0800965b 	.word	0x0800965b
        pclk = (uint32_t) HSI_VALUE;
 8009658:	4818      	ldr	r0, [pc, #96]	; (80096bc <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800965a:	6862      	ldr	r2, [r4, #4]
 800965c:	4914      	ldr	r1, [pc, #80]	; (80096b0 <HAL_UART_Init+0x338>)
 800965e:	0853      	lsrs	r3, r2, #1
 8009660:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8009664:	fbb0 f0f1 	udiv	r0, r0, r1
 8009668:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800966c:	fbb0 f0f2 	udiv	r0, r0, r2
 8009670:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009672:	f1a2 0110 	sub.w	r1, r2, #16
 8009676:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800967a:	4299      	cmp	r1, r3
 800967c:	f63f aed6 	bhi.w	800942c <HAL_UART_Init+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009680:	f020 030f 	bic.w	r3, r0, #15
 8009684:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009686:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800968a:	6820      	ldr	r0, [r4, #0]
 800968c:	4313      	orrs	r3, r2
 800968e:	e77e      	b.n	800958e <HAL_UART_Init+0x216>
 8009690:	cfff69f3 	.word	0xcfff69f3
 8009694:	40008000 	.word	0x40008000
 8009698:	40013800 	.word	0x40013800
 800969c:	40004400 	.word	0x40004400
 80096a0:	40004800 	.word	0x40004800
 80096a4:	40004c00 	.word	0x40004c00
 80096a8:	40005000 	.word	0x40005000
 80096ac:	40021000 	.word	0x40021000
 80096b0:	0800f7ec 	.word	0x0800f7ec
 80096b4:	000ffcff 	.word	0x000ffcff
 80096b8:	0800f7dc 	.word	0x0800f7dc
 80096bc:	00f42400 	.word	0x00f42400
 80096c0:	0800f7d8 	.word	0x0800f7d8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096c4:	4b16      	ldr	r3, [pc, #88]	; (8009720 <HAL_UART_Init+0x3a8>)
 80096c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096ca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80096ce:	2b20      	cmp	r3, #32
 80096d0:	d020      	beq.n	8009714 <HAL_UART_Init+0x39c>
 80096d2:	f63f af41 	bhi.w	8009558 <HAL_UART_Init+0x1e0>
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d08b      	beq.n	80095f2 <HAL_UART_Init+0x27a>
 80096da:	2b10      	cmp	r3, #16
 80096dc:	d083      	beq.n	80095e6 <HAL_UART_Init+0x26e>
 80096de:	e6a5      	b.n	800942c <HAL_UART_Init+0xb4>
 80096e0:	2bc0      	cmp	r3, #192	; 0xc0
 80096e2:	f43f af3c 	beq.w	800955e <HAL_UART_Init+0x1e6>
 80096e6:	e6a1      	b.n	800942c <HAL_UART_Init+0xb4>
}
 80096e8:	2001      	movs	r0, #1
 80096ea:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 80096ec:	f7fd fc8e 	bl	800700c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d088      	beq.n	8009606 <HAL_UART_Init+0x28e>
 80096f4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80096f6:	e7b0      	b.n	800965a <HAL_UART_Init+0x2e2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80096f8:	f7fd fde4 	bl	80072c4 <HAL_RCC_GetPCLK2Freq>
        break;
 80096fc:	e7f8      	b.n	80096f0 <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 80096fe:	f7fd fdcf 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
        break;
 8009702:	e7f5      	b.n	80096f0 <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009704:	f7fd fdcc 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009708:	2800      	cmp	r0, #0
 800970a:	f43f af7c 	beq.w	8009606 <HAL_UART_Init+0x28e>
 800970e:	e6cf      	b.n	80094b0 <HAL_UART_Init+0x138>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009710:	4804      	ldr	r0, [pc, #16]	; (8009724 <HAL_UART_Init+0x3ac>)
 8009712:	e6d4      	b.n	80094be <HAL_UART_Init+0x146>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009714:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8009718:	4802      	ldr	r0, [pc, #8]	; (8009724 <HAL_UART_Init+0x3ac>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800971a:	f47f af25 	bne.w	8009568 <HAL_UART_Init+0x1f0>
 800971e:	e79c      	b.n	800965a <HAL_UART_Init+0x2e2>
 8009720:	40021000 	.word	0x40021000
 8009724:	00f42400 	.word	0x00f42400

08009728 <UART_WaitOnFlagUntilTimeout>:
{
 8009728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800972c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009730:	6804      	ldr	r4, [r0, #0]
 8009732:	4607      	mov	r7, r0
 8009734:	460e      	mov	r6, r1
 8009736:	4615      	mov	r5, r2
 8009738:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800973a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800973e:	d10a      	bne.n	8009756 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009740:	69e3      	ldr	r3, [r4, #28]
 8009742:	ea36 0303 	bics.w	r3, r6, r3
 8009746:	bf0c      	ite	eq
 8009748:	2301      	moveq	r3, #1
 800974a:	2300      	movne	r3, #0
 800974c:	429d      	cmp	r5, r3
 800974e:	d0f7      	beq.n	8009740 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8009750:	2000      	movs	r0, #0
}
 8009752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009756:	69e3      	ldr	r3, [r4, #28]
 8009758:	ea36 0303 	bics.w	r3, r6, r3
 800975c:	bf0c      	ite	eq
 800975e:	2301      	moveq	r3, #1
 8009760:	2300      	movne	r3, #0
 8009762:	429d      	cmp	r5, r3
 8009764:	d1f4      	bne.n	8009750 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009766:	f7fb f9dd 	bl	8004b24 <HAL_GetTick>
 800976a:	eba0 0009 	sub.w	r0, r0, r9
 800976e:	4540      	cmp	r0, r8
 8009770:	d820      	bhi.n	80097b4 <UART_WaitOnFlagUntilTimeout+0x8c>
 8009772:	f1b8 0f00 	cmp.w	r8, #0
 8009776:	d01d      	beq.n	80097b4 <UART_WaitOnFlagUntilTimeout+0x8c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009778:	683c      	ldr	r4, [r7, #0]
 800977a:	6823      	ldr	r3, [r4, #0]
 800977c:	075a      	lsls	r2, r3, #29
 800977e:	d5dc      	bpl.n	800973a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009780:	69e3      	ldr	r3, [r4, #28]
 8009782:	051b      	lsls	r3, r3, #20
 8009784:	d5d9      	bpl.n	800973a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800978a:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009792:	6023      	str	r3, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009794:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009796:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009798:	f022 0201 	bic.w	r2, r2, #1
          __HAL_UNLOCK(huart);
 800979c:	2100      	movs	r1, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800979e:	60a2      	str	r2, [r4, #8]
          return HAL_TIMEOUT;
 80097a0:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 80097a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80097a6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80097aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80097ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 80097b2:	e7ce      	b.n	8009752 <UART_WaitOnFlagUntilTimeout+0x2a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80097bc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097be:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80097c0:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097c2:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 80097c6:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097c8:	609a      	str	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 80097ca:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80097cc:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80097d0:	f887 4080 	strb.w	r4, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80097d4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 80097d8:	e7bb      	b.n	8009752 <UART_WaitOnFlagUntilTimeout+0x2a>
 80097da:	bf00      	nop

080097dc <HAL_UART_Transmit>:
{
 80097dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097e0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80097e2:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 80097e6:	2820      	cmp	r0, #32
{
 80097e8:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80097ea:	d17b      	bne.n	80098e4 <HAL_UART_Transmit+0x108>
    if ((pData == NULL) || (Size == 0U))
 80097ec:	4688      	mov	r8, r1
 80097ee:	2900      	cmp	r1, #0
 80097f0:	d048      	beq.n	8009884 <HAL_UART_Transmit+0xa8>
 80097f2:	4617      	mov	r7, r2
 80097f4:	2a00      	cmp	r2, #0
 80097f6:	d045      	beq.n	8009884 <HAL_UART_Transmit+0xa8>
 80097f8:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 80097fa:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d070      	beq.n	80098e4 <HAL_UART_Transmit+0x108>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009802:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8009804:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009806:	f04f 0900 	mov.w	r9, #0
 800980a:	f8c4 908c 	str.w	r9, [r4, #140]	; 0x8c
    __HAL_LOCK(huart);
 800980e:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009812:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    tickstart = HAL_GetTick();
 8009816:	f7fb f985 	bl	8004b24 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800981a:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800981c:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8009824:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8009826:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800982a:	d05f      	beq.n	80098ec <HAL_UART_Transmit+0x110>
      pdata16bits = NULL;
 800982c:	464f      	mov	r7, r9
    while (huart->TxXferCount > 0U)
 800982e:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
    __HAL_UNLOCK(huart);
 8009832:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8009834:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8009836:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 800983a:	b1b3      	cbz	r3, 800986a <HAL_UART_Transmit+0x8e>
 800983c:	6822      	ldr	r2, [r4, #0]
 800983e:	1c69      	adds	r1, r5, #1
 8009840:	d124      	bne.n	800988c <HAL_UART_Transmit+0xb0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009842:	69d3      	ldr	r3, [r2, #28]
 8009844:	061b      	lsls	r3, r3, #24
 8009846:	d5fc      	bpl.n	8009842 <HAL_UART_Transmit+0x66>
      if (pdata8bits == NULL)
 8009848:	f1b8 0f00 	cmp.w	r8, #0
 800984c:	d045      	beq.n	80098da <HAL_UART_Transmit+0xfe>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800984e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009852:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8009854:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8009858:	3b01      	subs	r3, #1
 800985a:	b29b      	uxth	r3, r3
 800985c:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009860:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1e9      	bne.n	800983e <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800986a:	9500      	str	r5, [sp, #0]
 800986c:	4633      	mov	r3, r6
 800986e:	2200      	movs	r2, #0
 8009870:	2140      	movs	r1, #64	; 0x40
 8009872:	4620      	mov	r0, r4
 8009874:	f7ff ff58 	bl	8009728 <UART_WaitOnFlagUntilTimeout>
 8009878:	2800      	cmp	r0, #0
 800987a:	d152      	bne.n	8009922 <HAL_UART_Transmit+0x146>
    huart->gState = HAL_UART_STATE_READY;
 800987c:	2320      	movs	r3, #32
 800987e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8009882:	e000      	b.n	8009886 <HAL_UART_Transmit+0xaa>
      return  HAL_ERROR;
 8009884:	2001      	movs	r0, #1
}
 8009886:	b003      	add	sp, #12
 8009888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800988c:	69d3      	ldr	r3, [r2, #28]
 800988e:	f013 0980 	ands.w	r9, r3, #128	; 0x80
 8009892:	d1d9      	bne.n	8009848 <HAL_UART_Transmit+0x6c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009894:	f7fb f946 	bl	8004b24 <HAL_GetTick>
 8009898:	1b80      	subs	r0, r0, r6
 800989a:	4285      	cmp	r5, r0
 800989c:	d32c      	bcc.n	80098f8 <HAL_UART_Transmit+0x11c>
 800989e:	b35d      	cbz	r5, 80098f8 <HAL_UART_Transmit+0x11c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80098a0:	6822      	ldr	r2, [r4, #0]
 80098a2:	6813      	ldr	r3, [r2, #0]
 80098a4:	075b      	lsls	r3, r3, #29
 80098a6:	d5ca      	bpl.n	800983e <HAL_UART_Transmit+0x62>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098a8:	69d3      	ldr	r3, [r2, #28]
 80098aa:	0518      	lsls	r0, r3, #20
 80098ac:	d5c7      	bpl.n	800983e <HAL_UART_Transmit+0x62>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80098b2:	6213      	str	r3, [r2, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098b4:	6813      	ldr	r3, [r2, #0]
 80098b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80098ba:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098bc:	6891      	ldr	r1, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 80098be:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098c0:	f021 0101 	bic.w	r1, r1, #1
 80098c4:	6091      	str	r1, [r2, #8]
        return HAL_TIMEOUT;
 80098c6:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 80098c8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80098cc:	f884 9080 	strb.w	r9, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80098d0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80098d4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 80098d8:	e7d5      	b.n	8009886 <HAL_UART_Transmit+0xaa>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098da:	f837 3b02 	ldrh.w	r3, [r7], #2
 80098de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098e2:	e7b6      	b.n	8009852 <HAL_UART_Transmit+0x76>
    return HAL_BUSY;
 80098e4:	2002      	movs	r0, #2
}
 80098e6:	b003      	add	sp, #12
 80098e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098ec:	6923      	ldr	r3, [r4, #16]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d19c      	bne.n	800982c <HAL_UART_Transmit+0x50>
 80098f2:	4647      	mov	r7, r8
      pdata8bits  = NULL;
 80098f4:	4698      	mov	r8, r3
 80098f6:	e79a      	b.n	800982e <HAL_UART_Transmit+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098f8:	6823      	ldr	r3, [r4, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009900:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009902:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009904:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009906:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 800990a:	2500      	movs	r5, #0
        return HAL_TIMEOUT;
 800990c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800990e:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009910:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009914:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009918:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 800991c:	b003      	add	sp, #12
 800991e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8009922:	2003      	movs	r0, #3
 8009924:	e7af      	b.n	8009886 <HAL_UART_Transmit+0xaa>
 8009926:	bf00      	nop

08009928 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009928:	4770      	bx	lr
 800992a:	bf00      	nop

0800992c <HAL_UARTEx_RxFifoFullCallback>:
 800992c:	4770      	bx	lr
 800992e:	bf00      	nop

08009930 <HAL_UARTEx_TxFifoEmptyCallback>:
 8009930:	4770      	bx	lr
 8009932:	bf00      	nop

08009934 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009934:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009938:	2a01      	cmp	r2, #1
 800993a:	d017      	beq.n	800996c <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800993c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800993e:	2124      	movs	r1, #36	; 0x24
{
 8009940:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 8009942:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 8009946:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009948:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800994a:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800994c:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800994e:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8009952:	f024 0401 	bic.w	r4, r4, #1
 8009956:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 8009958:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800995a:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800995c:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800995e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 8009962:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009964:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009968:	bc30      	pop	{r4, r5}
 800996a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800996c:	2002      	movs	r0, #2
}
 800996e:	4770      	bx	lr

08009970 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009970:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009974:	2a01      	cmp	r2, #1
 8009976:	d033      	beq.n	80099e0 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 8009978:	4603      	mov	r3, r0
 800997a:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800997c:	681a      	ldr	r2, [r3, #0]
{
 800997e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8009980:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009984:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009986:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009988:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800998a:	f020 0001 	bic.w	r0, r0, #1
 800998e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009990:	6890      	ldr	r0, [r2, #8]
 8009992:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8009996:	4301      	orrs	r1, r0
 8009998:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800999a:	b1f5      	cbz	r5, 80099da <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800999c:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800999e:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099a0:	4810      	ldr	r0, [pc, #64]	; (80099e4 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80099a2:	4f11      	ldr	r7, [pc, #68]	; (80099e8 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099a4:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80099a8:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099aa:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099ac:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 80099ae:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80099b0:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099b2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099b4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099b6:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099ba:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80099be:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80099c2:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80099c4:	2520      	movs	r5, #32
 80099c6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099ca:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80099cc:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80099d0:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80099d2:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80099d6:	bcf0      	pop	{r4, r5, r6, r7}
 80099d8:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80099da:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80099dc:	4608      	mov	r0, r1
 80099de:	e7ee      	b.n	80099be <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80099e0:	2002      	movs	r0, #2
}
 80099e2:	4770      	bx	lr
 80099e4:	0800f80c 	.word	0x0800f80c
 80099e8:	0800f804 	.word	0x0800f804

080099ec <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80099ec:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80099f0:	2a01      	cmp	r2, #1
 80099f2:	d033      	beq.n	8009a5c <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 80099f4:	4603      	mov	r3, r0
 80099f6:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099f8:	681a      	ldr	r2, [r3, #0]
{
 80099fa:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80099fc:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a00:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009a02:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a04:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 8009a06:	f020 0001 	bic.w	r0, r0, #1
 8009a0a:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a0c:	6890      	ldr	r0, [r2, #8]
 8009a0e:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8009a12:	4301      	orrs	r1, r0
 8009a14:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a16:	b1f5      	cbz	r5, 8009a56 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a18:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a1a:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a1c:	4810      	ldr	r0, [pc, #64]	; (8009a60 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a1e:	4f11      	ldr	r7, [pc, #68]	; (8009a64 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a20:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a24:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a26:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a28:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a2a:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a2c:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a2e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a30:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a32:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a36:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a3a:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009a3e:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8009a40:	2520      	movs	r5, #32
 8009a42:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a46:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009a48:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009a4c:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009a4e:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009a52:	bcf0      	pop	{r4, r5, r6, r7}
 8009a54:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8009a56:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009a58:	4608      	mov	r0, r1
 8009a5a:	e7ee      	b.n	8009a3a <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8009a5c:	2002      	movs	r0, #2
}
 8009a5e:	4770      	bx	lr
 8009a60:	0800f80c 	.word	0x0800f80c
 8009a64:	0800f804 	.word	0x0800f804

08009a68 <atof>:
 8009a68:	2100      	movs	r1, #0
 8009a6a:	f001 bb93 	b.w	800b194 <strtod>

08009a6e <atoi>:
 8009a6e:	220a      	movs	r2, #10
 8009a70:	2100      	movs	r1, #0
 8009a72:	f001 bc1f 	b.w	800b2b4 <strtol>
	...

08009a78 <__errno>:
 8009a78:	4b01      	ldr	r3, [pc, #4]	; (8009a80 <__errno+0x8>)
 8009a7a:	6818      	ldr	r0, [r3, #0]
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	2000002c 	.word	0x2000002c

08009a84 <__libc_init_array>:
 8009a84:	b570      	push	{r4, r5, r6, lr}
 8009a86:	4d0d      	ldr	r5, [pc, #52]	; (8009abc <__libc_init_array+0x38>)
 8009a88:	4c0d      	ldr	r4, [pc, #52]	; (8009ac0 <__libc_init_array+0x3c>)
 8009a8a:	1b64      	subs	r4, r4, r5
 8009a8c:	10a4      	asrs	r4, r4, #2
 8009a8e:	2600      	movs	r6, #0
 8009a90:	42a6      	cmp	r6, r4
 8009a92:	d109      	bne.n	8009aa8 <__libc_init_array+0x24>
 8009a94:	4d0b      	ldr	r5, [pc, #44]	; (8009ac4 <__libc_init_array+0x40>)
 8009a96:	4c0c      	ldr	r4, [pc, #48]	; (8009ac8 <__libc_init_array+0x44>)
 8009a98:	f004 fc46 	bl	800e328 <_init>
 8009a9c:	1b64      	subs	r4, r4, r5
 8009a9e:	10a4      	asrs	r4, r4, #2
 8009aa0:	2600      	movs	r6, #0
 8009aa2:	42a6      	cmp	r6, r4
 8009aa4:	d105      	bne.n	8009ab2 <__libc_init_array+0x2e>
 8009aa6:	bd70      	pop	{r4, r5, r6, pc}
 8009aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aac:	4798      	blx	r3
 8009aae:	3601      	adds	r6, #1
 8009ab0:	e7ee      	b.n	8009a90 <__libc_init_array+0xc>
 8009ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ab6:	4798      	blx	r3
 8009ab8:	3601      	adds	r6, #1
 8009aba:	e7f2      	b.n	8009aa2 <__libc_init_array+0x1e>
 8009abc:	0800fd08 	.word	0x0800fd08
 8009ac0:	0800fd08 	.word	0x0800fd08
 8009ac4:	0800fd08 	.word	0x0800fd08
 8009ac8:	0800fd0c 	.word	0x0800fd0c

08009acc <memcpy>:
 8009acc:	440a      	add	r2, r1
 8009ace:	4291      	cmp	r1, r2
 8009ad0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ad4:	d100      	bne.n	8009ad8 <memcpy+0xc>
 8009ad6:	4770      	bx	lr
 8009ad8:	b510      	push	{r4, lr}
 8009ada:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ade:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ae2:	4291      	cmp	r1, r2
 8009ae4:	d1f9      	bne.n	8009ada <memcpy+0xe>
 8009ae6:	bd10      	pop	{r4, pc}

08009ae8 <memmove>:
 8009ae8:	4288      	cmp	r0, r1
 8009aea:	b510      	push	{r4, lr}
 8009aec:	eb01 0402 	add.w	r4, r1, r2
 8009af0:	d902      	bls.n	8009af8 <memmove+0x10>
 8009af2:	4284      	cmp	r4, r0
 8009af4:	4623      	mov	r3, r4
 8009af6:	d807      	bhi.n	8009b08 <memmove+0x20>
 8009af8:	1e43      	subs	r3, r0, #1
 8009afa:	42a1      	cmp	r1, r4
 8009afc:	d008      	beq.n	8009b10 <memmove+0x28>
 8009afe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b06:	e7f8      	b.n	8009afa <memmove+0x12>
 8009b08:	4402      	add	r2, r0
 8009b0a:	4601      	mov	r1, r0
 8009b0c:	428a      	cmp	r2, r1
 8009b0e:	d100      	bne.n	8009b12 <memmove+0x2a>
 8009b10:	bd10      	pop	{r4, pc}
 8009b12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b1a:	e7f7      	b.n	8009b0c <memmove+0x24>

08009b1c <memset>:
 8009b1c:	4402      	add	r2, r0
 8009b1e:	4603      	mov	r3, r0
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d100      	bne.n	8009b26 <memset+0xa>
 8009b24:	4770      	bx	lr
 8009b26:	f803 1b01 	strb.w	r1, [r3], #1
 8009b2a:	e7f9      	b.n	8009b20 <memset+0x4>

08009b2c <__cvt>:
 8009b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b30:	ec55 4b10 	vmov	r4, r5, d0
 8009b34:	2d00      	cmp	r5, #0
 8009b36:	460e      	mov	r6, r1
 8009b38:	4619      	mov	r1, r3
 8009b3a:	462b      	mov	r3, r5
 8009b3c:	bfbb      	ittet	lt
 8009b3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009b42:	461d      	movlt	r5, r3
 8009b44:	2300      	movge	r3, #0
 8009b46:	232d      	movlt	r3, #45	; 0x2d
 8009b48:	700b      	strb	r3, [r1, #0]
 8009b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b50:	4691      	mov	r9, r2
 8009b52:	f023 0820 	bic.w	r8, r3, #32
 8009b56:	bfbc      	itt	lt
 8009b58:	4622      	movlt	r2, r4
 8009b5a:	4614      	movlt	r4, r2
 8009b5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b60:	d005      	beq.n	8009b6e <__cvt+0x42>
 8009b62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b66:	d100      	bne.n	8009b6a <__cvt+0x3e>
 8009b68:	3601      	adds	r6, #1
 8009b6a:	2102      	movs	r1, #2
 8009b6c:	e000      	b.n	8009b70 <__cvt+0x44>
 8009b6e:	2103      	movs	r1, #3
 8009b70:	ab03      	add	r3, sp, #12
 8009b72:	9301      	str	r3, [sp, #4]
 8009b74:	ab02      	add	r3, sp, #8
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	ec45 4b10 	vmov	d0, r4, r5
 8009b7c:	4653      	mov	r3, sl
 8009b7e:	4632      	mov	r2, r6
 8009b80:	f001 fcee 	bl	800b560 <_dtoa_r>
 8009b84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009b88:	4607      	mov	r7, r0
 8009b8a:	d102      	bne.n	8009b92 <__cvt+0x66>
 8009b8c:	f019 0f01 	tst.w	r9, #1
 8009b90:	d022      	beq.n	8009bd8 <__cvt+0xac>
 8009b92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b96:	eb07 0906 	add.w	r9, r7, r6
 8009b9a:	d110      	bne.n	8009bbe <__cvt+0x92>
 8009b9c:	783b      	ldrb	r3, [r7, #0]
 8009b9e:	2b30      	cmp	r3, #48	; 0x30
 8009ba0:	d10a      	bne.n	8009bb8 <__cvt+0x8c>
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	4629      	mov	r1, r5
 8009baa:	f7f6 ffb5 	bl	8000b18 <__aeabi_dcmpeq>
 8009bae:	b918      	cbnz	r0, 8009bb8 <__cvt+0x8c>
 8009bb0:	f1c6 0601 	rsb	r6, r6, #1
 8009bb4:	f8ca 6000 	str.w	r6, [sl]
 8009bb8:	f8da 3000 	ldr.w	r3, [sl]
 8009bbc:	4499      	add	r9, r3
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	4629      	mov	r1, r5
 8009bc6:	f7f6 ffa7 	bl	8000b18 <__aeabi_dcmpeq>
 8009bca:	b108      	cbz	r0, 8009bd0 <__cvt+0xa4>
 8009bcc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bd0:	2230      	movs	r2, #48	; 0x30
 8009bd2:	9b03      	ldr	r3, [sp, #12]
 8009bd4:	454b      	cmp	r3, r9
 8009bd6:	d307      	bcc.n	8009be8 <__cvt+0xbc>
 8009bd8:	9b03      	ldr	r3, [sp, #12]
 8009bda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bdc:	1bdb      	subs	r3, r3, r7
 8009bde:	4638      	mov	r0, r7
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	b004      	add	sp, #16
 8009be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be8:	1c59      	adds	r1, r3, #1
 8009bea:	9103      	str	r1, [sp, #12]
 8009bec:	701a      	strb	r2, [r3, #0]
 8009bee:	e7f0      	b.n	8009bd2 <__cvt+0xa6>

08009bf0 <__exponent>:
 8009bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2900      	cmp	r1, #0
 8009bf6:	bfb8      	it	lt
 8009bf8:	4249      	neglt	r1, r1
 8009bfa:	f803 2b02 	strb.w	r2, [r3], #2
 8009bfe:	bfb4      	ite	lt
 8009c00:	222d      	movlt	r2, #45	; 0x2d
 8009c02:	222b      	movge	r2, #43	; 0x2b
 8009c04:	2909      	cmp	r1, #9
 8009c06:	7042      	strb	r2, [r0, #1]
 8009c08:	dd2a      	ble.n	8009c60 <__exponent+0x70>
 8009c0a:	f10d 0407 	add.w	r4, sp, #7
 8009c0e:	46a4      	mov	ip, r4
 8009c10:	270a      	movs	r7, #10
 8009c12:	46a6      	mov	lr, r4
 8009c14:	460a      	mov	r2, r1
 8009c16:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c1a:	fb07 1516 	mls	r5, r7, r6, r1
 8009c1e:	3530      	adds	r5, #48	; 0x30
 8009c20:	2a63      	cmp	r2, #99	; 0x63
 8009c22:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009c2a:	4631      	mov	r1, r6
 8009c2c:	dcf1      	bgt.n	8009c12 <__exponent+0x22>
 8009c2e:	3130      	adds	r1, #48	; 0x30
 8009c30:	f1ae 0502 	sub.w	r5, lr, #2
 8009c34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009c38:	1c44      	adds	r4, r0, #1
 8009c3a:	4629      	mov	r1, r5
 8009c3c:	4561      	cmp	r1, ip
 8009c3e:	d30a      	bcc.n	8009c56 <__exponent+0x66>
 8009c40:	f10d 0209 	add.w	r2, sp, #9
 8009c44:	eba2 020e 	sub.w	r2, r2, lr
 8009c48:	4565      	cmp	r5, ip
 8009c4a:	bf88      	it	hi
 8009c4c:	2200      	movhi	r2, #0
 8009c4e:	4413      	add	r3, r2
 8009c50:	1a18      	subs	r0, r3, r0
 8009c52:	b003      	add	sp, #12
 8009c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009c5e:	e7ed      	b.n	8009c3c <__exponent+0x4c>
 8009c60:	2330      	movs	r3, #48	; 0x30
 8009c62:	3130      	adds	r1, #48	; 0x30
 8009c64:	7083      	strb	r3, [r0, #2]
 8009c66:	70c1      	strb	r1, [r0, #3]
 8009c68:	1d03      	adds	r3, r0, #4
 8009c6a:	e7f1      	b.n	8009c50 <__exponent+0x60>

08009c6c <_printf_float>:
 8009c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c70:	ed2d 8b02 	vpush	{d8}
 8009c74:	b08d      	sub	sp, #52	; 0x34
 8009c76:	460c      	mov	r4, r1
 8009c78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009c7c:	4616      	mov	r6, r2
 8009c7e:	461f      	mov	r7, r3
 8009c80:	4605      	mov	r5, r0
 8009c82:	f002 ff7f 	bl	800cb84 <_localeconv_r>
 8009c86:	f8d0 a000 	ldr.w	sl, [r0]
 8009c8a:	4650      	mov	r0, sl
 8009c8c:	f7f6 fac8 	bl	8000220 <strlen>
 8009c90:	2300      	movs	r3, #0
 8009c92:	930a      	str	r3, [sp, #40]	; 0x28
 8009c94:	6823      	ldr	r3, [r4, #0]
 8009c96:	9305      	str	r3, [sp, #20]
 8009c98:	f8d8 3000 	ldr.w	r3, [r8]
 8009c9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009ca0:	3307      	adds	r3, #7
 8009ca2:	f023 0307 	bic.w	r3, r3, #7
 8009ca6:	f103 0208 	add.w	r2, r3, #8
 8009caa:	f8c8 2000 	str.w	r2, [r8]
 8009cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009cb6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009cba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cbe:	9307      	str	r3, [sp, #28]
 8009cc0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cc4:	ee08 0a10 	vmov	s16, r0
 8009cc8:	4b9f      	ldr	r3, [pc, #636]	; (8009f48 <_printf_float+0x2dc>)
 8009cca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cce:	f04f 32ff 	mov.w	r2, #4294967295
 8009cd2:	f7f6 ff53 	bl	8000b7c <__aeabi_dcmpun>
 8009cd6:	bb88      	cbnz	r0, 8009d3c <_printf_float+0xd0>
 8009cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cdc:	4b9a      	ldr	r3, [pc, #616]	; (8009f48 <_printf_float+0x2dc>)
 8009cde:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce2:	f7f6 ff2d 	bl	8000b40 <__aeabi_dcmple>
 8009ce6:	bb48      	cbnz	r0, 8009d3c <_printf_float+0xd0>
 8009ce8:	2200      	movs	r2, #0
 8009cea:	2300      	movs	r3, #0
 8009cec:	4640      	mov	r0, r8
 8009cee:	4649      	mov	r1, r9
 8009cf0:	f7f6 ff1c 	bl	8000b2c <__aeabi_dcmplt>
 8009cf4:	b110      	cbz	r0, 8009cfc <_printf_float+0x90>
 8009cf6:	232d      	movs	r3, #45	; 0x2d
 8009cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cfc:	4b93      	ldr	r3, [pc, #588]	; (8009f4c <_printf_float+0x2e0>)
 8009cfe:	4894      	ldr	r0, [pc, #592]	; (8009f50 <_printf_float+0x2e4>)
 8009d00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009d04:	bf94      	ite	ls
 8009d06:	4698      	movls	r8, r3
 8009d08:	4680      	movhi	r8, r0
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	6123      	str	r3, [r4, #16]
 8009d0e:	9b05      	ldr	r3, [sp, #20]
 8009d10:	f023 0204 	bic.w	r2, r3, #4
 8009d14:	6022      	str	r2, [r4, #0]
 8009d16:	f04f 0900 	mov.w	r9, #0
 8009d1a:	9700      	str	r7, [sp, #0]
 8009d1c:	4633      	mov	r3, r6
 8009d1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d20:	4621      	mov	r1, r4
 8009d22:	4628      	mov	r0, r5
 8009d24:	f000 f9d8 	bl	800a0d8 <_printf_common>
 8009d28:	3001      	adds	r0, #1
 8009d2a:	f040 8090 	bne.w	8009e4e <_printf_float+0x1e2>
 8009d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d32:	b00d      	add	sp, #52	; 0x34
 8009d34:	ecbd 8b02 	vpop	{d8}
 8009d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3c:	4642      	mov	r2, r8
 8009d3e:	464b      	mov	r3, r9
 8009d40:	4640      	mov	r0, r8
 8009d42:	4649      	mov	r1, r9
 8009d44:	f7f6 ff1a 	bl	8000b7c <__aeabi_dcmpun>
 8009d48:	b140      	cbz	r0, 8009d5c <_printf_float+0xf0>
 8009d4a:	464b      	mov	r3, r9
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	bfbc      	itt	lt
 8009d50:	232d      	movlt	r3, #45	; 0x2d
 8009d52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d56:	487f      	ldr	r0, [pc, #508]	; (8009f54 <_printf_float+0x2e8>)
 8009d58:	4b7f      	ldr	r3, [pc, #508]	; (8009f58 <_printf_float+0x2ec>)
 8009d5a:	e7d1      	b.n	8009d00 <_printf_float+0x94>
 8009d5c:	6863      	ldr	r3, [r4, #4]
 8009d5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d62:	9206      	str	r2, [sp, #24]
 8009d64:	1c5a      	adds	r2, r3, #1
 8009d66:	d13f      	bne.n	8009de8 <_printf_float+0x17c>
 8009d68:	2306      	movs	r3, #6
 8009d6a:	6063      	str	r3, [r4, #4]
 8009d6c:	9b05      	ldr	r3, [sp, #20]
 8009d6e:	6861      	ldr	r1, [r4, #4]
 8009d70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009d74:	2300      	movs	r3, #0
 8009d76:	9303      	str	r3, [sp, #12]
 8009d78:	ab0a      	add	r3, sp, #40	; 0x28
 8009d7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009d7e:	ab09      	add	r3, sp, #36	; 0x24
 8009d80:	ec49 8b10 	vmov	d0, r8, r9
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	6022      	str	r2, [r4, #0]
 8009d88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	f7ff fecd 	bl	8009b2c <__cvt>
 8009d92:	9b06      	ldr	r3, [sp, #24]
 8009d94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d96:	2b47      	cmp	r3, #71	; 0x47
 8009d98:	4680      	mov	r8, r0
 8009d9a:	d108      	bne.n	8009dae <_printf_float+0x142>
 8009d9c:	1cc8      	adds	r0, r1, #3
 8009d9e:	db02      	blt.n	8009da6 <_printf_float+0x13a>
 8009da0:	6863      	ldr	r3, [r4, #4]
 8009da2:	4299      	cmp	r1, r3
 8009da4:	dd41      	ble.n	8009e2a <_printf_float+0x1be>
 8009da6:	f1ab 0b02 	sub.w	fp, fp, #2
 8009daa:	fa5f fb8b 	uxtb.w	fp, fp
 8009dae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009db2:	d820      	bhi.n	8009df6 <_printf_float+0x18a>
 8009db4:	3901      	subs	r1, #1
 8009db6:	465a      	mov	r2, fp
 8009db8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009dbc:	9109      	str	r1, [sp, #36]	; 0x24
 8009dbe:	f7ff ff17 	bl	8009bf0 <__exponent>
 8009dc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dc4:	1813      	adds	r3, r2, r0
 8009dc6:	2a01      	cmp	r2, #1
 8009dc8:	4681      	mov	r9, r0
 8009dca:	6123      	str	r3, [r4, #16]
 8009dcc:	dc02      	bgt.n	8009dd4 <_printf_float+0x168>
 8009dce:	6822      	ldr	r2, [r4, #0]
 8009dd0:	07d2      	lsls	r2, r2, #31
 8009dd2:	d501      	bpl.n	8009dd8 <_printf_float+0x16c>
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	6123      	str	r3, [r4, #16]
 8009dd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d09c      	beq.n	8009d1a <_printf_float+0xae>
 8009de0:	232d      	movs	r3, #45	; 0x2d
 8009de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009de6:	e798      	b.n	8009d1a <_printf_float+0xae>
 8009de8:	9a06      	ldr	r2, [sp, #24]
 8009dea:	2a47      	cmp	r2, #71	; 0x47
 8009dec:	d1be      	bne.n	8009d6c <_printf_float+0x100>
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1bc      	bne.n	8009d6c <_printf_float+0x100>
 8009df2:	2301      	movs	r3, #1
 8009df4:	e7b9      	b.n	8009d6a <_printf_float+0xfe>
 8009df6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009dfa:	d118      	bne.n	8009e2e <_printf_float+0x1c2>
 8009dfc:	2900      	cmp	r1, #0
 8009dfe:	6863      	ldr	r3, [r4, #4]
 8009e00:	dd0b      	ble.n	8009e1a <_printf_float+0x1ae>
 8009e02:	6121      	str	r1, [r4, #16]
 8009e04:	b913      	cbnz	r3, 8009e0c <_printf_float+0x1a0>
 8009e06:	6822      	ldr	r2, [r4, #0]
 8009e08:	07d0      	lsls	r0, r2, #31
 8009e0a:	d502      	bpl.n	8009e12 <_printf_float+0x1a6>
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	440b      	add	r3, r1
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e14:	f04f 0900 	mov.w	r9, #0
 8009e18:	e7de      	b.n	8009dd8 <_printf_float+0x16c>
 8009e1a:	b913      	cbnz	r3, 8009e22 <_printf_float+0x1b6>
 8009e1c:	6822      	ldr	r2, [r4, #0]
 8009e1e:	07d2      	lsls	r2, r2, #31
 8009e20:	d501      	bpl.n	8009e26 <_printf_float+0x1ba>
 8009e22:	3302      	adds	r3, #2
 8009e24:	e7f4      	b.n	8009e10 <_printf_float+0x1a4>
 8009e26:	2301      	movs	r3, #1
 8009e28:	e7f2      	b.n	8009e10 <_printf_float+0x1a4>
 8009e2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e30:	4299      	cmp	r1, r3
 8009e32:	db05      	blt.n	8009e40 <_printf_float+0x1d4>
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	6121      	str	r1, [r4, #16]
 8009e38:	07d8      	lsls	r0, r3, #31
 8009e3a:	d5ea      	bpl.n	8009e12 <_printf_float+0x1a6>
 8009e3c:	1c4b      	adds	r3, r1, #1
 8009e3e:	e7e7      	b.n	8009e10 <_printf_float+0x1a4>
 8009e40:	2900      	cmp	r1, #0
 8009e42:	bfd4      	ite	le
 8009e44:	f1c1 0202 	rsble	r2, r1, #2
 8009e48:	2201      	movgt	r2, #1
 8009e4a:	4413      	add	r3, r2
 8009e4c:	e7e0      	b.n	8009e10 <_printf_float+0x1a4>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	055a      	lsls	r2, r3, #21
 8009e52:	d407      	bmi.n	8009e64 <_printf_float+0x1f8>
 8009e54:	6923      	ldr	r3, [r4, #16]
 8009e56:	4642      	mov	r2, r8
 8009e58:	4631      	mov	r1, r6
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	47b8      	blx	r7
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d12c      	bne.n	8009ebc <_printf_float+0x250>
 8009e62:	e764      	b.n	8009d2e <_printf_float+0xc2>
 8009e64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e68:	f240 80e0 	bls.w	800a02c <_printf_float+0x3c0>
 8009e6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e70:	2200      	movs	r2, #0
 8009e72:	2300      	movs	r3, #0
 8009e74:	f7f6 fe50 	bl	8000b18 <__aeabi_dcmpeq>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	d034      	beq.n	8009ee6 <_printf_float+0x27a>
 8009e7c:	4a37      	ldr	r2, [pc, #220]	; (8009f5c <_printf_float+0x2f0>)
 8009e7e:	2301      	movs	r3, #1
 8009e80:	4631      	mov	r1, r6
 8009e82:	4628      	mov	r0, r5
 8009e84:	47b8      	blx	r7
 8009e86:	3001      	adds	r0, #1
 8009e88:	f43f af51 	beq.w	8009d2e <_printf_float+0xc2>
 8009e8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e90:	429a      	cmp	r2, r3
 8009e92:	db02      	blt.n	8009e9a <_printf_float+0x22e>
 8009e94:	6823      	ldr	r3, [r4, #0]
 8009e96:	07d8      	lsls	r0, r3, #31
 8009e98:	d510      	bpl.n	8009ebc <_printf_float+0x250>
 8009e9a:	ee18 3a10 	vmov	r3, s16
 8009e9e:	4652      	mov	r2, sl
 8009ea0:	4631      	mov	r1, r6
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	47b8      	blx	r7
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	f43f af41 	beq.w	8009d2e <_printf_float+0xc2>
 8009eac:	f04f 0800 	mov.w	r8, #0
 8009eb0:	f104 091a 	add.w	r9, r4, #26
 8009eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	4543      	cmp	r3, r8
 8009eba:	dc09      	bgt.n	8009ed0 <_printf_float+0x264>
 8009ebc:	6823      	ldr	r3, [r4, #0]
 8009ebe:	079b      	lsls	r3, r3, #30
 8009ec0:	f100 8105 	bmi.w	800a0ce <_printf_float+0x462>
 8009ec4:	68e0      	ldr	r0, [r4, #12]
 8009ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ec8:	4298      	cmp	r0, r3
 8009eca:	bfb8      	it	lt
 8009ecc:	4618      	movlt	r0, r3
 8009ece:	e730      	b.n	8009d32 <_printf_float+0xc6>
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	464a      	mov	r2, r9
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	47b8      	blx	r7
 8009eda:	3001      	adds	r0, #1
 8009edc:	f43f af27 	beq.w	8009d2e <_printf_float+0xc2>
 8009ee0:	f108 0801 	add.w	r8, r8, #1
 8009ee4:	e7e6      	b.n	8009eb4 <_printf_float+0x248>
 8009ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	dc39      	bgt.n	8009f60 <_printf_float+0x2f4>
 8009eec:	4a1b      	ldr	r2, [pc, #108]	; (8009f5c <_printf_float+0x2f0>)
 8009eee:	2301      	movs	r3, #1
 8009ef0:	4631      	mov	r1, r6
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b8      	blx	r7
 8009ef6:	3001      	adds	r0, #1
 8009ef8:	f43f af19 	beq.w	8009d2e <_printf_float+0xc2>
 8009efc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f00:	4313      	orrs	r3, r2
 8009f02:	d102      	bne.n	8009f0a <_printf_float+0x29e>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	07d9      	lsls	r1, r3, #31
 8009f08:	d5d8      	bpl.n	8009ebc <_printf_float+0x250>
 8009f0a:	ee18 3a10 	vmov	r3, s16
 8009f0e:	4652      	mov	r2, sl
 8009f10:	4631      	mov	r1, r6
 8009f12:	4628      	mov	r0, r5
 8009f14:	47b8      	blx	r7
 8009f16:	3001      	adds	r0, #1
 8009f18:	f43f af09 	beq.w	8009d2e <_printf_float+0xc2>
 8009f1c:	f04f 0900 	mov.w	r9, #0
 8009f20:	f104 0a1a 	add.w	sl, r4, #26
 8009f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f26:	425b      	negs	r3, r3
 8009f28:	454b      	cmp	r3, r9
 8009f2a:	dc01      	bgt.n	8009f30 <_printf_float+0x2c4>
 8009f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f2e:	e792      	b.n	8009e56 <_printf_float+0x1ea>
 8009f30:	2301      	movs	r3, #1
 8009f32:	4652      	mov	r2, sl
 8009f34:	4631      	mov	r1, r6
 8009f36:	4628      	mov	r0, r5
 8009f38:	47b8      	blx	r7
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	f43f aef7 	beq.w	8009d2e <_printf_float+0xc2>
 8009f40:	f109 0901 	add.w	r9, r9, #1
 8009f44:	e7ee      	b.n	8009f24 <_printf_float+0x2b8>
 8009f46:	bf00      	nop
 8009f48:	7fefffff 	.word	0x7fefffff
 8009f4c:	0800f818 	.word	0x0800f818
 8009f50:	0800f81c 	.word	0x0800f81c
 8009f54:	0800f824 	.word	0x0800f824
 8009f58:	0800f820 	.word	0x0800f820
 8009f5c:	0800f828 	.word	0x0800f828
 8009f60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f64:	429a      	cmp	r2, r3
 8009f66:	bfa8      	it	ge
 8009f68:	461a      	movge	r2, r3
 8009f6a:	2a00      	cmp	r2, #0
 8009f6c:	4691      	mov	r9, r2
 8009f6e:	dc37      	bgt.n	8009fe0 <_printf_float+0x374>
 8009f70:	f04f 0b00 	mov.w	fp, #0
 8009f74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f78:	f104 021a 	add.w	r2, r4, #26
 8009f7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f7e:	9305      	str	r3, [sp, #20]
 8009f80:	eba3 0309 	sub.w	r3, r3, r9
 8009f84:	455b      	cmp	r3, fp
 8009f86:	dc33      	bgt.n	8009ff0 <_printf_float+0x384>
 8009f88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	db3b      	blt.n	800a008 <_printf_float+0x39c>
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	07da      	lsls	r2, r3, #31
 8009f94:	d438      	bmi.n	800a008 <_printf_float+0x39c>
 8009f96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f98:	9b05      	ldr	r3, [sp, #20]
 8009f9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f9c:	1ad3      	subs	r3, r2, r3
 8009f9e:	eba2 0901 	sub.w	r9, r2, r1
 8009fa2:	4599      	cmp	r9, r3
 8009fa4:	bfa8      	it	ge
 8009fa6:	4699      	movge	r9, r3
 8009fa8:	f1b9 0f00 	cmp.w	r9, #0
 8009fac:	dc35      	bgt.n	800a01a <_printf_float+0x3ae>
 8009fae:	f04f 0800 	mov.w	r8, #0
 8009fb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fb6:	f104 0a1a 	add.w	sl, r4, #26
 8009fba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fbe:	1a9b      	subs	r3, r3, r2
 8009fc0:	eba3 0309 	sub.w	r3, r3, r9
 8009fc4:	4543      	cmp	r3, r8
 8009fc6:	f77f af79 	ble.w	8009ebc <_printf_float+0x250>
 8009fca:	2301      	movs	r3, #1
 8009fcc:	4652      	mov	r2, sl
 8009fce:	4631      	mov	r1, r6
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	47b8      	blx	r7
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	f43f aeaa 	beq.w	8009d2e <_printf_float+0xc2>
 8009fda:	f108 0801 	add.w	r8, r8, #1
 8009fde:	e7ec      	b.n	8009fba <_printf_float+0x34e>
 8009fe0:	4613      	mov	r3, r2
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	4628      	mov	r0, r5
 8009fe8:	47b8      	blx	r7
 8009fea:	3001      	adds	r0, #1
 8009fec:	d1c0      	bne.n	8009f70 <_printf_float+0x304>
 8009fee:	e69e      	b.n	8009d2e <_printf_float+0xc2>
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	4631      	mov	r1, r6
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	9205      	str	r2, [sp, #20]
 8009ff8:	47b8      	blx	r7
 8009ffa:	3001      	adds	r0, #1
 8009ffc:	f43f ae97 	beq.w	8009d2e <_printf_float+0xc2>
 800a000:	9a05      	ldr	r2, [sp, #20]
 800a002:	f10b 0b01 	add.w	fp, fp, #1
 800a006:	e7b9      	b.n	8009f7c <_printf_float+0x310>
 800a008:	ee18 3a10 	vmov	r3, s16
 800a00c:	4652      	mov	r2, sl
 800a00e:	4631      	mov	r1, r6
 800a010:	4628      	mov	r0, r5
 800a012:	47b8      	blx	r7
 800a014:	3001      	adds	r0, #1
 800a016:	d1be      	bne.n	8009f96 <_printf_float+0x32a>
 800a018:	e689      	b.n	8009d2e <_printf_float+0xc2>
 800a01a:	9a05      	ldr	r2, [sp, #20]
 800a01c:	464b      	mov	r3, r9
 800a01e:	4442      	add	r2, r8
 800a020:	4631      	mov	r1, r6
 800a022:	4628      	mov	r0, r5
 800a024:	47b8      	blx	r7
 800a026:	3001      	adds	r0, #1
 800a028:	d1c1      	bne.n	8009fae <_printf_float+0x342>
 800a02a:	e680      	b.n	8009d2e <_printf_float+0xc2>
 800a02c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a02e:	2a01      	cmp	r2, #1
 800a030:	dc01      	bgt.n	800a036 <_printf_float+0x3ca>
 800a032:	07db      	lsls	r3, r3, #31
 800a034:	d538      	bpl.n	800a0a8 <_printf_float+0x43c>
 800a036:	2301      	movs	r3, #1
 800a038:	4642      	mov	r2, r8
 800a03a:	4631      	mov	r1, r6
 800a03c:	4628      	mov	r0, r5
 800a03e:	47b8      	blx	r7
 800a040:	3001      	adds	r0, #1
 800a042:	f43f ae74 	beq.w	8009d2e <_printf_float+0xc2>
 800a046:	ee18 3a10 	vmov	r3, s16
 800a04a:	4652      	mov	r2, sl
 800a04c:	4631      	mov	r1, r6
 800a04e:	4628      	mov	r0, r5
 800a050:	47b8      	blx	r7
 800a052:	3001      	adds	r0, #1
 800a054:	f43f ae6b 	beq.w	8009d2e <_printf_float+0xc2>
 800a058:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a05c:	2200      	movs	r2, #0
 800a05e:	2300      	movs	r3, #0
 800a060:	f7f6 fd5a 	bl	8000b18 <__aeabi_dcmpeq>
 800a064:	b9d8      	cbnz	r0, 800a09e <_printf_float+0x432>
 800a066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a068:	f108 0201 	add.w	r2, r8, #1
 800a06c:	3b01      	subs	r3, #1
 800a06e:	4631      	mov	r1, r6
 800a070:	4628      	mov	r0, r5
 800a072:	47b8      	blx	r7
 800a074:	3001      	adds	r0, #1
 800a076:	d10e      	bne.n	800a096 <_printf_float+0x42a>
 800a078:	e659      	b.n	8009d2e <_printf_float+0xc2>
 800a07a:	2301      	movs	r3, #1
 800a07c:	4652      	mov	r2, sl
 800a07e:	4631      	mov	r1, r6
 800a080:	4628      	mov	r0, r5
 800a082:	47b8      	blx	r7
 800a084:	3001      	adds	r0, #1
 800a086:	f43f ae52 	beq.w	8009d2e <_printf_float+0xc2>
 800a08a:	f108 0801 	add.w	r8, r8, #1
 800a08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a090:	3b01      	subs	r3, #1
 800a092:	4543      	cmp	r3, r8
 800a094:	dcf1      	bgt.n	800a07a <_printf_float+0x40e>
 800a096:	464b      	mov	r3, r9
 800a098:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a09c:	e6dc      	b.n	8009e58 <_printf_float+0x1ec>
 800a09e:	f04f 0800 	mov.w	r8, #0
 800a0a2:	f104 0a1a 	add.w	sl, r4, #26
 800a0a6:	e7f2      	b.n	800a08e <_printf_float+0x422>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	4642      	mov	r2, r8
 800a0ac:	e7df      	b.n	800a06e <_printf_float+0x402>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	464a      	mov	r2, r9
 800a0b2:	4631      	mov	r1, r6
 800a0b4:	4628      	mov	r0, r5
 800a0b6:	47b8      	blx	r7
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	f43f ae38 	beq.w	8009d2e <_printf_float+0xc2>
 800a0be:	f108 0801 	add.w	r8, r8, #1
 800a0c2:	68e3      	ldr	r3, [r4, #12]
 800a0c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0c6:	1a5b      	subs	r3, r3, r1
 800a0c8:	4543      	cmp	r3, r8
 800a0ca:	dcf0      	bgt.n	800a0ae <_printf_float+0x442>
 800a0cc:	e6fa      	b.n	8009ec4 <_printf_float+0x258>
 800a0ce:	f04f 0800 	mov.w	r8, #0
 800a0d2:	f104 0919 	add.w	r9, r4, #25
 800a0d6:	e7f4      	b.n	800a0c2 <_printf_float+0x456>

0800a0d8 <_printf_common>:
 800a0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0dc:	4616      	mov	r6, r2
 800a0de:	4699      	mov	r9, r3
 800a0e0:	688a      	ldr	r2, [r1, #8]
 800a0e2:	690b      	ldr	r3, [r1, #16]
 800a0e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	bfb8      	it	lt
 800a0ec:	4613      	movlt	r3, r2
 800a0ee:	6033      	str	r3, [r6, #0]
 800a0f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a0f4:	4607      	mov	r7, r0
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	b10a      	cbz	r2, 800a0fe <_printf_common+0x26>
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	0699      	lsls	r1, r3, #26
 800a102:	bf42      	ittt	mi
 800a104:	6833      	ldrmi	r3, [r6, #0]
 800a106:	3302      	addmi	r3, #2
 800a108:	6033      	strmi	r3, [r6, #0]
 800a10a:	6825      	ldr	r5, [r4, #0]
 800a10c:	f015 0506 	ands.w	r5, r5, #6
 800a110:	d106      	bne.n	800a120 <_printf_common+0x48>
 800a112:	f104 0a19 	add.w	sl, r4, #25
 800a116:	68e3      	ldr	r3, [r4, #12]
 800a118:	6832      	ldr	r2, [r6, #0]
 800a11a:	1a9b      	subs	r3, r3, r2
 800a11c:	42ab      	cmp	r3, r5
 800a11e:	dc26      	bgt.n	800a16e <_printf_common+0x96>
 800a120:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a124:	1e13      	subs	r3, r2, #0
 800a126:	6822      	ldr	r2, [r4, #0]
 800a128:	bf18      	it	ne
 800a12a:	2301      	movne	r3, #1
 800a12c:	0692      	lsls	r2, r2, #26
 800a12e:	d42b      	bmi.n	800a188 <_printf_common+0xb0>
 800a130:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a134:	4649      	mov	r1, r9
 800a136:	4638      	mov	r0, r7
 800a138:	47c0      	blx	r8
 800a13a:	3001      	adds	r0, #1
 800a13c:	d01e      	beq.n	800a17c <_printf_common+0xa4>
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	68e5      	ldr	r5, [r4, #12]
 800a142:	6832      	ldr	r2, [r6, #0]
 800a144:	f003 0306 	and.w	r3, r3, #6
 800a148:	2b04      	cmp	r3, #4
 800a14a:	bf08      	it	eq
 800a14c:	1aad      	subeq	r5, r5, r2
 800a14e:	68a3      	ldr	r3, [r4, #8]
 800a150:	6922      	ldr	r2, [r4, #16]
 800a152:	bf0c      	ite	eq
 800a154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a158:	2500      	movne	r5, #0
 800a15a:	4293      	cmp	r3, r2
 800a15c:	bfc4      	itt	gt
 800a15e:	1a9b      	subgt	r3, r3, r2
 800a160:	18ed      	addgt	r5, r5, r3
 800a162:	2600      	movs	r6, #0
 800a164:	341a      	adds	r4, #26
 800a166:	42b5      	cmp	r5, r6
 800a168:	d11a      	bne.n	800a1a0 <_printf_common+0xc8>
 800a16a:	2000      	movs	r0, #0
 800a16c:	e008      	b.n	800a180 <_printf_common+0xa8>
 800a16e:	2301      	movs	r3, #1
 800a170:	4652      	mov	r2, sl
 800a172:	4649      	mov	r1, r9
 800a174:	4638      	mov	r0, r7
 800a176:	47c0      	blx	r8
 800a178:	3001      	adds	r0, #1
 800a17a:	d103      	bne.n	800a184 <_printf_common+0xac>
 800a17c:	f04f 30ff 	mov.w	r0, #4294967295
 800a180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a184:	3501      	adds	r5, #1
 800a186:	e7c6      	b.n	800a116 <_printf_common+0x3e>
 800a188:	18e1      	adds	r1, r4, r3
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	2030      	movs	r0, #48	; 0x30
 800a18e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a192:	4422      	add	r2, r4
 800a194:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a198:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a19c:	3302      	adds	r3, #2
 800a19e:	e7c7      	b.n	800a130 <_printf_common+0x58>
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	4622      	mov	r2, r4
 800a1a4:	4649      	mov	r1, r9
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	47c0      	blx	r8
 800a1aa:	3001      	adds	r0, #1
 800a1ac:	d0e6      	beq.n	800a17c <_printf_common+0xa4>
 800a1ae:	3601      	adds	r6, #1
 800a1b0:	e7d9      	b.n	800a166 <_printf_common+0x8e>
	...

0800a1b4 <_printf_i>:
 800a1b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b8:	460c      	mov	r4, r1
 800a1ba:	4691      	mov	r9, r2
 800a1bc:	7e27      	ldrb	r7, [r4, #24]
 800a1be:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a1c0:	2f78      	cmp	r7, #120	; 0x78
 800a1c2:	4680      	mov	r8, r0
 800a1c4:	469a      	mov	sl, r3
 800a1c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1ca:	d807      	bhi.n	800a1dc <_printf_i+0x28>
 800a1cc:	2f62      	cmp	r7, #98	; 0x62
 800a1ce:	d80a      	bhi.n	800a1e6 <_printf_i+0x32>
 800a1d0:	2f00      	cmp	r7, #0
 800a1d2:	f000 80d8 	beq.w	800a386 <_printf_i+0x1d2>
 800a1d6:	2f58      	cmp	r7, #88	; 0x58
 800a1d8:	f000 80a3 	beq.w	800a322 <_printf_i+0x16e>
 800a1dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a1e4:	e03a      	b.n	800a25c <_printf_i+0xa8>
 800a1e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a1ea:	2b15      	cmp	r3, #21
 800a1ec:	d8f6      	bhi.n	800a1dc <_printf_i+0x28>
 800a1ee:	a001      	add	r0, pc, #4	; (adr r0, 800a1f4 <_printf_i+0x40>)
 800a1f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a1f4:	0800a24d 	.word	0x0800a24d
 800a1f8:	0800a261 	.word	0x0800a261
 800a1fc:	0800a1dd 	.word	0x0800a1dd
 800a200:	0800a1dd 	.word	0x0800a1dd
 800a204:	0800a1dd 	.word	0x0800a1dd
 800a208:	0800a1dd 	.word	0x0800a1dd
 800a20c:	0800a261 	.word	0x0800a261
 800a210:	0800a1dd 	.word	0x0800a1dd
 800a214:	0800a1dd 	.word	0x0800a1dd
 800a218:	0800a1dd 	.word	0x0800a1dd
 800a21c:	0800a1dd 	.word	0x0800a1dd
 800a220:	0800a36d 	.word	0x0800a36d
 800a224:	0800a291 	.word	0x0800a291
 800a228:	0800a34f 	.word	0x0800a34f
 800a22c:	0800a1dd 	.word	0x0800a1dd
 800a230:	0800a1dd 	.word	0x0800a1dd
 800a234:	0800a38f 	.word	0x0800a38f
 800a238:	0800a1dd 	.word	0x0800a1dd
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a1dd 	.word	0x0800a1dd
 800a244:	0800a1dd 	.word	0x0800a1dd
 800a248:	0800a357 	.word	0x0800a357
 800a24c:	680b      	ldr	r3, [r1, #0]
 800a24e:	1d1a      	adds	r2, r3, #4
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	600a      	str	r2, [r1, #0]
 800a254:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a258:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a25c:	2301      	movs	r3, #1
 800a25e:	e0a3      	b.n	800a3a8 <_printf_i+0x1f4>
 800a260:	6825      	ldr	r5, [r4, #0]
 800a262:	6808      	ldr	r0, [r1, #0]
 800a264:	062e      	lsls	r6, r5, #24
 800a266:	f100 0304 	add.w	r3, r0, #4
 800a26a:	d50a      	bpl.n	800a282 <_printf_i+0xce>
 800a26c:	6805      	ldr	r5, [r0, #0]
 800a26e:	600b      	str	r3, [r1, #0]
 800a270:	2d00      	cmp	r5, #0
 800a272:	da03      	bge.n	800a27c <_printf_i+0xc8>
 800a274:	232d      	movs	r3, #45	; 0x2d
 800a276:	426d      	negs	r5, r5
 800a278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a27c:	485e      	ldr	r0, [pc, #376]	; (800a3f8 <_printf_i+0x244>)
 800a27e:	230a      	movs	r3, #10
 800a280:	e019      	b.n	800a2b6 <_printf_i+0x102>
 800a282:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a286:	6805      	ldr	r5, [r0, #0]
 800a288:	600b      	str	r3, [r1, #0]
 800a28a:	bf18      	it	ne
 800a28c:	b22d      	sxthne	r5, r5
 800a28e:	e7ef      	b.n	800a270 <_printf_i+0xbc>
 800a290:	680b      	ldr	r3, [r1, #0]
 800a292:	6825      	ldr	r5, [r4, #0]
 800a294:	1d18      	adds	r0, r3, #4
 800a296:	6008      	str	r0, [r1, #0]
 800a298:	0628      	lsls	r0, r5, #24
 800a29a:	d501      	bpl.n	800a2a0 <_printf_i+0xec>
 800a29c:	681d      	ldr	r5, [r3, #0]
 800a29e:	e002      	b.n	800a2a6 <_printf_i+0xf2>
 800a2a0:	0669      	lsls	r1, r5, #25
 800a2a2:	d5fb      	bpl.n	800a29c <_printf_i+0xe8>
 800a2a4:	881d      	ldrh	r5, [r3, #0]
 800a2a6:	4854      	ldr	r0, [pc, #336]	; (800a3f8 <_printf_i+0x244>)
 800a2a8:	2f6f      	cmp	r7, #111	; 0x6f
 800a2aa:	bf0c      	ite	eq
 800a2ac:	2308      	moveq	r3, #8
 800a2ae:	230a      	movne	r3, #10
 800a2b0:	2100      	movs	r1, #0
 800a2b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2b6:	6866      	ldr	r6, [r4, #4]
 800a2b8:	60a6      	str	r6, [r4, #8]
 800a2ba:	2e00      	cmp	r6, #0
 800a2bc:	bfa2      	ittt	ge
 800a2be:	6821      	ldrge	r1, [r4, #0]
 800a2c0:	f021 0104 	bicge.w	r1, r1, #4
 800a2c4:	6021      	strge	r1, [r4, #0]
 800a2c6:	b90d      	cbnz	r5, 800a2cc <_printf_i+0x118>
 800a2c8:	2e00      	cmp	r6, #0
 800a2ca:	d04d      	beq.n	800a368 <_printf_i+0x1b4>
 800a2cc:	4616      	mov	r6, r2
 800a2ce:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2d2:	fb03 5711 	mls	r7, r3, r1, r5
 800a2d6:	5dc7      	ldrb	r7, [r0, r7]
 800a2d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2dc:	462f      	mov	r7, r5
 800a2de:	42bb      	cmp	r3, r7
 800a2e0:	460d      	mov	r5, r1
 800a2e2:	d9f4      	bls.n	800a2ce <_printf_i+0x11a>
 800a2e4:	2b08      	cmp	r3, #8
 800a2e6:	d10b      	bne.n	800a300 <_printf_i+0x14c>
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	07df      	lsls	r7, r3, #31
 800a2ec:	d508      	bpl.n	800a300 <_printf_i+0x14c>
 800a2ee:	6923      	ldr	r3, [r4, #16]
 800a2f0:	6861      	ldr	r1, [r4, #4]
 800a2f2:	4299      	cmp	r1, r3
 800a2f4:	bfde      	ittt	le
 800a2f6:	2330      	movle	r3, #48	; 0x30
 800a2f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a300:	1b92      	subs	r2, r2, r6
 800a302:	6122      	str	r2, [r4, #16]
 800a304:	f8cd a000 	str.w	sl, [sp]
 800a308:	464b      	mov	r3, r9
 800a30a:	aa03      	add	r2, sp, #12
 800a30c:	4621      	mov	r1, r4
 800a30e:	4640      	mov	r0, r8
 800a310:	f7ff fee2 	bl	800a0d8 <_printf_common>
 800a314:	3001      	adds	r0, #1
 800a316:	d14c      	bne.n	800a3b2 <_printf_i+0x1fe>
 800a318:	f04f 30ff 	mov.w	r0, #4294967295
 800a31c:	b004      	add	sp, #16
 800a31e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a322:	4835      	ldr	r0, [pc, #212]	; (800a3f8 <_printf_i+0x244>)
 800a324:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a328:	6823      	ldr	r3, [r4, #0]
 800a32a:	680e      	ldr	r6, [r1, #0]
 800a32c:	061f      	lsls	r7, r3, #24
 800a32e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a332:	600e      	str	r6, [r1, #0]
 800a334:	d514      	bpl.n	800a360 <_printf_i+0x1ac>
 800a336:	07d9      	lsls	r1, r3, #31
 800a338:	bf44      	itt	mi
 800a33a:	f043 0320 	orrmi.w	r3, r3, #32
 800a33e:	6023      	strmi	r3, [r4, #0]
 800a340:	b91d      	cbnz	r5, 800a34a <_printf_i+0x196>
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	f023 0320 	bic.w	r3, r3, #32
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	2310      	movs	r3, #16
 800a34c:	e7b0      	b.n	800a2b0 <_printf_i+0xfc>
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	f043 0320 	orr.w	r3, r3, #32
 800a354:	6023      	str	r3, [r4, #0]
 800a356:	2378      	movs	r3, #120	; 0x78
 800a358:	4828      	ldr	r0, [pc, #160]	; (800a3fc <_printf_i+0x248>)
 800a35a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a35e:	e7e3      	b.n	800a328 <_printf_i+0x174>
 800a360:	065e      	lsls	r6, r3, #25
 800a362:	bf48      	it	mi
 800a364:	b2ad      	uxthmi	r5, r5
 800a366:	e7e6      	b.n	800a336 <_printf_i+0x182>
 800a368:	4616      	mov	r6, r2
 800a36a:	e7bb      	b.n	800a2e4 <_printf_i+0x130>
 800a36c:	680b      	ldr	r3, [r1, #0]
 800a36e:	6826      	ldr	r6, [r4, #0]
 800a370:	6960      	ldr	r0, [r4, #20]
 800a372:	1d1d      	adds	r5, r3, #4
 800a374:	600d      	str	r5, [r1, #0]
 800a376:	0635      	lsls	r5, r6, #24
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	d501      	bpl.n	800a380 <_printf_i+0x1cc>
 800a37c:	6018      	str	r0, [r3, #0]
 800a37e:	e002      	b.n	800a386 <_printf_i+0x1d2>
 800a380:	0671      	lsls	r1, r6, #25
 800a382:	d5fb      	bpl.n	800a37c <_printf_i+0x1c8>
 800a384:	8018      	strh	r0, [r3, #0]
 800a386:	2300      	movs	r3, #0
 800a388:	6123      	str	r3, [r4, #16]
 800a38a:	4616      	mov	r6, r2
 800a38c:	e7ba      	b.n	800a304 <_printf_i+0x150>
 800a38e:	680b      	ldr	r3, [r1, #0]
 800a390:	1d1a      	adds	r2, r3, #4
 800a392:	600a      	str	r2, [r1, #0]
 800a394:	681e      	ldr	r6, [r3, #0]
 800a396:	6862      	ldr	r2, [r4, #4]
 800a398:	2100      	movs	r1, #0
 800a39a:	4630      	mov	r0, r6
 800a39c:	f7f5 ff48 	bl	8000230 <memchr>
 800a3a0:	b108      	cbz	r0, 800a3a6 <_printf_i+0x1f2>
 800a3a2:	1b80      	subs	r0, r0, r6
 800a3a4:	6060      	str	r0, [r4, #4]
 800a3a6:	6863      	ldr	r3, [r4, #4]
 800a3a8:	6123      	str	r3, [r4, #16]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3b0:	e7a8      	b.n	800a304 <_printf_i+0x150>
 800a3b2:	6923      	ldr	r3, [r4, #16]
 800a3b4:	4632      	mov	r2, r6
 800a3b6:	4649      	mov	r1, r9
 800a3b8:	4640      	mov	r0, r8
 800a3ba:	47d0      	blx	sl
 800a3bc:	3001      	adds	r0, #1
 800a3be:	d0ab      	beq.n	800a318 <_printf_i+0x164>
 800a3c0:	6823      	ldr	r3, [r4, #0]
 800a3c2:	079b      	lsls	r3, r3, #30
 800a3c4:	d413      	bmi.n	800a3ee <_printf_i+0x23a>
 800a3c6:	68e0      	ldr	r0, [r4, #12]
 800a3c8:	9b03      	ldr	r3, [sp, #12]
 800a3ca:	4298      	cmp	r0, r3
 800a3cc:	bfb8      	it	lt
 800a3ce:	4618      	movlt	r0, r3
 800a3d0:	e7a4      	b.n	800a31c <_printf_i+0x168>
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	4632      	mov	r2, r6
 800a3d6:	4649      	mov	r1, r9
 800a3d8:	4640      	mov	r0, r8
 800a3da:	47d0      	blx	sl
 800a3dc:	3001      	adds	r0, #1
 800a3de:	d09b      	beq.n	800a318 <_printf_i+0x164>
 800a3e0:	3501      	adds	r5, #1
 800a3e2:	68e3      	ldr	r3, [r4, #12]
 800a3e4:	9903      	ldr	r1, [sp, #12]
 800a3e6:	1a5b      	subs	r3, r3, r1
 800a3e8:	42ab      	cmp	r3, r5
 800a3ea:	dcf2      	bgt.n	800a3d2 <_printf_i+0x21e>
 800a3ec:	e7eb      	b.n	800a3c6 <_printf_i+0x212>
 800a3ee:	2500      	movs	r5, #0
 800a3f0:	f104 0619 	add.w	r6, r4, #25
 800a3f4:	e7f5      	b.n	800a3e2 <_printf_i+0x22e>
 800a3f6:	bf00      	nop
 800a3f8:	0800f82a 	.word	0x0800f82a
 800a3fc:	0800f83b 	.word	0x0800f83b

0800a400 <iprintf>:
 800a400:	b40f      	push	{r0, r1, r2, r3}
 800a402:	4b0a      	ldr	r3, [pc, #40]	; (800a42c <iprintf+0x2c>)
 800a404:	b513      	push	{r0, r1, r4, lr}
 800a406:	681c      	ldr	r4, [r3, #0]
 800a408:	b124      	cbz	r4, 800a414 <iprintf+0x14>
 800a40a:	69a3      	ldr	r3, [r4, #24]
 800a40c:	b913      	cbnz	r3, 800a414 <iprintf+0x14>
 800a40e:	4620      	mov	r0, r4
 800a410:	f001 ffac 	bl	800c36c <__sinit>
 800a414:	ab05      	add	r3, sp, #20
 800a416:	9a04      	ldr	r2, [sp, #16]
 800a418:	68a1      	ldr	r1, [r4, #8]
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	4620      	mov	r0, r4
 800a41e:	f003 f9d5 	bl	800d7cc <_vfiprintf_r>
 800a422:	b002      	add	sp, #8
 800a424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a428:	b004      	add	sp, #16
 800a42a:	4770      	bx	lr
 800a42c:	2000002c 	.word	0x2000002c

0800a430 <putchar>:
 800a430:	4b09      	ldr	r3, [pc, #36]	; (800a458 <putchar+0x28>)
 800a432:	b513      	push	{r0, r1, r4, lr}
 800a434:	681c      	ldr	r4, [r3, #0]
 800a436:	4601      	mov	r1, r0
 800a438:	b134      	cbz	r4, 800a448 <putchar+0x18>
 800a43a:	69a3      	ldr	r3, [r4, #24]
 800a43c:	b923      	cbnz	r3, 800a448 <putchar+0x18>
 800a43e:	9001      	str	r0, [sp, #4]
 800a440:	4620      	mov	r0, r4
 800a442:	f001 ff93 	bl	800c36c <__sinit>
 800a446:	9901      	ldr	r1, [sp, #4]
 800a448:	68a2      	ldr	r2, [r4, #8]
 800a44a:	4620      	mov	r0, r4
 800a44c:	b002      	add	sp, #8
 800a44e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a452:	f003 baeb 	b.w	800da2c <_putc_r>
 800a456:	bf00      	nop
 800a458:	2000002c 	.word	0x2000002c

0800a45c <_puts_r>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	460e      	mov	r6, r1
 800a460:	4605      	mov	r5, r0
 800a462:	b118      	cbz	r0, 800a46c <_puts_r+0x10>
 800a464:	6983      	ldr	r3, [r0, #24]
 800a466:	b90b      	cbnz	r3, 800a46c <_puts_r+0x10>
 800a468:	f001 ff80 	bl	800c36c <__sinit>
 800a46c:	69ab      	ldr	r3, [r5, #24]
 800a46e:	68ac      	ldr	r4, [r5, #8]
 800a470:	b913      	cbnz	r3, 800a478 <_puts_r+0x1c>
 800a472:	4628      	mov	r0, r5
 800a474:	f001 ff7a 	bl	800c36c <__sinit>
 800a478:	4b2c      	ldr	r3, [pc, #176]	; (800a52c <_puts_r+0xd0>)
 800a47a:	429c      	cmp	r4, r3
 800a47c:	d120      	bne.n	800a4c0 <_puts_r+0x64>
 800a47e:	686c      	ldr	r4, [r5, #4]
 800a480:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a482:	07db      	lsls	r3, r3, #31
 800a484:	d405      	bmi.n	800a492 <_puts_r+0x36>
 800a486:	89a3      	ldrh	r3, [r4, #12]
 800a488:	0598      	lsls	r0, r3, #22
 800a48a:	d402      	bmi.n	800a492 <_puts_r+0x36>
 800a48c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a48e:	f002 fb7e 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800a492:	89a3      	ldrh	r3, [r4, #12]
 800a494:	0719      	lsls	r1, r3, #28
 800a496:	d51d      	bpl.n	800a4d4 <_puts_r+0x78>
 800a498:	6923      	ldr	r3, [r4, #16]
 800a49a:	b1db      	cbz	r3, 800a4d4 <_puts_r+0x78>
 800a49c:	3e01      	subs	r6, #1
 800a49e:	68a3      	ldr	r3, [r4, #8]
 800a4a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a4a4:	3b01      	subs	r3, #1
 800a4a6:	60a3      	str	r3, [r4, #8]
 800a4a8:	bb39      	cbnz	r1, 800a4fa <_puts_r+0x9e>
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	da38      	bge.n	800a520 <_puts_r+0xc4>
 800a4ae:	4622      	mov	r2, r4
 800a4b0:	210a      	movs	r1, #10
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	f000 ff08 	bl	800b2c8 <__swbuf_r>
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d011      	beq.n	800a4e0 <_puts_r+0x84>
 800a4bc:	250a      	movs	r5, #10
 800a4be:	e011      	b.n	800a4e4 <_puts_r+0x88>
 800a4c0:	4b1b      	ldr	r3, [pc, #108]	; (800a530 <_puts_r+0xd4>)
 800a4c2:	429c      	cmp	r4, r3
 800a4c4:	d101      	bne.n	800a4ca <_puts_r+0x6e>
 800a4c6:	68ac      	ldr	r4, [r5, #8]
 800a4c8:	e7da      	b.n	800a480 <_puts_r+0x24>
 800a4ca:	4b1a      	ldr	r3, [pc, #104]	; (800a534 <_puts_r+0xd8>)
 800a4cc:	429c      	cmp	r4, r3
 800a4ce:	bf08      	it	eq
 800a4d0:	68ec      	ldreq	r4, [r5, #12]
 800a4d2:	e7d5      	b.n	800a480 <_puts_r+0x24>
 800a4d4:	4621      	mov	r1, r4
 800a4d6:	4628      	mov	r0, r5
 800a4d8:	f000 ff48 	bl	800b36c <__swsetup_r>
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	d0dd      	beq.n	800a49c <_puts_r+0x40>
 800a4e0:	f04f 35ff 	mov.w	r5, #4294967295
 800a4e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4e6:	07da      	lsls	r2, r3, #31
 800a4e8:	d405      	bmi.n	800a4f6 <_puts_r+0x9a>
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	059b      	lsls	r3, r3, #22
 800a4ee:	d402      	bmi.n	800a4f6 <_puts_r+0x9a>
 800a4f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4f2:	f002 fb4d 	bl	800cb90 <__retarget_lock_release_recursive>
 800a4f6:	4628      	mov	r0, r5
 800a4f8:	bd70      	pop	{r4, r5, r6, pc}
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	da04      	bge.n	800a508 <_puts_r+0xac>
 800a4fe:	69a2      	ldr	r2, [r4, #24]
 800a500:	429a      	cmp	r2, r3
 800a502:	dc06      	bgt.n	800a512 <_puts_r+0xb6>
 800a504:	290a      	cmp	r1, #10
 800a506:	d004      	beq.n	800a512 <_puts_r+0xb6>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	1c5a      	adds	r2, r3, #1
 800a50c:	6022      	str	r2, [r4, #0]
 800a50e:	7019      	strb	r1, [r3, #0]
 800a510:	e7c5      	b.n	800a49e <_puts_r+0x42>
 800a512:	4622      	mov	r2, r4
 800a514:	4628      	mov	r0, r5
 800a516:	f000 fed7 	bl	800b2c8 <__swbuf_r>
 800a51a:	3001      	adds	r0, #1
 800a51c:	d1bf      	bne.n	800a49e <_puts_r+0x42>
 800a51e:	e7df      	b.n	800a4e0 <_puts_r+0x84>
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	250a      	movs	r5, #10
 800a524:	1c5a      	adds	r2, r3, #1
 800a526:	6022      	str	r2, [r4, #0]
 800a528:	701d      	strb	r5, [r3, #0]
 800a52a:	e7db      	b.n	800a4e4 <_puts_r+0x88>
 800a52c:	0800fa58 	.word	0x0800fa58
 800a530:	0800fa78 	.word	0x0800fa78
 800a534:	0800fa38 	.word	0x0800fa38

0800a538 <puts>:
 800a538:	4b02      	ldr	r3, [pc, #8]	; (800a544 <puts+0xc>)
 800a53a:	4601      	mov	r1, r0
 800a53c:	6818      	ldr	r0, [r3, #0]
 800a53e:	f7ff bf8d 	b.w	800a45c <_puts_r>
 800a542:	bf00      	nop
 800a544:	2000002c 	.word	0x2000002c

0800a548 <sulp>:
 800a548:	b570      	push	{r4, r5, r6, lr}
 800a54a:	4604      	mov	r4, r0
 800a54c:	460d      	mov	r5, r1
 800a54e:	ec45 4b10 	vmov	d0, r4, r5
 800a552:	4616      	mov	r6, r2
 800a554:	f002 ff08 	bl	800d368 <__ulp>
 800a558:	ec51 0b10 	vmov	r0, r1, d0
 800a55c:	b17e      	cbz	r6, 800a57e <sulp+0x36>
 800a55e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a562:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a566:	2b00      	cmp	r3, #0
 800a568:	dd09      	ble.n	800a57e <sulp+0x36>
 800a56a:	051b      	lsls	r3, r3, #20
 800a56c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a570:	2400      	movs	r4, #0
 800a572:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a576:	4622      	mov	r2, r4
 800a578:	462b      	mov	r3, r5
 800a57a:	f7f6 f865 	bl	8000648 <__aeabi_dmul>
 800a57e:	bd70      	pop	{r4, r5, r6, pc}

0800a580 <_strtod_l>:
 800a580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a584:	b0a3      	sub	sp, #140	; 0x8c
 800a586:	461f      	mov	r7, r3
 800a588:	2300      	movs	r3, #0
 800a58a:	931e      	str	r3, [sp, #120]	; 0x78
 800a58c:	4ba4      	ldr	r3, [pc, #656]	; (800a820 <_strtod_l+0x2a0>)
 800a58e:	9219      	str	r2, [sp, #100]	; 0x64
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	9307      	str	r3, [sp, #28]
 800a594:	4604      	mov	r4, r0
 800a596:	4618      	mov	r0, r3
 800a598:	4688      	mov	r8, r1
 800a59a:	f7f5 fe41 	bl	8000220 <strlen>
 800a59e:	f04f 0a00 	mov.w	sl, #0
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	f04f 0b00 	mov.w	fp, #0
 800a5a8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a5ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a5ae:	781a      	ldrb	r2, [r3, #0]
 800a5b0:	2a2b      	cmp	r2, #43	; 0x2b
 800a5b2:	d04c      	beq.n	800a64e <_strtod_l+0xce>
 800a5b4:	d839      	bhi.n	800a62a <_strtod_l+0xaa>
 800a5b6:	2a0d      	cmp	r2, #13
 800a5b8:	d832      	bhi.n	800a620 <_strtod_l+0xa0>
 800a5ba:	2a08      	cmp	r2, #8
 800a5bc:	d832      	bhi.n	800a624 <_strtod_l+0xa4>
 800a5be:	2a00      	cmp	r2, #0
 800a5c0:	d03c      	beq.n	800a63c <_strtod_l+0xbc>
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	930e      	str	r3, [sp, #56]	; 0x38
 800a5c6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a5c8:	7833      	ldrb	r3, [r6, #0]
 800a5ca:	2b30      	cmp	r3, #48	; 0x30
 800a5cc:	f040 80b4 	bne.w	800a738 <_strtod_l+0x1b8>
 800a5d0:	7873      	ldrb	r3, [r6, #1]
 800a5d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a5d6:	2b58      	cmp	r3, #88	; 0x58
 800a5d8:	d16c      	bne.n	800a6b4 <_strtod_l+0x134>
 800a5da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5dc:	9301      	str	r3, [sp, #4]
 800a5de:	ab1e      	add	r3, sp, #120	; 0x78
 800a5e0:	9702      	str	r7, [sp, #8]
 800a5e2:	9300      	str	r3, [sp, #0]
 800a5e4:	4a8f      	ldr	r2, [pc, #572]	; (800a824 <_strtod_l+0x2a4>)
 800a5e6:	ab1f      	add	r3, sp, #124	; 0x7c
 800a5e8:	a91d      	add	r1, sp, #116	; 0x74
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	f001 ffc2 	bl	800c574 <__gethex>
 800a5f0:	f010 0707 	ands.w	r7, r0, #7
 800a5f4:	4605      	mov	r5, r0
 800a5f6:	d005      	beq.n	800a604 <_strtod_l+0x84>
 800a5f8:	2f06      	cmp	r7, #6
 800a5fa:	d12a      	bne.n	800a652 <_strtod_l+0xd2>
 800a5fc:	3601      	adds	r6, #1
 800a5fe:	2300      	movs	r3, #0
 800a600:	961d      	str	r6, [sp, #116]	; 0x74
 800a602:	930e      	str	r3, [sp, #56]	; 0x38
 800a604:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a606:	2b00      	cmp	r3, #0
 800a608:	f040 8596 	bne.w	800b138 <_strtod_l+0xbb8>
 800a60c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a60e:	b1db      	cbz	r3, 800a648 <_strtod_l+0xc8>
 800a610:	4652      	mov	r2, sl
 800a612:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a616:	ec43 2b10 	vmov	d0, r2, r3
 800a61a:	b023      	add	sp, #140	; 0x8c
 800a61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a620:	2a20      	cmp	r2, #32
 800a622:	d1ce      	bne.n	800a5c2 <_strtod_l+0x42>
 800a624:	3301      	adds	r3, #1
 800a626:	931d      	str	r3, [sp, #116]	; 0x74
 800a628:	e7c0      	b.n	800a5ac <_strtod_l+0x2c>
 800a62a:	2a2d      	cmp	r2, #45	; 0x2d
 800a62c:	d1c9      	bne.n	800a5c2 <_strtod_l+0x42>
 800a62e:	2201      	movs	r2, #1
 800a630:	920e      	str	r2, [sp, #56]	; 0x38
 800a632:	1c5a      	adds	r2, r3, #1
 800a634:	921d      	str	r2, [sp, #116]	; 0x74
 800a636:	785b      	ldrb	r3, [r3, #1]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1c4      	bne.n	800a5c6 <_strtod_l+0x46>
 800a63c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a63e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a642:	2b00      	cmp	r3, #0
 800a644:	f040 8576 	bne.w	800b134 <_strtod_l+0xbb4>
 800a648:	4652      	mov	r2, sl
 800a64a:	465b      	mov	r3, fp
 800a64c:	e7e3      	b.n	800a616 <_strtod_l+0x96>
 800a64e:	2200      	movs	r2, #0
 800a650:	e7ee      	b.n	800a630 <_strtod_l+0xb0>
 800a652:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a654:	b13a      	cbz	r2, 800a666 <_strtod_l+0xe6>
 800a656:	2135      	movs	r1, #53	; 0x35
 800a658:	a820      	add	r0, sp, #128	; 0x80
 800a65a:	f002 ff90 	bl	800d57e <__copybits>
 800a65e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a660:	4620      	mov	r0, r4
 800a662:	f002 fb55 	bl	800cd10 <_Bfree>
 800a666:	3f01      	subs	r7, #1
 800a668:	2f05      	cmp	r7, #5
 800a66a:	d807      	bhi.n	800a67c <_strtod_l+0xfc>
 800a66c:	e8df f007 	tbb	[pc, r7]
 800a670:	1d180b0e 	.word	0x1d180b0e
 800a674:	030e      	.short	0x030e
 800a676:	f04f 0b00 	mov.w	fp, #0
 800a67a:	46da      	mov	sl, fp
 800a67c:	0728      	lsls	r0, r5, #28
 800a67e:	d5c1      	bpl.n	800a604 <_strtod_l+0x84>
 800a680:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a684:	e7be      	b.n	800a604 <_strtod_l+0x84>
 800a686:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a68a:	e7f7      	b.n	800a67c <_strtod_l+0xfc>
 800a68c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a690:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a692:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a696:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a69a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a69e:	e7ed      	b.n	800a67c <_strtod_l+0xfc>
 800a6a0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a828 <_strtod_l+0x2a8>
 800a6a4:	f04f 0a00 	mov.w	sl, #0
 800a6a8:	e7e8      	b.n	800a67c <_strtod_l+0xfc>
 800a6aa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a6ae:	f04f 3aff 	mov.w	sl, #4294967295
 800a6b2:	e7e3      	b.n	800a67c <_strtod_l+0xfc>
 800a6b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6b6:	1c5a      	adds	r2, r3, #1
 800a6b8:	921d      	str	r2, [sp, #116]	; 0x74
 800a6ba:	785b      	ldrb	r3, [r3, #1]
 800a6bc:	2b30      	cmp	r3, #48	; 0x30
 800a6be:	d0f9      	beq.n	800a6b4 <_strtod_l+0x134>
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d09f      	beq.n	800a604 <_strtod_l+0x84>
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	f04f 0900 	mov.w	r9, #0
 800a6ca:	9304      	str	r3, [sp, #16]
 800a6cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a6d0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a6d4:	464f      	mov	r7, r9
 800a6d6:	220a      	movs	r2, #10
 800a6d8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a6da:	7806      	ldrb	r6, [r0, #0]
 800a6dc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a6e0:	b2d9      	uxtb	r1, r3
 800a6e2:	2909      	cmp	r1, #9
 800a6e4:	d92a      	bls.n	800a73c <_strtod_l+0x1bc>
 800a6e6:	9907      	ldr	r1, [sp, #28]
 800a6e8:	462a      	mov	r2, r5
 800a6ea:	f003 fa44 	bl	800db76 <strncmp>
 800a6ee:	b398      	cbz	r0, 800a758 <_strtod_l+0x1d8>
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	4633      	mov	r3, r6
 800a6f4:	463d      	mov	r5, r7
 800a6f6:	9007      	str	r0, [sp, #28]
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	2b65      	cmp	r3, #101	; 0x65
 800a6fc:	d001      	beq.n	800a702 <_strtod_l+0x182>
 800a6fe:	2b45      	cmp	r3, #69	; 0x45
 800a700:	d118      	bne.n	800a734 <_strtod_l+0x1b4>
 800a702:	b91d      	cbnz	r5, 800a70c <_strtod_l+0x18c>
 800a704:	9b04      	ldr	r3, [sp, #16]
 800a706:	4303      	orrs	r3, r0
 800a708:	d098      	beq.n	800a63c <_strtod_l+0xbc>
 800a70a:	2500      	movs	r5, #0
 800a70c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a710:	f108 0301 	add.w	r3, r8, #1
 800a714:	931d      	str	r3, [sp, #116]	; 0x74
 800a716:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a71a:	2b2b      	cmp	r3, #43	; 0x2b
 800a71c:	d075      	beq.n	800a80a <_strtod_l+0x28a>
 800a71e:	2b2d      	cmp	r3, #45	; 0x2d
 800a720:	d07b      	beq.n	800a81a <_strtod_l+0x29a>
 800a722:	f04f 0c00 	mov.w	ip, #0
 800a726:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a72a:	2909      	cmp	r1, #9
 800a72c:	f240 8082 	bls.w	800a834 <_strtod_l+0x2b4>
 800a730:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a734:	2600      	movs	r6, #0
 800a736:	e09d      	b.n	800a874 <_strtod_l+0x2f4>
 800a738:	2300      	movs	r3, #0
 800a73a:	e7c4      	b.n	800a6c6 <_strtod_l+0x146>
 800a73c:	2f08      	cmp	r7, #8
 800a73e:	bfd8      	it	le
 800a740:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a742:	f100 0001 	add.w	r0, r0, #1
 800a746:	bfda      	itte	le
 800a748:	fb02 3301 	mlale	r3, r2, r1, r3
 800a74c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a74e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a752:	3701      	adds	r7, #1
 800a754:	901d      	str	r0, [sp, #116]	; 0x74
 800a756:	e7bf      	b.n	800a6d8 <_strtod_l+0x158>
 800a758:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a75a:	195a      	adds	r2, r3, r5
 800a75c:	921d      	str	r2, [sp, #116]	; 0x74
 800a75e:	5d5b      	ldrb	r3, [r3, r5]
 800a760:	2f00      	cmp	r7, #0
 800a762:	d037      	beq.n	800a7d4 <_strtod_l+0x254>
 800a764:	9007      	str	r0, [sp, #28]
 800a766:	463d      	mov	r5, r7
 800a768:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a76c:	2a09      	cmp	r2, #9
 800a76e:	d912      	bls.n	800a796 <_strtod_l+0x216>
 800a770:	2201      	movs	r2, #1
 800a772:	e7c2      	b.n	800a6fa <_strtod_l+0x17a>
 800a774:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a776:	1c5a      	adds	r2, r3, #1
 800a778:	921d      	str	r2, [sp, #116]	; 0x74
 800a77a:	785b      	ldrb	r3, [r3, #1]
 800a77c:	3001      	adds	r0, #1
 800a77e:	2b30      	cmp	r3, #48	; 0x30
 800a780:	d0f8      	beq.n	800a774 <_strtod_l+0x1f4>
 800a782:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a786:	2a08      	cmp	r2, #8
 800a788:	f200 84db 	bhi.w	800b142 <_strtod_l+0xbc2>
 800a78c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a78e:	9007      	str	r0, [sp, #28]
 800a790:	2000      	movs	r0, #0
 800a792:	920a      	str	r2, [sp, #40]	; 0x28
 800a794:	4605      	mov	r5, r0
 800a796:	3b30      	subs	r3, #48	; 0x30
 800a798:	f100 0201 	add.w	r2, r0, #1
 800a79c:	d014      	beq.n	800a7c8 <_strtod_l+0x248>
 800a79e:	9907      	ldr	r1, [sp, #28]
 800a7a0:	4411      	add	r1, r2
 800a7a2:	9107      	str	r1, [sp, #28]
 800a7a4:	462a      	mov	r2, r5
 800a7a6:	eb00 0e05 	add.w	lr, r0, r5
 800a7aa:	210a      	movs	r1, #10
 800a7ac:	4572      	cmp	r2, lr
 800a7ae:	d113      	bne.n	800a7d8 <_strtod_l+0x258>
 800a7b0:	182a      	adds	r2, r5, r0
 800a7b2:	2a08      	cmp	r2, #8
 800a7b4:	f105 0501 	add.w	r5, r5, #1
 800a7b8:	4405      	add	r5, r0
 800a7ba:	dc1c      	bgt.n	800a7f6 <_strtod_l+0x276>
 800a7bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7be:	220a      	movs	r2, #10
 800a7c0:	fb02 3301 	mla	r3, r2, r1, r3
 800a7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a7ca:	1c59      	adds	r1, r3, #1
 800a7cc:	911d      	str	r1, [sp, #116]	; 0x74
 800a7ce:	785b      	ldrb	r3, [r3, #1]
 800a7d0:	4610      	mov	r0, r2
 800a7d2:	e7c9      	b.n	800a768 <_strtod_l+0x1e8>
 800a7d4:	4638      	mov	r0, r7
 800a7d6:	e7d2      	b.n	800a77e <_strtod_l+0x1fe>
 800a7d8:	2a08      	cmp	r2, #8
 800a7da:	dc04      	bgt.n	800a7e6 <_strtod_l+0x266>
 800a7dc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a7de:	434e      	muls	r6, r1
 800a7e0:	9609      	str	r6, [sp, #36]	; 0x24
 800a7e2:	3201      	adds	r2, #1
 800a7e4:	e7e2      	b.n	800a7ac <_strtod_l+0x22c>
 800a7e6:	f102 0c01 	add.w	ip, r2, #1
 800a7ea:	f1bc 0f10 	cmp.w	ip, #16
 800a7ee:	bfd8      	it	le
 800a7f0:	fb01 f909 	mulle.w	r9, r1, r9
 800a7f4:	e7f5      	b.n	800a7e2 <_strtod_l+0x262>
 800a7f6:	2d10      	cmp	r5, #16
 800a7f8:	bfdc      	itt	le
 800a7fa:	220a      	movle	r2, #10
 800a7fc:	fb02 3909 	mlale	r9, r2, r9, r3
 800a800:	e7e1      	b.n	800a7c6 <_strtod_l+0x246>
 800a802:	2300      	movs	r3, #0
 800a804:	9307      	str	r3, [sp, #28]
 800a806:	2201      	movs	r2, #1
 800a808:	e77c      	b.n	800a704 <_strtod_l+0x184>
 800a80a:	f04f 0c00 	mov.w	ip, #0
 800a80e:	f108 0302 	add.w	r3, r8, #2
 800a812:	931d      	str	r3, [sp, #116]	; 0x74
 800a814:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a818:	e785      	b.n	800a726 <_strtod_l+0x1a6>
 800a81a:	f04f 0c01 	mov.w	ip, #1
 800a81e:	e7f6      	b.n	800a80e <_strtod_l+0x28e>
 800a820:	0800fb04 	.word	0x0800fb04
 800a824:	0800f84c 	.word	0x0800f84c
 800a828:	7ff00000 	.word	0x7ff00000
 800a82c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a82e:	1c59      	adds	r1, r3, #1
 800a830:	911d      	str	r1, [sp, #116]	; 0x74
 800a832:	785b      	ldrb	r3, [r3, #1]
 800a834:	2b30      	cmp	r3, #48	; 0x30
 800a836:	d0f9      	beq.n	800a82c <_strtod_l+0x2ac>
 800a838:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a83c:	2908      	cmp	r1, #8
 800a83e:	f63f af79 	bhi.w	800a734 <_strtod_l+0x1b4>
 800a842:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a846:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a848:	9308      	str	r3, [sp, #32]
 800a84a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a84c:	1c59      	adds	r1, r3, #1
 800a84e:	911d      	str	r1, [sp, #116]	; 0x74
 800a850:	785b      	ldrb	r3, [r3, #1]
 800a852:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a856:	2e09      	cmp	r6, #9
 800a858:	d937      	bls.n	800a8ca <_strtod_l+0x34a>
 800a85a:	9e08      	ldr	r6, [sp, #32]
 800a85c:	1b89      	subs	r1, r1, r6
 800a85e:	2908      	cmp	r1, #8
 800a860:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a864:	dc02      	bgt.n	800a86c <_strtod_l+0x2ec>
 800a866:	4576      	cmp	r6, lr
 800a868:	bfa8      	it	ge
 800a86a:	4676      	movge	r6, lr
 800a86c:	f1bc 0f00 	cmp.w	ip, #0
 800a870:	d000      	beq.n	800a874 <_strtod_l+0x2f4>
 800a872:	4276      	negs	r6, r6
 800a874:	2d00      	cmp	r5, #0
 800a876:	d14f      	bne.n	800a918 <_strtod_l+0x398>
 800a878:	9904      	ldr	r1, [sp, #16]
 800a87a:	4301      	orrs	r1, r0
 800a87c:	f47f aec2 	bne.w	800a604 <_strtod_l+0x84>
 800a880:	2a00      	cmp	r2, #0
 800a882:	f47f aedb 	bne.w	800a63c <_strtod_l+0xbc>
 800a886:	2b69      	cmp	r3, #105	; 0x69
 800a888:	d027      	beq.n	800a8da <_strtod_l+0x35a>
 800a88a:	dc24      	bgt.n	800a8d6 <_strtod_l+0x356>
 800a88c:	2b49      	cmp	r3, #73	; 0x49
 800a88e:	d024      	beq.n	800a8da <_strtod_l+0x35a>
 800a890:	2b4e      	cmp	r3, #78	; 0x4e
 800a892:	f47f aed3 	bne.w	800a63c <_strtod_l+0xbc>
 800a896:	499e      	ldr	r1, [pc, #632]	; (800ab10 <_strtod_l+0x590>)
 800a898:	a81d      	add	r0, sp, #116	; 0x74
 800a89a:	f002 f8c3 	bl	800ca24 <__match>
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	f43f aecc 	beq.w	800a63c <_strtod_l+0xbc>
 800a8a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	2b28      	cmp	r3, #40	; 0x28
 800a8aa:	d12d      	bne.n	800a908 <_strtod_l+0x388>
 800a8ac:	4999      	ldr	r1, [pc, #612]	; (800ab14 <_strtod_l+0x594>)
 800a8ae:	aa20      	add	r2, sp, #128	; 0x80
 800a8b0:	a81d      	add	r0, sp, #116	; 0x74
 800a8b2:	f002 f8cb 	bl	800ca4c <__hexnan>
 800a8b6:	2805      	cmp	r0, #5
 800a8b8:	d126      	bne.n	800a908 <_strtod_l+0x388>
 800a8ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8bc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a8c0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a8c4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a8c8:	e69c      	b.n	800a604 <_strtod_l+0x84>
 800a8ca:	210a      	movs	r1, #10
 800a8cc:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a8d0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a8d4:	e7b9      	b.n	800a84a <_strtod_l+0x2ca>
 800a8d6:	2b6e      	cmp	r3, #110	; 0x6e
 800a8d8:	e7db      	b.n	800a892 <_strtod_l+0x312>
 800a8da:	498f      	ldr	r1, [pc, #572]	; (800ab18 <_strtod_l+0x598>)
 800a8dc:	a81d      	add	r0, sp, #116	; 0x74
 800a8de:	f002 f8a1 	bl	800ca24 <__match>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	f43f aeaa 	beq.w	800a63c <_strtod_l+0xbc>
 800a8e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8ea:	498c      	ldr	r1, [pc, #560]	; (800ab1c <_strtod_l+0x59c>)
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	a81d      	add	r0, sp, #116	; 0x74
 800a8f0:	931d      	str	r3, [sp, #116]	; 0x74
 800a8f2:	f002 f897 	bl	800ca24 <__match>
 800a8f6:	b910      	cbnz	r0, 800a8fe <_strtod_l+0x37e>
 800a8f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	931d      	str	r3, [sp, #116]	; 0x74
 800a8fe:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800ab2c <_strtod_l+0x5ac>
 800a902:	f04f 0a00 	mov.w	sl, #0
 800a906:	e67d      	b.n	800a604 <_strtod_l+0x84>
 800a908:	4885      	ldr	r0, [pc, #532]	; (800ab20 <_strtod_l+0x5a0>)
 800a90a:	f003 f8d9 	bl	800dac0 <nan>
 800a90e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a912:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a916:	e675      	b.n	800a604 <_strtod_l+0x84>
 800a918:	9b07      	ldr	r3, [sp, #28]
 800a91a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a91c:	1af3      	subs	r3, r6, r3
 800a91e:	2f00      	cmp	r7, #0
 800a920:	bf08      	it	eq
 800a922:	462f      	moveq	r7, r5
 800a924:	2d10      	cmp	r5, #16
 800a926:	9308      	str	r3, [sp, #32]
 800a928:	46a8      	mov	r8, r5
 800a92a:	bfa8      	it	ge
 800a92c:	f04f 0810 	movge.w	r8, #16
 800a930:	f7f5 fe10 	bl	8000554 <__aeabi_ui2d>
 800a934:	2d09      	cmp	r5, #9
 800a936:	4682      	mov	sl, r0
 800a938:	468b      	mov	fp, r1
 800a93a:	dd13      	ble.n	800a964 <_strtod_l+0x3e4>
 800a93c:	4b79      	ldr	r3, [pc, #484]	; (800ab24 <_strtod_l+0x5a4>)
 800a93e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a942:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a946:	f7f5 fe7f 	bl	8000648 <__aeabi_dmul>
 800a94a:	4682      	mov	sl, r0
 800a94c:	4648      	mov	r0, r9
 800a94e:	468b      	mov	fp, r1
 800a950:	f7f5 fe00 	bl	8000554 <__aeabi_ui2d>
 800a954:	4602      	mov	r2, r0
 800a956:	460b      	mov	r3, r1
 800a958:	4650      	mov	r0, sl
 800a95a:	4659      	mov	r1, fp
 800a95c:	f7f5 fcbe 	bl	80002dc <__adddf3>
 800a960:	4682      	mov	sl, r0
 800a962:	468b      	mov	fp, r1
 800a964:	2d0f      	cmp	r5, #15
 800a966:	dc38      	bgt.n	800a9da <_strtod_l+0x45a>
 800a968:	9b08      	ldr	r3, [sp, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f43f ae4a 	beq.w	800a604 <_strtod_l+0x84>
 800a970:	dd24      	ble.n	800a9bc <_strtod_l+0x43c>
 800a972:	2b16      	cmp	r3, #22
 800a974:	dc0b      	bgt.n	800a98e <_strtod_l+0x40e>
 800a976:	4d6b      	ldr	r5, [pc, #428]	; (800ab24 <_strtod_l+0x5a4>)
 800a978:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a97c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a980:	4652      	mov	r2, sl
 800a982:	465b      	mov	r3, fp
 800a984:	f7f5 fe60 	bl	8000648 <__aeabi_dmul>
 800a988:	4682      	mov	sl, r0
 800a98a:	468b      	mov	fp, r1
 800a98c:	e63a      	b.n	800a604 <_strtod_l+0x84>
 800a98e:	9a08      	ldr	r2, [sp, #32]
 800a990:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a994:	4293      	cmp	r3, r2
 800a996:	db20      	blt.n	800a9da <_strtod_l+0x45a>
 800a998:	4c62      	ldr	r4, [pc, #392]	; (800ab24 <_strtod_l+0x5a4>)
 800a99a:	f1c5 050f 	rsb	r5, r5, #15
 800a99e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a9a2:	4652      	mov	r2, sl
 800a9a4:	465b      	mov	r3, fp
 800a9a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9aa:	f7f5 fe4d 	bl	8000648 <__aeabi_dmul>
 800a9ae:	9b08      	ldr	r3, [sp, #32]
 800a9b0:	1b5d      	subs	r5, r3, r5
 800a9b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a9b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a9ba:	e7e3      	b.n	800a984 <_strtod_l+0x404>
 800a9bc:	9b08      	ldr	r3, [sp, #32]
 800a9be:	3316      	adds	r3, #22
 800a9c0:	db0b      	blt.n	800a9da <_strtod_l+0x45a>
 800a9c2:	9b07      	ldr	r3, [sp, #28]
 800a9c4:	4a57      	ldr	r2, [pc, #348]	; (800ab24 <_strtod_l+0x5a4>)
 800a9c6:	1b9e      	subs	r6, r3, r6
 800a9c8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a9cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a9d0:	4650      	mov	r0, sl
 800a9d2:	4659      	mov	r1, fp
 800a9d4:	f7f5 ff62 	bl	800089c <__aeabi_ddiv>
 800a9d8:	e7d6      	b.n	800a988 <_strtod_l+0x408>
 800a9da:	9b08      	ldr	r3, [sp, #32]
 800a9dc:	eba5 0808 	sub.w	r8, r5, r8
 800a9e0:	4498      	add	r8, r3
 800a9e2:	f1b8 0f00 	cmp.w	r8, #0
 800a9e6:	dd71      	ble.n	800aacc <_strtod_l+0x54c>
 800a9e8:	f018 030f 	ands.w	r3, r8, #15
 800a9ec:	d00a      	beq.n	800aa04 <_strtod_l+0x484>
 800a9ee:	494d      	ldr	r1, [pc, #308]	; (800ab24 <_strtod_l+0x5a4>)
 800a9f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a9f4:	4652      	mov	r2, sl
 800a9f6:	465b      	mov	r3, fp
 800a9f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9fc:	f7f5 fe24 	bl	8000648 <__aeabi_dmul>
 800aa00:	4682      	mov	sl, r0
 800aa02:	468b      	mov	fp, r1
 800aa04:	f038 080f 	bics.w	r8, r8, #15
 800aa08:	d04d      	beq.n	800aaa6 <_strtod_l+0x526>
 800aa0a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800aa0e:	dd22      	ble.n	800aa56 <_strtod_l+0x4d6>
 800aa10:	2500      	movs	r5, #0
 800aa12:	462e      	mov	r6, r5
 800aa14:	9509      	str	r5, [sp, #36]	; 0x24
 800aa16:	9507      	str	r5, [sp, #28]
 800aa18:	2322      	movs	r3, #34	; 0x22
 800aa1a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800ab2c <_strtod_l+0x5ac>
 800aa1e:	6023      	str	r3, [r4, #0]
 800aa20:	f04f 0a00 	mov.w	sl, #0
 800aa24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f43f adec 	beq.w	800a604 <_strtod_l+0x84>
 800aa2c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aa2e:	4620      	mov	r0, r4
 800aa30:	f002 f96e 	bl	800cd10 <_Bfree>
 800aa34:	9907      	ldr	r1, [sp, #28]
 800aa36:	4620      	mov	r0, r4
 800aa38:	f002 f96a 	bl	800cd10 <_Bfree>
 800aa3c:	4631      	mov	r1, r6
 800aa3e:	4620      	mov	r0, r4
 800aa40:	f002 f966 	bl	800cd10 <_Bfree>
 800aa44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa46:	4620      	mov	r0, r4
 800aa48:	f002 f962 	bl	800cd10 <_Bfree>
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	4620      	mov	r0, r4
 800aa50:	f002 f95e 	bl	800cd10 <_Bfree>
 800aa54:	e5d6      	b.n	800a604 <_strtod_l+0x84>
 800aa56:	2300      	movs	r3, #0
 800aa58:	ea4f 1828 	mov.w	r8, r8, asr #4
 800aa5c:	4650      	mov	r0, sl
 800aa5e:	4659      	mov	r1, fp
 800aa60:	4699      	mov	r9, r3
 800aa62:	f1b8 0f01 	cmp.w	r8, #1
 800aa66:	dc21      	bgt.n	800aaac <_strtod_l+0x52c>
 800aa68:	b10b      	cbz	r3, 800aa6e <_strtod_l+0x4ee>
 800aa6a:	4682      	mov	sl, r0
 800aa6c:	468b      	mov	fp, r1
 800aa6e:	4b2e      	ldr	r3, [pc, #184]	; (800ab28 <_strtod_l+0x5a8>)
 800aa70:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800aa74:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800aa78:	4652      	mov	r2, sl
 800aa7a:	465b      	mov	r3, fp
 800aa7c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800aa80:	f7f5 fde2 	bl	8000648 <__aeabi_dmul>
 800aa84:	4b29      	ldr	r3, [pc, #164]	; (800ab2c <_strtod_l+0x5ac>)
 800aa86:	460a      	mov	r2, r1
 800aa88:	400b      	ands	r3, r1
 800aa8a:	4929      	ldr	r1, [pc, #164]	; (800ab30 <_strtod_l+0x5b0>)
 800aa8c:	428b      	cmp	r3, r1
 800aa8e:	4682      	mov	sl, r0
 800aa90:	d8be      	bhi.n	800aa10 <_strtod_l+0x490>
 800aa92:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800aa96:	428b      	cmp	r3, r1
 800aa98:	bf86      	itte	hi
 800aa9a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ab34 <_strtod_l+0x5b4>
 800aa9e:	f04f 3aff 	movhi.w	sl, #4294967295
 800aaa2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	9304      	str	r3, [sp, #16]
 800aaaa:	e081      	b.n	800abb0 <_strtod_l+0x630>
 800aaac:	f018 0f01 	tst.w	r8, #1
 800aab0:	d007      	beq.n	800aac2 <_strtod_l+0x542>
 800aab2:	4b1d      	ldr	r3, [pc, #116]	; (800ab28 <_strtod_l+0x5a8>)
 800aab4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800aab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabc:	f7f5 fdc4 	bl	8000648 <__aeabi_dmul>
 800aac0:	2301      	movs	r3, #1
 800aac2:	f109 0901 	add.w	r9, r9, #1
 800aac6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aaca:	e7ca      	b.n	800aa62 <_strtod_l+0x4e2>
 800aacc:	d0eb      	beq.n	800aaa6 <_strtod_l+0x526>
 800aace:	f1c8 0800 	rsb	r8, r8, #0
 800aad2:	f018 020f 	ands.w	r2, r8, #15
 800aad6:	d00a      	beq.n	800aaee <_strtod_l+0x56e>
 800aad8:	4b12      	ldr	r3, [pc, #72]	; (800ab24 <_strtod_l+0x5a4>)
 800aada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aade:	4650      	mov	r0, sl
 800aae0:	4659      	mov	r1, fp
 800aae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae6:	f7f5 fed9 	bl	800089c <__aeabi_ddiv>
 800aaea:	4682      	mov	sl, r0
 800aaec:	468b      	mov	fp, r1
 800aaee:	ea5f 1828 	movs.w	r8, r8, asr #4
 800aaf2:	d0d8      	beq.n	800aaa6 <_strtod_l+0x526>
 800aaf4:	f1b8 0f1f 	cmp.w	r8, #31
 800aaf8:	dd1e      	ble.n	800ab38 <_strtod_l+0x5b8>
 800aafa:	2500      	movs	r5, #0
 800aafc:	462e      	mov	r6, r5
 800aafe:	9509      	str	r5, [sp, #36]	; 0x24
 800ab00:	9507      	str	r5, [sp, #28]
 800ab02:	2322      	movs	r3, #34	; 0x22
 800ab04:	f04f 0a00 	mov.w	sl, #0
 800ab08:	f04f 0b00 	mov.w	fp, #0
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	e789      	b.n	800aa24 <_strtod_l+0x4a4>
 800ab10:	0800f825 	.word	0x0800f825
 800ab14:	0800f860 	.word	0x0800f860
 800ab18:	0800f81d 	.word	0x0800f81d
 800ab1c:	0800f9a4 	.word	0x0800f9a4
 800ab20:	0800fcc0 	.word	0x0800fcc0
 800ab24:	0800fba0 	.word	0x0800fba0
 800ab28:	0800fb78 	.word	0x0800fb78
 800ab2c:	7ff00000 	.word	0x7ff00000
 800ab30:	7ca00000 	.word	0x7ca00000
 800ab34:	7fefffff 	.word	0x7fefffff
 800ab38:	f018 0310 	ands.w	r3, r8, #16
 800ab3c:	bf18      	it	ne
 800ab3e:	236a      	movne	r3, #106	; 0x6a
 800ab40:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800aef8 <_strtod_l+0x978>
 800ab44:	9304      	str	r3, [sp, #16]
 800ab46:	4650      	mov	r0, sl
 800ab48:	4659      	mov	r1, fp
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	f018 0f01 	tst.w	r8, #1
 800ab50:	d004      	beq.n	800ab5c <_strtod_l+0x5dc>
 800ab52:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ab56:	f7f5 fd77 	bl	8000648 <__aeabi_dmul>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ab60:	f109 0908 	add.w	r9, r9, #8
 800ab64:	d1f2      	bne.n	800ab4c <_strtod_l+0x5cc>
 800ab66:	b10b      	cbz	r3, 800ab6c <_strtod_l+0x5ec>
 800ab68:	4682      	mov	sl, r0
 800ab6a:	468b      	mov	fp, r1
 800ab6c:	9b04      	ldr	r3, [sp, #16]
 800ab6e:	b1bb      	cbz	r3, 800aba0 <_strtod_l+0x620>
 800ab70:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ab74:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	4659      	mov	r1, fp
 800ab7c:	dd10      	ble.n	800aba0 <_strtod_l+0x620>
 800ab7e:	2b1f      	cmp	r3, #31
 800ab80:	f340 8128 	ble.w	800add4 <_strtod_l+0x854>
 800ab84:	2b34      	cmp	r3, #52	; 0x34
 800ab86:	bfde      	ittt	le
 800ab88:	3b20      	suble	r3, #32
 800ab8a:	f04f 32ff 	movle.w	r2, #4294967295
 800ab8e:	fa02 f303 	lslle.w	r3, r2, r3
 800ab92:	f04f 0a00 	mov.w	sl, #0
 800ab96:	bfcc      	ite	gt
 800ab98:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ab9c:	ea03 0b01 	andle.w	fp, r3, r1
 800aba0:	2200      	movs	r2, #0
 800aba2:	2300      	movs	r3, #0
 800aba4:	4650      	mov	r0, sl
 800aba6:	4659      	mov	r1, fp
 800aba8:	f7f5 ffb6 	bl	8000b18 <__aeabi_dcmpeq>
 800abac:	2800      	cmp	r0, #0
 800abae:	d1a4      	bne.n	800aafa <_strtod_l+0x57a>
 800abb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abb6:	462b      	mov	r3, r5
 800abb8:	463a      	mov	r2, r7
 800abba:	4620      	mov	r0, r4
 800abbc:	f002 f914 	bl	800cde8 <__s2b>
 800abc0:	9009      	str	r0, [sp, #36]	; 0x24
 800abc2:	2800      	cmp	r0, #0
 800abc4:	f43f af24 	beq.w	800aa10 <_strtod_l+0x490>
 800abc8:	9b07      	ldr	r3, [sp, #28]
 800abca:	1b9e      	subs	r6, r3, r6
 800abcc:	9b08      	ldr	r3, [sp, #32]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfb4      	ite	lt
 800abd2:	4633      	movlt	r3, r6
 800abd4:	2300      	movge	r3, #0
 800abd6:	9310      	str	r3, [sp, #64]	; 0x40
 800abd8:	9b08      	ldr	r3, [sp, #32]
 800abda:	2500      	movs	r5, #0
 800abdc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800abe0:	9318      	str	r3, [sp, #96]	; 0x60
 800abe2:	462e      	mov	r6, r5
 800abe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abe6:	4620      	mov	r0, r4
 800abe8:	6859      	ldr	r1, [r3, #4]
 800abea:	f002 f851 	bl	800cc90 <_Balloc>
 800abee:	9007      	str	r0, [sp, #28]
 800abf0:	2800      	cmp	r0, #0
 800abf2:	f43f af11 	beq.w	800aa18 <_strtod_l+0x498>
 800abf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abf8:	691a      	ldr	r2, [r3, #16]
 800abfa:	3202      	adds	r2, #2
 800abfc:	f103 010c 	add.w	r1, r3, #12
 800ac00:	0092      	lsls	r2, r2, #2
 800ac02:	300c      	adds	r0, #12
 800ac04:	f7fe ff62 	bl	8009acc <memcpy>
 800ac08:	ec4b ab10 	vmov	d0, sl, fp
 800ac0c:	aa20      	add	r2, sp, #128	; 0x80
 800ac0e:	a91f      	add	r1, sp, #124	; 0x7c
 800ac10:	4620      	mov	r0, r4
 800ac12:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ac16:	f002 fc23 	bl	800d460 <__d2b>
 800ac1a:	901e      	str	r0, [sp, #120]	; 0x78
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	f43f aefb 	beq.w	800aa18 <_strtod_l+0x498>
 800ac22:	2101      	movs	r1, #1
 800ac24:	4620      	mov	r0, r4
 800ac26:	f002 f979 	bl	800cf1c <__i2b>
 800ac2a:	4606      	mov	r6, r0
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	f43f aef3 	beq.w	800aa18 <_strtod_l+0x498>
 800ac32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ac34:	9904      	ldr	r1, [sp, #16]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	bfab      	itete	ge
 800ac3a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800ac3c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800ac3e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800ac40:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800ac44:	bfac      	ite	ge
 800ac46:	eb03 0902 	addge.w	r9, r3, r2
 800ac4a:	1ad7      	sublt	r7, r2, r3
 800ac4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ac4e:	eba3 0801 	sub.w	r8, r3, r1
 800ac52:	4490      	add	r8, r2
 800ac54:	4ba3      	ldr	r3, [pc, #652]	; (800aee4 <_strtod_l+0x964>)
 800ac56:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac5a:	4598      	cmp	r8, r3
 800ac5c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ac60:	f280 80cc 	bge.w	800adfc <_strtod_l+0x87c>
 800ac64:	eba3 0308 	sub.w	r3, r3, r8
 800ac68:	2b1f      	cmp	r3, #31
 800ac6a:	eba2 0203 	sub.w	r2, r2, r3
 800ac6e:	f04f 0101 	mov.w	r1, #1
 800ac72:	f300 80b6 	bgt.w	800ade2 <_strtod_l+0x862>
 800ac76:	fa01 f303 	lsl.w	r3, r1, r3
 800ac7a:	9311      	str	r3, [sp, #68]	; 0x44
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac80:	eb09 0802 	add.w	r8, r9, r2
 800ac84:	9b04      	ldr	r3, [sp, #16]
 800ac86:	45c1      	cmp	r9, r8
 800ac88:	4417      	add	r7, r2
 800ac8a:	441f      	add	r7, r3
 800ac8c:	464b      	mov	r3, r9
 800ac8e:	bfa8      	it	ge
 800ac90:	4643      	movge	r3, r8
 800ac92:	42bb      	cmp	r3, r7
 800ac94:	bfa8      	it	ge
 800ac96:	463b      	movge	r3, r7
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	bfc2      	ittt	gt
 800ac9c:	eba8 0803 	subgt.w	r8, r8, r3
 800aca0:	1aff      	subgt	r7, r7, r3
 800aca2:	eba9 0903 	subgt.w	r9, r9, r3
 800aca6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	dd17      	ble.n	800acdc <_strtod_l+0x75c>
 800acac:	4631      	mov	r1, r6
 800acae:	461a      	mov	r2, r3
 800acb0:	4620      	mov	r0, r4
 800acb2:	f002 f9ef 	bl	800d094 <__pow5mult>
 800acb6:	4606      	mov	r6, r0
 800acb8:	2800      	cmp	r0, #0
 800acba:	f43f aead 	beq.w	800aa18 <_strtod_l+0x498>
 800acbe:	4601      	mov	r1, r0
 800acc0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800acc2:	4620      	mov	r0, r4
 800acc4:	f002 f940 	bl	800cf48 <__multiply>
 800acc8:	900f      	str	r0, [sp, #60]	; 0x3c
 800acca:	2800      	cmp	r0, #0
 800accc:	f43f aea4 	beq.w	800aa18 <_strtod_l+0x498>
 800acd0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800acd2:	4620      	mov	r0, r4
 800acd4:	f002 f81c 	bl	800cd10 <_Bfree>
 800acd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acda:	931e      	str	r3, [sp, #120]	; 0x78
 800acdc:	f1b8 0f00 	cmp.w	r8, #0
 800ace0:	f300 8091 	bgt.w	800ae06 <_strtod_l+0x886>
 800ace4:	9b08      	ldr	r3, [sp, #32]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	dd08      	ble.n	800acfc <_strtod_l+0x77c>
 800acea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800acec:	9907      	ldr	r1, [sp, #28]
 800acee:	4620      	mov	r0, r4
 800acf0:	f002 f9d0 	bl	800d094 <__pow5mult>
 800acf4:	9007      	str	r0, [sp, #28]
 800acf6:	2800      	cmp	r0, #0
 800acf8:	f43f ae8e 	beq.w	800aa18 <_strtod_l+0x498>
 800acfc:	2f00      	cmp	r7, #0
 800acfe:	dd08      	ble.n	800ad12 <_strtod_l+0x792>
 800ad00:	9907      	ldr	r1, [sp, #28]
 800ad02:	463a      	mov	r2, r7
 800ad04:	4620      	mov	r0, r4
 800ad06:	f002 fa1f 	bl	800d148 <__lshift>
 800ad0a:	9007      	str	r0, [sp, #28]
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	f43f ae83 	beq.w	800aa18 <_strtod_l+0x498>
 800ad12:	f1b9 0f00 	cmp.w	r9, #0
 800ad16:	dd08      	ble.n	800ad2a <_strtod_l+0x7aa>
 800ad18:	4631      	mov	r1, r6
 800ad1a:	464a      	mov	r2, r9
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	f002 fa13 	bl	800d148 <__lshift>
 800ad22:	4606      	mov	r6, r0
 800ad24:	2800      	cmp	r0, #0
 800ad26:	f43f ae77 	beq.w	800aa18 <_strtod_l+0x498>
 800ad2a:	9a07      	ldr	r2, [sp, #28]
 800ad2c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ad2e:	4620      	mov	r0, r4
 800ad30:	f002 fa92 	bl	800d258 <__mdiff>
 800ad34:	4605      	mov	r5, r0
 800ad36:	2800      	cmp	r0, #0
 800ad38:	f43f ae6e 	beq.w	800aa18 <_strtod_l+0x498>
 800ad3c:	68c3      	ldr	r3, [r0, #12]
 800ad3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad40:	2300      	movs	r3, #0
 800ad42:	60c3      	str	r3, [r0, #12]
 800ad44:	4631      	mov	r1, r6
 800ad46:	f002 fa6b 	bl	800d220 <__mcmp>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	da65      	bge.n	800ae1a <_strtod_l+0x89a>
 800ad4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad50:	ea53 030a 	orrs.w	r3, r3, sl
 800ad54:	f040 8087 	bne.w	800ae66 <_strtod_l+0x8e6>
 800ad58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f040 8082 	bne.w	800ae66 <_strtod_l+0x8e6>
 800ad62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ad66:	0d1b      	lsrs	r3, r3, #20
 800ad68:	051b      	lsls	r3, r3, #20
 800ad6a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ad6e:	d97a      	bls.n	800ae66 <_strtod_l+0x8e6>
 800ad70:	696b      	ldr	r3, [r5, #20]
 800ad72:	b913      	cbnz	r3, 800ad7a <_strtod_l+0x7fa>
 800ad74:	692b      	ldr	r3, [r5, #16]
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	dd75      	ble.n	800ae66 <_strtod_l+0x8e6>
 800ad7a:	4629      	mov	r1, r5
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	4620      	mov	r0, r4
 800ad80:	f002 f9e2 	bl	800d148 <__lshift>
 800ad84:	4631      	mov	r1, r6
 800ad86:	4605      	mov	r5, r0
 800ad88:	f002 fa4a 	bl	800d220 <__mcmp>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	dd6a      	ble.n	800ae66 <_strtod_l+0x8e6>
 800ad90:	9904      	ldr	r1, [sp, #16]
 800ad92:	4a55      	ldr	r2, [pc, #340]	; (800aee8 <_strtod_l+0x968>)
 800ad94:	465b      	mov	r3, fp
 800ad96:	2900      	cmp	r1, #0
 800ad98:	f000 8085 	beq.w	800aea6 <_strtod_l+0x926>
 800ad9c:	ea02 010b 	and.w	r1, r2, fp
 800ada0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ada4:	dc7f      	bgt.n	800aea6 <_strtod_l+0x926>
 800ada6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800adaa:	f77f aeaa 	ble.w	800ab02 <_strtod_l+0x582>
 800adae:	4a4f      	ldr	r2, [pc, #316]	; (800aeec <_strtod_l+0x96c>)
 800adb0:	2300      	movs	r3, #0
 800adb2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800adb6:	4650      	mov	r0, sl
 800adb8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800adbc:	4659      	mov	r1, fp
 800adbe:	f7f5 fc43 	bl	8000648 <__aeabi_dmul>
 800adc2:	460b      	mov	r3, r1
 800adc4:	4303      	orrs	r3, r0
 800adc6:	bf08      	it	eq
 800adc8:	2322      	moveq	r3, #34	; 0x22
 800adca:	4682      	mov	sl, r0
 800adcc:	468b      	mov	fp, r1
 800adce:	bf08      	it	eq
 800add0:	6023      	streq	r3, [r4, #0]
 800add2:	e62b      	b.n	800aa2c <_strtod_l+0x4ac>
 800add4:	f04f 32ff 	mov.w	r2, #4294967295
 800add8:	fa02 f303 	lsl.w	r3, r2, r3
 800addc:	ea03 0a0a 	and.w	sl, r3, sl
 800ade0:	e6de      	b.n	800aba0 <_strtod_l+0x620>
 800ade2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ade6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800adea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800adee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800adf2:	fa01 f308 	lsl.w	r3, r1, r8
 800adf6:	930c      	str	r3, [sp, #48]	; 0x30
 800adf8:	9111      	str	r1, [sp, #68]	; 0x44
 800adfa:	e741      	b.n	800ac80 <_strtod_l+0x700>
 800adfc:	2300      	movs	r3, #0
 800adfe:	930c      	str	r3, [sp, #48]	; 0x30
 800ae00:	2301      	movs	r3, #1
 800ae02:	9311      	str	r3, [sp, #68]	; 0x44
 800ae04:	e73c      	b.n	800ac80 <_strtod_l+0x700>
 800ae06:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ae08:	4642      	mov	r2, r8
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	f002 f99c 	bl	800d148 <__lshift>
 800ae10:	901e      	str	r0, [sp, #120]	; 0x78
 800ae12:	2800      	cmp	r0, #0
 800ae14:	f47f af66 	bne.w	800ace4 <_strtod_l+0x764>
 800ae18:	e5fe      	b.n	800aa18 <_strtod_l+0x498>
 800ae1a:	465f      	mov	r7, fp
 800ae1c:	d16e      	bne.n	800aefc <_strtod_l+0x97c>
 800ae1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ae20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae24:	b342      	cbz	r2, 800ae78 <_strtod_l+0x8f8>
 800ae26:	4a32      	ldr	r2, [pc, #200]	; (800aef0 <_strtod_l+0x970>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d128      	bne.n	800ae7e <_strtod_l+0x8fe>
 800ae2c:	9b04      	ldr	r3, [sp, #16]
 800ae2e:	4650      	mov	r0, sl
 800ae30:	b1eb      	cbz	r3, 800ae6e <_strtod_l+0x8ee>
 800ae32:	4a2d      	ldr	r2, [pc, #180]	; (800aee8 <_strtod_l+0x968>)
 800ae34:	403a      	ands	r2, r7
 800ae36:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ae3a:	f04f 31ff 	mov.w	r1, #4294967295
 800ae3e:	d819      	bhi.n	800ae74 <_strtod_l+0x8f4>
 800ae40:	0d12      	lsrs	r2, r2, #20
 800ae42:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae46:	fa01 f303 	lsl.w	r3, r1, r3
 800ae4a:	4298      	cmp	r0, r3
 800ae4c:	d117      	bne.n	800ae7e <_strtod_l+0x8fe>
 800ae4e:	4b29      	ldr	r3, [pc, #164]	; (800aef4 <_strtod_l+0x974>)
 800ae50:	429f      	cmp	r7, r3
 800ae52:	d102      	bne.n	800ae5a <_strtod_l+0x8da>
 800ae54:	3001      	adds	r0, #1
 800ae56:	f43f addf 	beq.w	800aa18 <_strtod_l+0x498>
 800ae5a:	4b23      	ldr	r3, [pc, #140]	; (800aee8 <_strtod_l+0x968>)
 800ae5c:	403b      	ands	r3, r7
 800ae5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ae62:	f04f 0a00 	mov.w	sl, #0
 800ae66:	9b04      	ldr	r3, [sp, #16]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d1a0      	bne.n	800adae <_strtod_l+0x82e>
 800ae6c:	e5de      	b.n	800aa2c <_strtod_l+0x4ac>
 800ae6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae72:	e7ea      	b.n	800ae4a <_strtod_l+0x8ca>
 800ae74:	460b      	mov	r3, r1
 800ae76:	e7e8      	b.n	800ae4a <_strtod_l+0x8ca>
 800ae78:	ea53 030a 	orrs.w	r3, r3, sl
 800ae7c:	d088      	beq.n	800ad90 <_strtod_l+0x810>
 800ae7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae80:	b1db      	cbz	r3, 800aeba <_strtod_l+0x93a>
 800ae82:	423b      	tst	r3, r7
 800ae84:	d0ef      	beq.n	800ae66 <_strtod_l+0x8e6>
 800ae86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae88:	9a04      	ldr	r2, [sp, #16]
 800ae8a:	4650      	mov	r0, sl
 800ae8c:	4659      	mov	r1, fp
 800ae8e:	b1c3      	cbz	r3, 800aec2 <_strtod_l+0x942>
 800ae90:	f7ff fb5a 	bl	800a548 <sulp>
 800ae94:	4602      	mov	r2, r0
 800ae96:	460b      	mov	r3, r1
 800ae98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae9c:	f7f5 fa1e 	bl	80002dc <__adddf3>
 800aea0:	4682      	mov	sl, r0
 800aea2:	468b      	mov	fp, r1
 800aea4:	e7df      	b.n	800ae66 <_strtod_l+0x8e6>
 800aea6:	4013      	ands	r3, r2
 800aea8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800aeac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aeb0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aeb4:	f04f 3aff 	mov.w	sl, #4294967295
 800aeb8:	e7d5      	b.n	800ae66 <_strtod_l+0x8e6>
 800aeba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aebc:	ea13 0f0a 	tst.w	r3, sl
 800aec0:	e7e0      	b.n	800ae84 <_strtod_l+0x904>
 800aec2:	f7ff fb41 	bl	800a548 <sulp>
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aece:	f7f5 fa03 	bl	80002d8 <__aeabi_dsub>
 800aed2:	2200      	movs	r2, #0
 800aed4:	2300      	movs	r3, #0
 800aed6:	4682      	mov	sl, r0
 800aed8:	468b      	mov	fp, r1
 800aeda:	f7f5 fe1d 	bl	8000b18 <__aeabi_dcmpeq>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0c1      	beq.n	800ae66 <_strtod_l+0x8e6>
 800aee2:	e60e      	b.n	800ab02 <_strtod_l+0x582>
 800aee4:	fffffc02 	.word	0xfffffc02
 800aee8:	7ff00000 	.word	0x7ff00000
 800aeec:	39500000 	.word	0x39500000
 800aef0:	000fffff 	.word	0x000fffff
 800aef4:	7fefffff 	.word	0x7fefffff
 800aef8:	0800f878 	.word	0x0800f878
 800aefc:	4631      	mov	r1, r6
 800aefe:	4628      	mov	r0, r5
 800af00:	f002 fb0a 	bl	800d518 <__ratio>
 800af04:	ec59 8b10 	vmov	r8, r9, d0
 800af08:	ee10 0a10 	vmov	r0, s0
 800af0c:	2200      	movs	r2, #0
 800af0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af12:	4649      	mov	r1, r9
 800af14:	f7f5 fe14 	bl	8000b40 <__aeabi_dcmple>
 800af18:	2800      	cmp	r0, #0
 800af1a:	d07c      	beq.n	800b016 <_strtod_l+0xa96>
 800af1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d04c      	beq.n	800afbc <_strtod_l+0xa3c>
 800af22:	4b95      	ldr	r3, [pc, #596]	; (800b178 <_strtod_l+0xbf8>)
 800af24:	2200      	movs	r2, #0
 800af26:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800af2a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b178 <_strtod_l+0xbf8>
 800af2e:	f04f 0800 	mov.w	r8, #0
 800af32:	4b92      	ldr	r3, [pc, #584]	; (800b17c <_strtod_l+0xbfc>)
 800af34:	403b      	ands	r3, r7
 800af36:	9311      	str	r3, [sp, #68]	; 0x44
 800af38:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800af3a:	4b91      	ldr	r3, [pc, #580]	; (800b180 <_strtod_l+0xc00>)
 800af3c:	429a      	cmp	r2, r3
 800af3e:	f040 80b2 	bne.w	800b0a6 <_strtod_l+0xb26>
 800af42:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800af46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af4a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800af4e:	ec4b ab10 	vmov	d0, sl, fp
 800af52:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800af56:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af5a:	f002 fa05 	bl	800d368 <__ulp>
 800af5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af62:	ec53 2b10 	vmov	r2, r3, d0
 800af66:	f7f5 fb6f 	bl	8000648 <__aeabi_dmul>
 800af6a:	4652      	mov	r2, sl
 800af6c:	465b      	mov	r3, fp
 800af6e:	f7f5 f9b5 	bl	80002dc <__adddf3>
 800af72:	460b      	mov	r3, r1
 800af74:	4981      	ldr	r1, [pc, #516]	; (800b17c <_strtod_l+0xbfc>)
 800af76:	4a83      	ldr	r2, [pc, #524]	; (800b184 <_strtod_l+0xc04>)
 800af78:	4019      	ands	r1, r3
 800af7a:	4291      	cmp	r1, r2
 800af7c:	4682      	mov	sl, r0
 800af7e:	d95e      	bls.n	800b03e <_strtod_l+0xabe>
 800af80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af82:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800af86:	4293      	cmp	r3, r2
 800af88:	d103      	bne.n	800af92 <_strtod_l+0xa12>
 800af8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af8c:	3301      	adds	r3, #1
 800af8e:	f43f ad43 	beq.w	800aa18 <_strtod_l+0x498>
 800af92:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b190 <_strtod_l+0xc10>
 800af96:	f04f 3aff 	mov.w	sl, #4294967295
 800af9a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800af9c:	4620      	mov	r0, r4
 800af9e:	f001 feb7 	bl	800cd10 <_Bfree>
 800afa2:	9907      	ldr	r1, [sp, #28]
 800afa4:	4620      	mov	r0, r4
 800afa6:	f001 feb3 	bl	800cd10 <_Bfree>
 800afaa:	4631      	mov	r1, r6
 800afac:	4620      	mov	r0, r4
 800afae:	f001 feaf 	bl	800cd10 <_Bfree>
 800afb2:	4629      	mov	r1, r5
 800afb4:	4620      	mov	r0, r4
 800afb6:	f001 feab 	bl	800cd10 <_Bfree>
 800afba:	e613      	b.n	800abe4 <_strtod_l+0x664>
 800afbc:	f1ba 0f00 	cmp.w	sl, #0
 800afc0:	d11b      	bne.n	800affa <_strtod_l+0xa7a>
 800afc2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afc6:	b9f3      	cbnz	r3, 800b006 <_strtod_l+0xa86>
 800afc8:	4b6b      	ldr	r3, [pc, #428]	; (800b178 <_strtod_l+0xbf8>)
 800afca:	2200      	movs	r2, #0
 800afcc:	4640      	mov	r0, r8
 800afce:	4649      	mov	r1, r9
 800afd0:	f7f5 fdac 	bl	8000b2c <__aeabi_dcmplt>
 800afd4:	b9d0      	cbnz	r0, 800b00c <_strtod_l+0xa8c>
 800afd6:	4640      	mov	r0, r8
 800afd8:	4649      	mov	r1, r9
 800afda:	4b6b      	ldr	r3, [pc, #428]	; (800b188 <_strtod_l+0xc08>)
 800afdc:	2200      	movs	r2, #0
 800afde:	f7f5 fb33 	bl	8000648 <__aeabi_dmul>
 800afe2:	4680      	mov	r8, r0
 800afe4:	4689      	mov	r9, r1
 800afe6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800afea:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800afee:	931b      	str	r3, [sp, #108]	; 0x6c
 800aff0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800aff4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aff8:	e79b      	b.n	800af32 <_strtod_l+0x9b2>
 800affa:	f1ba 0f01 	cmp.w	sl, #1
 800affe:	d102      	bne.n	800b006 <_strtod_l+0xa86>
 800b000:	2f00      	cmp	r7, #0
 800b002:	f43f ad7e 	beq.w	800ab02 <_strtod_l+0x582>
 800b006:	4b61      	ldr	r3, [pc, #388]	; (800b18c <_strtod_l+0xc0c>)
 800b008:	2200      	movs	r2, #0
 800b00a:	e78c      	b.n	800af26 <_strtod_l+0x9a6>
 800b00c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b188 <_strtod_l+0xc08>
 800b010:	f04f 0800 	mov.w	r8, #0
 800b014:	e7e7      	b.n	800afe6 <_strtod_l+0xa66>
 800b016:	4b5c      	ldr	r3, [pc, #368]	; (800b188 <_strtod_l+0xc08>)
 800b018:	4640      	mov	r0, r8
 800b01a:	4649      	mov	r1, r9
 800b01c:	2200      	movs	r2, #0
 800b01e:	f7f5 fb13 	bl	8000648 <__aeabi_dmul>
 800b022:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b024:	4680      	mov	r8, r0
 800b026:	4689      	mov	r9, r1
 800b028:	b933      	cbnz	r3, 800b038 <_strtod_l+0xab8>
 800b02a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b02e:	9012      	str	r0, [sp, #72]	; 0x48
 800b030:	9313      	str	r3, [sp, #76]	; 0x4c
 800b032:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b036:	e7dd      	b.n	800aff4 <_strtod_l+0xa74>
 800b038:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800b03c:	e7f9      	b.n	800b032 <_strtod_l+0xab2>
 800b03e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b042:	9b04      	ldr	r3, [sp, #16]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d1a8      	bne.n	800af9a <_strtod_l+0xa1a>
 800b048:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b04c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b04e:	0d1b      	lsrs	r3, r3, #20
 800b050:	051b      	lsls	r3, r3, #20
 800b052:	429a      	cmp	r2, r3
 800b054:	d1a1      	bne.n	800af9a <_strtod_l+0xa1a>
 800b056:	4640      	mov	r0, r8
 800b058:	4649      	mov	r1, r9
 800b05a:	f7f5 fe55 	bl	8000d08 <__aeabi_d2lz>
 800b05e:	f7f5 fac5 	bl	80005ec <__aeabi_l2d>
 800b062:	4602      	mov	r2, r0
 800b064:	460b      	mov	r3, r1
 800b066:	4640      	mov	r0, r8
 800b068:	4649      	mov	r1, r9
 800b06a:	f7f5 f935 	bl	80002d8 <__aeabi_dsub>
 800b06e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b070:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b074:	ea43 030a 	orr.w	r3, r3, sl
 800b078:	4313      	orrs	r3, r2
 800b07a:	4680      	mov	r8, r0
 800b07c:	4689      	mov	r9, r1
 800b07e:	d053      	beq.n	800b128 <_strtod_l+0xba8>
 800b080:	a335      	add	r3, pc, #212	; (adr r3, 800b158 <_strtod_l+0xbd8>)
 800b082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b086:	f7f5 fd51 	bl	8000b2c <__aeabi_dcmplt>
 800b08a:	2800      	cmp	r0, #0
 800b08c:	f47f acce 	bne.w	800aa2c <_strtod_l+0x4ac>
 800b090:	a333      	add	r3, pc, #204	; (adr r3, 800b160 <_strtod_l+0xbe0>)
 800b092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b096:	4640      	mov	r0, r8
 800b098:	4649      	mov	r1, r9
 800b09a:	f7f5 fd65 	bl	8000b68 <__aeabi_dcmpgt>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	f43f af7b 	beq.w	800af9a <_strtod_l+0xa1a>
 800b0a4:	e4c2      	b.n	800aa2c <_strtod_l+0x4ac>
 800b0a6:	9b04      	ldr	r3, [sp, #16]
 800b0a8:	b333      	cbz	r3, 800b0f8 <_strtod_l+0xb78>
 800b0aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0ac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b0b0:	d822      	bhi.n	800b0f8 <_strtod_l+0xb78>
 800b0b2:	a32d      	add	r3, pc, #180	; (adr r3, 800b168 <_strtod_l+0xbe8>)
 800b0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b8:	4640      	mov	r0, r8
 800b0ba:	4649      	mov	r1, r9
 800b0bc:	f7f5 fd40 	bl	8000b40 <__aeabi_dcmple>
 800b0c0:	b1a0      	cbz	r0, 800b0ec <_strtod_l+0xb6c>
 800b0c2:	4649      	mov	r1, r9
 800b0c4:	4640      	mov	r0, r8
 800b0c6:	f7f5 fd97 	bl	8000bf8 <__aeabi_d2uiz>
 800b0ca:	2801      	cmp	r0, #1
 800b0cc:	bf38      	it	cc
 800b0ce:	2001      	movcc	r0, #1
 800b0d0:	f7f5 fa40 	bl	8000554 <__aeabi_ui2d>
 800b0d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0d6:	4680      	mov	r8, r0
 800b0d8:	4689      	mov	r9, r1
 800b0da:	bb13      	cbnz	r3, 800b122 <_strtod_l+0xba2>
 800b0dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b0e0:	9014      	str	r0, [sp, #80]	; 0x50
 800b0e2:	9315      	str	r3, [sp, #84]	; 0x54
 800b0e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b0e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b0ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b0f0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b0f4:	1a9b      	subs	r3, r3, r2
 800b0f6:	930d      	str	r3, [sp, #52]	; 0x34
 800b0f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0fc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b100:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b104:	f002 f930 	bl	800d368 <__ulp>
 800b108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b10c:	ec53 2b10 	vmov	r2, r3, d0
 800b110:	f7f5 fa9a 	bl	8000648 <__aeabi_dmul>
 800b114:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b118:	f7f5 f8e0 	bl	80002dc <__adddf3>
 800b11c:	4682      	mov	sl, r0
 800b11e:	468b      	mov	fp, r1
 800b120:	e78f      	b.n	800b042 <_strtod_l+0xac2>
 800b122:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800b126:	e7dd      	b.n	800b0e4 <_strtod_l+0xb64>
 800b128:	a311      	add	r3, pc, #68	; (adr r3, 800b170 <_strtod_l+0xbf0>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fcfd 	bl	8000b2c <__aeabi_dcmplt>
 800b132:	e7b4      	b.n	800b09e <_strtod_l+0xb1e>
 800b134:	2300      	movs	r3, #0
 800b136:	930e      	str	r3, [sp, #56]	; 0x38
 800b138:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b13a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b13c:	6013      	str	r3, [r2, #0]
 800b13e:	f7ff ba65 	b.w	800a60c <_strtod_l+0x8c>
 800b142:	2b65      	cmp	r3, #101	; 0x65
 800b144:	f43f ab5d 	beq.w	800a802 <_strtod_l+0x282>
 800b148:	2b45      	cmp	r3, #69	; 0x45
 800b14a:	f43f ab5a 	beq.w	800a802 <_strtod_l+0x282>
 800b14e:	2201      	movs	r2, #1
 800b150:	f7ff bb92 	b.w	800a878 <_strtod_l+0x2f8>
 800b154:	f3af 8000 	nop.w
 800b158:	94a03595 	.word	0x94a03595
 800b15c:	3fdfffff 	.word	0x3fdfffff
 800b160:	35afe535 	.word	0x35afe535
 800b164:	3fe00000 	.word	0x3fe00000
 800b168:	ffc00000 	.word	0xffc00000
 800b16c:	41dfffff 	.word	0x41dfffff
 800b170:	94a03595 	.word	0x94a03595
 800b174:	3fcfffff 	.word	0x3fcfffff
 800b178:	3ff00000 	.word	0x3ff00000
 800b17c:	7ff00000 	.word	0x7ff00000
 800b180:	7fe00000 	.word	0x7fe00000
 800b184:	7c9fffff 	.word	0x7c9fffff
 800b188:	3fe00000 	.word	0x3fe00000
 800b18c:	bff00000 	.word	0xbff00000
 800b190:	7fefffff 	.word	0x7fefffff

0800b194 <strtod>:
 800b194:	460a      	mov	r2, r1
 800b196:	4601      	mov	r1, r0
 800b198:	4802      	ldr	r0, [pc, #8]	; (800b1a4 <strtod+0x10>)
 800b19a:	4b03      	ldr	r3, [pc, #12]	; (800b1a8 <strtod+0x14>)
 800b19c:	6800      	ldr	r0, [r0, #0]
 800b19e:	f7ff b9ef 	b.w	800a580 <_strtod_l>
 800b1a2:	bf00      	nop
 800b1a4:	2000002c 	.word	0x2000002c
 800b1a8:	20000094 	.word	0x20000094

0800b1ac <_strtol_l.isra.0>:
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b2:	d001      	beq.n	800b1b8 <_strtol_l.isra.0+0xc>
 800b1b4:	2b24      	cmp	r3, #36	; 0x24
 800b1b6:	d906      	bls.n	800b1c6 <_strtol_l.isra.0+0x1a>
 800b1b8:	f7fe fc5e 	bl	8009a78 <__errno>
 800b1bc:	2316      	movs	r3, #22
 800b1be:	6003      	str	r3, [r0, #0]
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c6:	4f3a      	ldr	r7, [pc, #232]	; (800b2b0 <_strtol_l.isra.0+0x104>)
 800b1c8:	468e      	mov	lr, r1
 800b1ca:	4676      	mov	r6, lr
 800b1cc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b1d0:	5de5      	ldrb	r5, [r4, r7]
 800b1d2:	f015 0508 	ands.w	r5, r5, #8
 800b1d6:	d1f8      	bne.n	800b1ca <_strtol_l.isra.0+0x1e>
 800b1d8:	2c2d      	cmp	r4, #45	; 0x2d
 800b1da:	d134      	bne.n	800b246 <_strtol_l.isra.0+0x9a>
 800b1dc:	f89e 4000 	ldrb.w	r4, [lr]
 800b1e0:	f04f 0801 	mov.w	r8, #1
 800b1e4:	f106 0e02 	add.w	lr, r6, #2
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d05c      	beq.n	800b2a6 <_strtol_l.isra.0+0xfa>
 800b1ec:	2b10      	cmp	r3, #16
 800b1ee:	d10c      	bne.n	800b20a <_strtol_l.isra.0+0x5e>
 800b1f0:	2c30      	cmp	r4, #48	; 0x30
 800b1f2:	d10a      	bne.n	800b20a <_strtol_l.isra.0+0x5e>
 800b1f4:	f89e 4000 	ldrb.w	r4, [lr]
 800b1f8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b1fc:	2c58      	cmp	r4, #88	; 0x58
 800b1fe:	d14d      	bne.n	800b29c <_strtol_l.isra.0+0xf0>
 800b200:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800b204:	2310      	movs	r3, #16
 800b206:	f10e 0e02 	add.w	lr, lr, #2
 800b20a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800b20e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b212:	2600      	movs	r6, #0
 800b214:	fbbc f9f3 	udiv	r9, ip, r3
 800b218:	4635      	mov	r5, r6
 800b21a:	fb03 ca19 	mls	sl, r3, r9, ip
 800b21e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b222:	2f09      	cmp	r7, #9
 800b224:	d818      	bhi.n	800b258 <_strtol_l.isra.0+0xac>
 800b226:	463c      	mov	r4, r7
 800b228:	42a3      	cmp	r3, r4
 800b22a:	dd24      	ble.n	800b276 <_strtol_l.isra.0+0xca>
 800b22c:	2e00      	cmp	r6, #0
 800b22e:	db1f      	blt.n	800b270 <_strtol_l.isra.0+0xc4>
 800b230:	45a9      	cmp	r9, r5
 800b232:	d31d      	bcc.n	800b270 <_strtol_l.isra.0+0xc4>
 800b234:	d101      	bne.n	800b23a <_strtol_l.isra.0+0x8e>
 800b236:	45a2      	cmp	sl, r4
 800b238:	db1a      	blt.n	800b270 <_strtol_l.isra.0+0xc4>
 800b23a:	fb05 4503 	mla	r5, r5, r3, r4
 800b23e:	2601      	movs	r6, #1
 800b240:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b244:	e7eb      	b.n	800b21e <_strtol_l.isra.0+0x72>
 800b246:	2c2b      	cmp	r4, #43	; 0x2b
 800b248:	bf08      	it	eq
 800b24a:	f89e 4000 	ldrbeq.w	r4, [lr]
 800b24e:	46a8      	mov	r8, r5
 800b250:	bf08      	it	eq
 800b252:	f106 0e02 	addeq.w	lr, r6, #2
 800b256:	e7c7      	b.n	800b1e8 <_strtol_l.isra.0+0x3c>
 800b258:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b25c:	2f19      	cmp	r7, #25
 800b25e:	d801      	bhi.n	800b264 <_strtol_l.isra.0+0xb8>
 800b260:	3c37      	subs	r4, #55	; 0x37
 800b262:	e7e1      	b.n	800b228 <_strtol_l.isra.0+0x7c>
 800b264:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b268:	2f19      	cmp	r7, #25
 800b26a:	d804      	bhi.n	800b276 <_strtol_l.isra.0+0xca>
 800b26c:	3c57      	subs	r4, #87	; 0x57
 800b26e:	e7db      	b.n	800b228 <_strtol_l.isra.0+0x7c>
 800b270:	f04f 36ff 	mov.w	r6, #4294967295
 800b274:	e7e4      	b.n	800b240 <_strtol_l.isra.0+0x94>
 800b276:	2e00      	cmp	r6, #0
 800b278:	da05      	bge.n	800b286 <_strtol_l.isra.0+0xda>
 800b27a:	2322      	movs	r3, #34	; 0x22
 800b27c:	6003      	str	r3, [r0, #0]
 800b27e:	4665      	mov	r5, ip
 800b280:	b942      	cbnz	r2, 800b294 <_strtol_l.isra.0+0xe8>
 800b282:	4628      	mov	r0, r5
 800b284:	e79d      	b.n	800b1c2 <_strtol_l.isra.0+0x16>
 800b286:	f1b8 0f00 	cmp.w	r8, #0
 800b28a:	d000      	beq.n	800b28e <_strtol_l.isra.0+0xe2>
 800b28c:	426d      	negs	r5, r5
 800b28e:	2a00      	cmp	r2, #0
 800b290:	d0f7      	beq.n	800b282 <_strtol_l.isra.0+0xd6>
 800b292:	b10e      	cbz	r6, 800b298 <_strtol_l.isra.0+0xec>
 800b294:	f10e 31ff 	add.w	r1, lr, #4294967295
 800b298:	6011      	str	r1, [r2, #0]
 800b29a:	e7f2      	b.n	800b282 <_strtol_l.isra.0+0xd6>
 800b29c:	2430      	movs	r4, #48	; 0x30
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d1b3      	bne.n	800b20a <_strtol_l.isra.0+0x5e>
 800b2a2:	2308      	movs	r3, #8
 800b2a4:	e7b1      	b.n	800b20a <_strtol_l.isra.0+0x5e>
 800b2a6:	2c30      	cmp	r4, #48	; 0x30
 800b2a8:	d0a4      	beq.n	800b1f4 <_strtol_l.isra.0+0x48>
 800b2aa:	230a      	movs	r3, #10
 800b2ac:	e7ad      	b.n	800b20a <_strtol_l.isra.0+0x5e>
 800b2ae:	bf00      	nop
 800b2b0:	0800f8a1 	.word	0x0800f8a1

0800b2b4 <strtol>:
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	460a      	mov	r2, r1
 800b2b8:	4601      	mov	r1, r0
 800b2ba:	4802      	ldr	r0, [pc, #8]	; (800b2c4 <strtol+0x10>)
 800b2bc:	6800      	ldr	r0, [r0, #0]
 800b2be:	f7ff bf75 	b.w	800b1ac <_strtol_l.isra.0>
 800b2c2:	bf00      	nop
 800b2c4:	2000002c 	.word	0x2000002c

0800b2c8 <__swbuf_r>:
 800b2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ca:	460e      	mov	r6, r1
 800b2cc:	4614      	mov	r4, r2
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	b118      	cbz	r0, 800b2da <__swbuf_r+0x12>
 800b2d2:	6983      	ldr	r3, [r0, #24]
 800b2d4:	b90b      	cbnz	r3, 800b2da <__swbuf_r+0x12>
 800b2d6:	f001 f849 	bl	800c36c <__sinit>
 800b2da:	4b21      	ldr	r3, [pc, #132]	; (800b360 <__swbuf_r+0x98>)
 800b2dc:	429c      	cmp	r4, r3
 800b2de:	d12b      	bne.n	800b338 <__swbuf_r+0x70>
 800b2e0:	686c      	ldr	r4, [r5, #4]
 800b2e2:	69a3      	ldr	r3, [r4, #24]
 800b2e4:	60a3      	str	r3, [r4, #8]
 800b2e6:	89a3      	ldrh	r3, [r4, #12]
 800b2e8:	071a      	lsls	r2, r3, #28
 800b2ea:	d52f      	bpl.n	800b34c <__swbuf_r+0x84>
 800b2ec:	6923      	ldr	r3, [r4, #16]
 800b2ee:	b36b      	cbz	r3, 800b34c <__swbuf_r+0x84>
 800b2f0:	6923      	ldr	r3, [r4, #16]
 800b2f2:	6820      	ldr	r0, [r4, #0]
 800b2f4:	1ac0      	subs	r0, r0, r3
 800b2f6:	6963      	ldr	r3, [r4, #20]
 800b2f8:	b2f6      	uxtb	r6, r6
 800b2fa:	4283      	cmp	r3, r0
 800b2fc:	4637      	mov	r7, r6
 800b2fe:	dc04      	bgt.n	800b30a <__swbuf_r+0x42>
 800b300:	4621      	mov	r1, r4
 800b302:	4628      	mov	r0, r5
 800b304:	f000 ff9e 	bl	800c244 <_fflush_r>
 800b308:	bb30      	cbnz	r0, 800b358 <__swbuf_r+0x90>
 800b30a:	68a3      	ldr	r3, [r4, #8]
 800b30c:	3b01      	subs	r3, #1
 800b30e:	60a3      	str	r3, [r4, #8]
 800b310:	6823      	ldr	r3, [r4, #0]
 800b312:	1c5a      	adds	r2, r3, #1
 800b314:	6022      	str	r2, [r4, #0]
 800b316:	701e      	strb	r6, [r3, #0]
 800b318:	6963      	ldr	r3, [r4, #20]
 800b31a:	3001      	adds	r0, #1
 800b31c:	4283      	cmp	r3, r0
 800b31e:	d004      	beq.n	800b32a <__swbuf_r+0x62>
 800b320:	89a3      	ldrh	r3, [r4, #12]
 800b322:	07db      	lsls	r3, r3, #31
 800b324:	d506      	bpl.n	800b334 <__swbuf_r+0x6c>
 800b326:	2e0a      	cmp	r6, #10
 800b328:	d104      	bne.n	800b334 <__swbuf_r+0x6c>
 800b32a:	4621      	mov	r1, r4
 800b32c:	4628      	mov	r0, r5
 800b32e:	f000 ff89 	bl	800c244 <_fflush_r>
 800b332:	b988      	cbnz	r0, 800b358 <__swbuf_r+0x90>
 800b334:	4638      	mov	r0, r7
 800b336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b338:	4b0a      	ldr	r3, [pc, #40]	; (800b364 <__swbuf_r+0x9c>)
 800b33a:	429c      	cmp	r4, r3
 800b33c:	d101      	bne.n	800b342 <__swbuf_r+0x7a>
 800b33e:	68ac      	ldr	r4, [r5, #8]
 800b340:	e7cf      	b.n	800b2e2 <__swbuf_r+0x1a>
 800b342:	4b09      	ldr	r3, [pc, #36]	; (800b368 <__swbuf_r+0xa0>)
 800b344:	429c      	cmp	r4, r3
 800b346:	bf08      	it	eq
 800b348:	68ec      	ldreq	r4, [r5, #12]
 800b34a:	e7ca      	b.n	800b2e2 <__swbuf_r+0x1a>
 800b34c:	4621      	mov	r1, r4
 800b34e:	4628      	mov	r0, r5
 800b350:	f000 f80c 	bl	800b36c <__swsetup_r>
 800b354:	2800      	cmp	r0, #0
 800b356:	d0cb      	beq.n	800b2f0 <__swbuf_r+0x28>
 800b358:	f04f 37ff 	mov.w	r7, #4294967295
 800b35c:	e7ea      	b.n	800b334 <__swbuf_r+0x6c>
 800b35e:	bf00      	nop
 800b360:	0800fa58 	.word	0x0800fa58
 800b364:	0800fa78 	.word	0x0800fa78
 800b368:	0800fa38 	.word	0x0800fa38

0800b36c <__swsetup_r>:
 800b36c:	4b32      	ldr	r3, [pc, #200]	; (800b438 <__swsetup_r+0xcc>)
 800b36e:	b570      	push	{r4, r5, r6, lr}
 800b370:	681d      	ldr	r5, [r3, #0]
 800b372:	4606      	mov	r6, r0
 800b374:	460c      	mov	r4, r1
 800b376:	b125      	cbz	r5, 800b382 <__swsetup_r+0x16>
 800b378:	69ab      	ldr	r3, [r5, #24]
 800b37a:	b913      	cbnz	r3, 800b382 <__swsetup_r+0x16>
 800b37c:	4628      	mov	r0, r5
 800b37e:	f000 fff5 	bl	800c36c <__sinit>
 800b382:	4b2e      	ldr	r3, [pc, #184]	; (800b43c <__swsetup_r+0xd0>)
 800b384:	429c      	cmp	r4, r3
 800b386:	d10f      	bne.n	800b3a8 <__swsetup_r+0x3c>
 800b388:	686c      	ldr	r4, [r5, #4]
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b390:	0719      	lsls	r1, r3, #28
 800b392:	d42c      	bmi.n	800b3ee <__swsetup_r+0x82>
 800b394:	06dd      	lsls	r5, r3, #27
 800b396:	d411      	bmi.n	800b3bc <__swsetup_r+0x50>
 800b398:	2309      	movs	r3, #9
 800b39a:	6033      	str	r3, [r6, #0]
 800b39c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a6:	e03e      	b.n	800b426 <__swsetup_r+0xba>
 800b3a8:	4b25      	ldr	r3, [pc, #148]	; (800b440 <__swsetup_r+0xd4>)
 800b3aa:	429c      	cmp	r4, r3
 800b3ac:	d101      	bne.n	800b3b2 <__swsetup_r+0x46>
 800b3ae:	68ac      	ldr	r4, [r5, #8]
 800b3b0:	e7eb      	b.n	800b38a <__swsetup_r+0x1e>
 800b3b2:	4b24      	ldr	r3, [pc, #144]	; (800b444 <__swsetup_r+0xd8>)
 800b3b4:	429c      	cmp	r4, r3
 800b3b6:	bf08      	it	eq
 800b3b8:	68ec      	ldreq	r4, [r5, #12]
 800b3ba:	e7e6      	b.n	800b38a <__swsetup_r+0x1e>
 800b3bc:	0758      	lsls	r0, r3, #29
 800b3be:	d512      	bpl.n	800b3e6 <__swsetup_r+0x7a>
 800b3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3c2:	b141      	cbz	r1, 800b3d6 <__swsetup_r+0x6a>
 800b3c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3c8:	4299      	cmp	r1, r3
 800b3ca:	d002      	beq.n	800b3d2 <__swsetup_r+0x66>
 800b3cc:	4630      	mov	r0, r6
 800b3ce:	f002 f929 	bl	800d624 <_free_r>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3dc:	81a3      	strh	r3, [r4, #12]
 800b3de:	2300      	movs	r3, #0
 800b3e0:	6063      	str	r3, [r4, #4]
 800b3e2:	6923      	ldr	r3, [r4, #16]
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	89a3      	ldrh	r3, [r4, #12]
 800b3e8:	f043 0308 	orr.w	r3, r3, #8
 800b3ec:	81a3      	strh	r3, [r4, #12]
 800b3ee:	6923      	ldr	r3, [r4, #16]
 800b3f0:	b94b      	cbnz	r3, 800b406 <__swsetup_r+0x9a>
 800b3f2:	89a3      	ldrh	r3, [r4, #12]
 800b3f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3fc:	d003      	beq.n	800b406 <__swsetup_r+0x9a>
 800b3fe:	4621      	mov	r1, r4
 800b400:	4630      	mov	r0, r6
 800b402:	f001 fbeb 	bl	800cbdc <__smakebuf_r>
 800b406:	89a0      	ldrh	r0, [r4, #12]
 800b408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b40c:	f010 0301 	ands.w	r3, r0, #1
 800b410:	d00a      	beq.n	800b428 <__swsetup_r+0xbc>
 800b412:	2300      	movs	r3, #0
 800b414:	60a3      	str	r3, [r4, #8]
 800b416:	6963      	ldr	r3, [r4, #20]
 800b418:	425b      	negs	r3, r3
 800b41a:	61a3      	str	r3, [r4, #24]
 800b41c:	6923      	ldr	r3, [r4, #16]
 800b41e:	b943      	cbnz	r3, 800b432 <__swsetup_r+0xc6>
 800b420:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b424:	d1ba      	bne.n	800b39c <__swsetup_r+0x30>
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	0781      	lsls	r1, r0, #30
 800b42a:	bf58      	it	pl
 800b42c:	6963      	ldrpl	r3, [r4, #20]
 800b42e:	60a3      	str	r3, [r4, #8]
 800b430:	e7f4      	b.n	800b41c <__swsetup_r+0xb0>
 800b432:	2000      	movs	r0, #0
 800b434:	e7f7      	b.n	800b426 <__swsetup_r+0xba>
 800b436:	bf00      	nop
 800b438:	2000002c 	.word	0x2000002c
 800b43c:	0800fa58 	.word	0x0800fa58
 800b440:	0800fa78 	.word	0x0800fa78
 800b444:	0800fa38 	.word	0x0800fa38

0800b448 <quorem>:
 800b448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44c:	6903      	ldr	r3, [r0, #16]
 800b44e:	690c      	ldr	r4, [r1, #16]
 800b450:	42a3      	cmp	r3, r4
 800b452:	4607      	mov	r7, r0
 800b454:	f2c0 8081 	blt.w	800b55a <quorem+0x112>
 800b458:	3c01      	subs	r4, #1
 800b45a:	f101 0814 	add.w	r8, r1, #20
 800b45e:	f100 0514 	add.w	r5, r0, #20
 800b462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b466:	9301      	str	r3, [sp, #4]
 800b468:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b46c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b470:	3301      	adds	r3, #1
 800b472:	429a      	cmp	r2, r3
 800b474:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b478:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b47c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b480:	d331      	bcc.n	800b4e6 <quorem+0x9e>
 800b482:	f04f 0e00 	mov.w	lr, #0
 800b486:	4640      	mov	r0, r8
 800b488:	46ac      	mov	ip, r5
 800b48a:	46f2      	mov	sl, lr
 800b48c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b490:	b293      	uxth	r3, r2
 800b492:	fb06 e303 	mla	r3, r6, r3, lr
 800b496:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b49a:	b29b      	uxth	r3, r3
 800b49c:	ebaa 0303 	sub.w	r3, sl, r3
 800b4a0:	0c12      	lsrs	r2, r2, #16
 800b4a2:	f8dc a000 	ldr.w	sl, [ip]
 800b4a6:	fb06 e202 	mla	r2, r6, r2, lr
 800b4aa:	fa13 f38a 	uxtah	r3, r3, sl
 800b4ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4b2:	fa1f fa82 	uxth.w	sl, r2
 800b4b6:	f8dc 2000 	ldr.w	r2, [ip]
 800b4ba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b4be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b4c2:	b29b      	uxth	r3, r3
 800b4c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4c8:	4581      	cmp	r9, r0
 800b4ca:	f84c 3b04 	str.w	r3, [ip], #4
 800b4ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b4d2:	d2db      	bcs.n	800b48c <quorem+0x44>
 800b4d4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b4d8:	b92b      	cbnz	r3, 800b4e6 <quorem+0x9e>
 800b4da:	9b01      	ldr	r3, [sp, #4]
 800b4dc:	3b04      	subs	r3, #4
 800b4de:	429d      	cmp	r5, r3
 800b4e0:	461a      	mov	r2, r3
 800b4e2:	d32e      	bcc.n	800b542 <quorem+0xfa>
 800b4e4:	613c      	str	r4, [r7, #16]
 800b4e6:	4638      	mov	r0, r7
 800b4e8:	f001 fe9a 	bl	800d220 <__mcmp>
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	db24      	blt.n	800b53a <quorem+0xf2>
 800b4f0:	3601      	adds	r6, #1
 800b4f2:	4628      	mov	r0, r5
 800b4f4:	f04f 0c00 	mov.w	ip, #0
 800b4f8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b4fc:	f8d0 e000 	ldr.w	lr, [r0]
 800b500:	b293      	uxth	r3, r2
 800b502:	ebac 0303 	sub.w	r3, ip, r3
 800b506:	0c12      	lsrs	r2, r2, #16
 800b508:	fa13 f38e 	uxtah	r3, r3, lr
 800b50c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b510:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b514:	b29b      	uxth	r3, r3
 800b516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b51a:	45c1      	cmp	r9, r8
 800b51c:	f840 3b04 	str.w	r3, [r0], #4
 800b520:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b524:	d2e8      	bcs.n	800b4f8 <quorem+0xb0>
 800b526:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b52a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b52e:	b922      	cbnz	r2, 800b53a <quorem+0xf2>
 800b530:	3b04      	subs	r3, #4
 800b532:	429d      	cmp	r5, r3
 800b534:	461a      	mov	r2, r3
 800b536:	d30a      	bcc.n	800b54e <quorem+0x106>
 800b538:	613c      	str	r4, [r7, #16]
 800b53a:	4630      	mov	r0, r6
 800b53c:	b003      	add	sp, #12
 800b53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b542:	6812      	ldr	r2, [r2, #0]
 800b544:	3b04      	subs	r3, #4
 800b546:	2a00      	cmp	r2, #0
 800b548:	d1cc      	bne.n	800b4e4 <quorem+0x9c>
 800b54a:	3c01      	subs	r4, #1
 800b54c:	e7c7      	b.n	800b4de <quorem+0x96>
 800b54e:	6812      	ldr	r2, [r2, #0]
 800b550:	3b04      	subs	r3, #4
 800b552:	2a00      	cmp	r2, #0
 800b554:	d1f0      	bne.n	800b538 <quorem+0xf0>
 800b556:	3c01      	subs	r4, #1
 800b558:	e7eb      	b.n	800b532 <quorem+0xea>
 800b55a:	2000      	movs	r0, #0
 800b55c:	e7ee      	b.n	800b53c <quorem+0xf4>
	...

0800b560 <_dtoa_r>:
 800b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b564:	ed2d 8b02 	vpush	{d8}
 800b568:	ec57 6b10 	vmov	r6, r7, d0
 800b56c:	b095      	sub	sp, #84	; 0x54
 800b56e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b570:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b574:	9105      	str	r1, [sp, #20]
 800b576:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b57a:	4604      	mov	r4, r0
 800b57c:	9209      	str	r2, [sp, #36]	; 0x24
 800b57e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b580:	b975      	cbnz	r5, 800b5a0 <_dtoa_r+0x40>
 800b582:	2010      	movs	r0, #16
 800b584:	f001 fb6a 	bl	800cc5c <malloc>
 800b588:	4602      	mov	r2, r0
 800b58a:	6260      	str	r0, [r4, #36]	; 0x24
 800b58c:	b920      	cbnz	r0, 800b598 <_dtoa_r+0x38>
 800b58e:	4bb2      	ldr	r3, [pc, #712]	; (800b858 <_dtoa_r+0x2f8>)
 800b590:	21ea      	movs	r1, #234	; 0xea
 800b592:	48b2      	ldr	r0, [pc, #712]	; (800b85c <_dtoa_r+0x2fc>)
 800b594:	f002 fb20 	bl	800dbd8 <__assert_func>
 800b598:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b59c:	6005      	str	r5, [r0, #0]
 800b59e:	60c5      	str	r5, [r0, #12]
 800b5a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5a2:	6819      	ldr	r1, [r3, #0]
 800b5a4:	b151      	cbz	r1, 800b5bc <_dtoa_r+0x5c>
 800b5a6:	685a      	ldr	r2, [r3, #4]
 800b5a8:	604a      	str	r2, [r1, #4]
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	4093      	lsls	r3, r2
 800b5ae:	608b      	str	r3, [r1, #8]
 800b5b0:	4620      	mov	r0, r4
 800b5b2:	f001 fbad 	bl	800cd10 <_Bfree>
 800b5b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	601a      	str	r2, [r3, #0]
 800b5bc:	1e3b      	subs	r3, r7, #0
 800b5be:	bfb9      	ittee	lt
 800b5c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b5c4:	9303      	strlt	r3, [sp, #12]
 800b5c6:	2300      	movge	r3, #0
 800b5c8:	f8c8 3000 	strge.w	r3, [r8]
 800b5cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b5d0:	4ba3      	ldr	r3, [pc, #652]	; (800b860 <_dtoa_r+0x300>)
 800b5d2:	bfbc      	itt	lt
 800b5d4:	2201      	movlt	r2, #1
 800b5d6:	f8c8 2000 	strlt.w	r2, [r8]
 800b5da:	ea33 0309 	bics.w	r3, r3, r9
 800b5de:	d11b      	bne.n	800b618 <_dtoa_r+0xb8>
 800b5e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b5e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b5e6:	6013      	str	r3, [r2, #0]
 800b5e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5ec:	4333      	orrs	r3, r6
 800b5ee:	f000 857a 	beq.w	800c0e6 <_dtoa_r+0xb86>
 800b5f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5f4:	b963      	cbnz	r3, 800b610 <_dtoa_r+0xb0>
 800b5f6:	4b9b      	ldr	r3, [pc, #620]	; (800b864 <_dtoa_r+0x304>)
 800b5f8:	e024      	b.n	800b644 <_dtoa_r+0xe4>
 800b5fa:	4b9b      	ldr	r3, [pc, #620]	; (800b868 <_dtoa_r+0x308>)
 800b5fc:	9300      	str	r3, [sp, #0]
 800b5fe:	3308      	adds	r3, #8
 800b600:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	9800      	ldr	r0, [sp, #0]
 800b606:	b015      	add	sp, #84	; 0x54
 800b608:	ecbd 8b02 	vpop	{d8}
 800b60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b610:	4b94      	ldr	r3, [pc, #592]	; (800b864 <_dtoa_r+0x304>)
 800b612:	9300      	str	r3, [sp, #0]
 800b614:	3303      	adds	r3, #3
 800b616:	e7f3      	b.n	800b600 <_dtoa_r+0xa0>
 800b618:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b61c:	2200      	movs	r2, #0
 800b61e:	ec51 0b17 	vmov	r0, r1, d7
 800b622:	2300      	movs	r3, #0
 800b624:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b628:	f7f5 fa76 	bl	8000b18 <__aeabi_dcmpeq>
 800b62c:	4680      	mov	r8, r0
 800b62e:	b158      	cbz	r0, 800b648 <_dtoa_r+0xe8>
 800b630:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b632:	2301      	movs	r3, #1
 800b634:	6013      	str	r3, [r2, #0]
 800b636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 8551 	beq.w	800c0e0 <_dtoa_r+0xb80>
 800b63e:	488b      	ldr	r0, [pc, #556]	; (800b86c <_dtoa_r+0x30c>)
 800b640:	6018      	str	r0, [r3, #0]
 800b642:	1e43      	subs	r3, r0, #1
 800b644:	9300      	str	r3, [sp, #0]
 800b646:	e7dd      	b.n	800b604 <_dtoa_r+0xa4>
 800b648:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b64c:	aa12      	add	r2, sp, #72	; 0x48
 800b64e:	a913      	add	r1, sp, #76	; 0x4c
 800b650:	4620      	mov	r0, r4
 800b652:	f001 ff05 	bl	800d460 <__d2b>
 800b656:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b65a:	4683      	mov	fp, r0
 800b65c:	2d00      	cmp	r5, #0
 800b65e:	d07c      	beq.n	800b75a <_dtoa_r+0x1fa>
 800b660:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b662:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b666:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b66a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b66e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b672:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b676:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b67a:	4b7d      	ldr	r3, [pc, #500]	; (800b870 <_dtoa_r+0x310>)
 800b67c:	2200      	movs	r2, #0
 800b67e:	4630      	mov	r0, r6
 800b680:	4639      	mov	r1, r7
 800b682:	f7f4 fe29 	bl	80002d8 <__aeabi_dsub>
 800b686:	a36e      	add	r3, pc, #440	; (adr r3, 800b840 <_dtoa_r+0x2e0>)
 800b688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68c:	f7f4 ffdc 	bl	8000648 <__aeabi_dmul>
 800b690:	a36d      	add	r3, pc, #436	; (adr r3, 800b848 <_dtoa_r+0x2e8>)
 800b692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b696:	f7f4 fe21 	bl	80002dc <__adddf3>
 800b69a:	4606      	mov	r6, r0
 800b69c:	4628      	mov	r0, r5
 800b69e:	460f      	mov	r7, r1
 800b6a0:	f7f4 ff68 	bl	8000574 <__aeabi_i2d>
 800b6a4:	a36a      	add	r3, pc, #424	; (adr r3, 800b850 <_dtoa_r+0x2f0>)
 800b6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6aa:	f7f4 ffcd 	bl	8000648 <__aeabi_dmul>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	4639      	mov	r1, r7
 800b6b6:	f7f4 fe11 	bl	80002dc <__adddf3>
 800b6ba:	4606      	mov	r6, r0
 800b6bc:	460f      	mov	r7, r1
 800b6be:	f7f5 fa73 	bl	8000ba8 <__aeabi_d2iz>
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	4682      	mov	sl, r0
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	4639      	mov	r1, r7
 800b6cc:	f7f5 fa2e 	bl	8000b2c <__aeabi_dcmplt>
 800b6d0:	b148      	cbz	r0, 800b6e6 <_dtoa_r+0x186>
 800b6d2:	4650      	mov	r0, sl
 800b6d4:	f7f4 ff4e 	bl	8000574 <__aeabi_i2d>
 800b6d8:	4632      	mov	r2, r6
 800b6da:	463b      	mov	r3, r7
 800b6dc:	f7f5 fa1c 	bl	8000b18 <__aeabi_dcmpeq>
 800b6e0:	b908      	cbnz	r0, 800b6e6 <_dtoa_r+0x186>
 800b6e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6e6:	f1ba 0f16 	cmp.w	sl, #22
 800b6ea:	d854      	bhi.n	800b796 <_dtoa_r+0x236>
 800b6ec:	4b61      	ldr	r3, [pc, #388]	; (800b874 <_dtoa_r+0x314>)
 800b6ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b6fa:	f7f5 fa17 	bl	8000b2c <__aeabi_dcmplt>
 800b6fe:	2800      	cmp	r0, #0
 800b700:	d04b      	beq.n	800b79a <_dtoa_r+0x23a>
 800b702:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b706:	2300      	movs	r3, #0
 800b708:	930e      	str	r3, [sp, #56]	; 0x38
 800b70a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b70c:	1b5d      	subs	r5, r3, r5
 800b70e:	1e6b      	subs	r3, r5, #1
 800b710:	9304      	str	r3, [sp, #16]
 800b712:	bf43      	ittte	mi
 800b714:	2300      	movmi	r3, #0
 800b716:	f1c5 0801 	rsbmi	r8, r5, #1
 800b71a:	9304      	strmi	r3, [sp, #16]
 800b71c:	f04f 0800 	movpl.w	r8, #0
 800b720:	f1ba 0f00 	cmp.w	sl, #0
 800b724:	db3b      	blt.n	800b79e <_dtoa_r+0x23e>
 800b726:	9b04      	ldr	r3, [sp, #16]
 800b728:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b72c:	4453      	add	r3, sl
 800b72e:	9304      	str	r3, [sp, #16]
 800b730:	2300      	movs	r3, #0
 800b732:	9306      	str	r3, [sp, #24]
 800b734:	9b05      	ldr	r3, [sp, #20]
 800b736:	2b09      	cmp	r3, #9
 800b738:	d869      	bhi.n	800b80e <_dtoa_r+0x2ae>
 800b73a:	2b05      	cmp	r3, #5
 800b73c:	bfc4      	itt	gt
 800b73e:	3b04      	subgt	r3, #4
 800b740:	9305      	strgt	r3, [sp, #20]
 800b742:	9b05      	ldr	r3, [sp, #20]
 800b744:	f1a3 0302 	sub.w	r3, r3, #2
 800b748:	bfcc      	ite	gt
 800b74a:	2500      	movgt	r5, #0
 800b74c:	2501      	movle	r5, #1
 800b74e:	2b03      	cmp	r3, #3
 800b750:	d869      	bhi.n	800b826 <_dtoa_r+0x2c6>
 800b752:	e8df f003 	tbb	[pc, r3]
 800b756:	4e2c      	.short	0x4e2c
 800b758:	5a4c      	.short	0x5a4c
 800b75a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b75e:	441d      	add	r5, r3
 800b760:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b764:	2b20      	cmp	r3, #32
 800b766:	bfc1      	itttt	gt
 800b768:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b76c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b770:	fa09 f303 	lslgt.w	r3, r9, r3
 800b774:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b778:	bfda      	itte	le
 800b77a:	f1c3 0320 	rsble	r3, r3, #32
 800b77e:	fa06 f003 	lslle.w	r0, r6, r3
 800b782:	4318      	orrgt	r0, r3
 800b784:	f7f4 fee6 	bl	8000554 <__aeabi_ui2d>
 800b788:	2301      	movs	r3, #1
 800b78a:	4606      	mov	r6, r0
 800b78c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b790:	3d01      	subs	r5, #1
 800b792:	9310      	str	r3, [sp, #64]	; 0x40
 800b794:	e771      	b.n	800b67a <_dtoa_r+0x11a>
 800b796:	2301      	movs	r3, #1
 800b798:	e7b6      	b.n	800b708 <_dtoa_r+0x1a8>
 800b79a:	900e      	str	r0, [sp, #56]	; 0x38
 800b79c:	e7b5      	b.n	800b70a <_dtoa_r+0x1aa>
 800b79e:	f1ca 0300 	rsb	r3, sl, #0
 800b7a2:	9306      	str	r3, [sp, #24]
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	eba8 080a 	sub.w	r8, r8, sl
 800b7aa:	930d      	str	r3, [sp, #52]	; 0x34
 800b7ac:	e7c2      	b.n	800b734 <_dtoa_r+0x1d4>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	9308      	str	r3, [sp, #32]
 800b7b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	dc39      	bgt.n	800b82c <_dtoa_r+0x2cc>
 800b7b8:	f04f 0901 	mov.w	r9, #1
 800b7bc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7c0:	464b      	mov	r3, r9
 800b7c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b7c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	6042      	str	r2, [r0, #4]
 800b7cc:	2204      	movs	r2, #4
 800b7ce:	f102 0614 	add.w	r6, r2, #20
 800b7d2:	429e      	cmp	r6, r3
 800b7d4:	6841      	ldr	r1, [r0, #4]
 800b7d6:	d92f      	bls.n	800b838 <_dtoa_r+0x2d8>
 800b7d8:	4620      	mov	r0, r4
 800b7da:	f001 fa59 	bl	800cc90 <_Balloc>
 800b7de:	9000      	str	r0, [sp, #0]
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	d14b      	bne.n	800b87c <_dtoa_r+0x31c>
 800b7e4:	4b24      	ldr	r3, [pc, #144]	; (800b878 <_dtoa_r+0x318>)
 800b7e6:	4602      	mov	r2, r0
 800b7e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b7ec:	e6d1      	b.n	800b592 <_dtoa_r+0x32>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e7de      	b.n	800b7b0 <_dtoa_r+0x250>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	9308      	str	r3, [sp, #32]
 800b7f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7f8:	eb0a 0903 	add.w	r9, sl, r3
 800b7fc:	f109 0301 	add.w	r3, r9, #1
 800b800:	2b01      	cmp	r3, #1
 800b802:	9301      	str	r3, [sp, #4]
 800b804:	bfb8      	it	lt
 800b806:	2301      	movlt	r3, #1
 800b808:	e7dd      	b.n	800b7c6 <_dtoa_r+0x266>
 800b80a:	2301      	movs	r3, #1
 800b80c:	e7f2      	b.n	800b7f4 <_dtoa_r+0x294>
 800b80e:	2501      	movs	r5, #1
 800b810:	2300      	movs	r3, #0
 800b812:	9305      	str	r3, [sp, #20]
 800b814:	9508      	str	r5, [sp, #32]
 800b816:	f04f 39ff 	mov.w	r9, #4294967295
 800b81a:	2200      	movs	r2, #0
 800b81c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b820:	2312      	movs	r3, #18
 800b822:	9209      	str	r2, [sp, #36]	; 0x24
 800b824:	e7cf      	b.n	800b7c6 <_dtoa_r+0x266>
 800b826:	2301      	movs	r3, #1
 800b828:	9308      	str	r3, [sp, #32]
 800b82a:	e7f4      	b.n	800b816 <_dtoa_r+0x2b6>
 800b82c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b830:	f8cd 9004 	str.w	r9, [sp, #4]
 800b834:	464b      	mov	r3, r9
 800b836:	e7c6      	b.n	800b7c6 <_dtoa_r+0x266>
 800b838:	3101      	adds	r1, #1
 800b83a:	6041      	str	r1, [r0, #4]
 800b83c:	0052      	lsls	r2, r2, #1
 800b83e:	e7c6      	b.n	800b7ce <_dtoa_r+0x26e>
 800b840:	636f4361 	.word	0x636f4361
 800b844:	3fd287a7 	.word	0x3fd287a7
 800b848:	8b60c8b3 	.word	0x8b60c8b3
 800b84c:	3fc68a28 	.word	0x3fc68a28
 800b850:	509f79fb 	.word	0x509f79fb
 800b854:	3fd34413 	.word	0x3fd34413
 800b858:	0800f9ae 	.word	0x0800f9ae
 800b85c:	0800f9c5 	.word	0x0800f9c5
 800b860:	7ff00000 	.word	0x7ff00000
 800b864:	0800f9aa 	.word	0x0800f9aa
 800b868:	0800f9a1 	.word	0x0800f9a1
 800b86c:	0800f829 	.word	0x0800f829
 800b870:	3ff80000 	.word	0x3ff80000
 800b874:	0800fba0 	.word	0x0800fba0
 800b878:	0800fa24 	.word	0x0800fa24
 800b87c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b87e:	9a00      	ldr	r2, [sp, #0]
 800b880:	601a      	str	r2, [r3, #0]
 800b882:	9b01      	ldr	r3, [sp, #4]
 800b884:	2b0e      	cmp	r3, #14
 800b886:	f200 80ad 	bhi.w	800b9e4 <_dtoa_r+0x484>
 800b88a:	2d00      	cmp	r5, #0
 800b88c:	f000 80aa 	beq.w	800b9e4 <_dtoa_r+0x484>
 800b890:	f1ba 0f00 	cmp.w	sl, #0
 800b894:	dd36      	ble.n	800b904 <_dtoa_r+0x3a4>
 800b896:	4ac3      	ldr	r2, [pc, #780]	; (800bba4 <_dtoa_r+0x644>)
 800b898:	f00a 030f 	and.w	r3, sl, #15
 800b89c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b8a0:	ed93 7b00 	vldr	d7, [r3]
 800b8a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b8a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b8ac:	eeb0 8a47 	vmov.f32	s16, s14
 800b8b0:	eef0 8a67 	vmov.f32	s17, s15
 800b8b4:	d016      	beq.n	800b8e4 <_dtoa_r+0x384>
 800b8b6:	4bbc      	ldr	r3, [pc, #752]	; (800bba8 <_dtoa_r+0x648>)
 800b8b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b8bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8c0:	f7f4 ffec 	bl	800089c <__aeabi_ddiv>
 800b8c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8c8:	f007 070f 	and.w	r7, r7, #15
 800b8cc:	2503      	movs	r5, #3
 800b8ce:	4eb6      	ldr	r6, [pc, #728]	; (800bba8 <_dtoa_r+0x648>)
 800b8d0:	b957      	cbnz	r7, 800b8e8 <_dtoa_r+0x388>
 800b8d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8d6:	ec53 2b18 	vmov	r2, r3, d8
 800b8da:	f7f4 ffdf 	bl	800089c <__aeabi_ddiv>
 800b8de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8e2:	e029      	b.n	800b938 <_dtoa_r+0x3d8>
 800b8e4:	2502      	movs	r5, #2
 800b8e6:	e7f2      	b.n	800b8ce <_dtoa_r+0x36e>
 800b8e8:	07f9      	lsls	r1, r7, #31
 800b8ea:	d508      	bpl.n	800b8fe <_dtoa_r+0x39e>
 800b8ec:	ec51 0b18 	vmov	r0, r1, d8
 800b8f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b8f4:	f7f4 fea8 	bl	8000648 <__aeabi_dmul>
 800b8f8:	ec41 0b18 	vmov	d8, r0, r1
 800b8fc:	3501      	adds	r5, #1
 800b8fe:	107f      	asrs	r7, r7, #1
 800b900:	3608      	adds	r6, #8
 800b902:	e7e5      	b.n	800b8d0 <_dtoa_r+0x370>
 800b904:	f000 80a6 	beq.w	800ba54 <_dtoa_r+0x4f4>
 800b908:	f1ca 0600 	rsb	r6, sl, #0
 800b90c:	4ba5      	ldr	r3, [pc, #660]	; (800bba4 <_dtoa_r+0x644>)
 800b90e:	4fa6      	ldr	r7, [pc, #664]	; (800bba8 <_dtoa_r+0x648>)
 800b910:	f006 020f 	and.w	r2, r6, #15
 800b914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b920:	f7f4 fe92 	bl	8000648 <__aeabi_dmul>
 800b924:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b928:	1136      	asrs	r6, r6, #4
 800b92a:	2300      	movs	r3, #0
 800b92c:	2502      	movs	r5, #2
 800b92e:	2e00      	cmp	r6, #0
 800b930:	f040 8085 	bne.w	800ba3e <_dtoa_r+0x4de>
 800b934:	2b00      	cmp	r3, #0
 800b936:	d1d2      	bne.n	800b8de <_dtoa_r+0x37e>
 800b938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f000 808c 	beq.w	800ba58 <_dtoa_r+0x4f8>
 800b940:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b944:	4b99      	ldr	r3, [pc, #612]	; (800bbac <_dtoa_r+0x64c>)
 800b946:	2200      	movs	r2, #0
 800b948:	4630      	mov	r0, r6
 800b94a:	4639      	mov	r1, r7
 800b94c:	f7f5 f8ee 	bl	8000b2c <__aeabi_dcmplt>
 800b950:	2800      	cmp	r0, #0
 800b952:	f000 8081 	beq.w	800ba58 <_dtoa_r+0x4f8>
 800b956:	9b01      	ldr	r3, [sp, #4]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d07d      	beq.n	800ba58 <_dtoa_r+0x4f8>
 800b95c:	f1b9 0f00 	cmp.w	r9, #0
 800b960:	dd3c      	ble.n	800b9dc <_dtoa_r+0x47c>
 800b962:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b966:	9307      	str	r3, [sp, #28]
 800b968:	2200      	movs	r2, #0
 800b96a:	4b91      	ldr	r3, [pc, #580]	; (800bbb0 <_dtoa_r+0x650>)
 800b96c:	4630      	mov	r0, r6
 800b96e:	4639      	mov	r1, r7
 800b970:	f7f4 fe6a 	bl	8000648 <__aeabi_dmul>
 800b974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b978:	3501      	adds	r5, #1
 800b97a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b97e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b982:	4628      	mov	r0, r5
 800b984:	f7f4 fdf6 	bl	8000574 <__aeabi_i2d>
 800b988:	4632      	mov	r2, r6
 800b98a:	463b      	mov	r3, r7
 800b98c:	f7f4 fe5c 	bl	8000648 <__aeabi_dmul>
 800b990:	4b88      	ldr	r3, [pc, #544]	; (800bbb4 <_dtoa_r+0x654>)
 800b992:	2200      	movs	r2, #0
 800b994:	f7f4 fca2 	bl	80002dc <__adddf3>
 800b998:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b99c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9a0:	9303      	str	r3, [sp, #12]
 800b9a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d15c      	bne.n	800ba62 <_dtoa_r+0x502>
 800b9a8:	4b83      	ldr	r3, [pc, #524]	; (800bbb8 <_dtoa_r+0x658>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	f7f4 fc92 	bl	80002d8 <__aeabi_dsub>
 800b9b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9b8:	4606      	mov	r6, r0
 800b9ba:	460f      	mov	r7, r1
 800b9bc:	f7f5 f8d4 	bl	8000b68 <__aeabi_dcmpgt>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	f040 8296 	bne.w	800bef2 <_dtoa_r+0x992>
 800b9c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b9ca:	4630      	mov	r0, r6
 800b9cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b9d0:	4639      	mov	r1, r7
 800b9d2:	f7f5 f8ab 	bl	8000b2c <__aeabi_dcmplt>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	f040 8288 	bne.w	800beec <_dtoa_r+0x98c>
 800b9dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b9e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f2c0 8158 	blt.w	800bc9c <_dtoa_r+0x73c>
 800b9ec:	f1ba 0f0e 	cmp.w	sl, #14
 800b9f0:	f300 8154 	bgt.w	800bc9c <_dtoa_r+0x73c>
 800b9f4:	4b6b      	ldr	r3, [pc, #428]	; (800bba4 <_dtoa_r+0x644>)
 800b9f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b9fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f280 80e3 	bge.w	800bbcc <_dtoa_r+0x66c>
 800ba06:	9b01      	ldr	r3, [sp, #4]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f300 80df 	bgt.w	800bbcc <_dtoa_r+0x66c>
 800ba0e:	f040 826d 	bne.w	800beec <_dtoa_r+0x98c>
 800ba12:	4b69      	ldr	r3, [pc, #420]	; (800bbb8 <_dtoa_r+0x658>)
 800ba14:	2200      	movs	r2, #0
 800ba16:	4640      	mov	r0, r8
 800ba18:	4649      	mov	r1, r9
 800ba1a:	f7f4 fe15 	bl	8000648 <__aeabi_dmul>
 800ba1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba22:	f7f5 f897 	bl	8000b54 <__aeabi_dcmpge>
 800ba26:	9e01      	ldr	r6, [sp, #4]
 800ba28:	4637      	mov	r7, r6
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	f040 8243 	bne.w	800beb6 <_dtoa_r+0x956>
 800ba30:	9d00      	ldr	r5, [sp, #0]
 800ba32:	2331      	movs	r3, #49	; 0x31
 800ba34:	f805 3b01 	strb.w	r3, [r5], #1
 800ba38:	f10a 0a01 	add.w	sl, sl, #1
 800ba3c:	e23f      	b.n	800bebe <_dtoa_r+0x95e>
 800ba3e:	07f2      	lsls	r2, r6, #31
 800ba40:	d505      	bpl.n	800ba4e <_dtoa_r+0x4ee>
 800ba42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba46:	f7f4 fdff 	bl	8000648 <__aeabi_dmul>
 800ba4a:	3501      	adds	r5, #1
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	1076      	asrs	r6, r6, #1
 800ba50:	3708      	adds	r7, #8
 800ba52:	e76c      	b.n	800b92e <_dtoa_r+0x3ce>
 800ba54:	2502      	movs	r5, #2
 800ba56:	e76f      	b.n	800b938 <_dtoa_r+0x3d8>
 800ba58:	9b01      	ldr	r3, [sp, #4]
 800ba5a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ba5e:	930c      	str	r3, [sp, #48]	; 0x30
 800ba60:	e78d      	b.n	800b97e <_dtoa_r+0x41e>
 800ba62:	9900      	ldr	r1, [sp, #0]
 800ba64:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ba66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba68:	4b4e      	ldr	r3, [pc, #312]	; (800bba4 <_dtoa_r+0x644>)
 800ba6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba6e:	4401      	add	r1, r0
 800ba70:	9102      	str	r1, [sp, #8]
 800ba72:	9908      	ldr	r1, [sp, #32]
 800ba74:	eeb0 8a47 	vmov.f32	s16, s14
 800ba78:	eef0 8a67 	vmov.f32	s17, s15
 800ba7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ba84:	2900      	cmp	r1, #0
 800ba86:	d045      	beq.n	800bb14 <_dtoa_r+0x5b4>
 800ba88:	494c      	ldr	r1, [pc, #304]	; (800bbbc <_dtoa_r+0x65c>)
 800ba8a:	2000      	movs	r0, #0
 800ba8c:	f7f4 ff06 	bl	800089c <__aeabi_ddiv>
 800ba90:	ec53 2b18 	vmov	r2, r3, d8
 800ba94:	f7f4 fc20 	bl	80002d8 <__aeabi_dsub>
 800ba98:	9d00      	ldr	r5, [sp, #0]
 800ba9a:	ec41 0b18 	vmov	d8, r0, r1
 800ba9e:	4639      	mov	r1, r7
 800baa0:	4630      	mov	r0, r6
 800baa2:	f7f5 f881 	bl	8000ba8 <__aeabi_d2iz>
 800baa6:	900c      	str	r0, [sp, #48]	; 0x30
 800baa8:	f7f4 fd64 	bl	8000574 <__aeabi_i2d>
 800baac:	4602      	mov	r2, r0
 800baae:	460b      	mov	r3, r1
 800bab0:	4630      	mov	r0, r6
 800bab2:	4639      	mov	r1, r7
 800bab4:	f7f4 fc10 	bl	80002d8 <__aeabi_dsub>
 800bab8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baba:	3330      	adds	r3, #48	; 0x30
 800babc:	f805 3b01 	strb.w	r3, [r5], #1
 800bac0:	ec53 2b18 	vmov	r2, r3, d8
 800bac4:	4606      	mov	r6, r0
 800bac6:	460f      	mov	r7, r1
 800bac8:	f7f5 f830 	bl	8000b2c <__aeabi_dcmplt>
 800bacc:	2800      	cmp	r0, #0
 800bace:	d165      	bne.n	800bb9c <_dtoa_r+0x63c>
 800bad0:	4632      	mov	r2, r6
 800bad2:	463b      	mov	r3, r7
 800bad4:	4935      	ldr	r1, [pc, #212]	; (800bbac <_dtoa_r+0x64c>)
 800bad6:	2000      	movs	r0, #0
 800bad8:	f7f4 fbfe 	bl	80002d8 <__aeabi_dsub>
 800badc:	ec53 2b18 	vmov	r2, r3, d8
 800bae0:	f7f5 f824 	bl	8000b2c <__aeabi_dcmplt>
 800bae4:	2800      	cmp	r0, #0
 800bae6:	f040 80b9 	bne.w	800bc5c <_dtoa_r+0x6fc>
 800baea:	9b02      	ldr	r3, [sp, #8]
 800baec:	429d      	cmp	r5, r3
 800baee:	f43f af75 	beq.w	800b9dc <_dtoa_r+0x47c>
 800baf2:	4b2f      	ldr	r3, [pc, #188]	; (800bbb0 <_dtoa_r+0x650>)
 800baf4:	ec51 0b18 	vmov	r0, r1, d8
 800baf8:	2200      	movs	r2, #0
 800bafa:	f7f4 fda5 	bl	8000648 <__aeabi_dmul>
 800bafe:	4b2c      	ldr	r3, [pc, #176]	; (800bbb0 <_dtoa_r+0x650>)
 800bb00:	ec41 0b18 	vmov	d8, r0, r1
 800bb04:	2200      	movs	r2, #0
 800bb06:	4630      	mov	r0, r6
 800bb08:	4639      	mov	r1, r7
 800bb0a:	f7f4 fd9d 	bl	8000648 <__aeabi_dmul>
 800bb0e:	4606      	mov	r6, r0
 800bb10:	460f      	mov	r7, r1
 800bb12:	e7c4      	b.n	800ba9e <_dtoa_r+0x53e>
 800bb14:	ec51 0b17 	vmov	r0, r1, d7
 800bb18:	f7f4 fd96 	bl	8000648 <__aeabi_dmul>
 800bb1c:	9b02      	ldr	r3, [sp, #8]
 800bb1e:	9d00      	ldr	r5, [sp, #0]
 800bb20:	930c      	str	r3, [sp, #48]	; 0x30
 800bb22:	ec41 0b18 	vmov	d8, r0, r1
 800bb26:	4639      	mov	r1, r7
 800bb28:	4630      	mov	r0, r6
 800bb2a:	f7f5 f83d 	bl	8000ba8 <__aeabi_d2iz>
 800bb2e:	9011      	str	r0, [sp, #68]	; 0x44
 800bb30:	f7f4 fd20 	bl	8000574 <__aeabi_i2d>
 800bb34:	4602      	mov	r2, r0
 800bb36:	460b      	mov	r3, r1
 800bb38:	4630      	mov	r0, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	f7f4 fbcc 	bl	80002d8 <__aeabi_dsub>
 800bb40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb42:	3330      	adds	r3, #48	; 0x30
 800bb44:	f805 3b01 	strb.w	r3, [r5], #1
 800bb48:	9b02      	ldr	r3, [sp, #8]
 800bb4a:	429d      	cmp	r5, r3
 800bb4c:	4606      	mov	r6, r0
 800bb4e:	460f      	mov	r7, r1
 800bb50:	f04f 0200 	mov.w	r2, #0
 800bb54:	d134      	bne.n	800bbc0 <_dtoa_r+0x660>
 800bb56:	4b19      	ldr	r3, [pc, #100]	; (800bbbc <_dtoa_r+0x65c>)
 800bb58:	ec51 0b18 	vmov	r0, r1, d8
 800bb5c:	f7f4 fbbe 	bl	80002dc <__adddf3>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	4630      	mov	r0, r6
 800bb66:	4639      	mov	r1, r7
 800bb68:	f7f4 fffe 	bl	8000b68 <__aeabi_dcmpgt>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d175      	bne.n	800bc5c <_dtoa_r+0x6fc>
 800bb70:	ec53 2b18 	vmov	r2, r3, d8
 800bb74:	4911      	ldr	r1, [pc, #68]	; (800bbbc <_dtoa_r+0x65c>)
 800bb76:	2000      	movs	r0, #0
 800bb78:	f7f4 fbae 	bl	80002d8 <__aeabi_dsub>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	460b      	mov	r3, r1
 800bb80:	4630      	mov	r0, r6
 800bb82:	4639      	mov	r1, r7
 800bb84:	f7f4 ffd2 	bl	8000b2c <__aeabi_dcmplt>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	f43f af27 	beq.w	800b9dc <_dtoa_r+0x47c>
 800bb8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb90:	1e6b      	subs	r3, r5, #1
 800bb92:	930c      	str	r3, [sp, #48]	; 0x30
 800bb94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bb98:	2b30      	cmp	r3, #48	; 0x30
 800bb9a:	d0f8      	beq.n	800bb8e <_dtoa_r+0x62e>
 800bb9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bba0:	e04a      	b.n	800bc38 <_dtoa_r+0x6d8>
 800bba2:	bf00      	nop
 800bba4:	0800fba0 	.word	0x0800fba0
 800bba8:	0800fb78 	.word	0x0800fb78
 800bbac:	3ff00000 	.word	0x3ff00000
 800bbb0:	40240000 	.word	0x40240000
 800bbb4:	401c0000 	.word	0x401c0000
 800bbb8:	40140000 	.word	0x40140000
 800bbbc:	3fe00000 	.word	0x3fe00000
 800bbc0:	4baf      	ldr	r3, [pc, #700]	; (800be80 <_dtoa_r+0x920>)
 800bbc2:	f7f4 fd41 	bl	8000648 <__aeabi_dmul>
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	460f      	mov	r7, r1
 800bbca:	e7ac      	b.n	800bb26 <_dtoa_r+0x5c6>
 800bbcc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bbd0:	9d00      	ldr	r5, [sp, #0]
 800bbd2:	4642      	mov	r2, r8
 800bbd4:	464b      	mov	r3, r9
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	4639      	mov	r1, r7
 800bbda:	f7f4 fe5f 	bl	800089c <__aeabi_ddiv>
 800bbde:	f7f4 ffe3 	bl	8000ba8 <__aeabi_d2iz>
 800bbe2:	9002      	str	r0, [sp, #8]
 800bbe4:	f7f4 fcc6 	bl	8000574 <__aeabi_i2d>
 800bbe8:	4642      	mov	r2, r8
 800bbea:	464b      	mov	r3, r9
 800bbec:	f7f4 fd2c 	bl	8000648 <__aeabi_dmul>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	4639      	mov	r1, r7
 800bbf8:	f7f4 fb6e 	bl	80002d8 <__aeabi_dsub>
 800bbfc:	9e02      	ldr	r6, [sp, #8]
 800bbfe:	9f01      	ldr	r7, [sp, #4]
 800bc00:	3630      	adds	r6, #48	; 0x30
 800bc02:	f805 6b01 	strb.w	r6, [r5], #1
 800bc06:	9e00      	ldr	r6, [sp, #0]
 800bc08:	1bae      	subs	r6, r5, r6
 800bc0a:	42b7      	cmp	r7, r6
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	d137      	bne.n	800bc82 <_dtoa_r+0x722>
 800bc12:	f7f4 fb63 	bl	80002dc <__adddf3>
 800bc16:	4642      	mov	r2, r8
 800bc18:	464b      	mov	r3, r9
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	460f      	mov	r7, r1
 800bc1e:	f7f4 ffa3 	bl	8000b68 <__aeabi_dcmpgt>
 800bc22:	b9c8      	cbnz	r0, 800bc58 <_dtoa_r+0x6f8>
 800bc24:	4642      	mov	r2, r8
 800bc26:	464b      	mov	r3, r9
 800bc28:	4630      	mov	r0, r6
 800bc2a:	4639      	mov	r1, r7
 800bc2c:	f7f4 ff74 	bl	8000b18 <__aeabi_dcmpeq>
 800bc30:	b110      	cbz	r0, 800bc38 <_dtoa_r+0x6d8>
 800bc32:	9b02      	ldr	r3, [sp, #8]
 800bc34:	07d9      	lsls	r1, r3, #31
 800bc36:	d40f      	bmi.n	800bc58 <_dtoa_r+0x6f8>
 800bc38:	4620      	mov	r0, r4
 800bc3a:	4659      	mov	r1, fp
 800bc3c:	f001 f868 	bl	800cd10 <_Bfree>
 800bc40:	2300      	movs	r3, #0
 800bc42:	702b      	strb	r3, [r5, #0]
 800bc44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc46:	f10a 0001 	add.w	r0, sl, #1
 800bc4a:	6018      	str	r0, [r3, #0]
 800bc4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f43f acd8 	beq.w	800b604 <_dtoa_r+0xa4>
 800bc54:	601d      	str	r5, [r3, #0]
 800bc56:	e4d5      	b.n	800b604 <_dtoa_r+0xa4>
 800bc58:	f8cd a01c 	str.w	sl, [sp, #28]
 800bc5c:	462b      	mov	r3, r5
 800bc5e:	461d      	mov	r5, r3
 800bc60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc64:	2a39      	cmp	r2, #57	; 0x39
 800bc66:	d108      	bne.n	800bc7a <_dtoa_r+0x71a>
 800bc68:	9a00      	ldr	r2, [sp, #0]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d1f7      	bne.n	800bc5e <_dtoa_r+0x6fe>
 800bc6e:	9a07      	ldr	r2, [sp, #28]
 800bc70:	9900      	ldr	r1, [sp, #0]
 800bc72:	3201      	adds	r2, #1
 800bc74:	9207      	str	r2, [sp, #28]
 800bc76:	2230      	movs	r2, #48	; 0x30
 800bc78:	700a      	strb	r2, [r1, #0]
 800bc7a:	781a      	ldrb	r2, [r3, #0]
 800bc7c:	3201      	adds	r2, #1
 800bc7e:	701a      	strb	r2, [r3, #0]
 800bc80:	e78c      	b.n	800bb9c <_dtoa_r+0x63c>
 800bc82:	4b7f      	ldr	r3, [pc, #508]	; (800be80 <_dtoa_r+0x920>)
 800bc84:	2200      	movs	r2, #0
 800bc86:	f7f4 fcdf 	bl	8000648 <__aeabi_dmul>
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	4606      	mov	r6, r0
 800bc90:	460f      	mov	r7, r1
 800bc92:	f7f4 ff41 	bl	8000b18 <__aeabi_dcmpeq>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	d09b      	beq.n	800bbd2 <_dtoa_r+0x672>
 800bc9a:	e7cd      	b.n	800bc38 <_dtoa_r+0x6d8>
 800bc9c:	9a08      	ldr	r2, [sp, #32]
 800bc9e:	2a00      	cmp	r2, #0
 800bca0:	f000 80c4 	beq.w	800be2c <_dtoa_r+0x8cc>
 800bca4:	9a05      	ldr	r2, [sp, #20]
 800bca6:	2a01      	cmp	r2, #1
 800bca8:	f300 80a8 	bgt.w	800bdfc <_dtoa_r+0x89c>
 800bcac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bcae:	2a00      	cmp	r2, #0
 800bcb0:	f000 80a0 	beq.w	800bdf4 <_dtoa_r+0x894>
 800bcb4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bcb8:	9e06      	ldr	r6, [sp, #24]
 800bcba:	4645      	mov	r5, r8
 800bcbc:	9a04      	ldr	r2, [sp, #16]
 800bcbe:	2101      	movs	r1, #1
 800bcc0:	441a      	add	r2, r3
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	4498      	add	r8, r3
 800bcc6:	9204      	str	r2, [sp, #16]
 800bcc8:	f001 f928 	bl	800cf1c <__i2b>
 800bccc:	4607      	mov	r7, r0
 800bcce:	2d00      	cmp	r5, #0
 800bcd0:	dd0b      	ble.n	800bcea <_dtoa_r+0x78a>
 800bcd2:	9b04      	ldr	r3, [sp, #16]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	dd08      	ble.n	800bcea <_dtoa_r+0x78a>
 800bcd8:	42ab      	cmp	r3, r5
 800bcda:	9a04      	ldr	r2, [sp, #16]
 800bcdc:	bfa8      	it	ge
 800bcde:	462b      	movge	r3, r5
 800bce0:	eba8 0803 	sub.w	r8, r8, r3
 800bce4:	1aed      	subs	r5, r5, r3
 800bce6:	1ad3      	subs	r3, r2, r3
 800bce8:	9304      	str	r3, [sp, #16]
 800bcea:	9b06      	ldr	r3, [sp, #24]
 800bcec:	b1fb      	cbz	r3, 800bd2e <_dtoa_r+0x7ce>
 800bcee:	9b08      	ldr	r3, [sp, #32]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f000 809f 	beq.w	800be34 <_dtoa_r+0x8d4>
 800bcf6:	2e00      	cmp	r6, #0
 800bcf8:	dd11      	ble.n	800bd1e <_dtoa_r+0x7be>
 800bcfa:	4639      	mov	r1, r7
 800bcfc:	4632      	mov	r2, r6
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f001 f9c8 	bl	800d094 <__pow5mult>
 800bd04:	465a      	mov	r2, fp
 800bd06:	4601      	mov	r1, r0
 800bd08:	4607      	mov	r7, r0
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f001 f91c 	bl	800cf48 <__multiply>
 800bd10:	4659      	mov	r1, fp
 800bd12:	9007      	str	r0, [sp, #28]
 800bd14:	4620      	mov	r0, r4
 800bd16:	f000 fffb 	bl	800cd10 <_Bfree>
 800bd1a:	9b07      	ldr	r3, [sp, #28]
 800bd1c:	469b      	mov	fp, r3
 800bd1e:	9b06      	ldr	r3, [sp, #24]
 800bd20:	1b9a      	subs	r2, r3, r6
 800bd22:	d004      	beq.n	800bd2e <_dtoa_r+0x7ce>
 800bd24:	4659      	mov	r1, fp
 800bd26:	4620      	mov	r0, r4
 800bd28:	f001 f9b4 	bl	800d094 <__pow5mult>
 800bd2c:	4683      	mov	fp, r0
 800bd2e:	2101      	movs	r1, #1
 800bd30:	4620      	mov	r0, r4
 800bd32:	f001 f8f3 	bl	800cf1c <__i2b>
 800bd36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	4606      	mov	r6, r0
 800bd3c:	dd7c      	ble.n	800be38 <_dtoa_r+0x8d8>
 800bd3e:	461a      	mov	r2, r3
 800bd40:	4601      	mov	r1, r0
 800bd42:	4620      	mov	r0, r4
 800bd44:	f001 f9a6 	bl	800d094 <__pow5mult>
 800bd48:	9b05      	ldr	r3, [sp, #20]
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	4606      	mov	r6, r0
 800bd4e:	dd76      	ble.n	800be3e <_dtoa_r+0x8de>
 800bd50:	2300      	movs	r3, #0
 800bd52:	9306      	str	r3, [sp, #24]
 800bd54:	6933      	ldr	r3, [r6, #16]
 800bd56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd5a:	6918      	ldr	r0, [r3, #16]
 800bd5c:	f001 f88e 	bl	800ce7c <__hi0bits>
 800bd60:	f1c0 0020 	rsb	r0, r0, #32
 800bd64:	9b04      	ldr	r3, [sp, #16]
 800bd66:	4418      	add	r0, r3
 800bd68:	f010 001f 	ands.w	r0, r0, #31
 800bd6c:	f000 8086 	beq.w	800be7c <_dtoa_r+0x91c>
 800bd70:	f1c0 0320 	rsb	r3, r0, #32
 800bd74:	2b04      	cmp	r3, #4
 800bd76:	dd7f      	ble.n	800be78 <_dtoa_r+0x918>
 800bd78:	f1c0 001c 	rsb	r0, r0, #28
 800bd7c:	9b04      	ldr	r3, [sp, #16]
 800bd7e:	4403      	add	r3, r0
 800bd80:	4480      	add	r8, r0
 800bd82:	4405      	add	r5, r0
 800bd84:	9304      	str	r3, [sp, #16]
 800bd86:	f1b8 0f00 	cmp.w	r8, #0
 800bd8a:	dd05      	ble.n	800bd98 <_dtoa_r+0x838>
 800bd8c:	4659      	mov	r1, fp
 800bd8e:	4642      	mov	r2, r8
 800bd90:	4620      	mov	r0, r4
 800bd92:	f001 f9d9 	bl	800d148 <__lshift>
 800bd96:	4683      	mov	fp, r0
 800bd98:	9b04      	ldr	r3, [sp, #16]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	dd05      	ble.n	800bdaa <_dtoa_r+0x84a>
 800bd9e:	4631      	mov	r1, r6
 800bda0:	461a      	mov	r2, r3
 800bda2:	4620      	mov	r0, r4
 800bda4:	f001 f9d0 	bl	800d148 <__lshift>
 800bda8:	4606      	mov	r6, r0
 800bdaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d069      	beq.n	800be84 <_dtoa_r+0x924>
 800bdb0:	4631      	mov	r1, r6
 800bdb2:	4658      	mov	r0, fp
 800bdb4:	f001 fa34 	bl	800d220 <__mcmp>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	da63      	bge.n	800be84 <_dtoa_r+0x924>
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4659      	mov	r1, fp
 800bdc0:	220a      	movs	r2, #10
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	f000 ffc6 	bl	800cd54 <__multadd>
 800bdc8:	9b08      	ldr	r3, [sp, #32]
 800bdca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdce:	4683      	mov	fp, r0
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f000 818f 	beq.w	800c0f4 <_dtoa_r+0xb94>
 800bdd6:	4639      	mov	r1, r7
 800bdd8:	2300      	movs	r3, #0
 800bdda:	220a      	movs	r2, #10
 800bddc:	4620      	mov	r0, r4
 800bdde:	f000 ffb9 	bl	800cd54 <__multadd>
 800bde2:	f1b9 0f00 	cmp.w	r9, #0
 800bde6:	4607      	mov	r7, r0
 800bde8:	f300 808e 	bgt.w	800bf08 <_dtoa_r+0x9a8>
 800bdec:	9b05      	ldr	r3, [sp, #20]
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	dc50      	bgt.n	800be94 <_dtoa_r+0x934>
 800bdf2:	e089      	b.n	800bf08 <_dtoa_r+0x9a8>
 800bdf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bdf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bdfa:	e75d      	b.n	800bcb8 <_dtoa_r+0x758>
 800bdfc:	9b01      	ldr	r3, [sp, #4]
 800bdfe:	1e5e      	subs	r6, r3, #1
 800be00:	9b06      	ldr	r3, [sp, #24]
 800be02:	42b3      	cmp	r3, r6
 800be04:	bfbf      	itttt	lt
 800be06:	9b06      	ldrlt	r3, [sp, #24]
 800be08:	9606      	strlt	r6, [sp, #24]
 800be0a:	1af2      	sublt	r2, r6, r3
 800be0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800be0e:	bfb6      	itet	lt
 800be10:	189b      	addlt	r3, r3, r2
 800be12:	1b9e      	subge	r6, r3, r6
 800be14:	930d      	strlt	r3, [sp, #52]	; 0x34
 800be16:	9b01      	ldr	r3, [sp, #4]
 800be18:	bfb8      	it	lt
 800be1a:	2600      	movlt	r6, #0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	bfb5      	itete	lt
 800be20:	eba8 0503 	sublt.w	r5, r8, r3
 800be24:	9b01      	ldrge	r3, [sp, #4]
 800be26:	2300      	movlt	r3, #0
 800be28:	4645      	movge	r5, r8
 800be2a:	e747      	b.n	800bcbc <_dtoa_r+0x75c>
 800be2c:	9e06      	ldr	r6, [sp, #24]
 800be2e:	9f08      	ldr	r7, [sp, #32]
 800be30:	4645      	mov	r5, r8
 800be32:	e74c      	b.n	800bcce <_dtoa_r+0x76e>
 800be34:	9a06      	ldr	r2, [sp, #24]
 800be36:	e775      	b.n	800bd24 <_dtoa_r+0x7c4>
 800be38:	9b05      	ldr	r3, [sp, #20]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	dc18      	bgt.n	800be70 <_dtoa_r+0x910>
 800be3e:	9b02      	ldr	r3, [sp, #8]
 800be40:	b9b3      	cbnz	r3, 800be70 <_dtoa_r+0x910>
 800be42:	9b03      	ldr	r3, [sp, #12]
 800be44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be48:	b9a3      	cbnz	r3, 800be74 <_dtoa_r+0x914>
 800be4a:	9b03      	ldr	r3, [sp, #12]
 800be4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800be50:	0d1b      	lsrs	r3, r3, #20
 800be52:	051b      	lsls	r3, r3, #20
 800be54:	b12b      	cbz	r3, 800be62 <_dtoa_r+0x902>
 800be56:	9b04      	ldr	r3, [sp, #16]
 800be58:	3301      	adds	r3, #1
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	f108 0801 	add.w	r8, r8, #1
 800be60:	2301      	movs	r3, #1
 800be62:	9306      	str	r3, [sp, #24]
 800be64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be66:	2b00      	cmp	r3, #0
 800be68:	f47f af74 	bne.w	800bd54 <_dtoa_r+0x7f4>
 800be6c:	2001      	movs	r0, #1
 800be6e:	e779      	b.n	800bd64 <_dtoa_r+0x804>
 800be70:	2300      	movs	r3, #0
 800be72:	e7f6      	b.n	800be62 <_dtoa_r+0x902>
 800be74:	9b02      	ldr	r3, [sp, #8]
 800be76:	e7f4      	b.n	800be62 <_dtoa_r+0x902>
 800be78:	d085      	beq.n	800bd86 <_dtoa_r+0x826>
 800be7a:	4618      	mov	r0, r3
 800be7c:	301c      	adds	r0, #28
 800be7e:	e77d      	b.n	800bd7c <_dtoa_r+0x81c>
 800be80:	40240000 	.word	0x40240000
 800be84:	9b01      	ldr	r3, [sp, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	dc38      	bgt.n	800befc <_dtoa_r+0x99c>
 800be8a:	9b05      	ldr	r3, [sp, #20]
 800be8c:	2b02      	cmp	r3, #2
 800be8e:	dd35      	ble.n	800befc <_dtoa_r+0x99c>
 800be90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800be94:	f1b9 0f00 	cmp.w	r9, #0
 800be98:	d10d      	bne.n	800beb6 <_dtoa_r+0x956>
 800be9a:	4631      	mov	r1, r6
 800be9c:	464b      	mov	r3, r9
 800be9e:	2205      	movs	r2, #5
 800bea0:	4620      	mov	r0, r4
 800bea2:	f000 ff57 	bl	800cd54 <__multadd>
 800bea6:	4601      	mov	r1, r0
 800bea8:	4606      	mov	r6, r0
 800beaa:	4658      	mov	r0, fp
 800beac:	f001 f9b8 	bl	800d220 <__mcmp>
 800beb0:	2800      	cmp	r0, #0
 800beb2:	f73f adbd 	bgt.w	800ba30 <_dtoa_r+0x4d0>
 800beb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb8:	9d00      	ldr	r5, [sp, #0]
 800beba:	ea6f 0a03 	mvn.w	sl, r3
 800bebe:	f04f 0800 	mov.w	r8, #0
 800bec2:	4631      	mov	r1, r6
 800bec4:	4620      	mov	r0, r4
 800bec6:	f000 ff23 	bl	800cd10 <_Bfree>
 800beca:	2f00      	cmp	r7, #0
 800becc:	f43f aeb4 	beq.w	800bc38 <_dtoa_r+0x6d8>
 800bed0:	f1b8 0f00 	cmp.w	r8, #0
 800bed4:	d005      	beq.n	800bee2 <_dtoa_r+0x982>
 800bed6:	45b8      	cmp	r8, r7
 800bed8:	d003      	beq.n	800bee2 <_dtoa_r+0x982>
 800beda:	4641      	mov	r1, r8
 800bedc:	4620      	mov	r0, r4
 800bede:	f000 ff17 	bl	800cd10 <_Bfree>
 800bee2:	4639      	mov	r1, r7
 800bee4:	4620      	mov	r0, r4
 800bee6:	f000 ff13 	bl	800cd10 <_Bfree>
 800beea:	e6a5      	b.n	800bc38 <_dtoa_r+0x6d8>
 800beec:	2600      	movs	r6, #0
 800beee:	4637      	mov	r7, r6
 800bef0:	e7e1      	b.n	800beb6 <_dtoa_r+0x956>
 800bef2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bef4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bef8:	4637      	mov	r7, r6
 800befa:	e599      	b.n	800ba30 <_dtoa_r+0x4d0>
 800befc:	9b08      	ldr	r3, [sp, #32]
 800befe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	f000 80fd 	beq.w	800c102 <_dtoa_r+0xba2>
 800bf08:	2d00      	cmp	r5, #0
 800bf0a:	dd05      	ble.n	800bf18 <_dtoa_r+0x9b8>
 800bf0c:	4639      	mov	r1, r7
 800bf0e:	462a      	mov	r2, r5
 800bf10:	4620      	mov	r0, r4
 800bf12:	f001 f919 	bl	800d148 <__lshift>
 800bf16:	4607      	mov	r7, r0
 800bf18:	9b06      	ldr	r3, [sp, #24]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d05c      	beq.n	800bfd8 <_dtoa_r+0xa78>
 800bf1e:	6879      	ldr	r1, [r7, #4]
 800bf20:	4620      	mov	r0, r4
 800bf22:	f000 feb5 	bl	800cc90 <_Balloc>
 800bf26:	4605      	mov	r5, r0
 800bf28:	b928      	cbnz	r0, 800bf36 <_dtoa_r+0x9d6>
 800bf2a:	4b80      	ldr	r3, [pc, #512]	; (800c12c <_dtoa_r+0xbcc>)
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf32:	f7ff bb2e 	b.w	800b592 <_dtoa_r+0x32>
 800bf36:	693a      	ldr	r2, [r7, #16]
 800bf38:	3202      	adds	r2, #2
 800bf3a:	0092      	lsls	r2, r2, #2
 800bf3c:	f107 010c 	add.w	r1, r7, #12
 800bf40:	300c      	adds	r0, #12
 800bf42:	f7fd fdc3 	bl	8009acc <memcpy>
 800bf46:	2201      	movs	r2, #1
 800bf48:	4629      	mov	r1, r5
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	f001 f8fc 	bl	800d148 <__lshift>
 800bf50:	9b00      	ldr	r3, [sp, #0]
 800bf52:	3301      	adds	r3, #1
 800bf54:	9301      	str	r3, [sp, #4]
 800bf56:	9b00      	ldr	r3, [sp, #0]
 800bf58:	444b      	add	r3, r9
 800bf5a:	9307      	str	r3, [sp, #28]
 800bf5c:	9b02      	ldr	r3, [sp, #8]
 800bf5e:	f003 0301 	and.w	r3, r3, #1
 800bf62:	46b8      	mov	r8, r7
 800bf64:	9306      	str	r3, [sp, #24]
 800bf66:	4607      	mov	r7, r0
 800bf68:	9b01      	ldr	r3, [sp, #4]
 800bf6a:	4631      	mov	r1, r6
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	4658      	mov	r0, fp
 800bf70:	9302      	str	r3, [sp, #8]
 800bf72:	f7ff fa69 	bl	800b448 <quorem>
 800bf76:	4603      	mov	r3, r0
 800bf78:	3330      	adds	r3, #48	; 0x30
 800bf7a:	9004      	str	r0, [sp, #16]
 800bf7c:	4641      	mov	r1, r8
 800bf7e:	4658      	mov	r0, fp
 800bf80:	9308      	str	r3, [sp, #32]
 800bf82:	f001 f94d 	bl	800d220 <__mcmp>
 800bf86:	463a      	mov	r2, r7
 800bf88:	4681      	mov	r9, r0
 800bf8a:	4631      	mov	r1, r6
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	f001 f963 	bl	800d258 <__mdiff>
 800bf92:	68c2      	ldr	r2, [r0, #12]
 800bf94:	9b08      	ldr	r3, [sp, #32]
 800bf96:	4605      	mov	r5, r0
 800bf98:	bb02      	cbnz	r2, 800bfdc <_dtoa_r+0xa7c>
 800bf9a:	4601      	mov	r1, r0
 800bf9c:	4658      	mov	r0, fp
 800bf9e:	f001 f93f 	bl	800d220 <__mcmp>
 800bfa2:	9b08      	ldr	r3, [sp, #32]
 800bfa4:	4602      	mov	r2, r0
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bfae:	f000 feaf 	bl	800cd10 <_Bfree>
 800bfb2:	9b05      	ldr	r3, [sp, #20]
 800bfb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bfb6:	9d01      	ldr	r5, [sp, #4]
 800bfb8:	ea43 0102 	orr.w	r1, r3, r2
 800bfbc:	9b06      	ldr	r3, [sp, #24]
 800bfbe:	430b      	orrs	r3, r1
 800bfc0:	9b08      	ldr	r3, [sp, #32]
 800bfc2:	d10d      	bne.n	800bfe0 <_dtoa_r+0xa80>
 800bfc4:	2b39      	cmp	r3, #57	; 0x39
 800bfc6:	d029      	beq.n	800c01c <_dtoa_r+0xabc>
 800bfc8:	f1b9 0f00 	cmp.w	r9, #0
 800bfcc:	dd01      	ble.n	800bfd2 <_dtoa_r+0xa72>
 800bfce:	9b04      	ldr	r3, [sp, #16]
 800bfd0:	3331      	adds	r3, #49	; 0x31
 800bfd2:	9a02      	ldr	r2, [sp, #8]
 800bfd4:	7013      	strb	r3, [r2, #0]
 800bfd6:	e774      	b.n	800bec2 <_dtoa_r+0x962>
 800bfd8:	4638      	mov	r0, r7
 800bfda:	e7b9      	b.n	800bf50 <_dtoa_r+0x9f0>
 800bfdc:	2201      	movs	r2, #1
 800bfde:	e7e2      	b.n	800bfa6 <_dtoa_r+0xa46>
 800bfe0:	f1b9 0f00 	cmp.w	r9, #0
 800bfe4:	db06      	blt.n	800bff4 <_dtoa_r+0xa94>
 800bfe6:	9905      	ldr	r1, [sp, #20]
 800bfe8:	ea41 0909 	orr.w	r9, r1, r9
 800bfec:	9906      	ldr	r1, [sp, #24]
 800bfee:	ea59 0101 	orrs.w	r1, r9, r1
 800bff2:	d120      	bne.n	800c036 <_dtoa_r+0xad6>
 800bff4:	2a00      	cmp	r2, #0
 800bff6:	ddec      	ble.n	800bfd2 <_dtoa_r+0xa72>
 800bff8:	4659      	mov	r1, fp
 800bffa:	2201      	movs	r2, #1
 800bffc:	4620      	mov	r0, r4
 800bffe:	9301      	str	r3, [sp, #4]
 800c000:	f001 f8a2 	bl	800d148 <__lshift>
 800c004:	4631      	mov	r1, r6
 800c006:	4683      	mov	fp, r0
 800c008:	f001 f90a 	bl	800d220 <__mcmp>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	9b01      	ldr	r3, [sp, #4]
 800c010:	dc02      	bgt.n	800c018 <_dtoa_r+0xab8>
 800c012:	d1de      	bne.n	800bfd2 <_dtoa_r+0xa72>
 800c014:	07da      	lsls	r2, r3, #31
 800c016:	d5dc      	bpl.n	800bfd2 <_dtoa_r+0xa72>
 800c018:	2b39      	cmp	r3, #57	; 0x39
 800c01a:	d1d8      	bne.n	800bfce <_dtoa_r+0xa6e>
 800c01c:	9a02      	ldr	r2, [sp, #8]
 800c01e:	2339      	movs	r3, #57	; 0x39
 800c020:	7013      	strb	r3, [r2, #0]
 800c022:	462b      	mov	r3, r5
 800c024:	461d      	mov	r5, r3
 800c026:	3b01      	subs	r3, #1
 800c028:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c02c:	2a39      	cmp	r2, #57	; 0x39
 800c02e:	d050      	beq.n	800c0d2 <_dtoa_r+0xb72>
 800c030:	3201      	adds	r2, #1
 800c032:	701a      	strb	r2, [r3, #0]
 800c034:	e745      	b.n	800bec2 <_dtoa_r+0x962>
 800c036:	2a00      	cmp	r2, #0
 800c038:	dd03      	ble.n	800c042 <_dtoa_r+0xae2>
 800c03a:	2b39      	cmp	r3, #57	; 0x39
 800c03c:	d0ee      	beq.n	800c01c <_dtoa_r+0xabc>
 800c03e:	3301      	adds	r3, #1
 800c040:	e7c7      	b.n	800bfd2 <_dtoa_r+0xa72>
 800c042:	9a01      	ldr	r2, [sp, #4]
 800c044:	9907      	ldr	r1, [sp, #28]
 800c046:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c04a:	428a      	cmp	r2, r1
 800c04c:	d02a      	beq.n	800c0a4 <_dtoa_r+0xb44>
 800c04e:	4659      	mov	r1, fp
 800c050:	2300      	movs	r3, #0
 800c052:	220a      	movs	r2, #10
 800c054:	4620      	mov	r0, r4
 800c056:	f000 fe7d 	bl	800cd54 <__multadd>
 800c05a:	45b8      	cmp	r8, r7
 800c05c:	4683      	mov	fp, r0
 800c05e:	f04f 0300 	mov.w	r3, #0
 800c062:	f04f 020a 	mov.w	r2, #10
 800c066:	4641      	mov	r1, r8
 800c068:	4620      	mov	r0, r4
 800c06a:	d107      	bne.n	800c07c <_dtoa_r+0xb1c>
 800c06c:	f000 fe72 	bl	800cd54 <__multadd>
 800c070:	4680      	mov	r8, r0
 800c072:	4607      	mov	r7, r0
 800c074:	9b01      	ldr	r3, [sp, #4]
 800c076:	3301      	adds	r3, #1
 800c078:	9301      	str	r3, [sp, #4]
 800c07a:	e775      	b.n	800bf68 <_dtoa_r+0xa08>
 800c07c:	f000 fe6a 	bl	800cd54 <__multadd>
 800c080:	4639      	mov	r1, r7
 800c082:	4680      	mov	r8, r0
 800c084:	2300      	movs	r3, #0
 800c086:	220a      	movs	r2, #10
 800c088:	4620      	mov	r0, r4
 800c08a:	f000 fe63 	bl	800cd54 <__multadd>
 800c08e:	4607      	mov	r7, r0
 800c090:	e7f0      	b.n	800c074 <_dtoa_r+0xb14>
 800c092:	f1b9 0f00 	cmp.w	r9, #0
 800c096:	9a00      	ldr	r2, [sp, #0]
 800c098:	bfcc      	ite	gt
 800c09a:	464d      	movgt	r5, r9
 800c09c:	2501      	movle	r5, #1
 800c09e:	4415      	add	r5, r2
 800c0a0:	f04f 0800 	mov.w	r8, #0
 800c0a4:	4659      	mov	r1, fp
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	9301      	str	r3, [sp, #4]
 800c0ac:	f001 f84c 	bl	800d148 <__lshift>
 800c0b0:	4631      	mov	r1, r6
 800c0b2:	4683      	mov	fp, r0
 800c0b4:	f001 f8b4 	bl	800d220 <__mcmp>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	dcb2      	bgt.n	800c022 <_dtoa_r+0xac2>
 800c0bc:	d102      	bne.n	800c0c4 <_dtoa_r+0xb64>
 800c0be:	9b01      	ldr	r3, [sp, #4]
 800c0c0:	07db      	lsls	r3, r3, #31
 800c0c2:	d4ae      	bmi.n	800c022 <_dtoa_r+0xac2>
 800c0c4:	462b      	mov	r3, r5
 800c0c6:	461d      	mov	r5, r3
 800c0c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0cc:	2a30      	cmp	r2, #48	; 0x30
 800c0ce:	d0fa      	beq.n	800c0c6 <_dtoa_r+0xb66>
 800c0d0:	e6f7      	b.n	800bec2 <_dtoa_r+0x962>
 800c0d2:	9a00      	ldr	r2, [sp, #0]
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d1a5      	bne.n	800c024 <_dtoa_r+0xac4>
 800c0d8:	f10a 0a01 	add.w	sl, sl, #1
 800c0dc:	2331      	movs	r3, #49	; 0x31
 800c0de:	e779      	b.n	800bfd4 <_dtoa_r+0xa74>
 800c0e0:	4b13      	ldr	r3, [pc, #76]	; (800c130 <_dtoa_r+0xbd0>)
 800c0e2:	f7ff baaf 	b.w	800b644 <_dtoa_r+0xe4>
 800c0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	f47f aa86 	bne.w	800b5fa <_dtoa_r+0x9a>
 800c0ee:	4b11      	ldr	r3, [pc, #68]	; (800c134 <_dtoa_r+0xbd4>)
 800c0f0:	f7ff baa8 	b.w	800b644 <_dtoa_r+0xe4>
 800c0f4:	f1b9 0f00 	cmp.w	r9, #0
 800c0f8:	dc03      	bgt.n	800c102 <_dtoa_r+0xba2>
 800c0fa:	9b05      	ldr	r3, [sp, #20]
 800c0fc:	2b02      	cmp	r3, #2
 800c0fe:	f73f aec9 	bgt.w	800be94 <_dtoa_r+0x934>
 800c102:	9d00      	ldr	r5, [sp, #0]
 800c104:	4631      	mov	r1, r6
 800c106:	4658      	mov	r0, fp
 800c108:	f7ff f99e 	bl	800b448 <quorem>
 800c10c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c110:	f805 3b01 	strb.w	r3, [r5], #1
 800c114:	9a00      	ldr	r2, [sp, #0]
 800c116:	1aaa      	subs	r2, r5, r2
 800c118:	4591      	cmp	r9, r2
 800c11a:	ddba      	ble.n	800c092 <_dtoa_r+0xb32>
 800c11c:	4659      	mov	r1, fp
 800c11e:	2300      	movs	r3, #0
 800c120:	220a      	movs	r2, #10
 800c122:	4620      	mov	r0, r4
 800c124:	f000 fe16 	bl	800cd54 <__multadd>
 800c128:	4683      	mov	fp, r0
 800c12a:	e7eb      	b.n	800c104 <_dtoa_r+0xba4>
 800c12c:	0800fa24 	.word	0x0800fa24
 800c130:	0800f828 	.word	0x0800f828
 800c134:	0800f9a1 	.word	0x0800f9a1

0800c138 <__sflush_r>:
 800c138:	898a      	ldrh	r2, [r1, #12]
 800c13a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c13e:	4605      	mov	r5, r0
 800c140:	0710      	lsls	r0, r2, #28
 800c142:	460c      	mov	r4, r1
 800c144:	d458      	bmi.n	800c1f8 <__sflush_r+0xc0>
 800c146:	684b      	ldr	r3, [r1, #4]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	dc05      	bgt.n	800c158 <__sflush_r+0x20>
 800c14c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c14e:	2b00      	cmp	r3, #0
 800c150:	dc02      	bgt.n	800c158 <__sflush_r+0x20>
 800c152:	2000      	movs	r0, #0
 800c154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c158:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c15a:	2e00      	cmp	r6, #0
 800c15c:	d0f9      	beq.n	800c152 <__sflush_r+0x1a>
 800c15e:	2300      	movs	r3, #0
 800c160:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c164:	682f      	ldr	r7, [r5, #0]
 800c166:	602b      	str	r3, [r5, #0]
 800c168:	d032      	beq.n	800c1d0 <__sflush_r+0x98>
 800c16a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c16c:	89a3      	ldrh	r3, [r4, #12]
 800c16e:	075a      	lsls	r2, r3, #29
 800c170:	d505      	bpl.n	800c17e <__sflush_r+0x46>
 800c172:	6863      	ldr	r3, [r4, #4]
 800c174:	1ac0      	subs	r0, r0, r3
 800c176:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c178:	b10b      	cbz	r3, 800c17e <__sflush_r+0x46>
 800c17a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c17c:	1ac0      	subs	r0, r0, r3
 800c17e:	2300      	movs	r3, #0
 800c180:	4602      	mov	r2, r0
 800c182:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c184:	6a21      	ldr	r1, [r4, #32]
 800c186:	4628      	mov	r0, r5
 800c188:	47b0      	blx	r6
 800c18a:	1c43      	adds	r3, r0, #1
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	d106      	bne.n	800c19e <__sflush_r+0x66>
 800c190:	6829      	ldr	r1, [r5, #0]
 800c192:	291d      	cmp	r1, #29
 800c194:	d82c      	bhi.n	800c1f0 <__sflush_r+0xb8>
 800c196:	4a2a      	ldr	r2, [pc, #168]	; (800c240 <__sflush_r+0x108>)
 800c198:	40ca      	lsrs	r2, r1
 800c19a:	07d6      	lsls	r6, r2, #31
 800c19c:	d528      	bpl.n	800c1f0 <__sflush_r+0xb8>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	6062      	str	r2, [r4, #4]
 800c1a2:	04d9      	lsls	r1, r3, #19
 800c1a4:	6922      	ldr	r2, [r4, #16]
 800c1a6:	6022      	str	r2, [r4, #0]
 800c1a8:	d504      	bpl.n	800c1b4 <__sflush_r+0x7c>
 800c1aa:	1c42      	adds	r2, r0, #1
 800c1ac:	d101      	bne.n	800c1b2 <__sflush_r+0x7a>
 800c1ae:	682b      	ldr	r3, [r5, #0]
 800c1b0:	b903      	cbnz	r3, 800c1b4 <__sflush_r+0x7c>
 800c1b2:	6560      	str	r0, [r4, #84]	; 0x54
 800c1b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1b6:	602f      	str	r7, [r5, #0]
 800c1b8:	2900      	cmp	r1, #0
 800c1ba:	d0ca      	beq.n	800c152 <__sflush_r+0x1a>
 800c1bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1c0:	4299      	cmp	r1, r3
 800c1c2:	d002      	beq.n	800c1ca <__sflush_r+0x92>
 800c1c4:	4628      	mov	r0, r5
 800c1c6:	f001 fa2d 	bl	800d624 <_free_r>
 800c1ca:	2000      	movs	r0, #0
 800c1cc:	6360      	str	r0, [r4, #52]	; 0x34
 800c1ce:	e7c1      	b.n	800c154 <__sflush_r+0x1c>
 800c1d0:	6a21      	ldr	r1, [r4, #32]
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	47b0      	blx	r6
 800c1d8:	1c41      	adds	r1, r0, #1
 800c1da:	d1c7      	bne.n	800c16c <__sflush_r+0x34>
 800c1dc:	682b      	ldr	r3, [r5, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d0c4      	beq.n	800c16c <__sflush_r+0x34>
 800c1e2:	2b1d      	cmp	r3, #29
 800c1e4:	d001      	beq.n	800c1ea <__sflush_r+0xb2>
 800c1e6:	2b16      	cmp	r3, #22
 800c1e8:	d101      	bne.n	800c1ee <__sflush_r+0xb6>
 800c1ea:	602f      	str	r7, [r5, #0]
 800c1ec:	e7b1      	b.n	800c152 <__sflush_r+0x1a>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1f4:	81a3      	strh	r3, [r4, #12]
 800c1f6:	e7ad      	b.n	800c154 <__sflush_r+0x1c>
 800c1f8:	690f      	ldr	r7, [r1, #16]
 800c1fa:	2f00      	cmp	r7, #0
 800c1fc:	d0a9      	beq.n	800c152 <__sflush_r+0x1a>
 800c1fe:	0793      	lsls	r3, r2, #30
 800c200:	680e      	ldr	r6, [r1, #0]
 800c202:	bf08      	it	eq
 800c204:	694b      	ldreq	r3, [r1, #20]
 800c206:	600f      	str	r7, [r1, #0]
 800c208:	bf18      	it	ne
 800c20a:	2300      	movne	r3, #0
 800c20c:	eba6 0807 	sub.w	r8, r6, r7
 800c210:	608b      	str	r3, [r1, #8]
 800c212:	f1b8 0f00 	cmp.w	r8, #0
 800c216:	dd9c      	ble.n	800c152 <__sflush_r+0x1a>
 800c218:	6a21      	ldr	r1, [r4, #32]
 800c21a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c21c:	4643      	mov	r3, r8
 800c21e:	463a      	mov	r2, r7
 800c220:	4628      	mov	r0, r5
 800c222:	47b0      	blx	r6
 800c224:	2800      	cmp	r0, #0
 800c226:	dc06      	bgt.n	800c236 <__sflush_r+0xfe>
 800c228:	89a3      	ldrh	r3, [r4, #12]
 800c22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c22e:	81a3      	strh	r3, [r4, #12]
 800c230:	f04f 30ff 	mov.w	r0, #4294967295
 800c234:	e78e      	b.n	800c154 <__sflush_r+0x1c>
 800c236:	4407      	add	r7, r0
 800c238:	eba8 0800 	sub.w	r8, r8, r0
 800c23c:	e7e9      	b.n	800c212 <__sflush_r+0xda>
 800c23e:	bf00      	nop
 800c240:	20400001 	.word	0x20400001

0800c244 <_fflush_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	690b      	ldr	r3, [r1, #16]
 800c248:	4605      	mov	r5, r0
 800c24a:	460c      	mov	r4, r1
 800c24c:	b913      	cbnz	r3, 800c254 <_fflush_r+0x10>
 800c24e:	2500      	movs	r5, #0
 800c250:	4628      	mov	r0, r5
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	b118      	cbz	r0, 800c25e <_fflush_r+0x1a>
 800c256:	6983      	ldr	r3, [r0, #24]
 800c258:	b90b      	cbnz	r3, 800c25e <_fflush_r+0x1a>
 800c25a:	f000 f887 	bl	800c36c <__sinit>
 800c25e:	4b14      	ldr	r3, [pc, #80]	; (800c2b0 <_fflush_r+0x6c>)
 800c260:	429c      	cmp	r4, r3
 800c262:	d11b      	bne.n	800c29c <_fflush_r+0x58>
 800c264:	686c      	ldr	r4, [r5, #4]
 800c266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d0ef      	beq.n	800c24e <_fflush_r+0xa>
 800c26e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c270:	07d0      	lsls	r0, r2, #31
 800c272:	d404      	bmi.n	800c27e <_fflush_r+0x3a>
 800c274:	0599      	lsls	r1, r3, #22
 800c276:	d402      	bmi.n	800c27e <_fflush_r+0x3a>
 800c278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c27a:	f000 fc88 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800c27e:	4628      	mov	r0, r5
 800c280:	4621      	mov	r1, r4
 800c282:	f7ff ff59 	bl	800c138 <__sflush_r>
 800c286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c288:	07da      	lsls	r2, r3, #31
 800c28a:	4605      	mov	r5, r0
 800c28c:	d4e0      	bmi.n	800c250 <_fflush_r+0xc>
 800c28e:	89a3      	ldrh	r3, [r4, #12]
 800c290:	059b      	lsls	r3, r3, #22
 800c292:	d4dd      	bmi.n	800c250 <_fflush_r+0xc>
 800c294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c296:	f000 fc7b 	bl	800cb90 <__retarget_lock_release_recursive>
 800c29a:	e7d9      	b.n	800c250 <_fflush_r+0xc>
 800c29c:	4b05      	ldr	r3, [pc, #20]	; (800c2b4 <_fflush_r+0x70>)
 800c29e:	429c      	cmp	r4, r3
 800c2a0:	d101      	bne.n	800c2a6 <_fflush_r+0x62>
 800c2a2:	68ac      	ldr	r4, [r5, #8]
 800c2a4:	e7df      	b.n	800c266 <_fflush_r+0x22>
 800c2a6:	4b04      	ldr	r3, [pc, #16]	; (800c2b8 <_fflush_r+0x74>)
 800c2a8:	429c      	cmp	r4, r3
 800c2aa:	bf08      	it	eq
 800c2ac:	68ec      	ldreq	r4, [r5, #12]
 800c2ae:	e7da      	b.n	800c266 <_fflush_r+0x22>
 800c2b0:	0800fa58 	.word	0x0800fa58
 800c2b4:	0800fa78 	.word	0x0800fa78
 800c2b8:	0800fa38 	.word	0x0800fa38

0800c2bc <std>:
 800c2bc:	2300      	movs	r3, #0
 800c2be:	b510      	push	{r4, lr}
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	e9c0 3300 	strd	r3, r3, [r0]
 800c2c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c2ca:	6083      	str	r3, [r0, #8]
 800c2cc:	8181      	strh	r1, [r0, #12]
 800c2ce:	6643      	str	r3, [r0, #100]	; 0x64
 800c2d0:	81c2      	strh	r2, [r0, #14]
 800c2d2:	6183      	str	r3, [r0, #24]
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	2208      	movs	r2, #8
 800c2d8:	305c      	adds	r0, #92	; 0x5c
 800c2da:	f7fd fc1f 	bl	8009b1c <memset>
 800c2de:	4b05      	ldr	r3, [pc, #20]	; (800c2f4 <std+0x38>)
 800c2e0:	6263      	str	r3, [r4, #36]	; 0x24
 800c2e2:	4b05      	ldr	r3, [pc, #20]	; (800c2f8 <std+0x3c>)
 800c2e4:	62a3      	str	r3, [r4, #40]	; 0x28
 800c2e6:	4b05      	ldr	r3, [pc, #20]	; (800c2fc <std+0x40>)
 800c2e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c2ea:	4b05      	ldr	r3, [pc, #20]	; (800c300 <std+0x44>)
 800c2ec:	6224      	str	r4, [r4, #32]
 800c2ee:	6323      	str	r3, [r4, #48]	; 0x30
 800c2f0:	bd10      	pop	{r4, pc}
 800c2f2:	bf00      	nop
 800c2f4:	0800daf1 	.word	0x0800daf1
 800c2f8:	0800db13 	.word	0x0800db13
 800c2fc:	0800db4b 	.word	0x0800db4b
 800c300:	0800db6f 	.word	0x0800db6f

0800c304 <_cleanup_r>:
 800c304:	4901      	ldr	r1, [pc, #4]	; (800c30c <_cleanup_r+0x8>)
 800c306:	f000 b8af 	b.w	800c468 <_fwalk_reent>
 800c30a:	bf00      	nop
 800c30c:	0800c245 	.word	0x0800c245

0800c310 <__sfmoreglue>:
 800c310:	b570      	push	{r4, r5, r6, lr}
 800c312:	1e4a      	subs	r2, r1, #1
 800c314:	2568      	movs	r5, #104	; 0x68
 800c316:	4355      	muls	r5, r2
 800c318:	460e      	mov	r6, r1
 800c31a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c31e:	f001 f9d1 	bl	800d6c4 <_malloc_r>
 800c322:	4604      	mov	r4, r0
 800c324:	b140      	cbz	r0, 800c338 <__sfmoreglue+0x28>
 800c326:	2100      	movs	r1, #0
 800c328:	e9c0 1600 	strd	r1, r6, [r0]
 800c32c:	300c      	adds	r0, #12
 800c32e:	60a0      	str	r0, [r4, #8]
 800c330:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c334:	f7fd fbf2 	bl	8009b1c <memset>
 800c338:	4620      	mov	r0, r4
 800c33a:	bd70      	pop	{r4, r5, r6, pc}

0800c33c <__sfp_lock_acquire>:
 800c33c:	4801      	ldr	r0, [pc, #4]	; (800c344 <__sfp_lock_acquire+0x8>)
 800c33e:	f000 bc26 	b.w	800cb8e <__retarget_lock_acquire_recursive>
 800c342:	bf00      	nop
 800c344:	2000d428 	.word	0x2000d428

0800c348 <__sfp_lock_release>:
 800c348:	4801      	ldr	r0, [pc, #4]	; (800c350 <__sfp_lock_release+0x8>)
 800c34a:	f000 bc21 	b.w	800cb90 <__retarget_lock_release_recursive>
 800c34e:	bf00      	nop
 800c350:	2000d428 	.word	0x2000d428

0800c354 <__sinit_lock_acquire>:
 800c354:	4801      	ldr	r0, [pc, #4]	; (800c35c <__sinit_lock_acquire+0x8>)
 800c356:	f000 bc1a 	b.w	800cb8e <__retarget_lock_acquire_recursive>
 800c35a:	bf00      	nop
 800c35c:	2000d423 	.word	0x2000d423

0800c360 <__sinit_lock_release>:
 800c360:	4801      	ldr	r0, [pc, #4]	; (800c368 <__sinit_lock_release+0x8>)
 800c362:	f000 bc15 	b.w	800cb90 <__retarget_lock_release_recursive>
 800c366:	bf00      	nop
 800c368:	2000d423 	.word	0x2000d423

0800c36c <__sinit>:
 800c36c:	b510      	push	{r4, lr}
 800c36e:	4604      	mov	r4, r0
 800c370:	f7ff fff0 	bl	800c354 <__sinit_lock_acquire>
 800c374:	69a3      	ldr	r3, [r4, #24]
 800c376:	b11b      	cbz	r3, 800c380 <__sinit+0x14>
 800c378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c37c:	f7ff bff0 	b.w	800c360 <__sinit_lock_release>
 800c380:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c384:	6523      	str	r3, [r4, #80]	; 0x50
 800c386:	4b13      	ldr	r3, [pc, #76]	; (800c3d4 <__sinit+0x68>)
 800c388:	4a13      	ldr	r2, [pc, #76]	; (800c3d8 <__sinit+0x6c>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c38e:	42a3      	cmp	r3, r4
 800c390:	bf04      	itt	eq
 800c392:	2301      	moveq	r3, #1
 800c394:	61a3      	streq	r3, [r4, #24]
 800c396:	4620      	mov	r0, r4
 800c398:	f000 f820 	bl	800c3dc <__sfp>
 800c39c:	6060      	str	r0, [r4, #4]
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f000 f81c 	bl	800c3dc <__sfp>
 800c3a4:	60a0      	str	r0, [r4, #8]
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	f000 f818 	bl	800c3dc <__sfp>
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	60e0      	str	r0, [r4, #12]
 800c3b0:	2104      	movs	r1, #4
 800c3b2:	6860      	ldr	r0, [r4, #4]
 800c3b4:	f7ff ff82 	bl	800c2bc <std>
 800c3b8:	68a0      	ldr	r0, [r4, #8]
 800c3ba:	2201      	movs	r2, #1
 800c3bc:	2109      	movs	r1, #9
 800c3be:	f7ff ff7d 	bl	800c2bc <std>
 800c3c2:	68e0      	ldr	r0, [r4, #12]
 800c3c4:	2202      	movs	r2, #2
 800c3c6:	2112      	movs	r1, #18
 800c3c8:	f7ff ff78 	bl	800c2bc <std>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	61a3      	str	r3, [r4, #24]
 800c3d0:	e7d2      	b.n	800c378 <__sinit+0xc>
 800c3d2:	bf00      	nop
 800c3d4:	0800f814 	.word	0x0800f814
 800c3d8:	0800c305 	.word	0x0800c305

0800c3dc <__sfp>:
 800c3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3de:	4607      	mov	r7, r0
 800c3e0:	f7ff ffac 	bl	800c33c <__sfp_lock_acquire>
 800c3e4:	4b1e      	ldr	r3, [pc, #120]	; (800c460 <__sfp+0x84>)
 800c3e6:	681e      	ldr	r6, [r3, #0]
 800c3e8:	69b3      	ldr	r3, [r6, #24]
 800c3ea:	b913      	cbnz	r3, 800c3f2 <__sfp+0x16>
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	f7ff ffbd 	bl	800c36c <__sinit>
 800c3f2:	3648      	adds	r6, #72	; 0x48
 800c3f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c3f8:	3b01      	subs	r3, #1
 800c3fa:	d503      	bpl.n	800c404 <__sfp+0x28>
 800c3fc:	6833      	ldr	r3, [r6, #0]
 800c3fe:	b30b      	cbz	r3, 800c444 <__sfp+0x68>
 800c400:	6836      	ldr	r6, [r6, #0]
 800c402:	e7f7      	b.n	800c3f4 <__sfp+0x18>
 800c404:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c408:	b9d5      	cbnz	r5, 800c440 <__sfp+0x64>
 800c40a:	4b16      	ldr	r3, [pc, #88]	; (800c464 <__sfp+0x88>)
 800c40c:	60e3      	str	r3, [r4, #12]
 800c40e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c412:	6665      	str	r5, [r4, #100]	; 0x64
 800c414:	f000 fbba 	bl	800cb8c <__retarget_lock_init_recursive>
 800c418:	f7ff ff96 	bl	800c348 <__sfp_lock_release>
 800c41c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c420:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c424:	6025      	str	r5, [r4, #0]
 800c426:	61a5      	str	r5, [r4, #24]
 800c428:	2208      	movs	r2, #8
 800c42a:	4629      	mov	r1, r5
 800c42c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c430:	f7fd fb74 	bl	8009b1c <memset>
 800c434:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c438:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c43c:	4620      	mov	r0, r4
 800c43e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c440:	3468      	adds	r4, #104	; 0x68
 800c442:	e7d9      	b.n	800c3f8 <__sfp+0x1c>
 800c444:	2104      	movs	r1, #4
 800c446:	4638      	mov	r0, r7
 800c448:	f7ff ff62 	bl	800c310 <__sfmoreglue>
 800c44c:	4604      	mov	r4, r0
 800c44e:	6030      	str	r0, [r6, #0]
 800c450:	2800      	cmp	r0, #0
 800c452:	d1d5      	bne.n	800c400 <__sfp+0x24>
 800c454:	f7ff ff78 	bl	800c348 <__sfp_lock_release>
 800c458:	230c      	movs	r3, #12
 800c45a:	603b      	str	r3, [r7, #0]
 800c45c:	e7ee      	b.n	800c43c <__sfp+0x60>
 800c45e:	bf00      	nop
 800c460:	0800f814 	.word	0x0800f814
 800c464:	ffff0001 	.word	0xffff0001

0800c468 <_fwalk_reent>:
 800c468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c46c:	4606      	mov	r6, r0
 800c46e:	4688      	mov	r8, r1
 800c470:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c474:	2700      	movs	r7, #0
 800c476:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c47a:	f1b9 0901 	subs.w	r9, r9, #1
 800c47e:	d505      	bpl.n	800c48c <_fwalk_reent+0x24>
 800c480:	6824      	ldr	r4, [r4, #0]
 800c482:	2c00      	cmp	r4, #0
 800c484:	d1f7      	bne.n	800c476 <_fwalk_reent+0xe>
 800c486:	4638      	mov	r0, r7
 800c488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c48c:	89ab      	ldrh	r3, [r5, #12]
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d907      	bls.n	800c4a2 <_fwalk_reent+0x3a>
 800c492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c496:	3301      	adds	r3, #1
 800c498:	d003      	beq.n	800c4a2 <_fwalk_reent+0x3a>
 800c49a:	4629      	mov	r1, r5
 800c49c:	4630      	mov	r0, r6
 800c49e:	47c0      	blx	r8
 800c4a0:	4307      	orrs	r7, r0
 800c4a2:	3568      	adds	r5, #104	; 0x68
 800c4a4:	e7e9      	b.n	800c47a <_fwalk_reent+0x12>

0800c4a6 <rshift>:
 800c4a6:	6903      	ldr	r3, [r0, #16]
 800c4a8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c4ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4b0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c4b4:	f100 0414 	add.w	r4, r0, #20
 800c4b8:	dd45      	ble.n	800c546 <rshift+0xa0>
 800c4ba:	f011 011f 	ands.w	r1, r1, #31
 800c4be:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c4c2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c4c6:	d10c      	bne.n	800c4e2 <rshift+0x3c>
 800c4c8:	f100 0710 	add.w	r7, r0, #16
 800c4cc:	4629      	mov	r1, r5
 800c4ce:	42b1      	cmp	r1, r6
 800c4d0:	d334      	bcc.n	800c53c <rshift+0x96>
 800c4d2:	1a9b      	subs	r3, r3, r2
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	1eea      	subs	r2, r5, #3
 800c4d8:	4296      	cmp	r6, r2
 800c4da:	bf38      	it	cc
 800c4dc:	2300      	movcc	r3, #0
 800c4de:	4423      	add	r3, r4
 800c4e0:	e015      	b.n	800c50e <rshift+0x68>
 800c4e2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c4e6:	f1c1 0820 	rsb	r8, r1, #32
 800c4ea:	40cf      	lsrs	r7, r1
 800c4ec:	f105 0e04 	add.w	lr, r5, #4
 800c4f0:	46a1      	mov	r9, r4
 800c4f2:	4576      	cmp	r6, lr
 800c4f4:	46f4      	mov	ip, lr
 800c4f6:	d815      	bhi.n	800c524 <rshift+0x7e>
 800c4f8:	1a9b      	subs	r3, r3, r2
 800c4fa:	009a      	lsls	r2, r3, #2
 800c4fc:	3a04      	subs	r2, #4
 800c4fe:	3501      	adds	r5, #1
 800c500:	42ae      	cmp	r6, r5
 800c502:	bf38      	it	cc
 800c504:	2200      	movcc	r2, #0
 800c506:	18a3      	adds	r3, r4, r2
 800c508:	50a7      	str	r7, [r4, r2]
 800c50a:	b107      	cbz	r7, 800c50e <rshift+0x68>
 800c50c:	3304      	adds	r3, #4
 800c50e:	1b1a      	subs	r2, r3, r4
 800c510:	42a3      	cmp	r3, r4
 800c512:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c516:	bf08      	it	eq
 800c518:	2300      	moveq	r3, #0
 800c51a:	6102      	str	r2, [r0, #16]
 800c51c:	bf08      	it	eq
 800c51e:	6143      	streq	r3, [r0, #20]
 800c520:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c524:	f8dc c000 	ldr.w	ip, [ip]
 800c528:	fa0c fc08 	lsl.w	ip, ip, r8
 800c52c:	ea4c 0707 	orr.w	r7, ip, r7
 800c530:	f849 7b04 	str.w	r7, [r9], #4
 800c534:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c538:	40cf      	lsrs	r7, r1
 800c53a:	e7da      	b.n	800c4f2 <rshift+0x4c>
 800c53c:	f851 cb04 	ldr.w	ip, [r1], #4
 800c540:	f847 cf04 	str.w	ip, [r7, #4]!
 800c544:	e7c3      	b.n	800c4ce <rshift+0x28>
 800c546:	4623      	mov	r3, r4
 800c548:	e7e1      	b.n	800c50e <rshift+0x68>

0800c54a <__hexdig_fun>:
 800c54a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c54e:	2b09      	cmp	r3, #9
 800c550:	d802      	bhi.n	800c558 <__hexdig_fun+0xe>
 800c552:	3820      	subs	r0, #32
 800c554:	b2c0      	uxtb	r0, r0
 800c556:	4770      	bx	lr
 800c558:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c55c:	2b05      	cmp	r3, #5
 800c55e:	d801      	bhi.n	800c564 <__hexdig_fun+0x1a>
 800c560:	3847      	subs	r0, #71	; 0x47
 800c562:	e7f7      	b.n	800c554 <__hexdig_fun+0xa>
 800c564:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c568:	2b05      	cmp	r3, #5
 800c56a:	d801      	bhi.n	800c570 <__hexdig_fun+0x26>
 800c56c:	3827      	subs	r0, #39	; 0x27
 800c56e:	e7f1      	b.n	800c554 <__hexdig_fun+0xa>
 800c570:	2000      	movs	r0, #0
 800c572:	4770      	bx	lr

0800c574 <__gethex>:
 800c574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c578:	ed2d 8b02 	vpush	{d8}
 800c57c:	b089      	sub	sp, #36	; 0x24
 800c57e:	ee08 0a10 	vmov	s16, r0
 800c582:	9304      	str	r3, [sp, #16]
 800c584:	4bbc      	ldr	r3, [pc, #752]	; (800c878 <__gethex+0x304>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	9301      	str	r3, [sp, #4]
 800c58a:	4618      	mov	r0, r3
 800c58c:	468b      	mov	fp, r1
 800c58e:	4690      	mov	r8, r2
 800c590:	f7f3 fe46 	bl	8000220 <strlen>
 800c594:	9b01      	ldr	r3, [sp, #4]
 800c596:	f8db 2000 	ldr.w	r2, [fp]
 800c59a:	4403      	add	r3, r0
 800c59c:	4682      	mov	sl, r0
 800c59e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c5a2:	9305      	str	r3, [sp, #20]
 800c5a4:	1c93      	adds	r3, r2, #2
 800c5a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c5aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c5ae:	32fe      	adds	r2, #254	; 0xfe
 800c5b0:	18d1      	adds	r1, r2, r3
 800c5b2:	461f      	mov	r7, r3
 800c5b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c5b8:	9100      	str	r1, [sp, #0]
 800c5ba:	2830      	cmp	r0, #48	; 0x30
 800c5bc:	d0f8      	beq.n	800c5b0 <__gethex+0x3c>
 800c5be:	f7ff ffc4 	bl	800c54a <__hexdig_fun>
 800c5c2:	4604      	mov	r4, r0
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d13a      	bne.n	800c63e <__gethex+0xca>
 800c5c8:	9901      	ldr	r1, [sp, #4]
 800c5ca:	4652      	mov	r2, sl
 800c5cc:	4638      	mov	r0, r7
 800c5ce:	f001 fad2 	bl	800db76 <strncmp>
 800c5d2:	4605      	mov	r5, r0
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d168      	bne.n	800c6aa <__gethex+0x136>
 800c5d8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c5dc:	eb07 060a 	add.w	r6, r7, sl
 800c5e0:	f7ff ffb3 	bl	800c54a <__hexdig_fun>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	d062      	beq.n	800c6ae <__gethex+0x13a>
 800c5e8:	4633      	mov	r3, r6
 800c5ea:	7818      	ldrb	r0, [r3, #0]
 800c5ec:	2830      	cmp	r0, #48	; 0x30
 800c5ee:	461f      	mov	r7, r3
 800c5f0:	f103 0301 	add.w	r3, r3, #1
 800c5f4:	d0f9      	beq.n	800c5ea <__gethex+0x76>
 800c5f6:	f7ff ffa8 	bl	800c54a <__hexdig_fun>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	fab0 f480 	clz	r4, r0
 800c600:	0964      	lsrs	r4, r4, #5
 800c602:	4635      	mov	r5, r6
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	463a      	mov	r2, r7
 800c608:	4616      	mov	r6, r2
 800c60a:	3201      	adds	r2, #1
 800c60c:	7830      	ldrb	r0, [r6, #0]
 800c60e:	f7ff ff9c 	bl	800c54a <__hexdig_fun>
 800c612:	2800      	cmp	r0, #0
 800c614:	d1f8      	bne.n	800c608 <__gethex+0x94>
 800c616:	9901      	ldr	r1, [sp, #4]
 800c618:	4652      	mov	r2, sl
 800c61a:	4630      	mov	r0, r6
 800c61c:	f001 faab 	bl	800db76 <strncmp>
 800c620:	b980      	cbnz	r0, 800c644 <__gethex+0xd0>
 800c622:	b94d      	cbnz	r5, 800c638 <__gethex+0xc4>
 800c624:	eb06 050a 	add.w	r5, r6, sl
 800c628:	462a      	mov	r2, r5
 800c62a:	4616      	mov	r6, r2
 800c62c:	3201      	adds	r2, #1
 800c62e:	7830      	ldrb	r0, [r6, #0]
 800c630:	f7ff ff8b 	bl	800c54a <__hexdig_fun>
 800c634:	2800      	cmp	r0, #0
 800c636:	d1f8      	bne.n	800c62a <__gethex+0xb6>
 800c638:	1bad      	subs	r5, r5, r6
 800c63a:	00ad      	lsls	r5, r5, #2
 800c63c:	e004      	b.n	800c648 <__gethex+0xd4>
 800c63e:	2400      	movs	r4, #0
 800c640:	4625      	mov	r5, r4
 800c642:	e7e0      	b.n	800c606 <__gethex+0x92>
 800c644:	2d00      	cmp	r5, #0
 800c646:	d1f7      	bne.n	800c638 <__gethex+0xc4>
 800c648:	7833      	ldrb	r3, [r6, #0]
 800c64a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c64e:	2b50      	cmp	r3, #80	; 0x50
 800c650:	d13b      	bne.n	800c6ca <__gethex+0x156>
 800c652:	7873      	ldrb	r3, [r6, #1]
 800c654:	2b2b      	cmp	r3, #43	; 0x2b
 800c656:	d02c      	beq.n	800c6b2 <__gethex+0x13e>
 800c658:	2b2d      	cmp	r3, #45	; 0x2d
 800c65a:	d02e      	beq.n	800c6ba <__gethex+0x146>
 800c65c:	1c71      	adds	r1, r6, #1
 800c65e:	f04f 0900 	mov.w	r9, #0
 800c662:	7808      	ldrb	r0, [r1, #0]
 800c664:	f7ff ff71 	bl	800c54a <__hexdig_fun>
 800c668:	1e43      	subs	r3, r0, #1
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	2b18      	cmp	r3, #24
 800c66e:	d82c      	bhi.n	800c6ca <__gethex+0x156>
 800c670:	f1a0 0210 	sub.w	r2, r0, #16
 800c674:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c678:	f7ff ff67 	bl	800c54a <__hexdig_fun>
 800c67c:	1e43      	subs	r3, r0, #1
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	2b18      	cmp	r3, #24
 800c682:	d91d      	bls.n	800c6c0 <__gethex+0x14c>
 800c684:	f1b9 0f00 	cmp.w	r9, #0
 800c688:	d000      	beq.n	800c68c <__gethex+0x118>
 800c68a:	4252      	negs	r2, r2
 800c68c:	4415      	add	r5, r2
 800c68e:	f8cb 1000 	str.w	r1, [fp]
 800c692:	b1e4      	cbz	r4, 800c6ce <__gethex+0x15a>
 800c694:	9b00      	ldr	r3, [sp, #0]
 800c696:	2b00      	cmp	r3, #0
 800c698:	bf14      	ite	ne
 800c69a:	2700      	movne	r7, #0
 800c69c:	2706      	moveq	r7, #6
 800c69e:	4638      	mov	r0, r7
 800c6a0:	b009      	add	sp, #36	; 0x24
 800c6a2:	ecbd 8b02 	vpop	{d8}
 800c6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6aa:	463e      	mov	r6, r7
 800c6ac:	4625      	mov	r5, r4
 800c6ae:	2401      	movs	r4, #1
 800c6b0:	e7ca      	b.n	800c648 <__gethex+0xd4>
 800c6b2:	f04f 0900 	mov.w	r9, #0
 800c6b6:	1cb1      	adds	r1, r6, #2
 800c6b8:	e7d3      	b.n	800c662 <__gethex+0xee>
 800c6ba:	f04f 0901 	mov.w	r9, #1
 800c6be:	e7fa      	b.n	800c6b6 <__gethex+0x142>
 800c6c0:	230a      	movs	r3, #10
 800c6c2:	fb03 0202 	mla	r2, r3, r2, r0
 800c6c6:	3a10      	subs	r2, #16
 800c6c8:	e7d4      	b.n	800c674 <__gethex+0x100>
 800c6ca:	4631      	mov	r1, r6
 800c6cc:	e7df      	b.n	800c68e <__gethex+0x11a>
 800c6ce:	1bf3      	subs	r3, r6, r7
 800c6d0:	3b01      	subs	r3, #1
 800c6d2:	4621      	mov	r1, r4
 800c6d4:	2b07      	cmp	r3, #7
 800c6d6:	dc0b      	bgt.n	800c6f0 <__gethex+0x17c>
 800c6d8:	ee18 0a10 	vmov	r0, s16
 800c6dc:	f000 fad8 	bl	800cc90 <_Balloc>
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	b940      	cbnz	r0, 800c6f6 <__gethex+0x182>
 800c6e4:	4b65      	ldr	r3, [pc, #404]	; (800c87c <__gethex+0x308>)
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	21de      	movs	r1, #222	; 0xde
 800c6ea:	4865      	ldr	r0, [pc, #404]	; (800c880 <__gethex+0x30c>)
 800c6ec:	f001 fa74 	bl	800dbd8 <__assert_func>
 800c6f0:	3101      	adds	r1, #1
 800c6f2:	105b      	asrs	r3, r3, #1
 800c6f4:	e7ee      	b.n	800c6d4 <__gethex+0x160>
 800c6f6:	f100 0914 	add.w	r9, r0, #20
 800c6fa:	f04f 0b00 	mov.w	fp, #0
 800c6fe:	f1ca 0301 	rsb	r3, sl, #1
 800c702:	f8cd 9008 	str.w	r9, [sp, #8]
 800c706:	f8cd b000 	str.w	fp, [sp]
 800c70a:	9306      	str	r3, [sp, #24]
 800c70c:	42b7      	cmp	r7, r6
 800c70e:	d340      	bcc.n	800c792 <__gethex+0x21e>
 800c710:	9802      	ldr	r0, [sp, #8]
 800c712:	9b00      	ldr	r3, [sp, #0]
 800c714:	f840 3b04 	str.w	r3, [r0], #4
 800c718:	eba0 0009 	sub.w	r0, r0, r9
 800c71c:	1080      	asrs	r0, r0, #2
 800c71e:	0146      	lsls	r6, r0, #5
 800c720:	6120      	str	r0, [r4, #16]
 800c722:	4618      	mov	r0, r3
 800c724:	f000 fbaa 	bl	800ce7c <__hi0bits>
 800c728:	1a30      	subs	r0, r6, r0
 800c72a:	f8d8 6000 	ldr.w	r6, [r8]
 800c72e:	42b0      	cmp	r0, r6
 800c730:	dd63      	ble.n	800c7fa <__gethex+0x286>
 800c732:	1b87      	subs	r7, r0, r6
 800c734:	4639      	mov	r1, r7
 800c736:	4620      	mov	r0, r4
 800c738:	f000 ff44 	bl	800d5c4 <__any_on>
 800c73c:	4682      	mov	sl, r0
 800c73e:	b1a8      	cbz	r0, 800c76c <__gethex+0x1f8>
 800c740:	1e7b      	subs	r3, r7, #1
 800c742:	1159      	asrs	r1, r3, #5
 800c744:	f003 021f 	and.w	r2, r3, #31
 800c748:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c74c:	f04f 0a01 	mov.w	sl, #1
 800c750:	fa0a f202 	lsl.w	r2, sl, r2
 800c754:	420a      	tst	r2, r1
 800c756:	d009      	beq.n	800c76c <__gethex+0x1f8>
 800c758:	4553      	cmp	r3, sl
 800c75a:	dd05      	ble.n	800c768 <__gethex+0x1f4>
 800c75c:	1eb9      	subs	r1, r7, #2
 800c75e:	4620      	mov	r0, r4
 800c760:	f000 ff30 	bl	800d5c4 <__any_on>
 800c764:	2800      	cmp	r0, #0
 800c766:	d145      	bne.n	800c7f4 <__gethex+0x280>
 800c768:	f04f 0a02 	mov.w	sl, #2
 800c76c:	4639      	mov	r1, r7
 800c76e:	4620      	mov	r0, r4
 800c770:	f7ff fe99 	bl	800c4a6 <rshift>
 800c774:	443d      	add	r5, r7
 800c776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c77a:	42ab      	cmp	r3, r5
 800c77c:	da4c      	bge.n	800c818 <__gethex+0x2a4>
 800c77e:	ee18 0a10 	vmov	r0, s16
 800c782:	4621      	mov	r1, r4
 800c784:	f000 fac4 	bl	800cd10 <_Bfree>
 800c788:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c78a:	2300      	movs	r3, #0
 800c78c:	6013      	str	r3, [r2, #0]
 800c78e:	27a3      	movs	r7, #163	; 0xa3
 800c790:	e785      	b.n	800c69e <__gethex+0x12a>
 800c792:	1e73      	subs	r3, r6, #1
 800c794:	9a05      	ldr	r2, [sp, #20]
 800c796:	9303      	str	r3, [sp, #12]
 800c798:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d019      	beq.n	800c7d4 <__gethex+0x260>
 800c7a0:	f1bb 0f20 	cmp.w	fp, #32
 800c7a4:	d107      	bne.n	800c7b6 <__gethex+0x242>
 800c7a6:	9b02      	ldr	r3, [sp, #8]
 800c7a8:	9a00      	ldr	r2, [sp, #0]
 800c7aa:	f843 2b04 	str.w	r2, [r3], #4
 800c7ae:	9302      	str	r3, [sp, #8]
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	9300      	str	r3, [sp, #0]
 800c7b4:	469b      	mov	fp, r3
 800c7b6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c7ba:	f7ff fec6 	bl	800c54a <__hexdig_fun>
 800c7be:	9b00      	ldr	r3, [sp, #0]
 800c7c0:	f000 000f 	and.w	r0, r0, #15
 800c7c4:	fa00 f00b 	lsl.w	r0, r0, fp
 800c7c8:	4303      	orrs	r3, r0
 800c7ca:	9300      	str	r3, [sp, #0]
 800c7cc:	f10b 0b04 	add.w	fp, fp, #4
 800c7d0:	9b03      	ldr	r3, [sp, #12]
 800c7d2:	e00d      	b.n	800c7f0 <__gethex+0x27c>
 800c7d4:	9b03      	ldr	r3, [sp, #12]
 800c7d6:	9a06      	ldr	r2, [sp, #24]
 800c7d8:	4413      	add	r3, r2
 800c7da:	42bb      	cmp	r3, r7
 800c7dc:	d3e0      	bcc.n	800c7a0 <__gethex+0x22c>
 800c7de:	4618      	mov	r0, r3
 800c7e0:	9901      	ldr	r1, [sp, #4]
 800c7e2:	9307      	str	r3, [sp, #28]
 800c7e4:	4652      	mov	r2, sl
 800c7e6:	f001 f9c6 	bl	800db76 <strncmp>
 800c7ea:	9b07      	ldr	r3, [sp, #28]
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d1d7      	bne.n	800c7a0 <__gethex+0x22c>
 800c7f0:	461e      	mov	r6, r3
 800c7f2:	e78b      	b.n	800c70c <__gethex+0x198>
 800c7f4:	f04f 0a03 	mov.w	sl, #3
 800c7f8:	e7b8      	b.n	800c76c <__gethex+0x1f8>
 800c7fa:	da0a      	bge.n	800c812 <__gethex+0x29e>
 800c7fc:	1a37      	subs	r7, r6, r0
 800c7fe:	4621      	mov	r1, r4
 800c800:	ee18 0a10 	vmov	r0, s16
 800c804:	463a      	mov	r2, r7
 800c806:	f000 fc9f 	bl	800d148 <__lshift>
 800c80a:	1bed      	subs	r5, r5, r7
 800c80c:	4604      	mov	r4, r0
 800c80e:	f100 0914 	add.w	r9, r0, #20
 800c812:	f04f 0a00 	mov.w	sl, #0
 800c816:	e7ae      	b.n	800c776 <__gethex+0x202>
 800c818:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c81c:	42a8      	cmp	r0, r5
 800c81e:	dd72      	ble.n	800c906 <__gethex+0x392>
 800c820:	1b45      	subs	r5, r0, r5
 800c822:	42ae      	cmp	r6, r5
 800c824:	dc36      	bgt.n	800c894 <__gethex+0x320>
 800c826:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c82a:	2b02      	cmp	r3, #2
 800c82c:	d02a      	beq.n	800c884 <__gethex+0x310>
 800c82e:	2b03      	cmp	r3, #3
 800c830:	d02c      	beq.n	800c88c <__gethex+0x318>
 800c832:	2b01      	cmp	r3, #1
 800c834:	d115      	bne.n	800c862 <__gethex+0x2ee>
 800c836:	42ae      	cmp	r6, r5
 800c838:	d113      	bne.n	800c862 <__gethex+0x2ee>
 800c83a:	2e01      	cmp	r6, #1
 800c83c:	d10b      	bne.n	800c856 <__gethex+0x2e2>
 800c83e:	9a04      	ldr	r2, [sp, #16]
 800c840:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c844:	6013      	str	r3, [r2, #0]
 800c846:	2301      	movs	r3, #1
 800c848:	6123      	str	r3, [r4, #16]
 800c84a:	f8c9 3000 	str.w	r3, [r9]
 800c84e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c850:	2762      	movs	r7, #98	; 0x62
 800c852:	601c      	str	r4, [r3, #0]
 800c854:	e723      	b.n	800c69e <__gethex+0x12a>
 800c856:	1e71      	subs	r1, r6, #1
 800c858:	4620      	mov	r0, r4
 800c85a:	f000 feb3 	bl	800d5c4 <__any_on>
 800c85e:	2800      	cmp	r0, #0
 800c860:	d1ed      	bne.n	800c83e <__gethex+0x2ca>
 800c862:	ee18 0a10 	vmov	r0, s16
 800c866:	4621      	mov	r1, r4
 800c868:	f000 fa52 	bl	800cd10 <_Bfree>
 800c86c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c86e:	2300      	movs	r3, #0
 800c870:	6013      	str	r3, [r2, #0]
 800c872:	2750      	movs	r7, #80	; 0x50
 800c874:	e713      	b.n	800c69e <__gethex+0x12a>
 800c876:	bf00      	nop
 800c878:	0800fb04 	.word	0x0800fb04
 800c87c:	0800fa24 	.word	0x0800fa24
 800c880:	0800fa98 	.word	0x0800fa98
 800c884:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c886:	2b00      	cmp	r3, #0
 800c888:	d1eb      	bne.n	800c862 <__gethex+0x2ee>
 800c88a:	e7d8      	b.n	800c83e <__gethex+0x2ca>
 800c88c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d1d5      	bne.n	800c83e <__gethex+0x2ca>
 800c892:	e7e6      	b.n	800c862 <__gethex+0x2ee>
 800c894:	1e6f      	subs	r7, r5, #1
 800c896:	f1ba 0f00 	cmp.w	sl, #0
 800c89a:	d131      	bne.n	800c900 <__gethex+0x38c>
 800c89c:	b127      	cbz	r7, 800c8a8 <__gethex+0x334>
 800c89e:	4639      	mov	r1, r7
 800c8a0:	4620      	mov	r0, r4
 800c8a2:	f000 fe8f 	bl	800d5c4 <__any_on>
 800c8a6:	4682      	mov	sl, r0
 800c8a8:	117b      	asrs	r3, r7, #5
 800c8aa:	2101      	movs	r1, #1
 800c8ac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c8b0:	f007 071f 	and.w	r7, r7, #31
 800c8b4:	fa01 f707 	lsl.w	r7, r1, r7
 800c8b8:	421f      	tst	r7, r3
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	4620      	mov	r0, r4
 800c8be:	bf18      	it	ne
 800c8c0:	f04a 0a02 	orrne.w	sl, sl, #2
 800c8c4:	1b76      	subs	r6, r6, r5
 800c8c6:	f7ff fdee 	bl	800c4a6 <rshift>
 800c8ca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c8ce:	2702      	movs	r7, #2
 800c8d0:	f1ba 0f00 	cmp.w	sl, #0
 800c8d4:	d048      	beq.n	800c968 <__gethex+0x3f4>
 800c8d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c8da:	2b02      	cmp	r3, #2
 800c8dc:	d015      	beq.n	800c90a <__gethex+0x396>
 800c8de:	2b03      	cmp	r3, #3
 800c8e0:	d017      	beq.n	800c912 <__gethex+0x39e>
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d109      	bne.n	800c8fa <__gethex+0x386>
 800c8e6:	f01a 0f02 	tst.w	sl, #2
 800c8ea:	d006      	beq.n	800c8fa <__gethex+0x386>
 800c8ec:	f8d9 0000 	ldr.w	r0, [r9]
 800c8f0:	ea4a 0a00 	orr.w	sl, sl, r0
 800c8f4:	f01a 0f01 	tst.w	sl, #1
 800c8f8:	d10e      	bne.n	800c918 <__gethex+0x3a4>
 800c8fa:	f047 0710 	orr.w	r7, r7, #16
 800c8fe:	e033      	b.n	800c968 <__gethex+0x3f4>
 800c900:	f04f 0a01 	mov.w	sl, #1
 800c904:	e7d0      	b.n	800c8a8 <__gethex+0x334>
 800c906:	2701      	movs	r7, #1
 800c908:	e7e2      	b.n	800c8d0 <__gethex+0x35c>
 800c90a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c90c:	f1c3 0301 	rsb	r3, r3, #1
 800c910:	9315      	str	r3, [sp, #84]	; 0x54
 800c912:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c914:	2b00      	cmp	r3, #0
 800c916:	d0f0      	beq.n	800c8fa <__gethex+0x386>
 800c918:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c91c:	f104 0314 	add.w	r3, r4, #20
 800c920:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c924:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c928:	f04f 0c00 	mov.w	ip, #0
 800c92c:	4618      	mov	r0, r3
 800c92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c932:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c936:	d01c      	beq.n	800c972 <__gethex+0x3fe>
 800c938:	3201      	adds	r2, #1
 800c93a:	6002      	str	r2, [r0, #0]
 800c93c:	2f02      	cmp	r7, #2
 800c93e:	f104 0314 	add.w	r3, r4, #20
 800c942:	d13f      	bne.n	800c9c4 <__gethex+0x450>
 800c944:	f8d8 2000 	ldr.w	r2, [r8]
 800c948:	3a01      	subs	r2, #1
 800c94a:	42b2      	cmp	r2, r6
 800c94c:	d10a      	bne.n	800c964 <__gethex+0x3f0>
 800c94e:	1171      	asrs	r1, r6, #5
 800c950:	2201      	movs	r2, #1
 800c952:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c956:	f006 061f 	and.w	r6, r6, #31
 800c95a:	fa02 f606 	lsl.w	r6, r2, r6
 800c95e:	421e      	tst	r6, r3
 800c960:	bf18      	it	ne
 800c962:	4617      	movne	r7, r2
 800c964:	f047 0720 	orr.w	r7, r7, #32
 800c968:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c96a:	601c      	str	r4, [r3, #0]
 800c96c:	9b04      	ldr	r3, [sp, #16]
 800c96e:	601d      	str	r5, [r3, #0]
 800c970:	e695      	b.n	800c69e <__gethex+0x12a>
 800c972:	4299      	cmp	r1, r3
 800c974:	f843 cc04 	str.w	ip, [r3, #-4]
 800c978:	d8d8      	bhi.n	800c92c <__gethex+0x3b8>
 800c97a:	68a3      	ldr	r3, [r4, #8]
 800c97c:	459b      	cmp	fp, r3
 800c97e:	db19      	blt.n	800c9b4 <__gethex+0x440>
 800c980:	6861      	ldr	r1, [r4, #4]
 800c982:	ee18 0a10 	vmov	r0, s16
 800c986:	3101      	adds	r1, #1
 800c988:	f000 f982 	bl	800cc90 <_Balloc>
 800c98c:	4681      	mov	r9, r0
 800c98e:	b918      	cbnz	r0, 800c998 <__gethex+0x424>
 800c990:	4b1a      	ldr	r3, [pc, #104]	; (800c9fc <__gethex+0x488>)
 800c992:	4602      	mov	r2, r0
 800c994:	2184      	movs	r1, #132	; 0x84
 800c996:	e6a8      	b.n	800c6ea <__gethex+0x176>
 800c998:	6922      	ldr	r2, [r4, #16]
 800c99a:	3202      	adds	r2, #2
 800c99c:	f104 010c 	add.w	r1, r4, #12
 800c9a0:	0092      	lsls	r2, r2, #2
 800c9a2:	300c      	adds	r0, #12
 800c9a4:	f7fd f892 	bl	8009acc <memcpy>
 800c9a8:	4621      	mov	r1, r4
 800c9aa:	ee18 0a10 	vmov	r0, s16
 800c9ae:	f000 f9af 	bl	800cd10 <_Bfree>
 800c9b2:	464c      	mov	r4, r9
 800c9b4:	6923      	ldr	r3, [r4, #16]
 800c9b6:	1c5a      	adds	r2, r3, #1
 800c9b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c9bc:	6122      	str	r2, [r4, #16]
 800c9be:	2201      	movs	r2, #1
 800c9c0:	615a      	str	r2, [r3, #20]
 800c9c2:	e7bb      	b.n	800c93c <__gethex+0x3c8>
 800c9c4:	6922      	ldr	r2, [r4, #16]
 800c9c6:	455a      	cmp	r2, fp
 800c9c8:	dd0b      	ble.n	800c9e2 <__gethex+0x46e>
 800c9ca:	2101      	movs	r1, #1
 800c9cc:	4620      	mov	r0, r4
 800c9ce:	f7ff fd6a 	bl	800c4a6 <rshift>
 800c9d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c9d6:	3501      	adds	r5, #1
 800c9d8:	42ab      	cmp	r3, r5
 800c9da:	f6ff aed0 	blt.w	800c77e <__gethex+0x20a>
 800c9de:	2701      	movs	r7, #1
 800c9e0:	e7c0      	b.n	800c964 <__gethex+0x3f0>
 800c9e2:	f016 061f 	ands.w	r6, r6, #31
 800c9e6:	d0fa      	beq.n	800c9de <__gethex+0x46a>
 800c9e8:	449a      	add	sl, r3
 800c9ea:	f1c6 0620 	rsb	r6, r6, #32
 800c9ee:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c9f2:	f000 fa43 	bl	800ce7c <__hi0bits>
 800c9f6:	42b0      	cmp	r0, r6
 800c9f8:	dbe7      	blt.n	800c9ca <__gethex+0x456>
 800c9fa:	e7f0      	b.n	800c9de <__gethex+0x46a>
 800c9fc:	0800fa24 	.word	0x0800fa24

0800ca00 <L_shift>:
 800ca00:	f1c2 0208 	rsb	r2, r2, #8
 800ca04:	0092      	lsls	r2, r2, #2
 800ca06:	b570      	push	{r4, r5, r6, lr}
 800ca08:	f1c2 0620 	rsb	r6, r2, #32
 800ca0c:	6843      	ldr	r3, [r0, #4]
 800ca0e:	6804      	ldr	r4, [r0, #0]
 800ca10:	fa03 f506 	lsl.w	r5, r3, r6
 800ca14:	432c      	orrs	r4, r5
 800ca16:	40d3      	lsrs	r3, r2
 800ca18:	6004      	str	r4, [r0, #0]
 800ca1a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ca1e:	4288      	cmp	r0, r1
 800ca20:	d3f4      	bcc.n	800ca0c <L_shift+0xc>
 800ca22:	bd70      	pop	{r4, r5, r6, pc}

0800ca24 <__match>:
 800ca24:	b530      	push	{r4, r5, lr}
 800ca26:	6803      	ldr	r3, [r0, #0]
 800ca28:	3301      	adds	r3, #1
 800ca2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca2e:	b914      	cbnz	r4, 800ca36 <__match+0x12>
 800ca30:	6003      	str	r3, [r0, #0]
 800ca32:	2001      	movs	r0, #1
 800ca34:	bd30      	pop	{r4, r5, pc}
 800ca36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ca3e:	2d19      	cmp	r5, #25
 800ca40:	bf98      	it	ls
 800ca42:	3220      	addls	r2, #32
 800ca44:	42a2      	cmp	r2, r4
 800ca46:	d0f0      	beq.n	800ca2a <__match+0x6>
 800ca48:	2000      	movs	r0, #0
 800ca4a:	e7f3      	b.n	800ca34 <__match+0x10>

0800ca4c <__hexnan>:
 800ca4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca50:	680b      	ldr	r3, [r1, #0]
 800ca52:	6801      	ldr	r1, [r0, #0]
 800ca54:	115e      	asrs	r6, r3, #5
 800ca56:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ca5a:	f013 031f 	ands.w	r3, r3, #31
 800ca5e:	b087      	sub	sp, #28
 800ca60:	bf18      	it	ne
 800ca62:	3604      	addne	r6, #4
 800ca64:	2500      	movs	r5, #0
 800ca66:	1f37      	subs	r7, r6, #4
 800ca68:	4682      	mov	sl, r0
 800ca6a:	4690      	mov	r8, r2
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	f846 5c04 	str.w	r5, [r6, #-4]
 800ca72:	46b9      	mov	r9, r7
 800ca74:	463c      	mov	r4, r7
 800ca76:	9502      	str	r5, [sp, #8]
 800ca78:	46ab      	mov	fp, r5
 800ca7a:	784a      	ldrb	r2, [r1, #1]
 800ca7c:	1c4b      	adds	r3, r1, #1
 800ca7e:	9303      	str	r3, [sp, #12]
 800ca80:	b342      	cbz	r2, 800cad4 <__hexnan+0x88>
 800ca82:	4610      	mov	r0, r2
 800ca84:	9105      	str	r1, [sp, #20]
 800ca86:	9204      	str	r2, [sp, #16]
 800ca88:	f7ff fd5f 	bl	800c54a <__hexdig_fun>
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d14f      	bne.n	800cb30 <__hexnan+0xe4>
 800ca90:	9a04      	ldr	r2, [sp, #16]
 800ca92:	9905      	ldr	r1, [sp, #20]
 800ca94:	2a20      	cmp	r2, #32
 800ca96:	d818      	bhi.n	800caca <__hexnan+0x7e>
 800ca98:	9b02      	ldr	r3, [sp, #8]
 800ca9a:	459b      	cmp	fp, r3
 800ca9c:	dd13      	ble.n	800cac6 <__hexnan+0x7a>
 800ca9e:	454c      	cmp	r4, r9
 800caa0:	d206      	bcs.n	800cab0 <__hexnan+0x64>
 800caa2:	2d07      	cmp	r5, #7
 800caa4:	dc04      	bgt.n	800cab0 <__hexnan+0x64>
 800caa6:	462a      	mov	r2, r5
 800caa8:	4649      	mov	r1, r9
 800caaa:	4620      	mov	r0, r4
 800caac:	f7ff ffa8 	bl	800ca00 <L_shift>
 800cab0:	4544      	cmp	r4, r8
 800cab2:	d950      	bls.n	800cb56 <__hexnan+0x10a>
 800cab4:	2300      	movs	r3, #0
 800cab6:	f1a4 0904 	sub.w	r9, r4, #4
 800caba:	f844 3c04 	str.w	r3, [r4, #-4]
 800cabe:	f8cd b008 	str.w	fp, [sp, #8]
 800cac2:	464c      	mov	r4, r9
 800cac4:	461d      	mov	r5, r3
 800cac6:	9903      	ldr	r1, [sp, #12]
 800cac8:	e7d7      	b.n	800ca7a <__hexnan+0x2e>
 800caca:	2a29      	cmp	r2, #41	; 0x29
 800cacc:	d156      	bne.n	800cb7c <__hexnan+0x130>
 800cace:	3102      	adds	r1, #2
 800cad0:	f8ca 1000 	str.w	r1, [sl]
 800cad4:	f1bb 0f00 	cmp.w	fp, #0
 800cad8:	d050      	beq.n	800cb7c <__hexnan+0x130>
 800cada:	454c      	cmp	r4, r9
 800cadc:	d206      	bcs.n	800caec <__hexnan+0xa0>
 800cade:	2d07      	cmp	r5, #7
 800cae0:	dc04      	bgt.n	800caec <__hexnan+0xa0>
 800cae2:	462a      	mov	r2, r5
 800cae4:	4649      	mov	r1, r9
 800cae6:	4620      	mov	r0, r4
 800cae8:	f7ff ff8a 	bl	800ca00 <L_shift>
 800caec:	4544      	cmp	r4, r8
 800caee:	d934      	bls.n	800cb5a <__hexnan+0x10e>
 800caf0:	f1a8 0204 	sub.w	r2, r8, #4
 800caf4:	4623      	mov	r3, r4
 800caf6:	f853 1b04 	ldr.w	r1, [r3], #4
 800cafa:	f842 1f04 	str.w	r1, [r2, #4]!
 800cafe:	429f      	cmp	r7, r3
 800cb00:	d2f9      	bcs.n	800caf6 <__hexnan+0xaa>
 800cb02:	1b3b      	subs	r3, r7, r4
 800cb04:	f023 0303 	bic.w	r3, r3, #3
 800cb08:	3304      	adds	r3, #4
 800cb0a:	3401      	adds	r4, #1
 800cb0c:	3e03      	subs	r6, #3
 800cb0e:	42b4      	cmp	r4, r6
 800cb10:	bf88      	it	hi
 800cb12:	2304      	movhi	r3, #4
 800cb14:	4443      	add	r3, r8
 800cb16:	2200      	movs	r2, #0
 800cb18:	f843 2b04 	str.w	r2, [r3], #4
 800cb1c:	429f      	cmp	r7, r3
 800cb1e:	d2fb      	bcs.n	800cb18 <__hexnan+0xcc>
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	b91b      	cbnz	r3, 800cb2c <__hexnan+0xe0>
 800cb24:	4547      	cmp	r7, r8
 800cb26:	d127      	bne.n	800cb78 <__hexnan+0x12c>
 800cb28:	2301      	movs	r3, #1
 800cb2a:	603b      	str	r3, [r7, #0]
 800cb2c:	2005      	movs	r0, #5
 800cb2e:	e026      	b.n	800cb7e <__hexnan+0x132>
 800cb30:	3501      	adds	r5, #1
 800cb32:	2d08      	cmp	r5, #8
 800cb34:	f10b 0b01 	add.w	fp, fp, #1
 800cb38:	dd06      	ble.n	800cb48 <__hexnan+0xfc>
 800cb3a:	4544      	cmp	r4, r8
 800cb3c:	d9c3      	bls.n	800cac6 <__hexnan+0x7a>
 800cb3e:	2300      	movs	r3, #0
 800cb40:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb44:	2501      	movs	r5, #1
 800cb46:	3c04      	subs	r4, #4
 800cb48:	6822      	ldr	r2, [r4, #0]
 800cb4a:	f000 000f 	and.w	r0, r0, #15
 800cb4e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cb52:	6022      	str	r2, [r4, #0]
 800cb54:	e7b7      	b.n	800cac6 <__hexnan+0x7a>
 800cb56:	2508      	movs	r5, #8
 800cb58:	e7b5      	b.n	800cac6 <__hexnan+0x7a>
 800cb5a:	9b01      	ldr	r3, [sp, #4]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d0df      	beq.n	800cb20 <__hexnan+0xd4>
 800cb60:	f04f 32ff 	mov.w	r2, #4294967295
 800cb64:	f1c3 0320 	rsb	r3, r3, #32
 800cb68:	fa22 f303 	lsr.w	r3, r2, r3
 800cb6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cb70:	401a      	ands	r2, r3
 800cb72:	f846 2c04 	str.w	r2, [r6, #-4]
 800cb76:	e7d3      	b.n	800cb20 <__hexnan+0xd4>
 800cb78:	3f04      	subs	r7, #4
 800cb7a:	e7d1      	b.n	800cb20 <__hexnan+0xd4>
 800cb7c:	2004      	movs	r0, #4
 800cb7e:	b007      	add	sp, #28
 800cb80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb84 <_localeconv_r>:
 800cb84:	4800      	ldr	r0, [pc, #0]	; (800cb88 <_localeconv_r+0x4>)
 800cb86:	4770      	bx	lr
 800cb88:	20000184 	.word	0x20000184

0800cb8c <__retarget_lock_init_recursive>:
 800cb8c:	4770      	bx	lr

0800cb8e <__retarget_lock_acquire_recursive>:
 800cb8e:	4770      	bx	lr

0800cb90 <__retarget_lock_release_recursive>:
 800cb90:	4770      	bx	lr

0800cb92 <__swhatbuf_r>:
 800cb92:	b570      	push	{r4, r5, r6, lr}
 800cb94:	460e      	mov	r6, r1
 800cb96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb9a:	2900      	cmp	r1, #0
 800cb9c:	b096      	sub	sp, #88	; 0x58
 800cb9e:	4614      	mov	r4, r2
 800cba0:	461d      	mov	r5, r3
 800cba2:	da07      	bge.n	800cbb4 <__swhatbuf_r+0x22>
 800cba4:	2300      	movs	r3, #0
 800cba6:	602b      	str	r3, [r5, #0]
 800cba8:	89b3      	ldrh	r3, [r6, #12]
 800cbaa:	061a      	lsls	r2, r3, #24
 800cbac:	d410      	bmi.n	800cbd0 <__swhatbuf_r+0x3e>
 800cbae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cbb2:	e00e      	b.n	800cbd2 <__swhatbuf_r+0x40>
 800cbb4:	466a      	mov	r2, sp
 800cbb6:	f001 f84f 	bl	800dc58 <_fstat_r>
 800cbba:	2800      	cmp	r0, #0
 800cbbc:	dbf2      	blt.n	800cba4 <__swhatbuf_r+0x12>
 800cbbe:	9a01      	ldr	r2, [sp, #4]
 800cbc0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cbc4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cbc8:	425a      	negs	r2, r3
 800cbca:	415a      	adcs	r2, r3
 800cbcc:	602a      	str	r2, [r5, #0]
 800cbce:	e7ee      	b.n	800cbae <__swhatbuf_r+0x1c>
 800cbd0:	2340      	movs	r3, #64	; 0x40
 800cbd2:	2000      	movs	r0, #0
 800cbd4:	6023      	str	r3, [r4, #0]
 800cbd6:	b016      	add	sp, #88	; 0x58
 800cbd8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cbdc <__smakebuf_r>:
 800cbdc:	898b      	ldrh	r3, [r1, #12]
 800cbde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cbe0:	079d      	lsls	r5, r3, #30
 800cbe2:	4606      	mov	r6, r0
 800cbe4:	460c      	mov	r4, r1
 800cbe6:	d507      	bpl.n	800cbf8 <__smakebuf_r+0x1c>
 800cbe8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cbec:	6023      	str	r3, [r4, #0]
 800cbee:	6123      	str	r3, [r4, #16]
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	6163      	str	r3, [r4, #20]
 800cbf4:	b002      	add	sp, #8
 800cbf6:	bd70      	pop	{r4, r5, r6, pc}
 800cbf8:	ab01      	add	r3, sp, #4
 800cbfa:	466a      	mov	r2, sp
 800cbfc:	f7ff ffc9 	bl	800cb92 <__swhatbuf_r>
 800cc00:	9900      	ldr	r1, [sp, #0]
 800cc02:	4605      	mov	r5, r0
 800cc04:	4630      	mov	r0, r6
 800cc06:	f000 fd5d 	bl	800d6c4 <_malloc_r>
 800cc0a:	b948      	cbnz	r0, 800cc20 <__smakebuf_r+0x44>
 800cc0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc10:	059a      	lsls	r2, r3, #22
 800cc12:	d4ef      	bmi.n	800cbf4 <__smakebuf_r+0x18>
 800cc14:	f023 0303 	bic.w	r3, r3, #3
 800cc18:	f043 0302 	orr.w	r3, r3, #2
 800cc1c:	81a3      	strh	r3, [r4, #12]
 800cc1e:	e7e3      	b.n	800cbe8 <__smakebuf_r+0xc>
 800cc20:	4b0d      	ldr	r3, [pc, #52]	; (800cc58 <__smakebuf_r+0x7c>)
 800cc22:	62b3      	str	r3, [r6, #40]	; 0x28
 800cc24:	89a3      	ldrh	r3, [r4, #12]
 800cc26:	6020      	str	r0, [r4, #0]
 800cc28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc2c:	81a3      	strh	r3, [r4, #12]
 800cc2e:	9b00      	ldr	r3, [sp, #0]
 800cc30:	6163      	str	r3, [r4, #20]
 800cc32:	9b01      	ldr	r3, [sp, #4]
 800cc34:	6120      	str	r0, [r4, #16]
 800cc36:	b15b      	cbz	r3, 800cc50 <__smakebuf_r+0x74>
 800cc38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	f001 f81d 	bl	800dc7c <_isatty_r>
 800cc42:	b128      	cbz	r0, 800cc50 <__smakebuf_r+0x74>
 800cc44:	89a3      	ldrh	r3, [r4, #12]
 800cc46:	f023 0303 	bic.w	r3, r3, #3
 800cc4a:	f043 0301 	orr.w	r3, r3, #1
 800cc4e:	81a3      	strh	r3, [r4, #12]
 800cc50:	89a0      	ldrh	r0, [r4, #12]
 800cc52:	4305      	orrs	r5, r0
 800cc54:	81a5      	strh	r5, [r4, #12]
 800cc56:	e7cd      	b.n	800cbf4 <__smakebuf_r+0x18>
 800cc58:	0800c305 	.word	0x0800c305

0800cc5c <malloc>:
 800cc5c:	4b02      	ldr	r3, [pc, #8]	; (800cc68 <malloc+0xc>)
 800cc5e:	4601      	mov	r1, r0
 800cc60:	6818      	ldr	r0, [r3, #0]
 800cc62:	f000 bd2f 	b.w	800d6c4 <_malloc_r>
 800cc66:	bf00      	nop
 800cc68:	2000002c 	.word	0x2000002c

0800cc6c <__ascii_mbtowc>:
 800cc6c:	b082      	sub	sp, #8
 800cc6e:	b901      	cbnz	r1, 800cc72 <__ascii_mbtowc+0x6>
 800cc70:	a901      	add	r1, sp, #4
 800cc72:	b142      	cbz	r2, 800cc86 <__ascii_mbtowc+0x1a>
 800cc74:	b14b      	cbz	r3, 800cc8a <__ascii_mbtowc+0x1e>
 800cc76:	7813      	ldrb	r3, [r2, #0]
 800cc78:	600b      	str	r3, [r1, #0]
 800cc7a:	7812      	ldrb	r2, [r2, #0]
 800cc7c:	1e10      	subs	r0, r2, #0
 800cc7e:	bf18      	it	ne
 800cc80:	2001      	movne	r0, #1
 800cc82:	b002      	add	sp, #8
 800cc84:	4770      	bx	lr
 800cc86:	4610      	mov	r0, r2
 800cc88:	e7fb      	b.n	800cc82 <__ascii_mbtowc+0x16>
 800cc8a:	f06f 0001 	mvn.w	r0, #1
 800cc8e:	e7f8      	b.n	800cc82 <__ascii_mbtowc+0x16>

0800cc90 <_Balloc>:
 800cc90:	b570      	push	{r4, r5, r6, lr}
 800cc92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cc94:	4604      	mov	r4, r0
 800cc96:	460d      	mov	r5, r1
 800cc98:	b976      	cbnz	r6, 800ccb8 <_Balloc+0x28>
 800cc9a:	2010      	movs	r0, #16
 800cc9c:	f7ff ffde 	bl	800cc5c <malloc>
 800cca0:	4602      	mov	r2, r0
 800cca2:	6260      	str	r0, [r4, #36]	; 0x24
 800cca4:	b920      	cbnz	r0, 800ccb0 <_Balloc+0x20>
 800cca6:	4b18      	ldr	r3, [pc, #96]	; (800cd08 <_Balloc+0x78>)
 800cca8:	4818      	ldr	r0, [pc, #96]	; (800cd0c <_Balloc+0x7c>)
 800ccaa:	2166      	movs	r1, #102	; 0x66
 800ccac:	f000 ff94 	bl	800dbd8 <__assert_func>
 800ccb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ccb4:	6006      	str	r6, [r0, #0]
 800ccb6:	60c6      	str	r6, [r0, #12]
 800ccb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ccba:	68f3      	ldr	r3, [r6, #12]
 800ccbc:	b183      	cbz	r3, 800cce0 <_Balloc+0x50>
 800ccbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccc6:	b9b8      	cbnz	r0, 800ccf8 <_Balloc+0x68>
 800ccc8:	2101      	movs	r1, #1
 800ccca:	fa01 f605 	lsl.w	r6, r1, r5
 800ccce:	1d72      	adds	r2, r6, #5
 800ccd0:	0092      	lsls	r2, r2, #2
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	f000 fc97 	bl	800d606 <_calloc_r>
 800ccd8:	b160      	cbz	r0, 800ccf4 <_Balloc+0x64>
 800ccda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ccde:	e00e      	b.n	800ccfe <_Balloc+0x6e>
 800cce0:	2221      	movs	r2, #33	; 0x21
 800cce2:	2104      	movs	r1, #4
 800cce4:	4620      	mov	r0, r4
 800cce6:	f000 fc8e 	bl	800d606 <_calloc_r>
 800ccea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccec:	60f0      	str	r0, [r6, #12]
 800ccee:	68db      	ldr	r3, [r3, #12]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d1e4      	bne.n	800ccbe <_Balloc+0x2e>
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	bd70      	pop	{r4, r5, r6, pc}
 800ccf8:	6802      	ldr	r2, [r0, #0]
 800ccfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ccfe:	2300      	movs	r3, #0
 800cd00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd04:	e7f7      	b.n	800ccf6 <_Balloc+0x66>
 800cd06:	bf00      	nop
 800cd08:	0800f9ae 	.word	0x0800f9ae
 800cd0c:	0800fb18 	.word	0x0800fb18

0800cd10 <_Bfree>:
 800cd10:	b570      	push	{r4, r5, r6, lr}
 800cd12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cd14:	4605      	mov	r5, r0
 800cd16:	460c      	mov	r4, r1
 800cd18:	b976      	cbnz	r6, 800cd38 <_Bfree+0x28>
 800cd1a:	2010      	movs	r0, #16
 800cd1c:	f7ff ff9e 	bl	800cc5c <malloc>
 800cd20:	4602      	mov	r2, r0
 800cd22:	6268      	str	r0, [r5, #36]	; 0x24
 800cd24:	b920      	cbnz	r0, 800cd30 <_Bfree+0x20>
 800cd26:	4b09      	ldr	r3, [pc, #36]	; (800cd4c <_Bfree+0x3c>)
 800cd28:	4809      	ldr	r0, [pc, #36]	; (800cd50 <_Bfree+0x40>)
 800cd2a:	218a      	movs	r1, #138	; 0x8a
 800cd2c:	f000 ff54 	bl	800dbd8 <__assert_func>
 800cd30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd34:	6006      	str	r6, [r0, #0]
 800cd36:	60c6      	str	r6, [r0, #12]
 800cd38:	b13c      	cbz	r4, 800cd4a <_Bfree+0x3a>
 800cd3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cd3c:	6862      	ldr	r2, [r4, #4]
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd44:	6021      	str	r1, [r4, #0]
 800cd46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd4a:	bd70      	pop	{r4, r5, r6, pc}
 800cd4c:	0800f9ae 	.word	0x0800f9ae
 800cd50:	0800fb18 	.word	0x0800fb18

0800cd54 <__multadd>:
 800cd54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd58:	690e      	ldr	r6, [r1, #16]
 800cd5a:	4607      	mov	r7, r0
 800cd5c:	4698      	mov	r8, r3
 800cd5e:	460c      	mov	r4, r1
 800cd60:	f101 0014 	add.w	r0, r1, #20
 800cd64:	2300      	movs	r3, #0
 800cd66:	6805      	ldr	r5, [r0, #0]
 800cd68:	b2a9      	uxth	r1, r5
 800cd6a:	fb02 8101 	mla	r1, r2, r1, r8
 800cd6e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800cd72:	0c2d      	lsrs	r5, r5, #16
 800cd74:	fb02 c505 	mla	r5, r2, r5, ip
 800cd78:	b289      	uxth	r1, r1
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800cd80:	429e      	cmp	r6, r3
 800cd82:	f840 1b04 	str.w	r1, [r0], #4
 800cd86:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800cd8a:	dcec      	bgt.n	800cd66 <__multadd+0x12>
 800cd8c:	f1b8 0f00 	cmp.w	r8, #0
 800cd90:	d022      	beq.n	800cdd8 <__multadd+0x84>
 800cd92:	68a3      	ldr	r3, [r4, #8]
 800cd94:	42b3      	cmp	r3, r6
 800cd96:	dc19      	bgt.n	800cdcc <__multadd+0x78>
 800cd98:	6861      	ldr	r1, [r4, #4]
 800cd9a:	4638      	mov	r0, r7
 800cd9c:	3101      	adds	r1, #1
 800cd9e:	f7ff ff77 	bl	800cc90 <_Balloc>
 800cda2:	4605      	mov	r5, r0
 800cda4:	b928      	cbnz	r0, 800cdb2 <__multadd+0x5e>
 800cda6:	4602      	mov	r2, r0
 800cda8:	4b0d      	ldr	r3, [pc, #52]	; (800cde0 <__multadd+0x8c>)
 800cdaa:	480e      	ldr	r0, [pc, #56]	; (800cde4 <__multadd+0x90>)
 800cdac:	21b5      	movs	r1, #181	; 0xb5
 800cdae:	f000 ff13 	bl	800dbd8 <__assert_func>
 800cdb2:	6922      	ldr	r2, [r4, #16]
 800cdb4:	3202      	adds	r2, #2
 800cdb6:	f104 010c 	add.w	r1, r4, #12
 800cdba:	0092      	lsls	r2, r2, #2
 800cdbc:	300c      	adds	r0, #12
 800cdbe:	f7fc fe85 	bl	8009acc <memcpy>
 800cdc2:	4621      	mov	r1, r4
 800cdc4:	4638      	mov	r0, r7
 800cdc6:	f7ff ffa3 	bl	800cd10 <_Bfree>
 800cdca:	462c      	mov	r4, r5
 800cdcc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800cdd0:	3601      	adds	r6, #1
 800cdd2:	f8c3 8014 	str.w	r8, [r3, #20]
 800cdd6:	6126      	str	r6, [r4, #16]
 800cdd8:	4620      	mov	r0, r4
 800cdda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdde:	bf00      	nop
 800cde0:	0800fa24 	.word	0x0800fa24
 800cde4:	0800fb18 	.word	0x0800fb18

0800cde8 <__s2b>:
 800cde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdec:	460c      	mov	r4, r1
 800cdee:	4615      	mov	r5, r2
 800cdf0:	461f      	mov	r7, r3
 800cdf2:	2209      	movs	r2, #9
 800cdf4:	3308      	adds	r3, #8
 800cdf6:	4606      	mov	r6, r0
 800cdf8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	2201      	movs	r2, #1
 800ce00:	429a      	cmp	r2, r3
 800ce02:	db09      	blt.n	800ce18 <__s2b+0x30>
 800ce04:	4630      	mov	r0, r6
 800ce06:	f7ff ff43 	bl	800cc90 <_Balloc>
 800ce0a:	b940      	cbnz	r0, 800ce1e <__s2b+0x36>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	4b19      	ldr	r3, [pc, #100]	; (800ce74 <__s2b+0x8c>)
 800ce10:	4819      	ldr	r0, [pc, #100]	; (800ce78 <__s2b+0x90>)
 800ce12:	21ce      	movs	r1, #206	; 0xce
 800ce14:	f000 fee0 	bl	800dbd8 <__assert_func>
 800ce18:	0052      	lsls	r2, r2, #1
 800ce1a:	3101      	adds	r1, #1
 800ce1c:	e7f0      	b.n	800ce00 <__s2b+0x18>
 800ce1e:	9b08      	ldr	r3, [sp, #32]
 800ce20:	6143      	str	r3, [r0, #20]
 800ce22:	2d09      	cmp	r5, #9
 800ce24:	f04f 0301 	mov.w	r3, #1
 800ce28:	6103      	str	r3, [r0, #16]
 800ce2a:	dd16      	ble.n	800ce5a <__s2b+0x72>
 800ce2c:	f104 0909 	add.w	r9, r4, #9
 800ce30:	46c8      	mov	r8, r9
 800ce32:	442c      	add	r4, r5
 800ce34:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce38:	4601      	mov	r1, r0
 800ce3a:	3b30      	subs	r3, #48	; 0x30
 800ce3c:	220a      	movs	r2, #10
 800ce3e:	4630      	mov	r0, r6
 800ce40:	f7ff ff88 	bl	800cd54 <__multadd>
 800ce44:	45a0      	cmp	r8, r4
 800ce46:	d1f5      	bne.n	800ce34 <__s2b+0x4c>
 800ce48:	f1a5 0408 	sub.w	r4, r5, #8
 800ce4c:	444c      	add	r4, r9
 800ce4e:	1b2d      	subs	r5, r5, r4
 800ce50:	1963      	adds	r3, r4, r5
 800ce52:	42bb      	cmp	r3, r7
 800ce54:	db04      	blt.n	800ce60 <__s2b+0x78>
 800ce56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce5a:	340a      	adds	r4, #10
 800ce5c:	2509      	movs	r5, #9
 800ce5e:	e7f6      	b.n	800ce4e <__s2b+0x66>
 800ce60:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce64:	4601      	mov	r1, r0
 800ce66:	3b30      	subs	r3, #48	; 0x30
 800ce68:	220a      	movs	r2, #10
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	f7ff ff72 	bl	800cd54 <__multadd>
 800ce70:	e7ee      	b.n	800ce50 <__s2b+0x68>
 800ce72:	bf00      	nop
 800ce74:	0800fa24 	.word	0x0800fa24
 800ce78:	0800fb18 	.word	0x0800fb18

0800ce7c <__hi0bits>:
 800ce7c:	0c03      	lsrs	r3, r0, #16
 800ce7e:	041b      	lsls	r3, r3, #16
 800ce80:	b9d3      	cbnz	r3, 800ceb8 <__hi0bits+0x3c>
 800ce82:	0400      	lsls	r0, r0, #16
 800ce84:	2310      	movs	r3, #16
 800ce86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ce8a:	bf04      	itt	eq
 800ce8c:	0200      	lsleq	r0, r0, #8
 800ce8e:	3308      	addeq	r3, #8
 800ce90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ce94:	bf04      	itt	eq
 800ce96:	0100      	lsleq	r0, r0, #4
 800ce98:	3304      	addeq	r3, #4
 800ce9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ce9e:	bf04      	itt	eq
 800cea0:	0080      	lsleq	r0, r0, #2
 800cea2:	3302      	addeq	r3, #2
 800cea4:	2800      	cmp	r0, #0
 800cea6:	db05      	blt.n	800ceb4 <__hi0bits+0x38>
 800cea8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ceac:	f103 0301 	add.w	r3, r3, #1
 800ceb0:	bf08      	it	eq
 800ceb2:	2320      	moveq	r3, #32
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	4770      	bx	lr
 800ceb8:	2300      	movs	r3, #0
 800ceba:	e7e4      	b.n	800ce86 <__hi0bits+0xa>

0800cebc <__lo0bits>:
 800cebc:	6803      	ldr	r3, [r0, #0]
 800cebe:	f013 0207 	ands.w	r2, r3, #7
 800cec2:	4601      	mov	r1, r0
 800cec4:	d00b      	beq.n	800cede <__lo0bits+0x22>
 800cec6:	07da      	lsls	r2, r3, #31
 800cec8:	d424      	bmi.n	800cf14 <__lo0bits+0x58>
 800ceca:	0798      	lsls	r0, r3, #30
 800cecc:	bf49      	itett	mi
 800cece:	085b      	lsrmi	r3, r3, #1
 800ced0:	089b      	lsrpl	r3, r3, #2
 800ced2:	2001      	movmi	r0, #1
 800ced4:	600b      	strmi	r3, [r1, #0]
 800ced6:	bf5c      	itt	pl
 800ced8:	600b      	strpl	r3, [r1, #0]
 800ceda:	2002      	movpl	r0, #2
 800cedc:	4770      	bx	lr
 800cede:	b298      	uxth	r0, r3
 800cee0:	b9b0      	cbnz	r0, 800cf10 <__lo0bits+0x54>
 800cee2:	0c1b      	lsrs	r3, r3, #16
 800cee4:	2010      	movs	r0, #16
 800cee6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ceea:	bf04      	itt	eq
 800ceec:	0a1b      	lsreq	r3, r3, #8
 800ceee:	3008      	addeq	r0, #8
 800cef0:	071a      	lsls	r2, r3, #28
 800cef2:	bf04      	itt	eq
 800cef4:	091b      	lsreq	r3, r3, #4
 800cef6:	3004      	addeq	r0, #4
 800cef8:	079a      	lsls	r2, r3, #30
 800cefa:	bf04      	itt	eq
 800cefc:	089b      	lsreq	r3, r3, #2
 800cefe:	3002      	addeq	r0, #2
 800cf00:	07da      	lsls	r2, r3, #31
 800cf02:	d403      	bmi.n	800cf0c <__lo0bits+0x50>
 800cf04:	085b      	lsrs	r3, r3, #1
 800cf06:	f100 0001 	add.w	r0, r0, #1
 800cf0a:	d005      	beq.n	800cf18 <__lo0bits+0x5c>
 800cf0c:	600b      	str	r3, [r1, #0]
 800cf0e:	4770      	bx	lr
 800cf10:	4610      	mov	r0, r2
 800cf12:	e7e8      	b.n	800cee6 <__lo0bits+0x2a>
 800cf14:	2000      	movs	r0, #0
 800cf16:	4770      	bx	lr
 800cf18:	2020      	movs	r0, #32
 800cf1a:	4770      	bx	lr

0800cf1c <__i2b>:
 800cf1c:	b510      	push	{r4, lr}
 800cf1e:	460c      	mov	r4, r1
 800cf20:	2101      	movs	r1, #1
 800cf22:	f7ff feb5 	bl	800cc90 <_Balloc>
 800cf26:	4602      	mov	r2, r0
 800cf28:	b928      	cbnz	r0, 800cf36 <__i2b+0x1a>
 800cf2a:	4b05      	ldr	r3, [pc, #20]	; (800cf40 <__i2b+0x24>)
 800cf2c:	4805      	ldr	r0, [pc, #20]	; (800cf44 <__i2b+0x28>)
 800cf2e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cf32:	f000 fe51 	bl	800dbd8 <__assert_func>
 800cf36:	2301      	movs	r3, #1
 800cf38:	6144      	str	r4, [r0, #20]
 800cf3a:	6103      	str	r3, [r0, #16]
 800cf3c:	bd10      	pop	{r4, pc}
 800cf3e:	bf00      	nop
 800cf40:	0800fa24 	.word	0x0800fa24
 800cf44:	0800fb18 	.word	0x0800fb18

0800cf48 <__multiply>:
 800cf48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf4c:	4614      	mov	r4, r2
 800cf4e:	690a      	ldr	r2, [r1, #16]
 800cf50:	6923      	ldr	r3, [r4, #16]
 800cf52:	429a      	cmp	r2, r3
 800cf54:	bfb8      	it	lt
 800cf56:	460b      	movlt	r3, r1
 800cf58:	460d      	mov	r5, r1
 800cf5a:	bfbc      	itt	lt
 800cf5c:	4625      	movlt	r5, r4
 800cf5e:	461c      	movlt	r4, r3
 800cf60:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cf64:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cf68:	68ab      	ldr	r3, [r5, #8]
 800cf6a:	6869      	ldr	r1, [r5, #4]
 800cf6c:	eb0a 0709 	add.w	r7, sl, r9
 800cf70:	42bb      	cmp	r3, r7
 800cf72:	b085      	sub	sp, #20
 800cf74:	bfb8      	it	lt
 800cf76:	3101      	addlt	r1, #1
 800cf78:	f7ff fe8a 	bl	800cc90 <_Balloc>
 800cf7c:	b930      	cbnz	r0, 800cf8c <__multiply+0x44>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	4b42      	ldr	r3, [pc, #264]	; (800d08c <__multiply+0x144>)
 800cf82:	4843      	ldr	r0, [pc, #268]	; (800d090 <__multiply+0x148>)
 800cf84:	f240 115d 	movw	r1, #349	; 0x15d
 800cf88:	f000 fe26 	bl	800dbd8 <__assert_func>
 800cf8c:	f100 0614 	add.w	r6, r0, #20
 800cf90:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cf94:	4633      	mov	r3, r6
 800cf96:	2200      	movs	r2, #0
 800cf98:	4543      	cmp	r3, r8
 800cf9a:	d31e      	bcc.n	800cfda <__multiply+0x92>
 800cf9c:	f105 0c14 	add.w	ip, r5, #20
 800cfa0:	f104 0314 	add.w	r3, r4, #20
 800cfa4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cfa8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cfac:	9202      	str	r2, [sp, #8]
 800cfae:	ebac 0205 	sub.w	r2, ip, r5
 800cfb2:	3a15      	subs	r2, #21
 800cfb4:	f022 0203 	bic.w	r2, r2, #3
 800cfb8:	3204      	adds	r2, #4
 800cfba:	f105 0115 	add.w	r1, r5, #21
 800cfbe:	458c      	cmp	ip, r1
 800cfc0:	bf38      	it	cc
 800cfc2:	2204      	movcc	r2, #4
 800cfc4:	9201      	str	r2, [sp, #4]
 800cfc6:	9a02      	ldr	r2, [sp, #8]
 800cfc8:	9303      	str	r3, [sp, #12]
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	d808      	bhi.n	800cfe0 <__multiply+0x98>
 800cfce:	2f00      	cmp	r7, #0
 800cfd0:	dc55      	bgt.n	800d07e <__multiply+0x136>
 800cfd2:	6107      	str	r7, [r0, #16]
 800cfd4:	b005      	add	sp, #20
 800cfd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfda:	f843 2b04 	str.w	r2, [r3], #4
 800cfde:	e7db      	b.n	800cf98 <__multiply+0x50>
 800cfe0:	f8b3 a000 	ldrh.w	sl, [r3]
 800cfe4:	f1ba 0f00 	cmp.w	sl, #0
 800cfe8:	d020      	beq.n	800d02c <__multiply+0xe4>
 800cfea:	f105 0e14 	add.w	lr, r5, #20
 800cfee:	46b1      	mov	r9, r6
 800cff0:	2200      	movs	r2, #0
 800cff2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800cff6:	f8d9 b000 	ldr.w	fp, [r9]
 800cffa:	b2a1      	uxth	r1, r4
 800cffc:	fa1f fb8b 	uxth.w	fp, fp
 800d000:	fb0a b101 	mla	r1, sl, r1, fp
 800d004:	4411      	add	r1, r2
 800d006:	f8d9 2000 	ldr.w	r2, [r9]
 800d00a:	0c24      	lsrs	r4, r4, #16
 800d00c:	0c12      	lsrs	r2, r2, #16
 800d00e:	fb0a 2404 	mla	r4, sl, r4, r2
 800d012:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d016:	b289      	uxth	r1, r1
 800d018:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d01c:	45f4      	cmp	ip, lr
 800d01e:	f849 1b04 	str.w	r1, [r9], #4
 800d022:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d026:	d8e4      	bhi.n	800cff2 <__multiply+0xaa>
 800d028:	9901      	ldr	r1, [sp, #4]
 800d02a:	5072      	str	r2, [r6, r1]
 800d02c:	9a03      	ldr	r2, [sp, #12]
 800d02e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d032:	3304      	adds	r3, #4
 800d034:	f1b9 0f00 	cmp.w	r9, #0
 800d038:	d01f      	beq.n	800d07a <__multiply+0x132>
 800d03a:	6834      	ldr	r4, [r6, #0]
 800d03c:	f105 0114 	add.w	r1, r5, #20
 800d040:	46b6      	mov	lr, r6
 800d042:	f04f 0a00 	mov.w	sl, #0
 800d046:	880a      	ldrh	r2, [r1, #0]
 800d048:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d04c:	fb09 b202 	mla	r2, r9, r2, fp
 800d050:	4492      	add	sl, r2
 800d052:	b2a4      	uxth	r4, r4
 800d054:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d058:	f84e 4b04 	str.w	r4, [lr], #4
 800d05c:	f851 4b04 	ldr.w	r4, [r1], #4
 800d060:	f8be 2000 	ldrh.w	r2, [lr]
 800d064:	0c24      	lsrs	r4, r4, #16
 800d066:	fb09 2404 	mla	r4, r9, r4, r2
 800d06a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d06e:	458c      	cmp	ip, r1
 800d070:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d074:	d8e7      	bhi.n	800d046 <__multiply+0xfe>
 800d076:	9a01      	ldr	r2, [sp, #4]
 800d078:	50b4      	str	r4, [r6, r2]
 800d07a:	3604      	adds	r6, #4
 800d07c:	e7a3      	b.n	800cfc6 <__multiply+0x7e>
 800d07e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d082:	2b00      	cmp	r3, #0
 800d084:	d1a5      	bne.n	800cfd2 <__multiply+0x8a>
 800d086:	3f01      	subs	r7, #1
 800d088:	e7a1      	b.n	800cfce <__multiply+0x86>
 800d08a:	bf00      	nop
 800d08c:	0800fa24 	.word	0x0800fa24
 800d090:	0800fb18 	.word	0x0800fb18

0800d094 <__pow5mult>:
 800d094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d098:	4615      	mov	r5, r2
 800d09a:	f012 0203 	ands.w	r2, r2, #3
 800d09e:	4606      	mov	r6, r0
 800d0a0:	460f      	mov	r7, r1
 800d0a2:	d007      	beq.n	800d0b4 <__pow5mult+0x20>
 800d0a4:	4c25      	ldr	r4, [pc, #148]	; (800d13c <__pow5mult+0xa8>)
 800d0a6:	3a01      	subs	r2, #1
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d0ae:	f7ff fe51 	bl	800cd54 <__multadd>
 800d0b2:	4607      	mov	r7, r0
 800d0b4:	10ad      	asrs	r5, r5, #2
 800d0b6:	d03d      	beq.n	800d134 <__pow5mult+0xa0>
 800d0b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d0ba:	b97c      	cbnz	r4, 800d0dc <__pow5mult+0x48>
 800d0bc:	2010      	movs	r0, #16
 800d0be:	f7ff fdcd 	bl	800cc5c <malloc>
 800d0c2:	4602      	mov	r2, r0
 800d0c4:	6270      	str	r0, [r6, #36]	; 0x24
 800d0c6:	b928      	cbnz	r0, 800d0d4 <__pow5mult+0x40>
 800d0c8:	4b1d      	ldr	r3, [pc, #116]	; (800d140 <__pow5mult+0xac>)
 800d0ca:	481e      	ldr	r0, [pc, #120]	; (800d144 <__pow5mult+0xb0>)
 800d0cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d0d0:	f000 fd82 	bl	800dbd8 <__assert_func>
 800d0d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0d8:	6004      	str	r4, [r0, #0]
 800d0da:	60c4      	str	r4, [r0, #12]
 800d0dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d0e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0e4:	b94c      	cbnz	r4, 800d0fa <__pow5mult+0x66>
 800d0e6:	f240 2171 	movw	r1, #625	; 0x271
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	f7ff ff16 	bl	800cf1c <__i2b>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0f6:	4604      	mov	r4, r0
 800d0f8:	6003      	str	r3, [r0, #0]
 800d0fa:	f04f 0900 	mov.w	r9, #0
 800d0fe:	07eb      	lsls	r3, r5, #31
 800d100:	d50a      	bpl.n	800d118 <__pow5mult+0x84>
 800d102:	4639      	mov	r1, r7
 800d104:	4622      	mov	r2, r4
 800d106:	4630      	mov	r0, r6
 800d108:	f7ff ff1e 	bl	800cf48 <__multiply>
 800d10c:	4639      	mov	r1, r7
 800d10e:	4680      	mov	r8, r0
 800d110:	4630      	mov	r0, r6
 800d112:	f7ff fdfd 	bl	800cd10 <_Bfree>
 800d116:	4647      	mov	r7, r8
 800d118:	106d      	asrs	r5, r5, #1
 800d11a:	d00b      	beq.n	800d134 <__pow5mult+0xa0>
 800d11c:	6820      	ldr	r0, [r4, #0]
 800d11e:	b938      	cbnz	r0, 800d130 <__pow5mult+0x9c>
 800d120:	4622      	mov	r2, r4
 800d122:	4621      	mov	r1, r4
 800d124:	4630      	mov	r0, r6
 800d126:	f7ff ff0f 	bl	800cf48 <__multiply>
 800d12a:	6020      	str	r0, [r4, #0]
 800d12c:	f8c0 9000 	str.w	r9, [r0]
 800d130:	4604      	mov	r4, r0
 800d132:	e7e4      	b.n	800d0fe <__pow5mult+0x6a>
 800d134:	4638      	mov	r0, r7
 800d136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d13a:	bf00      	nop
 800d13c:	0800fc68 	.word	0x0800fc68
 800d140:	0800f9ae 	.word	0x0800f9ae
 800d144:	0800fb18 	.word	0x0800fb18

0800d148 <__lshift>:
 800d148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d14c:	460c      	mov	r4, r1
 800d14e:	6849      	ldr	r1, [r1, #4]
 800d150:	6923      	ldr	r3, [r4, #16]
 800d152:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d156:	68a3      	ldr	r3, [r4, #8]
 800d158:	4607      	mov	r7, r0
 800d15a:	4691      	mov	r9, r2
 800d15c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d160:	f108 0601 	add.w	r6, r8, #1
 800d164:	42b3      	cmp	r3, r6
 800d166:	db0b      	blt.n	800d180 <__lshift+0x38>
 800d168:	4638      	mov	r0, r7
 800d16a:	f7ff fd91 	bl	800cc90 <_Balloc>
 800d16e:	4605      	mov	r5, r0
 800d170:	b948      	cbnz	r0, 800d186 <__lshift+0x3e>
 800d172:	4602      	mov	r2, r0
 800d174:	4b28      	ldr	r3, [pc, #160]	; (800d218 <__lshift+0xd0>)
 800d176:	4829      	ldr	r0, [pc, #164]	; (800d21c <__lshift+0xd4>)
 800d178:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d17c:	f000 fd2c 	bl	800dbd8 <__assert_func>
 800d180:	3101      	adds	r1, #1
 800d182:	005b      	lsls	r3, r3, #1
 800d184:	e7ee      	b.n	800d164 <__lshift+0x1c>
 800d186:	2300      	movs	r3, #0
 800d188:	f100 0114 	add.w	r1, r0, #20
 800d18c:	f100 0210 	add.w	r2, r0, #16
 800d190:	4618      	mov	r0, r3
 800d192:	4553      	cmp	r3, sl
 800d194:	db33      	blt.n	800d1fe <__lshift+0xb6>
 800d196:	6920      	ldr	r0, [r4, #16]
 800d198:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d19c:	f104 0314 	add.w	r3, r4, #20
 800d1a0:	f019 091f 	ands.w	r9, r9, #31
 800d1a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d1a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d1ac:	d02b      	beq.n	800d206 <__lshift+0xbe>
 800d1ae:	f1c9 0e20 	rsb	lr, r9, #32
 800d1b2:	468a      	mov	sl, r1
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	6818      	ldr	r0, [r3, #0]
 800d1b8:	fa00 f009 	lsl.w	r0, r0, r9
 800d1bc:	4302      	orrs	r2, r0
 800d1be:	f84a 2b04 	str.w	r2, [sl], #4
 800d1c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1c6:	459c      	cmp	ip, r3
 800d1c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d1cc:	d8f3      	bhi.n	800d1b6 <__lshift+0x6e>
 800d1ce:	ebac 0304 	sub.w	r3, ip, r4
 800d1d2:	3b15      	subs	r3, #21
 800d1d4:	f023 0303 	bic.w	r3, r3, #3
 800d1d8:	3304      	adds	r3, #4
 800d1da:	f104 0015 	add.w	r0, r4, #21
 800d1de:	4584      	cmp	ip, r0
 800d1e0:	bf38      	it	cc
 800d1e2:	2304      	movcc	r3, #4
 800d1e4:	50ca      	str	r2, [r1, r3]
 800d1e6:	b10a      	cbz	r2, 800d1ec <__lshift+0xa4>
 800d1e8:	f108 0602 	add.w	r6, r8, #2
 800d1ec:	3e01      	subs	r6, #1
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	612e      	str	r6, [r5, #16]
 800d1f2:	4621      	mov	r1, r4
 800d1f4:	f7ff fd8c 	bl	800cd10 <_Bfree>
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800d202:	3301      	adds	r3, #1
 800d204:	e7c5      	b.n	800d192 <__lshift+0x4a>
 800d206:	3904      	subs	r1, #4
 800d208:	f853 2b04 	ldr.w	r2, [r3], #4
 800d20c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d210:	459c      	cmp	ip, r3
 800d212:	d8f9      	bhi.n	800d208 <__lshift+0xc0>
 800d214:	e7ea      	b.n	800d1ec <__lshift+0xa4>
 800d216:	bf00      	nop
 800d218:	0800fa24 	.word	0x0800fa24
 800d21c:	0800fb18 	.word	0x0800fb18

0800d220 <__mcmp>:
 800d220:	b530      	push	{r4, r5, lr}
 800d222:	6902      	ldr	r2, [r0, #16]
 800d224:	690c      	ldr	r4, [r1, #16]
 800d226:	1b12      	subs	r2, r2, r4
 800d228:	d10e      	bne.n	800d248 <__mcmp+0x28>
 800d22a:	f100 0314 	add.w	r3, r0, #20
 800d22e:	3114      	adds	r1, #20
 800d230:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d234:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d238:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d23c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d240:	42a5      	cmp	r5, r4
 800d242:	d003      	beq.n	800d24c <__mcmp+0x2c>
 800d244:	d305      	bcc.n	800d252 <__mcmp+0x32>
 800d246:	2201      	movs	r2, #1
 800d248:	4610      	mov	r0, r2
 800d24a:	bd30      	pop	{r4, r5, pc}
 800d24c:	4283      	cmp	r3, r0
 800d24e:	d3f3      	bcc.n	800d238 <__mcmp+0x18>
 800d250:	e7fa      	b.n	800d248 <__mcmp+0x28>
 800d252:	f04f 32ff 	mov.w	r2, #4294967295
 800d256:	e7f7      	b.n	800d248 <__mcmp+0x28>

0800d258 <__mdiff>:
 800d258:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d25c:	460c      	mov	r4, r1
 800d25e:	4606      	mov	r6, r0
 800d260:	4611      	mov	r1, r2
 800d262:	4620      	mov	r0, r4
 800d264:	4617      	mov	r7, r2
 800d266:	f7ff ffdb 	bl	800d220 <__mcmp>
 800d26a:	1e05      	subs	r5, r0, #0
 800d26c:	d110      	bne.n	800d290 <__mdiff+0x38>
 800d26e:	4629      	mov	r1, r5
 800d270:	4630      	mov	r0, r6
 800d272:	f7ff fd0d 	bl	800cc90 <_Balloc>
 800d276:	b930      	cbnz	r0, 800d286 <__mdiff+0x2e>
 800d278:	4b39      	ldr	r3, [pc, #228]	; (800d360 <__mdiff+0x108>)
 800d27a:	4602      	mov	r2, r0
 800d27c:	f240 2132 	movw	r1, #562	; 0x232
 800d280:	4838      	ldr	r0, [pc, #224]	; (800d364 <__mdiff+0x10c>)
 800d282:	f000 fca9 	bl	800dbd8 <__assert_func>
 800d286:	2301      	movs	r3, #1
 800d288:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d28c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d290:	bfa4      	itt	ge
 800d292:	463b      	movge	r3, r7
 800d294:	4627      	movge	r7, r4
 800d296:	4630      	mov	r0, r6
 800d298:	6879      	ldr	r1, [r7, #4]
 800d29a:	bfa6      	itte	ge
 800d29c:	461c      	movge	r4, r3
 800d29e:	2500      	movge	r5, #0
 800d2a0:	2501      	movlt	r5, #1
 800d2a2:	f7ff fcf5 	bl	800cc90 <_Balloc>
 800d2a6:	b920      	cbnz	r0, 800d2b2 <__mdiff+0x5a>
 800d2a8:	4b2d      	ldr	r3, [pc, #180]	; (800d360 <__mdiff+0x108>)
 800d2aa:	4602      	mov	r2, r0
 800d2ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d2b0:	e7e6      	b.n	800d280 <__mdiff+0x28>
 800d2b2:	693e      	ldr	r6, [r7, #16]
 800d2b4:	60c5      	str	r5, [r0, #12]
 800d2b6:	6925      	ldr	r5, [r4, #16]
 800d2b8:	f107 0114 	add.w	r1, r7, #20
 800d2bc:	f104 0914 	add.w	r9, r4, #20
 800d2c0:	f100 0e14 	add.w	lr, r0, #20
 800d2c4:	f107 0210 	add.w	r2, r7, #16
 800d2c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d2cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d2d0:	46f2      	mov	sl, lr
 800d2d2:	2700      	movs	r7, #0
 800d2d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d2d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d2dc:	fa1f f883 	uxth.w	r8, r3
 800d2e0:	fa17 f78b 	uxtah	r7, r7, fp
 800d2e4:	0c1b      	lsrs	r3, r3, #16
 800d2e6:	eba7 0808 	sub.w	r8, r7, r8
 800d2ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d2ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d2f2:	fa1f f888 	uxth.w	r8, r8
 800d2f6:	141f      	asrs	r7, r3, #16
 800d2f8:	454d      	cmp	r5, r9
 800d2fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d2fe:	f84a 3b04 	str.w	r3, [sl], #4
 800d302:	d8e7      	bhi.n	800d2d4 <__mdiff+0x7c>
 800d304:	1b2b      	subs	r3, r5, r4
 800d306:	3b15      	subs	r3, #21
 800d308:	f023 0303 	bic.w	r3, r3, #3
 800d30c:	3304      	adds	r3, #4
 800d30e:	3415      	adds	r4, #21
 800d310:	42a5      	cmp	r5, r4
 800d312:	bf38      	it	cc
 800d314:	2304      	movcc	r3, #4
 800d316:	4419      	add	r1, r3
 800d318:	4473      	add	r3, lr
 800d31a:	469e      	mov	lr, r3
 800d31c:	460d      	mov	r5, r1
 800d31e:	4565      	cmp	r5, ip
 800d320:	d30e      	bcc.n	800d340 <__mdiff+0xe8>
 800d322:	f10c 0203 	add.w	r2, ip, #3
 800d326:	1a52      	subs	r2, r2, r1
 800d328:	f022 0203 	bic.w	r2, r2, #3
 800d32c:	3903      	subs	r1, #3
 800d32e:	458c      	cmp	ip, r1
 800d330:	bf38      	it	cc
 800d332:	2200      	movcc	r2, #0
 800d334:	441a      	add	r2, r3
 800d336:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d33a:	b17b      	cbz	r3, 800d35c <__mdiff+0x104>
 800d33c:	6106      	str	r6, [r0, #16]
 800d33e:	e7a5      	b.n	800d28c <__mdiff+0x34>
 800d340:	f855 8b04 	ldr.w	r8, [r5], #4
 800d344:	fa17 f488 	uxtah	r4, r7, r8
 800d348:	1422      	asrs	r2, r4, #16
 800d34a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d34e:	b2a4      	uxth	r4, r4
 800d350:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d354:	f84e 4b04 	str.w	r4, [lr], #4
 800d358:	1417      	asrs	r7, r2, #16
 800d35a:	e7e0      	b.n	800d31e <__mdiff+0xc6>
 800d35c:	3e01      	subs	r6, #1
 800d35e:	e7ea      	b.n	800d336 <__mdiff+0xde>
 800d360:	0800fa24 	.word	0x0800fa24
 800d364:	0800fb18 	.word	0x0800fb18

0800d368 <__ulp>:
 800d368:	b082      	sub	sp, #8
 800d36a:	ed8d 0b00 	vstr	d0, [sp]
 800d36e:	9b01      	ldr	r3, [sp, #4]
 800d370:	4912      	ldr	r1, [pc, #72]	; (800d3bc <__ulp+0x54>)
 800d372:	4019      	ands	r1, r3
 800d374:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d378:	2900      	cmp	r1, #0
 800d37a:	dd05      	ble.n	800d388 <__ulp+0x20>
 800d37c:	2200      	movs	r2, #0
 800d37e:	460b      	mov	r3, r1
 800d380:	ec43 2b10 	vmov	d0, r2, r3
 800d384:	b002      	add	sp, #8
 800d386:	4770      	bx	lr
 800d388:	4249      	negs	r1, r1
 800d38a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d38e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d392:	f04f 0200 	mov.w	r2, #0
 800d396:	f04f 0300 	mov.w	r3, #0
 800d39a:	da04      	bge.n	800d3a6 <__ulp+0x3e>
 800d39c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d3a0:	fa41 f300 	asr.w	r3, r1, r0
 800d3a4:	e7ec      	b.n	800d380 <__ulp+0x18>
 800d3a6:	f1a0 0114 	sub.w	r1, r0, #20
 800d3aa:	291e      	cmp	r1, #30
 800d3ac:	bfda      	itte	le
 800d3ae:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d3b2:	fa20 f101 	lsrle.w	r1, r0, r1
 800d3b6:	2101      	movgt	r1, #1
 800d3b8:	460a      	mov	r2, r1
 800d3ba:	e7e1      	b.n	800d380 <__ulp+0x18>
 800d3bc:	7ff00000 	.word	0x7ff00000

0800d3c0 <__b2d>:
 800d3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c2:	6905      	ldr	r5, [r0, #16]
 800d3c4:	f100 0714 	add.w	r7, r0, #20
 800d3c8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d3cc:	1f2e      	subs	r6, r5, #4
 800d3ce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d3d2:	4620      	mov	r0, r4
 800d3d4:	f7ff fd52 	bl	800ce7c <__hi0bits>
 800d3d8:	f1c0 0320 	rsb	r3, r0, #32
 800d3dc:	280a      	cmp	r0, #10
 800d3de:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d45c <__b2d+0x9c>
 800d3e2:	600b      	str	r3, [r1, #0]
 800d3e4:	dc14      	bgt.n	800d410 <__b2d+0x50>
 800d3e6:	f1c0 0e0b 	rsb	lr, r0, #11
 800d3ea:	fa24 f10e 	lsr.w	r1, r4, lr
 800d3ee:	42b7      	cmp	r7, r6
 800d3f0:	ea41 030c 	orr.w	r3, r1, ip
 800d3f4:	bf34      	ite	cc
 800d3f6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d3fa:	2100      	movcs	r1, #0
 800d3fc:	3015      	adds	r0, #21
 800d3fe:	fa04 f000 	lsl.w	r0, r4, r0
 800d402:	fa21 f10e 	lsr.w	r1, r1, lr
 800d406:	ea40 0201 	orr.w	r2, r0, r1
 800d40a:	ec43 2b10 	vmov	d0, r2, r3
 800d40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d410:	42b7      	cmp	r7, r6
 800d412:	bf3a      	itte	cc
 800d414:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d418:	f1a5 0608 	subcc.w	r6, r5, #8
 800d41c:	2100      	movcs	r1, #0
 800d41e:	380b      	subs	r0, #11
 800d420:	d017      	beq.n	800d452 <__b2d+0x92>
 800d422:	f1c0 0c20 	rsb	ip, r0, #32
 800d426:	fa04 f500 	lsl.w	r5, r4, r0
 800d42a:	42be      	cmp	r6, r7
 800d42c:	fa21 f40c 	lsr.w	r4, r1, ip
 800d430:	ea45 0504 	orr.w	r5, r5, r4
 800d434:	bf8c      	ite	hi
 800d436:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d43a:	2400      	movls	r4, #0
 800d43c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d440:	fa01 f000 	lsl.w	r0, r1, r0
 800d444:	fa24 f40c 	lsr.w	r4, r4, ip
 800d448:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d44c:	ea40 0204 	orr.w	r2, r0, r4
 800d450:	e7db      	b.n	800d40a <__b2d+0x4a>
 800d452:	ea44 030c 	orr.w	r3, r4, ip
 800d456:	460a      	mov	r2, r1
 800d458:	e7d7      	b.n	800d40a <__b2d+0x4a>
 800d45a:	bf00      	nop
 800d45c:	3ff00000 	.word	0x3ff00000

0800d460 <__d2b>:
 800d460:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d464:	4689      	mov	r9, r1
 800d466:	2101      	movs	r1, #1
 800d468:	ec57 6b10 	vmov	r6, r7, d0
 800d46c:	4690      	mov	r8, r2
 800d46e:	f7ff fc0f 	bl	800cc90 <_Balloc>
 800d472:	4604      	mov	r4, r0
 800d474:	b930      	cbnz	r0, 800d484 <__d2b+0x24>
 800d476:	4602      	mov	r2, r0
 800d478:	4b25      	ldr	r3, [pc, #148]	; (800d510 <__d2b+0xb0>)
 800d47a:	4826      	ldr	r0, [pc, #152]	; (800d514 <__d2b+0xb4>)
 800d47c:	f240 310a 	movw	r1, #778	; 0x30a
 800d480:	f000 fbaa 	bl	800dbd8 <__assert_func>
 800d484:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d488:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d48c:	bb35      	cbnz	r5, 800d4dc <__d2b+0x7c>
 800d48e:	2e00      	cmp	r6, #0
 800d490:	9301      	str	r3, [sp, #4]
 800d492:	d028      	beq.n	800d4e6 <__d2b+0x86>
 800d494:	4668      	mov	r0, sp
 800d496:	9600      	str	r6, [sp, #0]
 800d498:	f7ff fd10 	bl	800cebc <__lo0bits>
 800d49c:	9900      	ldr	r1, [sp, #0]
 800d49e:	b300      	cbz	r0, 800d4e2 <__d2b+0x82>
 800d4a0:	9a01      	ldr	r2, [sp, #4]
 800d4a2:	f1c0 0320 	rsb	r3, r0, #32
 800d4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800d4aa:	430b      	orrs	r3, r1
 800d4ac:	40c2      	lsrs	r2, r0
 800d4ae:	6163      	str	r3, [r4, #20]
 800d4b0:	9201      	str	r2, [sp, #4]
 800d4b2:	9b01      	ldr	r3, [sp, #4]
 800d4b4:	61a3      	str	r3, [r4, #24]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	bf14      	ite	ne
 800d4ba:	2202      	movne	r2, #2
 800d4bc:	2201      	moveq	r2, #1
 800d4be:	6122      	str	r2, [r4, #16]
 800d4c0:	b1d5      	cbz	r5, 800d4f8 <__d2b+0x98>
 800d4c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d4c6:	4405      	add	r5, r0
 800d4c8:	f8c9 5000 	str.w	r5, [r9]
 800d4cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d4d0:	f8c8 0000 	str.w	r0, [r8]
 800d4d4:	4620      	mov	r0, r4
 800d4d6:	b003      	add	sp, #12
 800d4d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4e0:	e7d5      	b.n	800d48e <__d2b+0x2e>
 800d4e2:	6161      	str	r1, [r4, #20]
 800d4e4:	e7e5      	b.n	800d4b2 <__d2b+0x52>
 800d4e6:	a801      	add	r0, sp, #4
 800d4e8:	f7ff fce8 	bl	800cebc <__lo0bits>
 800d4ec:	9b01      	ldr	r3, [sp, #4]
 800d4ee:	6163      	str	r3, [r4, #20]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	6122      	str	r2, [r4, #16]
 800d4f4:	3020      	adds	r0, #32
 800d4f6:	e7e3      	b.n	800d4c0 <__d2b+0x60>
 800d4f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d500:	f8c9 0000 	str.w	r0, [r9]
 800d504:	6918      	ldr	r0, [r3, #16]
 800d506:	f7ff fcb9 	bl	800ce7c <__hi0bits>
 800d50a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d50e:	e7df      	b.n	800d4d0 <__d2b+0x70>
 800d510:	0800fa24 	.word	0x0800fa24
 800d514:	0800fb18 	.word	0x0800fb18

0800d518 <__ratio>:
 800d518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d51c:	4688      	mov	r8, r1
 800d51e:	4669      	mov	r1, sp
 800d520:	4681      	mov	r9, r0
 800d522:	f7ff ff4d 	bl	800d3c0 <__b2d>
 800d526:	a901      	add	r1, sp, #4
 800d528:	4640      	mov	r0, r8
 800d52a:	ec55 4b10 	vmov	r4, r5, d0
 800d52e:	f7ff ff47 	bl	800d3c0 <__b2d>
 800d532:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d536:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d53a:	eba3 0c02 	sub.w	ip, r3, r2
 800d53e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d542:	1a9b      	subs	r3, r3, r2
 800d544:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d548:	ec51 0b10 	vmov	r0, r1, d0
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	bfd6      	itet	le
 800d550:	460a      	movle	r2, r1
 800d552:	462a      	movgt	r2, r5
 800d554:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d558:	468b      	mov	fp, r1
 800d55a:	462f      	mov	r7, r5
 800d55c:	bfd4      	ite	le
 800d55e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d562:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d566:	4620      	mov	r0, r4
 800d568:	ee10 2a10 	vmov	r2, s0
 800d56c:	465b      	mov	r3, fp
 800d56e:	4639      	mov	r1, r7
 800d570:	f7f3 f994 	bl	800089c <__aeabi_ddiv>
 800d574:	ec41 0b10 	vmov	d0, r0, r1
 800d578:	b003      	add	sp, #12
 800d57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d57e <__copybits>:
 800d57e:	3901      	subs	r1, #1
 800d580:	b570      	push	{r4, r5, r6, lr}
 800d582:	1149      	asrs	r1, r1, #5
 800d584:	6914      	ldr	r4, [r2, #16]
 800d586:	3101      	adds	r1, #1
 800d588:	f102 0314 	add.w	r3, r2, #20
 800d58c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d590:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d594:	1f05      	subs	r5, r0, #4
 800d596:	42a3      	cmp	r3, r4
 800d598:	d30c      	bcc.n	800d5b4 <__copybits+0x36>
 800d59a:	1aa3      	subs	r3, r4, r2
 800d59c:	3b11      	subs	r3, #17
 800d59e:	f023 0303 	bic.w	r3, r3, #3
 800d5a2:	3211      	adds	r2, #17
 800d5a4:	42a2      	cmp	r2, r4
 800d5a6:	bf88      	it	hi
 800d5a8:	2300      	movhi	r3, #0
 800d5aa:	4418      	add	r0, r3
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	4288      	cmp	r0, r1
 800d5b0:	d305      	bcc.n	800d5be <__copybits+0x40>
 800d5b2:	bd70      	pop	{r4, r5, r6, pc}
 800d5b4:	f853 6b04 	ldr.w	r6, [r3], #4
 800d5b8:	f845 6f04 	str.w	r6, [r5, #4]!
 800d5bc:	e7eb      	b.n	800d596 <__copybits+0x18>
 800d5be:	f840 3b04 	str.w	r3, [r0], #4
 800d5c2:	e7f4      	b.n	800d5ae <__copybits+0x30>

0800d5c4 <__any_on>:
 800d5c4:	f100 0214 	add.w	r2, r0, #20
 800d5c8:	6900      	ldr	r0, [r0, #16]
 800d5ca:	114b      	asrs	r3, r1, #5
 800d5cc:	4298      	cmp	r0, r3
 800d5ce:	b510      	push	{r4, lr}
 800d5d0:	db11      	blt.n	800d5f6 <__any_on+0x32>
 800d5d2:	dd0a      	ble.n	800d5ea <__any_on+0x26>
 800d5d4:	f011 011f 	ands.w	r1, r1, #31
 800d5d8:	d007      	beq.n	800d5ea <__any_on+0x26>
 800d5da:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d5de:	fa24 f001 	lsr.w	r0, r4, r1
 800d5e2:	fa00 f101 	lsl.w	r1, r0, r1
 800d5e6:	428c      	cmp	r4, r1
 800d5e8:	d10b      	bne.n	800d602 <__any_on+0x3e>
 800d5ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d803      	bhi.n	800d5fa <__any_on+0x36>
 800d5f2:	2000      	movs	r0, #0
 800d5f4:	bd10      	pop	{r4, pc}
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	e7f7      	b.n	800d5ea <__any_on+0x26>
 800d5fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d5fe:	2900      	cmp	r1, #0
 800d600:	d0f5      	beq.n	800d5ee <__any_on+0x2a>
 800d602:	2001      	movs	r0, #1
 800d604:	e7f6      	b.n	800d5f4 <__any_on+0x30>

0800d606 <_calloc_r>:
 800d606:	b513      	push	{r0, r1, r4, lr}
 800d608:	434a      	muls	r2, r1
 800d60a:	4611      	mov	r1, r2
 800d60c:	9201      	str	r2, [sp, #4]
 800d60e:	f000 f859 	bl	800d6c4 <_malloc_r>
 800d612:	4604      	mov	r4, r0
 800d614:	b118      	cbz	r0, 800d61e <_calloc_r+0x18>
 800d616:	9a01      	ldr	r2, [sp, #4]
 800d618:	2100      	movs	r1, #0
 800d61a:	f7fc fa7f 	bl	8009b1c <memset>
 800d61e:	4620      	mov	r0, r4
 800d620:	b002      	add	sp, #8
 800d622:	bd10      	pop	{r4, pc}

0800d624 <_free_r>:
 800d624:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d626:	2900      	cmp	r1, #0
 800d628:	d048      	beq.n	800d6bc <_free_r+0x98>
 800d62a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d62e:	9001      	str	r0, [sp, #4]
 800d630:	2b00      	cmp	r3, #0
 800d632:	f1a1 0404 	sub.w	r4, r1, #4
 800d636:	bfb8      	it	lt
 800d638:	18e4      	addlt	r4, r4, r3
 800d63a:	f000 fb41 	bl	800dcc0 <__malloc_lock>
 800d63e:	4a20      	ldr	r2, [pc, #128]	; (800d6c0 <_free_r+0x9c>)
 800d640:	9801      	ldr	r0, [sp, #4]
 800d642:	6813      	ldr	r3, [r2, #0]
 800d644:	4615      	mov	r5, r2
 800d646:	b933      	cbnz	r3, 800d656 <_free_r+0x32>
 800d648:	6063      	str	r3, [r4, #4]
 800d64a:	6014      	str	r4, [r2, #0]
 800d64c:	b003      	add	sp, #12
 800d64e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d652:	f000 bb3b 	b.w	800dccc <__malloc_unlock>
 800d656:	42a3      	cmp	r3, r4
 800d658:	d90b      	bls.n	800d672 <_free_r+0x4e>
 800d65a:	6821      	ldr	r1, [r4, #0]
 800d65c:	1862      	adds	r2, r4, r1
 800d65e:	4293      	cmp	r3, r2
 800d660:	bf04      	itt	eq
 800d662:	681a      	ldreq	r2, [r3, #0]
 800d664:	685b      	ldreq	r3, [r3, #4]
 800d666:	6063      	str	r3, [r4, #4]
 800d668:	bf04      	itt	eq
 800d66a:	1852      	addeq	r2, r2, r1
 800d66c:	6022      	streq	r2, [r4, #0]
 800d66e:	602c      	str	r4, [r5, #0]
 800d670:	e7ec      	b.n	800d64c <_free_r+0x28>
 800d672:	461a      	mov	r2, r3
 800d674:	685b      	ldr	r3, [r3, #4]
 800d676:	b10b      	cbz	r3, 800d67c <_free_r+0x58>
 800d678:	42a3      	cmp	r3, r4
 800d67a:	d9fa      	bls.n	800d672 <_free_r+0x4e>
 800d67c:	6811      	ldr	r1, [r2, #0]
 800d67e:	1855      	adds	r5, r2, r1
 800d680:	42a5      	cmp	r5, r4
 800d682:	d10b      	bne.n	800d69c <_free_r+0x78>
 800d684:	6824      	ldr	r4, [r4, #0]
 800d686:	4421      	add	r1, r4
 800d688:	1854      	adds	r4, r2, r1
 800d68a:	42a3      	cmp	r3, r4
 800d68c:	6011      	str	r1, [r2, #0]
 800d68e:	d1dd      	bne.n	800d64c <_free_r+0x28>
 800d690:	681c      	ldr	r4, [r3, #0]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	6053      	str	r3, [r2, #4]
 800d696:	4421      	add	r1, r4
 800d698:	6011      	str	r1, [r2, #0]
 800d69a:	e7d7      	b.n	800d64c <_free_r+0x28>
 800d69c:	d902      	bls.n	800d6a4 <_free_r+0x80>
 800d69e:	230c      	movs	r3, #12
 800d6a0:	6003      	str	r3, [r0, #0]
 800d6a2:	e7d3      	b.n	800d64c <_free_r+0x28>
 800d6a4:	6825      	ldr	r5, [r4, #0]
 800d6a6:	1961      	adds	r1, r4, r5
 800d6a8:	428b      	cmp	r3, r1
 800d6aa:	bf04      	itt	eq
 800d6ac:	6819      	ldreq	r1, [r3, #0]
 800d6ae:	685b      	ldreq	r3, [r3, #4]
 800d6b0:	6063      	str	r3, [r4, #4]
 800d6b2:	bf04      	itt	eq
 800d6b4:	1949      	addeq	r1, r1, r5
 800d6b6:	6021      	streq	r1, [r4, #0]
 800d6b8:	6054      	str	r4, [r2, #4]
 800d6ba:	e7c7      	b.n	800d64c <_free_r+0x28>
 800d6bc:	b003      	add	sp, #12
 800d6be:	bd30      	pop	{r4, r5, pc}
 800d6c0:	200040bc 	.word	0x200040bc

0800d6c4 <_malloc_r>:
 800d6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c6:	1ccd      	adds	r5, r1, #3
 800d6c8:	f025 0503 	bic.w	r5, r5, #3
 800d6cc:	3508      	adds	r5, #8
 800d6ce:	2d0c      	cmp	r5, #12
 800d6d0:	bf38      	it	cc
 800d6d2:	250c      	movcc	r5, #12
 800d6d4:	2d00      	cmp	r5, #0
 800d6d6:	4606      	mov	r6, r0
 800d6d8:	db01      	blt.n	800d6de <_malloc_r+0x1a>
 800d6da:	42a9      	cmp	r1, r5
 800d6dc:	d903      	bls.n	800d6e6 <_malloc_r+0x22>
 800d6de:	230c      	movs	r3, #12
 800d6e0:	6033      	str	r3, [r6, #0]
 800d6e2:	2000      	movs	r0, #0
 800d6e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6e6:	f000 faeb 	bl	800dcc0 <__malloc_lock>
 800d6ea:	4921      	ldr	r1, [pc, #132]	; (800d770 <_malloc_r+0xac>)
 800d6ec:	680a      	ldr	r2, [r1, #0]
 800d6ee:	4614      	mov	r4, r2
 800d6f0:	b99c      	cbnz	r4, 800d71a <_malloc_r+0x56>
 800d6f2:	4f20      	ldr	r7, [pc, #128]	; (800d774 <_malloc_r+0xb0>)
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	b923      	cbnz	r3, 800d702 <_malloc_r+0x3e>
 800d6f8:	4621      	mov	r1, r4
 800d6fa:	4630      	mov	r0, r6
 800d6fc:	f000 f9e8 	bl	800dad0 <_sbrk_r>
 800d700:	6038      	str	r0, [r7, #0]
 800d702:	4629      	mov	r1, r5
 800d704:	4630      	mov	r0, r6
 800d706:	f000 f9e3 	bl	800dad0 <_sbrk_r>
 800d70a:	1c43      	adds	r3, r0, #1
 800d70c:	d123      	bne.n	800d756 <_malloc_r+0x92>
 800d70e:	230c      	movs	r3, #12
 800d710:	6033      	str	r3, [r6, #0]
 800d712:	4630      	mov	r0, r6
 800d714:	f000 fada 	bl	800dccc <__malloc_unlock>
 800d718:	e7e3      	b.n	800d6e2 <_malloc_r+0x1e>
 800d71a:	6823      	ldr	r3, [r4, #0]
 800d71c:	1b5b      	subs	r3, r3, r5
 800d71e:	d417      	bmi.n	800d750 <_malloc_r+0x8c>
 800d720:	2b0b      	cmp	r3, #11
 800d722:	d903      	bls.n	800d72c <_malloc_r+0x68>
 800d724:	6023      	str	r3, [r4, #0]
 800d726:	441c      	add	r4, r3
 800d728:	6025      	str	r5, [r4, #0]
 800d72a:	e004      	b.n	800d736 <_malloc_r+0x72>
 800d72c:	6863      	ldr	r3, [r4, #4]
 800d72e:	42a2      	cmp	r2, r4
 800d730:	bf0c      	ite	eq
 800d732:	600b      	streq	r3, [r1, #0]
 800d734:	6053      	strne	r3, [r2, #4]
 800d736:	4630      	mov	r0, r6
 800d738:	f000 fac8 	bl	800dccc <__malloc_unlock>
 800d73c:	f104 000b 	add.w	r0, r4, #11
 800d740:	1d23      	adds	r3, r4, #4
 800d742:	f020 0007 	bic.w	r0, r0, #7
 800d746:	1ac2      	subs	r2, r0, r3
 800d748:	d0cc      	beq.n	800d6e4 <_malloc_r+0x20>
 800d74a:	1a1b      	subs	r3, r3, r0
 800d74c:	50a3      	str	r3, [r4, r2]
 800d74e:	e7c9      	b.n	800d6e4 <_malloc_r+0x20>
 800d750:	4622      	mov	r2, r4
 800d752:	6864      	ldr	r4, [r4, #4]
 800d754:	e7cc      	b.n	800d6f0 <_malloc_r+0x2c>
 800d756:	1cc4      	adds	r4, r0, #3
 800d758:	f024 0403 	bic.w	r4, r4, #3
 800d75c:	42a0      	cmp	r0, r4
 800d75e:	d0e3      	beq.n	800d728 <_malloc_r+0x64>
 800d760:	1a21      	subs	r1, r4, r0
 800d762:	4630      	mov	r0, r6
 800d764:	f000 f9b4 	bl	800dad0 <_sbrk_r>
 800d768:	3001      	adds	r0, #1
 800d76a:	d1dd      	bne.n	800d728 <_malloc_r+0x64>
 800d76c:	e7cf      	b.n	800d70e <_malloc_r+0x4a>
 800d76e:	bf00      	nop
 800d770:	200040bc 	.word	0x200040bc
 800d774:	200040c0 	.word	0x200040c0

0800d778 <__sfputc_r>:
 800d778:	6893      	ldr	r3, [r2, #8]
 800d77a:	3b01      	subs	r3, #1
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	b410      	push	{r4}
 800d780:	6093      	str	r3, [r2, #8]
 800d782:	da08      	bge.n	800d796 <__sfputc_r+0x1e>
 800d784:	6994      	ldr	r4, [r2, #24]
 800d786:	42a3      	cmp	r3, r4
 800d788:	db01      	blt.n	800d78e <__sfputc_r+0x16>
 800d78a:	290a      	cmp	r1, #10
 800d78c:	d103      	bne.n	800d796 <__sfputc_r+0x1e>
 800d78e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d792:	f7fd bd99 	b.w	800b2c8 <__swbuf_r>
 800d796:	6813      	ldr	r3, [r2, #0]
 800d798:	1c58      	adds	r0, r3, #1
 800d79a:	6010      	str	r0, [r2, #0]
 800d79c:	7019      	strb	r1, [r3, #0]
 800d79e:	4608      	mov	r0, r1
 800d7a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7a4:	4770      	bx	lr

0800d7a6 <__sfputs_r>:
 800d7a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7a8:	4606      	mov	r6, r0
 800d7aa:	460f      	mov	r7, r1
 800d7ac:	4614      	mov	r4, r2
 800d7ae:	18d5      	adds	r5, r2, r3
 800d7b0:	42ac      	cmp	r4, r5
 800d7b2:	d101      	bne.n	800d7b8 <__sfputs_r+0x12>
 800d7b4:	2000      	movs	r0, #0
 800d7b6:	e007      	b.n	800d7c8 <__sfputs_r+0x22>
 800d7b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7bc:	463a      	mov	r2, r7
 800d7be:	4630      	mov	r0, r6
 800d7c0:	f7ff ffda 	bl	800d778 <__sfputc_r>
 800d7c4:	1c43      	adds	r3, r0, #1
 800d7c6:	d1f3      	bne.n	800d7b0 <__sfputs_r+0xa>
 800d7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d7cc <_vfiprintf_r>:
 800d7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7d0:	460d      	mov	r5, r1
 800d7d2:	b09d      	sub	sp, #116	; 0x74
 800d7d4:	4614      	mov	r4, r2
 800d7d6:	4698      	mov	r8, r3
 800d7d8:	4606      	mov	r6, r0
 800d7da:	b118      	cbz	r0, 800d7e4 <_vfiprintf_r+0x18>
 800d7dc:	6983      	ldr	r3, [r0, #24]
 800d7de:	b90b      	cbnz	r3, 800d7e4 <_vfiprintf_r+0x18>
 800d7e0:	f7fe fdc4 	bl	800c36c <__sinit>
 800d7e4:	4b89      	ldr	r3, [pc, #548]	; (800da0c <_vfiprintf_r+0x240>)
 800d7e6:	429d      	cmp	r5, r3
 800d7e8:	d11b      	bne.n	800d822 <_vfiprintf_r+0x56>
 800d7ea:	6875      	ldr	r5, [r6, #4]
 800d7ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7ee:	07d9      	lsls	r1, r3, #31
 800d7f0:	d405      	bmi.n	800d7fe <_vfiprintf_r+0x32>
 800d7f2:	89ab      	ldrh	r3, [r5, #12]
 800d7f4:	059a      	lsls	r2, r3, #22
 800d7f6:	d402      	bmi.n	800d7fe <_vfiprintf_r+0x32>
 800d7f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7fa:	f7ff f9c8 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800d7fe:	89ab      	ldrh	r3, [r5, #12]
 800d800:	071b      	lsls	r3, r3, #28
 800d802:	d501      	bpl.n	800d808 <_vfiprintf_r+0x3c>
 800d804:	692b      	ldr	r3, [r5, #16]
 800d806:	b9eb      	cbnz	r3, 800d844 <_vfiprintf_r+0x78>
 800d808:	4629      	mov	r1, r5
 800d80a:	4630      	mov	r0, r6
 800d80c:	f7fd fdae 	bl	800b36c <__swsetup_r>
 800d810:	b1c0      	cbz	r0, 800d844 <_vfiprintf_r+0x78>
 800d812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d814:	07dc      	lsls	r4, r3, #31
 800d816:	d50e      	bpl.n	800d836 <_vfiprintf_r+0x6a>
 800d818:	f04f 30ff 	mov.w	r0, #4294967295
 800d81c:	b01d      	add	sp, #116	; 0x74
 800d81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d822:	4b7b      	ldr	r3, [pc, #492]	; (800da10 <_vfiprintf_r+0x244>)
 800d824:	429d      	cmp	r5, r3
 800d826:	d101      	bne.n	800d82c <_vfiprintf_r+0x60>
 800d828:	68b5      	ldr	r5, [r6, #8]
 800d82a:	e7df      	b.n	800d7ec <_vfiprintf_r+0x20>
 800d82c:	4b79      	ldr	r3, [pc, #484]	; (800da14 <_vfiprintf_r+0x248>)
 800d82e:	429d      	cmp	r5, r3
 800d830:	bf08      	it	eq
 800d832:	68f5      	ldreq	r5, [r6, #12]
 800d834:	e7da      	b.n	800d7ec <_vfiprintf_r+0x20>
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	0598      	lsls	r0, r3, #22
 800d83a:	d4ed      	bmi.n	800d818 <_vfiprintf_r+0x4c>
 800d83c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d83e:	f7ff f9a7 	bl	800cb90 <__retarget_lock_release_recursive>
 800d842:	e7e9      	b.n	800d818 <_vfiprintf_r+0x4c>
 800d844:	2300      	movs	r3, #0
 800d846:	9309      	str	r3, [sp, #36]	; 0x24
 800d848:	2320      	movs	r3, #32
 800d84a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d84e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d852:	2330      	movs	r3, #48	; 0x30
 800d854:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800da18 <_vfiprintf_r+0x24c>
 800d858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d85c:	f04f 0901 	mov.w	r9, #1
 800d860:	4623      	mov	r3, r4
 800d862:	469a      	mov	sl, r3
 800d864:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d868:	b10a      	cbz	r2, 800d86e <_vfiprintf_r+0xa2>
 800d86a:	2a25      	cmp	r2, #37	; 0x25
 800d86c:	d1f9      	bne.n	800d862 <_vfiprintf_r+0x96>
 800d86e:	ebba 0b04 	subs.w	fp, sl, r4
 800d872:	d00b      	beq.n	800d88c <_vfiprintf_r+0xc0>
 800d874:	465b      	mov	r3, fp
 800d876:	4622      	mov	r2, r4
 800d878:	4629      	mov	r1, r5
 800d87a:	4630      	mov	r0, r6
 800d87c:	f7ff ff93 	bl	800d7a6 <__sfputs_r>
 800d880:	3001      	adds	r0, #1
 800d882:	f000 80aa 	beq.w	800d9da <_vfiprintf_r+0x20e>
 800d886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d888:	445a      	add	r2, fp
 800d88a:	9209      	str	r2, [sp, #36]	; 0x24
 800d88c:	f89a 3000 	ldrb.w	r3, [sl]
 800d890:	2b00      	cmp	r3, #0
 800d892:	f000 80a2 	beq.w	800d9da <_vfiprintf_r+0x20e>
 800d896:	2300      	movs	r3, #0
 800d898:	f04f 32ff 	mov.w	r2, #4294967295
 800d89c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8a0:	f10a 0a01 	add.w	sl, sl, #1
 800d8a4:	9304      	str	r3, [sp, #16]
 800d8a6:	9307      	str	r3, [sp, #28]
 800d8a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d8ac:	931a      	str	r3, [sp, #104]	; 0x68
 800d8ae:	4654      	mov	r4, sl
 800d8b0:	2205      	movs	r2, #5
 800d8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b6:	4858      	ldr	r0, [pc, #352]	; (800da18 <_vfiprintf_r+0x24c>)
 800d8b8:	f7f2 fcba 	bl	8000230 <memchr>
 800d8bc:	9a04      	ldr	r2, [sp, #16]
 800d8be:	b9d8      	cbnz	r0, 800d8f8 <_vfiprintf_r+0x12c>
 800d8c0:	06d1      	lsls	r1, r2, #27
 800d8c2:	bf44      	itt	mi
 800d8c4:	2320      	movmi	r3, #32
 800d8c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8ca:	0713      	lsls	r3, r2, #28
 800d8cc:	bf44      	itt	mi
 800d8ce:	232b      	movmi	r3, #43	; 0x2b
 800d8d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d8d8:	2b2a      	cmp	r3, #42	; 0x2a
 800d8da:	d015      	beq.n	800d908 <_vfiprintf_r+0x13c>
 800d8dc:	9a07      	ldr	r2, [sp, #28]
 800d8de:	4654      	mov	r4, sl
 800d8e0:	2000      	movs	r0, #0
 800d8e2:	f04f 0c0a 	mov.w	ip, #10
 800d8e6:	4621      	mov	r1, r4
 800d8e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8ec:	3b30      	subs	r3, #48	; 0x30
 800d8ee:	2b09      	cmp	r3, #9
 800d8f0:	d94e      	bls.n	800d990 <_vfiprintf_r+0x1c4>
 800d8f2:	b1b0      	cbz	r0, 800d922 <_vfiprintf_r+0x156>
 800d8f4:	9207      	str	r2, [sp, #28]
 800d8f6:	e014      	b.n	800d922 <_vfiprintf_r+0x156>
 800d8f8:	eba0 0308 	sub.w	r3, r0, r8
 800d8fc:	fa09 f303 	lsl.w	r3, r9, r3
 800d900:	4313      	orrs	r3, r2
 800d902:	9304      	str	r3, [sp, #16]
 800d904:	46a2      	mov	sl, r4
 800d906:	e7d2      	b.n	800d8ae <_vfiprintf_r+0xe2>
 800d908:	9b03      	ldr	r3, [sp, #12]
 800d90a:	1d19      	adds	r1, r3, #4
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	9103      	str	r1, [sp, #12]
 800d910:	2b00      	cmp	r3, #0
 800d912:	bfbb      	ittet	lt
 800d914:	425b      	neglt	r3, r3
 800d916:	f042 0202 	orrlt.w	r2, r2, #2
 800d91a:	9307      	strge	r3, [sp, #28]
 800d91c:	9307      	strlt	r3, [sp, #28]
 800d91e:	bfb8      	it	lt
 800d920:	9204      	strlt	r2, [sp, #16]
 800d922:	7823      	ldrb	r3, [r4, #0]
 800d924:	2b2e      	cmp	r3, #46	; 0x2e
 800d926:	d10c      	bne.n	800d942 <_vfiprintf_r+0x176>
 800d928:	7863      	ldrb	r3, [r4, #1]
 800d92a:	2b2a      	cmp	r3, #42	; 0x2a
 800d92c:	d135      	bne.n	800d99a <_vfiprintf_r+0x1ce>
 800d92e:	9b03      	ldr	r3, [sp, #12]
 800d930:	1d1a      	adds	r2, r3, #4
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	9203      	str	r2, [sp, #12]
 800d936:	2b00      	cmp	r3, #0
 800d938:	bfb8      	it	lt
 800d93a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d93e:	3402      	adds	r4, #2
 800d940:	9305      	str	r3, [sp, #20]
 800d942:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800da28 <_vfiprintf_r+0x25c>
 800d946:	7821      	ldrb	r1, [r4, #0]
 800d948:	2203      	movs	r2, #3
 800d94a:	4650      	mov	r0, sl
 800d94c:	f7f2 fc70 	bl	8000230 <memchr>
 800d950:	b140      	cbz	r0, 800d964 <_vfiprintf_r+0x198>
 800d952:	2340      	movs	r3, #64	; 0x40
 800d954:	eba0 000a 	sub.w	r0, r0, sl
 800d958:	fa03 f000 	lsl.w	r0, r3, r0
 800d95c:	9b04      	ldr	r3, [sp, #16]
 800d95e:	4303      	orrs	r3, r0
 800d960:	3401      	adds	r4, #1
 800d962:	9304      	str	r3, [sp, #16]
 800d964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d968:	482c      	ldr	r0, [pc, #176]	; (800da1c <_vfiprintf_r+0x250>)
 800d96a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d96e:	2206      	movs	r2, #6
 800d970:	f7f2 fc5e 	bl	8000230 <memchr>
 800d974:	2800      	cmp	r0, #0
 800d976:	d03f      	beq.n	800d9f8 <_vfiprintf_r+0x22c>
 800d978:	4b29      	ldr	r3, [pc, #164]	; (800da20 <_vfiprintf_r+0x254>)
 800d97a:	bb1b      	cbnz	r3, 800d9c4 <_vfiprintf_r+0x1f8>
 800d97c:	9b03      	ldr	r3, [sp, #12]
 800d97e:	3307      	adds	r3, #7
 800d980:	f023 0307 	bic.w	r3, r3, #7
 800d984:	3308      	adds	r3, #8
 800d986:	9303      	str	r3, [sp, #12]
 800d988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d98a:	443b      	add	r3, r7
 800d98c:	9309      	str	r3, [sp, #36]	; 0x24
 800d98e:	e767      	b.n	800d860 <_vfiprintf_r+0x94>
 800d990:	fb0c 3202 	mla	r2, ip, r2, r3
 800d994:	460c      	mov	r4, r1
 800d996:	2001      	movs	r0, #1
 800d998:	e7a5      	b.n	800d8e6 <_vfiprintf_r+0x11a>
 800d99a:	2300      	movs	r3, #0
 800d99c:	3401      	adds	r4, #1
 800d99e:	9305      	str	r3, [sp, #20]
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	f04f 0c0a 	mov.w	ip, #10
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9ac:	3a30      	subs	r2, #48	; 0x30
 800d9ae:	2a09      	cmp	r2, #9
 800d9b0:	d903      	bls.n	800d9ba <_vfiprintf_r+0x1ee>
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d0c5      	beq.n	800d942 <_vfiprintf_r+0x176>
 800d9b6:	9105      	str	r1, [sp, #20]
 800d9b8:	e7c3      	b.n	800d942 <_vfiprintf_r+0x176>
 800d9ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9be:	4604      	mov	r4, r0
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	e7f0      	b.n	800d9a6 <_vfiprintf_r+0x1da>
 800d9c4:	ab03      	add	r3, sp, #12
 800d9c6:	9300      	str	r3, [sp, #0]
 800d9c8:	462a      	mov	r2, r5
 800d9ca:	4b16      	ldr	r3, [pc, #88]	; (800da24 <_vfiprintf_r+0x258>)
 800d9cc:	a904      	add	r1, sp, #16
 800d9ce:	4630      	mov	r0, r6
 800d9d0:	f7fc f94c 	bl	8009c6c <_printf_float>
 800d9d4:	4607      	mov	r7, r0
 800d9d6:	1c78      	adds	r0, r7, #1
 800d9d8:	d1d6      	bne.n	800d988 <_vfiprintf_r+0x1bc>
 800d9da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9dc:	07d9      	lsls	r1, r3, #31
 800d9de:	d405      	bmi.n	800d9ec <_vfiprintf_r+0x220>
 800d9e0:	89ab      	ldrh	r3, [r5, #12]
 800d9e2:	059a      	lsls	r2, r3, #22
 800d9e4:	d402      	bmi.n	800d9ec <_vfiprintf_r+0x220>
 800d9e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d9e8:	f7ff f8d2 	bl	800cb90 <__retarget_lock_release_recursive>
 800d9ec:	89ab      	ldrh	r3, [r5, #12]
 800d9ee:	065b      	lsls	r3, r3, #25
 800d9f0:	f53f af12 	bmi.w	800d818 <_vfiprintf_r+0x4c>
 800d9f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d9f6:	e711      	b.n	800d81c <_vfiprintf_r+0x50>
 800d9f8:	ab03      	add	r3, sp, #12
 800d9fa:	9300      	str	r3, [sp, #0]
 800d9fc:	462a      	mov	r2, r5
 800d9fe:	4b09      	ldr	r3, [pc, #36]	; (800da24 <_vfiprintf_r+0x258>)
 800da00:	a904      	add	r1, sp, #16
 800da02:	4630      	mov	r0, r6
 800da04:	f7fc fbd6 	bl	800a1b4 <_printf_i>
 800da08:	e7e4      	b.n	800d9d4 <_vfiprintf_r+0x208>
 800da0a:	bf00      	nop
 800da0c:	0800fa58 	.word	0x0800fa58
 800da10:	0800fa78 	.word	0x0800fa78
 800da14:	0800fa38 	.word	0x0800fa38
 800da18:	0800fc74 	.word	0x0800fc74
 800da1c:	0800fc7e 	.word	0x0800fc7e
 800da20:	08009c6d 	.word	0x08009c6d
 800da24:	0800d7a7 	.word	0x0800d7a7
 800da28:	0800fc7a 	.word	0x0800fc7a

0800da2c <_putc_r>:
 800da2c:	b570      	push	{r4, r5, r6, lr}
 800da2e:	460d      	mov	r5, r1
 800da30:	4614      	mov	r4, r2
 800da32:	4606      	mov	r6, r0
 800da34:	b118      	cbz	r0, 800da3e <_putc_r+0x12>
 800da36:	6983      	ldr	r3, [r0, #24]
 800da38:	b90b      	cbnz	r3, 800da3e <_putc_r+0x12>
 800da3a:	f7fe fc97 	bl	800c36c <__sinit>
 800da3e:	4b1c      	ldr	r3, [pc, #112]	; (800dab0 <_putc_r+0x84>)
 800da40:	429c      	cmp	r4, r3
 800da42:	d124      	bne.n	800da8e <_putc_r+0x62>
 800da44:	6874      	ldr	r4, [r6, #4]
 800da46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da48:	07d8      	lsls	r0, r3, #31
 800da4a:	d405      	bmi.n	800da58 <_putc_r+0x2c>
 800da4c:	89a3      	ldrh	r3, [r4, #12]
 800da4e:	0599      	lsls	r1, r3, #22
 800da50:	d402      	bmi.n	800da58 <_putc_r+0x2c>
 800da52:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da54:	f7ff f89b 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800da58:	68a3      	ldr	r3, [r4, #8]
 800da5a:	3b01      	subs	r3, #1
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	60a3      	str	r3, [r4, #8]
 800da60:	da05      	bge.n	800da6e <_putc_r+0x42>
 800da62:	69a2      	ldr	r2, [r4, #24]
 800da64:	4293      	cmp	r3, r2
 800da66:	db1c      	blt.n	800daa2 <_putc_r+0x76>
 800da68:	b2eb      	uxtb	r3, r5
 800da6a:	2b0a      	cmp	r3, #10
 800da6c:	d019      	beq.n	800daa2 <_putc_r+0x76>
 800da6e:	6823      	ldr	r3, [r4, #0]
 800da70:	1c5a      	adds	r2, r3, #1
 800da72:	6022      	str	r2, [r4, #0]
 800da74:	701d      	strb	r5, [r3, #0]
 800da76:	b2ed      	uxtb	r5, r5
 800da78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da7a:	07da      	lsls	r2, r3, #31
 800da7c:	d405      	bmi.n	800da8a <_putc_r+0x5e>
 800da7e:	89a3      	ldrh	r3, [r4, #12]
 800da80:	059b      	lsls	r3, r3, #22
 800da82:	d402      	bmi.n	800da8a <_putc_r+0x5e>
 800da84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da86:	f7ff f883 	bl	800cb90 <__retarget_lock_release_recursive>
 800da8a:	4628      	mov	r0, r5
 800da8c:	bd70      	pop	{r4, r5, r6, pc}
 800da8e:	4b09      	ldr	r3, [pc, #36]	; (800dab4 <_putc_r+0x88>)
 800da90:	429c      	cmp	r4, r3
 800da92:	d101      	bne.n	800da98 <_putc_r+0x6c>
 800da94:	68b4      	ldr	r4, [r6, #8]
 800da96:	e7d6      	b.n	800da46 <_putc_r+0x1a>
 800da98:	4b07      	ldr	r3, [pc, #28]	; (800dab8 <_putc_r+0x8c>)
 800da9a:	429c      	cmp	r4, r3
 800da9c:	bf08      	it	eq
 800da9e:	68f4      	ldreq	r4, [r6, #12]
 800daa0:	e7d1      	b.n	800da46 <_putc_r+0x1a>
 800daa2:	4629      	mov	r1, r5
 800daa4:	4622      	mov	r2, r4
 800daa6:	4630      	mov	r0, r6
 800daa8:	f7fd fc0e 	bl	800b2c8 <__swbuf_r>
 800daac:	4605      	mov	r5, r0
 800daae:	e7e3      	b.n	800da78 <_putc_r+0x4c>
 800dab0:	0800fa58 	.word	0x0800fa58
 800dab4:	0800fa78 	.word	0x0800fa78
 800dab8:	0800fa38 	.word	0x0800fa38
 800dabc:	00000000 	.word	0x00000000

0800dac0 <nan>:
 800dac0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dac8 <nan+0x8>
 800dac4:	4770      	bx	lr
 800dac6:	bf00      	nop
 800dac8:	00000000 	.word	0x00000000
 800dacc:	7ff80000 	.word	0x7ff80000

0800dad0 <_sbrk_r>:
 800dad0:	b538      	push	{r3, r4, r5, lr}
 800dad2:	4d06      	ldr	r5, [pc, #24]	; (800daec <_sbrk_r+0x1c>)
 800dad4:	2300      	movs	r3, #0
 800dad6:	4604      	mov	r4, r0
 800dad8:	4608      	mov	r0, r1
 800dada:	602b      	str	r3, [r5, #0]
 800dadc:	f7f6 fe0c 	bl	80046f8 <_sbrk>
 800dae0:	1c43      	adds	r3, r0, #1
 800dae2:	d102      	bne.n	800daea <_sbrk_r+0x1a>
 800dae4:	682b      	ldr	r3, [r5, #0]
 800dae6:	b103      	cbz	r3, 800daea <_sbrk_r+0x1a>
 800dae8:	6023      	str	r3, [r4, #0]
 800daea:	bd38      	pop	{r3, r4, r5, pc}
 800daec:	2000d42c 	.word	0x2000d42c

0800daf0 <__sread>:
 800daf0:	b510      	push	{r4, lr}
 800daf2:	460c      	mov	r4, r1
 800daf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daf8:	f000 f8ee 	bl	800dcd8 <_read_r>
 800dafc:	2800      	cmp	r0, #0
 800dafe:	bfab      	itete	ge
 800db00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800db02:	89a3      	ldrhlt	r3, [r4, #12]
 800db04:	181b      	addge	r3, r3, r0
 800db06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800db0a:	bfac      	ite	ge
 800db0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800db0e:	81a3      	strhlt	r3, [r4, #12]
 800db10:	bd10      	pop	{r4, pc}

0800db12 <__swrite>:
 800db12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db16:	461f      	mov	r7, r3
 800db18:	898b      	ldrh	r3, [r1, #12]
 800db1a:	05db      	lsls	r3, r3, #23
 800db1c:	4605      	mov	r5, r0
 800db1e:	460c      	mov	r4, r1
 800db20:	4616      	mov	r6, r2
 800db22:	d505      	bpl.n	800db30 <__swrite+0x1e>
 800db24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db28:	2302      	movs	r3, #2
 800db2a:	2200      	movs	r2, #0
 800db2c:	f000 f8b6 	bl	800dc9c <_lseek_r>
 800db30:	89a3      	ldrh	r3, [r4, #12]
 800db32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db3a:	81a3      	strh	r3, [r4, #12]
 800db3c:	4632      	mov	r2, r6
 800db3e:	463b      	mov	r3, r7
 800db40:	4628      	mov	r0, r5
 800db42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db46:	f000 b835 	b.w	800dbb4 <_write_r>

0800db4a <__sseek>:
 800db4a:	b510      	push	{r4, lr}
 800db4c:	460c      	mov	r4, r1
 800db4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db52:	f000 f8a3 	bl	800dc9c <_lseek_r>
 800db56:	1c43      	adds	r3, r0, #1
 800db58:	89a3      	ldrh	r3, [r4, #12]
 800db5a:	bf15      	itete	ne
 800db5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800db5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800db62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800db66:	81a3      	strheq	r3, [r4, #12]
 800db68:	bf18      	it	ne
 800db6a:	81a3      	strhne	r3, [r4, #12]
 800db6c:	bd10      	pop	{r4, pc}

0800db6e <__sclose>:
 800db6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db72:	f000 b84f 	b.w	800dc14 <_close_r>

0800db76 <strncmp>:
 800db76:	b510      	push	{r4, lr}
 800db78:	b16a      	cbz	r2, 800db96 <strncmp+0x20>
 800db7a:	3901      	subs	r1, #1
 800db7c:	1884      	adds	r4, r0, r2
 800db7e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800db82:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800db86:	4293      	cmp	r3, r2
 800db88:	d103      	bne.n	800db92 <strncmp+0x1c>
 800db8a:	42a0      	cmp	r0, r4
 800db8c:	d001      	beq.n	800db92 <strncmp+0x1c>
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d1f5      	bne.n	800db7e <strncmp+0x8>
 800db92:	1a98      	subs	r0, r3, r2
 800db94:	bd10      	pop	{r4, pc}
 800db96:	4610      	mov	r0, r2
 800db98:	e7fc      	b.n	800db94 <strncmp+0x1e>

0800db9a <__ascii_wctomb>:
 800db9a:	b149      	cbz	r1, 800dbb0 <__ascii_wctomb+0x16>
 800db9c:	2aff      	cmp	r2, #255	; 0xff
 800db9e:	bf85      	ittet	hi
 800dba0:	238a      	movhi	r3, #138	; 0x8a
 800dba2:	6003      	strhi	r3, [r0, #0]
 800dba4:	700a      	strbls	r2, [r1, #0]
 800dba6:	f04f 30ff 	movhi.w	r0, #4294967295
 800dbaa:	bf98      	it	ls
 800dbac:	2001      	movls	r0, #1
 800dbae:	4770      	bx	lr
 800dbb0:	4608      	mov	r0, r1
 800dbb2:	4770      	bx	lr

0800dbb4 <_write_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4d07      	ldr	r5, [pc, #28]	; (800dbd4 <_write_r+0x20>)
 800dbb8:	4604      	mov	r4, r0
 800dbba:	4608      	mov	r0, r1
 800dbbc:	4611      	mov	r1, r2
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	602a      	str	r2, [r5, #0]
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	f7f6 fd7c 	bl	80046c0 <_write>
 800dbc8:	1c43      	adds	r3, r0, #1
 800dbca:	d102      	bne.n	800dbd2 <_write_r+0x1e>
 800dbcc:	682b      	ldr	r3, [r5, #0]
 800dbce:	b103      	cbz	r3, 800dbd2 <_write_r+0x1e>
 800dbd0:	6023      	str	r3, [r4, #0]
 800dbd2:	bd38      	pop	{r3, r4, r5, pc}
 800dbd4:	2000d42c 	.word	0x2000d42c

0800dbd8 <__assert_func>:
 800dbd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbda:	4614      	mov	r4, r2
 800dbdc:	461a      	mov	r2, r3
 800dbde:	4b09      	ldr	r3, [pc, #36]	; (800dc04 <__assert_func+0x2c>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4605      	mov	r5, r0
 800dbe4:	68d8      	ldr	r0, [r3, #12]
 800dbe6:	b14c      	cbz	r4, 800dbfc <__assert_func+0x24>
 800dbe8:	4b07      	ldr	r3, [pc, #28]	; (800dc08 <__assert_func+0x30>)
 800dbea:	9100      	str	r1, [sp, #0]
 800dbec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dbf0:	4906      	ldr	r1, [pc, #24]	; (800dc0c <__assert_func+0x34>)
 800dbf2:	462b      	mov	r3, r5
 800dbf4:	f000 f81e 	bl	800dc34 <fiprintf>
 800dbf8:	f000 f880 	bl	800dcfc <abort>
 800dbfc:	4b04      	ldr	r3, [pc, #16]	; (800dc10 <__assert_func+0x38>)
 800dbfe:	461c      	mov	r4, r3
 800dc00:	e7f3      	b.n	800dbea <__assert_func+0x12>
 800dc02:	bf00      	nop
 800dc04:	2000002c 	.word	0x2000002c
 800dc08:	0800fc85 	.word	0x0800fc85
 800dc0c:	0800fc92 	.word	0x0800fc92
 800dc10:	0800fcc0 	.word	0x0800fcc0

0800dc14 <_close_r>:
 800dc14:	b538      	push	{r3, r4, r5, lr}
 800dc16:	4d06      	ldr	r5, [pc, #24]	; (800dc30 <_close_r+0x1c>)
 800dc18:	2300      	movs	r3, #0
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	4608      	mov	r0, r1
 800dc1e:	602b      	str	r3, [r5, #0]
 800dc20:	f7f6 fd5c 	bl	80046dc <_close>
 800dc24:	1c43      	adds	r3, r0, #1
 800dc26:	d102      	bne.n	800dc2e <_close_r+0x1a>
 800dc28:	682b      	ldr	r3, [r5, #0]
 800dc2a:	b103      	cbz	r3, 800dc2e <_close_r+0x1a>
 800dc2c:	6023      	str	r3, [r4, #0]
 800dc2e:	bd38      	pop	{r3, r4, r5, pc}
 800dc30:	2000d42c 	.word	0x2000d42c

0800dc34 <fiprintf>:
 800dc34:	b40e      	push	{r1, r2, r3}
 800dc36:	b503      	push	{r0, r1, lr}
 800dc38:	4601      	mov	r1, r0
 800dc3a:	ab03      	add	r3, sp, #12
 800dc3c:	4805      	ldr	r0, [pc, #20]	; (800dc54 <fiprintf+0x20>)
 800dc3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc42:	6800      	ldr	r0, [r0, #0]
 800dc44:	9301      	str	r3, [sp, #4]
 800dc46:	f7ff fdc1 	bl	800d7cc <_vfiprintf_r>
 800dc4a:	b002      	add	sp, #8
 800dc4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc50:	b003      	add	sp, #12
 800dc52:	4770      	bx	lr
 800dc54:	2000002c 	.word	0x2000002c

0800dc58 <_fstat_r>:
 800dc58:	b538      	push	{r3, r4, r5, lr}
 800dc5a:	4d07      	ldr	r5, [pc, #28]	; (800dc78 <_fstat_r+0x20>)
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	4604      	mov	r4, r0
 800dc60:	4608      	mov	r0, r1
 800dc62:	4611      	mov	r1, r2
 800dc64:	602b      	str	r3, [r5, #0]
 800dc66:	f7f6 fd3d 	bl	80046e4 <_fstat>
 800dc6a:	1c43      	adds	r3, r0, #1
 800dc6c:	d102      	bne.n	800dc74 <_fstat_r+0x1c>
 800dc6e:	682b      	ldr	r3, [r5, #0]
 800dc70:	b103      	cbz	r3, 800dc74 <_fstat_r+0x1c>
 800dc72:	6023      	str	r3, [r4, #0]
 800dc74:	bd38      	pop	{r3, r4, r5, pc}
 800dc76:	bf00      	nop
 800dc78:	2000d42c 	.word	0x2000d42c

0800dc7c <_isatty_r>:
 800dc7c:	b538      	push	{r3, r4, r5, lr}
 800dc7e:	4d06      	ldr	r5, [pc, #24]	; (800dc98 <_isatty_r+0x1c>)
 800dc80:	2300      	movs	r3, #0
 800dc82:	4604      	mov	r4, r0
 800dc84:	4608      	mov	r0, r1
 800dc86:	602b      	str	r3, [r5, #0]
 800dc88:	f7f6 fd32 	bl	80046f0 <_isatty>
 800dc8c:	1c43      	adds	r3, r0, #1
 800dc8e:	d102      	bne.n	800dc96 <_isatty_r+0x1a>
 800dc90:	682b      	ldr	r3, [r5, #0]
 800dc92:	b103      	cbz	r3, 800dc96 <_isatty_r+0x1a>
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	bd38      	pop	{r3, r4, r5, pc}
 800dc98:	2000d42c 	.word	0x2000d42c

0800dc9c <_lseek_r>:
 800dc9c:	b538      	push	{r3, r4, r5, lr}
 800dc9e:	4d07      	ldr	r5, [pc, #28]	; (800dcbc <_lseek_r+0x20>)
 800dca0:	4604      	mov	r4, r0
 800dca2:	4608      	mov	r0, r1
 800dca4:	4611      	mov	r1, r2
 800dca6:	2200      	movs	r2, #0
 800dca8:	602a      	str	r2, [r5, #0]
 800dcaa:	461a      	mov	r2, r3
 800dcac:	f7f6 fd22 	bl	80046f4 <_lseek>
 800dcb0:	1c43      	adds	r3, r0, #1
 800dcb2:	d102      	bne.n	800dcba <_lseek_r+0x1e>
 800dcb4:	682b      	ldr	r3, [r5, #0]
 800dcb6:	b103      	cbz	r3, 800dcba <_lseek_r+0x1e>
 800dcb8:	6023      	str	r3, [r4, #0]
 800dcba:	bd38      	pop	{r3, r4, r5, pc}
 800dcbc:	2000d42c 	.word	0x2000d42c

0800dcc0 <__malloc_lock>:
 800dcc0:	4801      	ldr	r0, [pc, #4]	; (800dcc8 <__malloc_lock+0x8>)
 800dcc2:	f7fe bf64 	b.w	800cb8e <__retarget_lock_acquire_recursive>
 800dcc6:	bf00      	nop
 800dcc8:	2000d424 	.word	0x2000d424

0800dccc <__malloc_unlock>:
 800dccc:	4801      	ldr	r0, [pc, #4]	; (800dcd4 <__malloc_unlock+0x8>)
 800dcce:	f7fe bf5f 	b.w	800cb90 <__retarget_lock_release_recursive>
 800dcd2:	bf00      	nop
 800dcd4:	2000d424 	.word	0x2000d424

0800dcd8 <_read_r>:
 800dcd8:	b538      	push	{r3, r4, r5, lr}
 800dcda:	4d07      	ldr	r5, [pc, #28]	; (800dcf8 <_read_r+0x20>)
 800dcdc:	4604      	mov	r4, r0
 800dcde:	4608      	mov	r0, r1
 800dce0:	4611      	mov	r1, r2
 800dce2:	2200      	movs	r2, #0
 800dce4:	602a      	str	r2, [r5, #0]
 800dce6:	461a      	mov	r2, r3
 800dce8:	f7f6 fcdc 	bl	80046a4 <_read>
 800dcec:	1c43      	adds	r3, r0, #1
 800dcee:	d102      	bne.n	800dcf6 <_read_r+0x1e>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	b103      	cbz	r3, 800dcf6 <_read_r+0x1e>
 800dcf4:	6023      	str	r3, [r4, #0]
 800dcf6:	bd38      	pop	{r3, r4, r5, pc}
 800dcf8:	2000d42c 	.word	0x2000d42c

0800dcfc <abort>:
 800dcfc:	b508      	push	{r3, lr}
 800dcfe:	2006      	movs	r0, #6
 800dd00:	f000 f82c 	bl	800dd5c <raise>
 800dd04:	2001      	movs	r0, #1
 800dd06:	f7f6 fcc7 	bl	8004698 <_exit>

0800dd0a <_raise_r>:
 800dd0a:	291f      	cmp	r1, #31
 800dd0c:	b538      	push	{r3, r4, r5, lr}
 800dd0e:	4604      	mov	r4, r0
 800dd10:	460d      	mov	r5, r1
 800dd12:	d904      	bls.n	800dd1e <_raise_r+0x14>
 800dd14:	2316      	movs	r3, #22
 800dd16:	6003      	str	r3, [r0, #0]
 800dd18:	f04f 30ff 	mov.w	r0, #4294967295
 800dd1c:	bd38      	pop	{r3, r4, r5, pc}
 800dd1e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dd20:	b112      	cbz	r2, 800dd28 <_raise_r+0x1e>
 800dd22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd26:	b94b      	cbnz	r3, 800dd3c <_raise_r+0x32>
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f000 f831 	bl	800dd90 <_getpid_r>
 800dd2e:	462a      	mov	r2, r5
 800dd30:	4601      	mov	r1, r0
 800dd32:	4620      	mov	r0, r4
 800dd34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd38:	f000 b818 	b.w	800dd6c <_kill_r>
 800dd3c:	2b01      	cmp	r3, #1
 800dd3e:	d00a      	beq.n	800dd56 <_raise_r+0x4c>
 800dd40:	1c59      	adds	r1, r3, #1
 800dd42:	d103      	bne.n	800dd4c <_raise_r+0x42>
 800dd44:	2316      	movs	r3, #22
 800dd46:	6003      	str	r3, [r0, #0]
 800dd48:	2001      	movs	r0, #1
 800dd4a:	e7e7      	b.n	800dd1c <_raise_r+0x12>
 800dd4c:	2400      	movs	r4, #0
 800dd4e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dd52:	4628      	mov	r0, r5
 800dd54:	4798      	blx	r3
 800dd56:	2000      	movs	r0, #0
 800dd58:	e7e0      	b.n	800dd1c <_raise_r+0x12>
	...

0800dd5c <raise>:
 800dd5c:	4b02      	ldr	r3, [pc, #8]	; (800dd68 <raise+0xc>)
 800dd5e:	4601      	mov	r1, r0
 800dd60:	6818      	ldr	r0, [r3, #0]
 800dd62:	f7ff bfd2 	b.w	800dd0a <_raise_r>
 800dd66:	bf00      	nop
 800dd68:	2000002c 	.word	0x2000002c

0800dd6c <_kill_r>:
 800dd6c:	b538      	push	{r3, r4, r5, lr}
 800dd6e:	4d07      	ldr	r5, [pc, #28]	; (800dd8c <_kill_r+0x20>)
 800dd70:	2300      	movs	r3, #0
 800dd72:	4604      	mov	r4, r0
 800dd74:	4608      	mov	r0, r1
 800dd76:	4611      	mov	r1, r2
 800dd78:	602b      	str	r3, [r5, #0]
 800dd7a:	f7f6 fc85 	bl	8004688 <_kill>
 800dd7e:	1c43      	adds	r3, r0, #1
 800dd80:	d102      	bne.n	800dd88 <_kill_r+0x1c>
 800dd82:	682b      	ldr	r3, [r5, #0]
 800dd84:	b103      	cbz	r3, 800dd88 <_kill_r+0x1c>
 800dd86:	6023      	str	r3, [r4, #0]
 800dd88:	bd38      	pop	{r3, r4, r5, pc}
 800dd8a:	bf00      	nop
 800dd8c:	2000d42c 	.word	0x2000d42c

0800dd90 <_getpid_r>:
 800dd90:	f7f6 bc78 	b.w	8004684 <_getpid>

0800dd94 <round>:
 800dd94:	ec51 0b10 	vmov	r0, r1, d0
 800dd98:	b570      	push	{r4, r5, r6, lr}
 800dd9a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800dd9e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800dda2:	2c13      	cmp	r4, #19
 800dda4:	ee10 2a10 	vmov	r2, s0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	dc19      	bgt.n	800dde0 <round+0x4c>
 800ddac:	2c00      	cmp	r4, #0
 800ddae:	da09      	bge.n	800ddc4 <round+0x30>
 800ddb0:	3401      	adds	r4, #1
 800ddb2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ddb6:	d103      	bne.n	800ddc0 <round+0x2c>
 800ddb8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ddbc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ddc0:	2100      	movs	r1, #0
 800ddc2:	e028      	b.n	800de16 <round+0x82>
 800ddc4:	4d15      	ldr	r5, [pc, #84]	; (800de1c <round+0x88>)
 800ddc6:	4125      	asrs	r5, r4
 800ddc8:	ea01 0605 	and.w	r6, r1, r5
 800ddcc:	4332      	orrs	r2, r6
 800ddce:	d00e      	beq.n	800ddee <round+0x5a>
 800ddd0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ddd4:	fa42 f404 	asr.w	r4, r2, r4
 800ddd8:	4423      	add	r3, r4
 800ddda:	ea23 0305 	bic.w	r3, r3, r5
 800ddde:	e7ef      	b.n	800ddc0 <round+0x2c>
 800dde0:	2c33      	cmp	r4, #51	; 0x33
 800dde2:	dd07      	ble.n	800ddf4 <round+0x60>
 800dde4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800dde8:	d101      	bne.n	800ddee <round+0x5a>
 800ddea:	f7f2 fa77 	bl	80002dc <__adddf3>
 800ddee:	ec41 0b10 	vmov	d0, r0, r1
 800ddf2:	bd70      	pop	{r4, r5, r6, pc}
 800ddf4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800ddf8:	f04f 35ff 	mov.w	r5, #4294967295
 800ddfc:	40f5      	lsrs	r5, r6
 800ddfe:	4228      	tst	r0, r5
 800de00:	d0f5      	beq.n	800ddee <round+0x5a>
 800de02:	2101      	movs	r1, #1
 800de04:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800de08:	fa01 f404 	lsl.w	r4, r1, r4
 800de0c:	1912      	adds	r2, r2, r4
 800de0e:	bf28      	it	cs
 800de10:	185b      	addcs	r3, r3, r1
 800de12:	ea22 0105 	bic.w	r1, r2, r5
 800de16:	4608      	mov	r0, r1
 800de18:	4619      	mov	r1, r3
 800de1a:	e7e8      	b.n	800ddee <round+0x5a>
 800de1c:	000fffff 	.word	0x000fffff

0800de20 <exp>:
 800de20:	b538      	push	{r3, r4, r5, lr}
 800de22:	ed2d 8b02 	vpush	{d8}
 800de26:	ec55 4b10 	vmov	r4, r5, d0
 800de2a:	f000 f875 	bl	800df18 <__ieee754_exp>
 800de2e:	4b22      	ldr	r3, [pc, #136]	; (800deb8 <exp+0x98>)
 800de30:	eeb0 8a40 	vmov.f32	s16, s0
 800de34:	eef0 8a60 	vmov.f32	s17, s1
 800de38:	f993 3000 	ldrsb.w	r3, [r3]
 800de3c:	3301      	adds	r3, #1
 800de3e:	d012      	beq.n	800de66 <exp+0x46>
 800de40:	ec45 4b10 	vmov	d0, r4, r5
 800de44:	f000 fa64 	bl	800e310 <finite>
 800de48:	b168      	cbz	r0, 800de66 <exp+0x46>
 800de4a:	a313      	add	r3, pc, #76	; (adr r3, 800de98 <exp+0x78>)
 800de4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de50:	4620      	mov	r0, r4
 800de52:	4629      	mov	r1, r5
 800de54:	f7f2 fe88 	bl	8000b68 <__aeabi_dcmpgt>
 800de58:	b160      	cbz	r0, 800de74 <exp+0x54>
 800de5a:	f7fb fe0d 	bl	8009a78 <__errno>
 800de5e:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800dea0 <exp+0x80>
 800de62:	2322      	movs	r3, #34	; 0x22
 800de64:	6003      	str	r3, [r0, #0]
 800de66:	eeb0 0a48 	vmov.f32	s0, s16
 800de6a:	eef0 0a68 	vmov.f32	s1, s17
 800de6e:	ecbd 8b02 	vpop	{d8}
 800de72:	bd38      	pop	{r3, r4, r5, pc}
 800de74:	a30c      	add	r3, pc, #48	; (adr r3, 800dea8 <exp+0x88>)
 800de76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7a:	4620      	mov	r0, r4
 800de7c:	4629      	mov	r1, r5
 800de7e:	f7f2 fe55 	bl	8000b2c <__aeabi_dcmplt>
 800de82:	2800      	cmp	r0, #0
 800de84:	d0ef      	beq.n	800de66 <exp+0x46>
 800de86:	f7fb fdf7 	bl	8009a78 <__errno>
 800de8a:	2322      	movs	r3, #34	; 0x22
 800de8c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800deb0 <exp+0x90>
 800de90:	6003      	str	r3, [r0, #0]
 800de92:	e7e8      	b.n	800de66 <exp+0x46>
 800de94:	f3af 8000 	nop.w
 800de98:	fefa39ef 	.word	0xfefa39ef
 800de9c:	40862e42 	.word	0x40862e42
 800dea0:	00000000 	.word	0x00000000
 800dea4:	7ff00000 	.word	0x7ff00000
 800dea8:	d52d3051 	.word	0xd52d3051
 800deac:	c0874910 	.word	0xc0874910
	...
 800deb8:	20000200 	.word	0x20000200

0800debc <fmodf>:
 800debc:	b508      	push	{r3, lr}
 800debe:	ed2d 8b02 	vpush	{d8}
 800dec2:	eef0 8a40 	vmov.f32	s17, s0
 800dec6:	eeb0 8a60 	vmov.f32	s16, s1
 800deca:	f000 f99f 	bl	800e20c <__ieee754_fmodf>
 800dece:	4b0f      	ldr	r3, [pc, #60]	; (800df0c <fmodf+0x50>)
 800ded0:	f993 3000 	ldrsb.w	r3, [r3]
 800ded4:	3301      	adds	r3, #1
 800ded6:	d016      	beq.n	800df06 <fmodf+0x4a>
 800ded8:	eeb4 8a48 	vcmp.f32	s16, s16
 800dedc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee0:	d611      	bvs.n	800df06 <fmodf+0x4a>
 800dee2:	eef4 8a68 	vcmp.f32	s17, s17
 800dee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deea:	d60c      	bvs.n	800df06 <fmodf+0x4a>
 800deec:	eddf 8a08 	vldr	s17, [pc, #32]	; 800df10 <fmodf+0x54>
 800def0:	eeb4 8a68 	vcmp.f32	s16, s17
 800def4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800def8:	d105      	bne.n	800df06 <fmodf+0x4a>
 800defa:	f7fb fdbd 	bl	8009a78 <__errno>
 800defe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800df02:	2321      	movs	r3, #33	; 0x21
 800df04:	6003      	str	r3, [r0, #0]
 800df06:	ecbd 8b02 	vpop	{d8}
 800df0a:	bd08      	pop	{r3, pc}
 800df0c:	20000200 	.word	0x20000200
	...

0800df18 <__ieee754_exp>:
 800df18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df1c:	ec55 4b10 	vmov	r4, r5, d0
 800df20:	49b1      	ldr	r1, [pc, #708]	; (800e1e8 <__ieee754_exp+0x2d0>)
 800df22:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800df26:	428b      	cmp	r3, r1
 800df28:	ed2d 8b04 	vpush	{d8-d9}
 800df2c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800df30:	d937      	bls.n	800dfa2 <__ieee754_exp+0x8a>
 800df32:	49ae      	ldr	r1, [pc, #696]	; (800e1ec <__ieee754_exp+0x2d4>)
 800df34:	428b      	cmp	r3, r1
 800df36:	d916      	bls.n	800df66 <__ieee754_exp+0x4e>
 800df38:	ee10 3a10 	vmov	r3, s0
 800df3c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800df40:	4313      	orrs	r3, r2
 800df42:	d009      	beq.n	800df58 <__ieee754_exp+0x40>
 800df44:	ee10 2a10 	vmov	r2, s0
 800df48:	462b      	mov	r3, r5
 800df4a:	4620      	mov	r0, r4
 800df4c:	4629      	mov	r1, r5
 800df4e:	f7f2 f9c5 	bl	80002dc <__adddf3>
 800df52:	4604      	mov	r4, r0
 800df54:	460d      	mov	r5, r1
 800df56:	e000      	b.n	800df5a <__ieee754_exp+0x42>
 800df58:	bb06      	cbnz	r6, 800df9c <__ieee754_exp+0x84>
 800df5a:	ecbd 8b04 	vpop	{d8-d9}
 800df5e:	ec45 4b10 	vmov	d0, r4, r5
 800df62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df66:	a38a      	add	r3, pc, #552	; (adr r3, 800e190 <__ieee754_exp+0x278>)
 800df68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6c:	ee10 0a10 	vmov	r0, s0
 800df70:	4629      	mov	r1, r5
 800df72:	f7f2 fdf9 	bl	8000b68 <__aeabi_dcmpgt>
 800df76:	b138      	cbz	r0, 800df88 <__ieee754_exp+0x70>
 800df78:	a387      	add	r3, pc, #540	; (adr r3, 800e198 <__ieee754_exp+0x280>)
 800df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7e:	4610      	mov	r0, r2
 800df80:	4619      	mov	r1, r3
 800df82:	f7f2 fb61 	bl	8000648 <__aeabi_dmul>
 800df86:	e7e4      	b.n	800df52 <__ieee754_exp+0x3a>
 800df88:	a385      	add	r3, pc, #532	; (adr r3, 800e1a0 <__ieee754_exp+0x288>)
 800df8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8e:	4620      	mov	r0, r4
 800df90:	4629      	mov	r1, r5
 800df92:	f7f2 fdcb 	bl	8000b2c <__aeabi_dcmplt>
 800df96:	2800      	cmp	r0, #0
 800df98:	f000 8087 	beq.w	800e0aa <__ieee754_exp+0x192>
 800df9c:	2400      	movs	r4, #0
 800df9e:	2500      	movs	r5, #0
 800dfa0:	e7db      	b.n	800df5a <__ieee754_exp+0x42>
 800dfa2:	4a93      	ldr	r2, [pc, #588]	; (800e1f0 <__ieee754_exp+0x2d8>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	f240 80ac 	bls.w	800e102 <__ieee754_exp+0x1ea>
 800dfaa:	4a92      	ldr	r2, [pc, #584]	; (800e1f4 <__ieee754_exp+0x2dc>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d87c      	bhi.n	800e0aa <__ieee754_exp+0x192>
 800dfb0:	4b91      	ldr	r3, [pc, #580]	; (800e1f8 <__ieee754_exp+0x2e0>)
 800dfb2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfba:	ee10 0a10 	vmov	r0, s0
 800dfbe:	4629      	mov	r1, r5
 800dfc0:	f7f2 f98a 	bl	80002d8 <__aeabi_dsub>
 800dfc4:	4b8d      	ldr	r3, [pc, #564]	; (800e1fc <__ieee754_exp+0x2e4>)
 800dfc6:	00f7      	lsls	r7, r6, #3
 800dfc8:	443b      	add	r3, r7
 800dfca:	ed93 7b00 	vldr	d7, [r3]
 800dfce:	f1c6 0a01 	rsb	sl, r6, #1
 800dfd2:	4680      	mov	r8, r0
 800dfd4:	4689      	mov	r9, r1
 800dfd6:	ebaa 0a06 	sub.w	sl, sl, r6
 800dfda:	eeb0 8a47 	vmov.f32	s16, s14
 800dfde:	eef0 8a67 	vmov.f32	s17, s15
 800dfe2:	ec53 2b18 	vmov	r2, r3, d8
 800dfe6:	4640      	mov	r0, r8
 800dfe8:	4649      	mov	r1, r9
 800dfea:	f7f2 f975 	bl	80002d8 <__aeabi_dsub>
 800dfee:	4604      	mov	r4, r0
 800dff0:	460d      	mov	r5, r1
 800dff2:	4622      	mov	r2, r4
 800dff4:	462b      	mov	r3, r5
 800dff6:	4620      	mov	r0, r4
 800dff8:	4629      	mov	r1, r5
 800dffa:	f7f2 fb25 	bl	8000648 <__aeabi_dmul>
 800dffe:	a36a      	add	r3, pc, #424	; (adr r3, 800e1a8 <__ieee754_exp+0x290>)
 800e000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e004:	4606      	mov	r6, r0
 800e006:	460f      	mov	r7, r1
 800e008:	f7f2 fb1e 	bl	8000648 <__aeabi_dmul>
 800e00c:	a368      	add	r3, pc, #416	; (adr r3, 800e1b0 <__ieee754_exp+0x298>)
 800e00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e012:	f7f2 f961 	bl	80002d8 <__aeabi_dsub>
 800e016:	4632      	mov	r2, r6
 800e018:	463b      	mov	r3, r7
 800e01a:	f7f2 fb15 	bl	8000648 <__aeabi_dmul>
 800e01e:	a366      	add	r3, pc, #408	; (adr r3, 800e1b8 <__ieee754_exp+0x2a0>)
 800e020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e024:	f7f2 f95a 	bl	80002dc <__adddf3>
 800e028:	4632      	mov	r2, r6
 800e02a:	463b      	mov	r3, r7
 800e02c:	f7f2 fb0c 	bl	8000648 <__aeabi_dmul>
 800e030:	a363      	add	r3, pc, #396	; (adr r3, 800e1c0 <__ieee754_exp+0x2a8>)
 800e032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e036:	f7f2 f94f 	bl	80002d8 <__aeabi_dsub>
 800e03a:	4632      	mov	r2, r6
 800e03c:	463b      	mov	r3, r7
 800e03e:	f7f2 fb03 	bl	8000648 <__aeabi_dmul>
 800e042:	a361      	add	r3, pc, #388	; (adr r3, 800e1c8 <__ieee754_exp+0x2b0>)
 800e044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e048:	f7f2 f948 	bl	80002dc <__adddf3>
 800e04c:	4632      	mov	r2, r6
 800e04e:	463b      	mov	r3, r7
 800e050:	f7f2 fafa 	bl	8000648 <__aeabi_dmul>
 800e054:	4602      	mov	r2, r0
 800e056:	460b      	mov	r3, r1
 800e058:	4620      	mov	r0, r4
 800e05a:	4629      	mov	r1, r5
 800e05c:	f7f2 f93c 	bl	80002d8 <__aeabi_dsub>
 800e060:	4602      	mov	r2, r0
 800e062:	460b      	mov	r3, r1
 800e064:	4606      	mov	r6, r0
 800e066:	460f      	mov	r7, r1
 800e068:	4620      	mov	r0, r4
 800e06a:	4629      	mov	r1, r5
 800e06c:	f7f2 faec 	bl	8000648 <__aeabi_dmul>
 800e070:	ec41 0b19 	vmov	d9, r0, r1
 800e074:	f1ba 0f00 	cmp.w	sl, #0
 800e078:	d15d      	bne.n	800e136 <__ieee754_exp+0x21e>
 800e07a:	2200      	movs	r2, #0
 800e07c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e080:	4630      	mov	r0, r6
 800e082:	4639      	mov	r1, r7
 800e084:	f7f2 f928 	bl	80002d8 <__aeabi_dsub>
 800e088:	4602      	mov	r2, r0
 800e08a:	460b      	mov	r3, r1
 800e08c:	ec51 0b19 	vmov	r0, r1, d9
 800e090:	f7f2 fc04 	bl	800089c <__aeabi_ddiv>
 800e094:	4622      	mov	r2, r4
 800e096:	462b      	mov	r3, r5
 800e098:	f7f2 f91e 	bl	80002d8 <__aeabi_dsub>
 800e09c:	4602      	mov	r2, r0
 800e09e:	460b      	mov	r3, r1
 800e0a0:	2000      	movs	r0, #0
 800e0a2:	4957      	ldr	r1, [pc, #348]	; (800e200 <__ieee754_exp+0x2e8>)
 800e0a4:	f7f2 f918 	bl	80002d8 <__aeabi_dsub>
 800e0a8:	e753      	b.n	800df52 <__ieee754_exp+0x3a>
 800e0aa:	4856      	ldr	r0, [pc, #344]	; (800e204 <__ieee754_exp+0x2ec>)
 800e0ac:	a348      	add	r3, pc, #288	; (adr r3, 800e1d0 <__ieee754_exp+0x2b8>)
 800e0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b2:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800e0b6:	4629      	mov	r1, r5
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	f7f2 fac5 	bl	8000648 <__aeabi_dmul>
 800e0be:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e0c2:	f7f2 f90b 	bl	80002dc <__adddf3>
 800e0c6:	f7f2 fd6f 	bl	8000ba8 <__aeabi_d2iz>
 800e0ca:	4682      	mov	sl, r0
 800e0cc:	f7f2 fa52 	bl	8000574 <__aeabi_i2d>
 800e0d0:	a341      	add	r3, pc, #260	; (adr r3, 800e1d8 <__ieee754_exp+0x2c0>)
 800e0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d6:	4606      	mov	r6, r0
 800e0d8:	460f      	mov	r7, r1
 800e0da:	f7f2 fab5 	bl	8000648 <__aeabi_dmul>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	4629      	mov	r1, r5
 800e0e6:	f7f2 f8f7 	bl	80002d8 <__aeabi_dsub>
 800e0ea:	a33d      	add	r3, pc, #244	; (adr r3, 800e1e0 <__ieee754_exp+0x2c8>)
 800e0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f0:	4680      	mov	r8, r0
 800e0f2:	4689      	mov	r9, r1
 800e0f4:	4630      	mov	r0, r6
 800e0f6:	4639      	mov	r1, r7
 800e0f8:	f7f2 faa6 	bl	8000648 <__aeabi_dmul>
 800e0fc:	ec41 0b18 	vmov	d8, r0, r1
 800e100:	e76f      	b.n	800dfe2 <__ieee754_exp+0xca>
 800e102:	4a41      	ldr	r2, [pc, #260]	; (800e208 <__ieee754_exp+0x2f0>)
 800e104:	4293      	cmp	r3, r2
 800e106:	d811      	bhi.n	800e12c <__ieee754_exp+0x214>
 800e108:	a323      	add	r3, pc, #140	; (adr r3, 800e198 <__ieee754_exp+0x280>)
 800e10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10e:	ee10 0a10 	vmov	r0, s0
 800e112:	4629      	mov	r1, r5
 800e114:	f7f2 f8e2 	bl	80002dc <__adddf3>
 800e118:	4b39      	ldr	r3, [pc, #228]	; (800e200 <__ieee754_exp+0x2e8>)
 800e11a:	2200      	movs	r2, #0
 800e11c:	f7f2 fd24 	bl	8000b68 <__aeabi_dcmpgt>
 800e120:	b138      	cbz	r0, 800e132 <__ieee754_exp+0x21a>
 800e122:	4b37      	ldr	r3, [pc, #220]	; (800e200 <__ieee754_exp+0x2e8>)
 800e124:	2200      	movs	r2, #0
 800e126:	4620      	mov	r0, r4
 800e128:	4629      	mov	r1, r5
 800e12a:	e710      	b.n	800df4e <__ieee754_exp+0x36>
 800e12c:	f04f 0a00 	mov.w	sl, #0
 800e130:	e75f      	b.n	800dff2 <__ieee754_exp+0xda>
 800e132:	4682      	mov	sl, r0
 800e134:	e75d      	b.n	800dff2 <__ieee754_exp+0xda>
 800e136:	4632      	mov	r2, r6
 800e138:	463b      	mov	r3, r7
 800e13a:	2000      	movs	r0, #0
 800e13c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e140:	f7f2 f8ca 	bl	80002d8 <__aeabi_dsub>
 800e144:	4602      	mov	r2, r0
 800e146:	460b      	mov	r3, r1
 800e148:	ec51 0b19 	vmov	r0, r1, d9
 800e14c:	f7f2 fba6 	bl	800089c <__aeabi_ddiv>
 800e150:	4602      	mov	r2, r0
 800e152:	460b      	mov	r3, r1
 800e154:	ec51 0b18 	vmov	r0, r1, d8
 800e158:	f7f2 f8be 	bl	80002d8 <__aeabi_dsub>
 800e15c:	4642      	mov	r2, r8
 800e15e:	464b      	mov	r3, r9
 800e160:	f7f2 f8ba 	bl	80002d8 <__aeabi_dsub>
 800e164:	4602      	mov	r2, r0
 800e166:	460b      	mov	r3, r1
 800e168:	2000      	movs	r0, #0
 800e16a:	4925      	ldr	r1, [pc, #148]	; (800e200 <__ieee754_exp+0x2e8>)
 800e16c:	f7f2 f8b4 	bl	80002d8 <__aeabi_dsub>
 800e170:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800e174:	4592      	cmp	sl, r2
 800e176:	db02      	blt.n	800e17e <__ieee754_exp+0x266>
 800e178:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e17c:	e6e9      	b.n	800df52 <__ieee754_exp+0x3a>
 800e17e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800e182:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e186:	2200      	movs	r2, #0
 800e188:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800e18c:	e6f9      	b.n	800df82 <__ieee754_exp+0x6a>
 800e18e:	bf00      	nop
 800e190:	fefa39ef 	.word	0xfefa39ef
 800e194:	40862e42 	.word	0x40862e42
 800e198:	8800759c 	.word	0x8800759c
 800e19c:	7e37e43c 	.word	0x7e37e43c
 800e1a0:	d52d3051 	.word	0xd52d3051
 800e1a4:	c0874910 	.word	0xc0874910
 800e1a8:	72bea4d0 	.word	0x72bea4d0
 800e1ac:	3e663769 	.word	0x3e663769
 800e1b0:	c5d26bf1 	.word	0xc5d26bf1
 800e1b4:	3ebbbd41 	.word	0x3ebbbd41
 800e1b8:	af25de2c 	.word	0xaf25de2c
 800e1bc:	3f11566a 	.word	0x3f11566a
 800e1c0:	16bebd93 	.word	0x16bebd93
 800e1c4:	3f66c16c 	.word	0x3f66c16c
 800e1c8:	5555553e 	.word	0x5555553e
 800e1cc:	3fc55555 	.word	0x3fc55555
 800e1d0:	652b82fe 	.word	0x652b82fe
 800e1d4:	3ff71547 	.word	0x3ff71547
 800e1d8:	fee00000 	.word	0xfee00000
 800e1dc:	3fe62e42 	.word	0x3fe62e42
 800e1e0:	35793c76 	.word	0x35793c76
 800e1e4:	3dea39ef 	.word	0x3dea39ef
 800e1e8:	40862e41 	.word	0x40862e41
 800e1ec:	7fefffff 	.word	0x7fefffff
 800e1f0:	3fd62e42 	.word	0x3fd62e42
 800e1f4:	3ff0a2b1 	.word	0x3ff0a2b1
 800e1f8:	0800fcd8 	.word	0x0800fcd8
 800e1fc:	0800fce8 	.word	0x0800fce8
 800e200:	3ff00000 	.word	0x3ff00000
 800e204:	0800fcc8 	.word	0x0800fcc8
 800e208:	3e2fffff 	.word	0x3e2fffff

0800e20c <__ieee754_fmodf>:
 800e20c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e20e:	ee10 6a90 	vmov	r6, s1
 800e212:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800e216:	d009      	beq.n	800e22c <__ieee754_fmodf+0x20>
 800e218:	ee10 2a10 	vmov	r2, s0
 800e21c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800e220:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e224:	da02      	bge.n	800e22c <__ieee754_fmodf+0x20>
 800e226:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e22a:	dd04      	ble.n	800e236 <__ieee754_fmodf+0x2a>
 800e22c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800e230:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800e234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e236:	42ab      	cmp	r3, r5
 800e238:	dbfc      	blt.n	800e234 <__ieee754_fmodf+0x28>
 800e23a:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800e23e:	d106      	bne.n	800e24e <__ieee754_fmodf+0x42>
 800e240:	4a32      	ldr	r2, [pc, #200]	; (800e30c <__ieee754_fmodf+0x100>)
 800e242:	0fe3      	lsrs	r3, r4, #31
 800e244:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e248:	ed93 0a00 	vldr	s0, [r3]
 800e24c:	e7f2      	b.n	800e234 <__ieee754_fmodf+0x28>
 800e24e:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800e252:	d13f      	bne.n	800e2d4 <__ieee754_fmodf+0xc8>
 800e254:	0219      	lsls	r1, r3, #8
 800e256:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800e25a:	2900      	cmp	r1, #0
 800e25c:	dc37      	bgt.n	800e2ce <__ieee754_fmodf+0xc2>
 800e25e:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800e262:	d13d      	bne.n	800e2e0 <__ieee754_fmodf+0xd4>
 800e264:	022f      	lsls	r7, r5, #8
 800e266:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800e26a:	2f00      	cmp	r7, #0
 800e26c:	da35      	bge.n	800e2da <__ieee754_fmodf+0xce>
 800e26e:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800e272:	bfbb      	ittet	lt
 800e274:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e278:	1a12      	sublt	r2, r2, r0
 800e27a:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800e27e:	4093      	lsllt	r3, r2
 800e280:	bfa8      	it	ge
 800e282:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800e286:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e28a:	bfb5      	itete	lt
 800e28c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800e290:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800e294:	1a52      	sublt	r2, r2, r1
 800e296:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800e29a:	bfb8      	it	lt
 800e29c:	4095      	lsllt	r5, r2
 800e29e:	1a40      	subs	r0, r0, r1
 800e2a0:	1b5a      	subs	r2, r3, r5
 800e2a2:	bb00      	cbnz	r0, 800e2e6 <__ieee754_fmodf+0xda>
 800e2a4:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800e2a8:	bf38      	it	cc
 800e2aa:	4613      	movcc	r3, r2
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d0c7      	beq.n	800e240 <__ieee754_fmodf+0x34>
 800e2b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e2b4:	db1f      	blt.n	800e2f6 <__ieee754_fmodf+0xea>
 800e2b6:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800e2ba:	db1f      	blt.n	800e2fc <__ieee754_fmodf+0xf0>
 800e2bc:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800e2c0:	317f      	adds	r1, #127	; 0x7f
 800e2c2:	4323      	orrs	r3, r4
 800e2c4:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800e2c8:	ee00 3a10 	vmov	s0, r3
 800e2cc:	e7b2      	b.n	800e234 <__ieee754_fmodf+0x28>
 800e2ce:	3801      	subs	r0, #1
 800e2d0:	0049      	lsls	r1, r1, #1
 800e2d2:	e7c2      	b.n	800e25a <__ieee754_fmodf+0x4e>
 800e2d4:	15d8      	asrs	r0, r3, #23
 800e2d6:	387f      	subs	r0, #127	; 0x7f
 800e2d8:	e7c1      	b.n	800e25e <__ieee754_fmodf+0x52>
 800e2da:	3901      	subs	r1, #1
 800e2dc:	007f      	lsls	r7, r7, #1
 800e2de:	e7c4      	b.n	800e26a <__ieee754_fmodf+0x5e>
 800e2e0:	15e9      	asrs	r1, r5, #23
 800e2e2:	397f      	subs	r1, #127	; 0x7f
 800e2e4:	e7c3      	b.n	800e26e <__ieee754_fmodf+0x62>
 800e2e6:	2a00      	cmp	r2, #0
 800e2e8:	da02      	bge.n	800e2f0 <__ieee754_fmodf+0xe4>
 800e2ea:	005b      	lsls	r3, r3, #1
 800e2ec:	3801      	subs	r0, #1
 800e2ee:	e7d7      	b.n	800e2a0 <__ieee754_fmodf+0x94>
 800e2f0:	d0a6      	beq.n	800e240 <__ieee754_fmodf+0x34>
 800e2f2:	0053      	lsls	r3, r2, #1
 800e2f4:	e7fa      	b.n	800e2ec <__ieee754_fmodf+0xe0>
 800e2f6:	005b      	lsls	r3, r3, #1
 800e2f8:	3901      	subs	r1, #1
 800e2fa:	e7d9      	b.n	800e2b0 <__ieee754_fmodf+0xa4>
 800e2fc:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800e300:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800e304:	3182      	adds	r1, #130	; 0x82
 800e306:	410b      	asrs	r3, r1
 800e308:	4323      	orrs	r3, r4
 800e30a:	e7dd      	b.n	800e2c8 <__ieee754_fmodf+0xbc>
 800e30c:	0800fcf8 	.word	0x0800fcf8

0800e310 <finite>:
 800e310:	b082      	sub	sp, #8
 800e312:	ed8d 0b00 	vstr	d0, [sp]
 800e316:	9801      	ldr	r0, [sp, #4]
 800e318:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e31c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e320:	0fc0      	lsrs	r0, r0, #31
 800e322:	b002      	add	sp, #8
 800e324:	4770      	bx	lr
	...

0800e328 <_init>:
 800e328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e32a:	bf00      	nop
 800e32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e32e:	bc08      	pop	{r3}
 800e330:	469e      	mov	lr, r3
 800e332:	4770      	bx	lr

0800e334 <_fini>:
 800e334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e336:	bf00      	nop
 800e338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e33a:	bc08      	pop	{r3}
 800e33c:	469e      	mov	lr, r3
 800e33e:	4770      	bx	lr
