[12/04 17:33:47      0s] 
[12/04 17:33:47      0s] Cadence Innovus(TM) Implementation System.
[12/04 17:33:47      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 17:33:47      0s] 
[12/04 17:33:47      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 17:33:47      0s] Options:	
[12/04 17:33:47      0s] Date:		Sun Dec  4 17:33:47 2022
[12/04 17:33:47      0s] Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/04 17:33:47      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/04 17:33:47      0s] 
[12/04 17:33:47      0s] License:
[12/04 17:33:47      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 17:33:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 17:33:58      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:33:58      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 17:33:58      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:33:58      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 17:33:58      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 17:33:58      8s] @(#)CDS: CPE v20.15-s071
[12/04 17:33:58      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:33:58      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 17:33:58      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 17:33:58      8s] @(#)CDS: RCDB 11.15.0
[12/04 17:33:58      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 17:33:58      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3946083_lab1-20.eng.utah.edu_u1367608_oKb9UR.

[12/04 17:33:58      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 17:34:00      9s] 
[12/04 17:34:00      9s] **INFO:  MMMC transition support version v31-84 
[12/04 17:34:00      9s] 
[12/04 17:34:00      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 17:34:00      9s] <CMD> suppressMessage ENCEXT-2799
[12/04 17:34:00      9s] <CMD> win
[12/04 17:34:11     10s] <CMD> set init_design_uniquify 1
[12/04 17:34:28     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/04 17:34:28     11s] <CMD> set dbgDualViewAwareXTree 1
[12/04 17:34:28     11s] <CMD> set defHierChar /
[12/04 17:34:28     11s] <CMD> set distributed_client_message_echo 1
[12/04 17:34:28     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/04 17:34:28     11s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/04 17:34:28     11s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/04 17:34:28     11s] <CMD> set init_design_uniquify 1
[12/04 17:34:28     11s] <CMD> set init_gnd_net VSS
[12/04 17:34:28     11s] <CMD> set init_io_file SCRIPTS/place_io.io
[12/04 17:34:28     11s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/04 17:34:28     11s] <CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 17:34:28     11s] <CMD> set init_pwr_net VDD
[12/04 17:34:28     11s] <CMD> set init_verilog ../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> set latch_time_borrow_mode max_borrow
[12/04 17:34:28     11s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/04 17:34:28     11s] <CMD> set pegDefaultResScaleFactor 1
[12/04 17:34:28     11s] <CMD> set pegDetailResScaleFactor 1
[12/04 17:34:28     11s] <CMD> set pegEnableDualViewForTQuantus 1
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/04 17:34:28     11s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/04 17:34:28     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> suppressMessage -silent GLOBAL-100
[12/04 17:34:28     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/04 17:34:28     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> suppressMessage -silent GLOBAL-100
[12/04 17:34:28     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/04 17:34:28     11s] <CMD> set timing_enable_default_delay_arc 1
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 17:34:28     11s] <CMD> set timing_path_based_override_distance 3.40282e+38
[12/04 17:34:28     11s] <CMD> set defStreamOutCheckUncolored false
[12/04 17:34:28     11s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/04 17:34:28     11s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/04 17:34:28     11s] <CMD> init_design
[12/04 17:34:28     11s] #% Begin Load MMMC data ... (date=12/04 17:34:28, mem=806.1M)
[12/04 17:34:28     11s] #% End Load MMMC data ... (date=12/04 17:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.9M, current mem=806.9M)
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/04 17:34:28     11s] Set DBUPerIGU to M2 pitch 1120.
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/04 17:34:28     11s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 17:34:28     11s] The LEF parser will ignore this statement.
[12/04 17:34:28     11s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/04 17:34:28     11s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/04 17:34:28     11s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:34:28     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:34:28     11s] Type 'man IMPLF-58' for more detail.
[12/04 17:34:28     11s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/04 17:34:28     11s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 17:34:28     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:34:28     11s] Type 'man IMPLF-61' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-201' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/04 17:34:28     11s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:34:28     11s] Type 'man IMPLF-200' for more detail.
[12/04 17:34:28     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/04 17:34:28     11s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] viaInitial starts at Sun Dec  4 17:34:28 2022
viaInitial ends at Sun Dec  4 17:34:28 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 17:34:28     11s] Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 17:34:28     11s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/04 17:34:28     11s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/04 17:34:28     11s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 17:34:28     11s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/04 17:34:28     11s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/04 17:34:28     11s] Read 1 cells in library 'USERLIB' 
[12/04 17:34:28     11s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/04 17:34:28     11s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/04 17:34:28     11s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 17:34:28     11s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 17:34:28     11s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/04 17:34:28     11s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/04 17:34:28     11s] Read 1 cells in library 'USERLIB' 
[12/04 17:34:28     11s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=854.9M, current mem=822.2M)
[12/04 17:34:28     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=27.9M, fe_cpu=0.20min, fe_real=0.68min, fe_mem=793.8M) ***
[12/04 17:34:28     11s] #% Begin Load netlist data ... (date=12/04 17:34:28, mem=821.2M)
[12/04 17:34:28     11s] *** Begin netlist parsing (mem=793.8M) ***
[12/04 17:34:28     11s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/04 17:34:28     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 17:34:28     11s] Type 'man IMPVL-159' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 17:34:28     11s] Type 'man IMPVL-159' for more detail.
[12/04 17:34:28     11s] Created 28 new cells from 6 timing libraries.
[12/04 17:34:28     11s] Reading netlist ...
[12/04 17:34:28     11s] Backslashed names will retain backslash and a trailing blank character.
[12/04 17:34:28     11s] Keeping previous port order for module pad_in.
[12/04 17:34:28     11s] Keeping previous port order for module pad_out.
[12/04 17:34:28     11s] Keeping previous port order for module pad_bidirhe.
[12/04 17:34:28     11s] Keeping previous port order for module pad_vdd.
[12/04 17:34:28     11s] Keeping previous port order for module pad_gnd.
[12/04 17:34:28     11s] Keeping previous port order for module pad_ana.
[12/04 17:34:28     11s] Reading verilog netlist '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] *** Memory Usage v#1 (Current mem = 793.805M, initial mem = 290.164M) ***
[12/04 17:34:28     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=793.8M) ***
[12/04 17:34:28     11s] #% End Load netlist data ... (date=12/04 17:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.8M, current mem=827.8M)
[12/04 17:34:28     11s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/04 17:34:28     11s] Warning: The top level cell is ambiguous.
[12/04 17:34:28     11s] Setting top level cell to be sixteenbitcpu_top_pads.
[12/04 17:34:28     11s] Hooked 56 DB cells to tlib cells.
[12/04 17:34:28     11s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=831.7M, current mem=831.7M)
[12/04 17:34:28     11s] Starting recursive module instantiation check.
[12/04 17:34:28     11s] No recursion found.
[12/04 17:34:28     11s] Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
[12/04 17:34:28     11s] *** Netlist is NOT unique.
[12/04 17:34:28     11s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/04 17:34:28     11s] ** info: there are 100 modules.
[12/04 17:34:28     11s] ** info: there are 4466 stdCell insts.
[12/04 17:34:28     11s] ** info: there are 58 Pad insts.
[12/04 17:34:28     11s] 
[12/04 17:34:28     11s] *** Memory Usage v#1 (Current mem = 838.719M, initial mem = 290.164M) ***
[12/04 17:34:28     11s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/04 17:34:28     11s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:34:28     11s] Type 'man IMPFP-3961' for more detail.
[12/04 17:34:28     11s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:34:28     11s] Type 'man IMPFP-3961' for more detail.
[12/04 17:34:28     11s] Start create_tracks
[12/04 17:34:28     11s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 17:34:28     11s] Set Default Net Delay as 1000 ps.
[12/04 17:34:28     11s] Set Default Net Load as 0.5 pF. 
[12/04 17:34:28     11s] Set Default Input Pin Transition as 0.1 ps.
[12/04 17:34:28     11s] Pre-connect netlist-defined P/G connections...
[12/04 17:34:28     11s]   Updated 0 instances.
[12/04 17:34:28     12s] Extraction setup Started 
[12/04 17:34:28     12s] 
[12/04 17:34:28     12s] Trim Metal Layers:
[12/04 17:34:28     12s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/04 17:34:28     12s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 17:34:28     12s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 17:34:28     12s] Importing multi-corner RC tables ... 
[12/04 17:34:28     12s] Summary of Active RC-Corners : 
[12/04 17:34:28     12s]  
[12/04 17:34:28     12s]  Analysis View: wc
[12/04 17:34:28     12s]     RC-Corner Name        : wc
[12/04 17:34:28     12s]     RC-Corner Index       : 0
[12/04 17:34:28     12s]     RC-Corner Temperature : 25 Celsius
[12/04 17:34:28     12s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 17:34:28     12s]     RC-Corner PreRoute Res Factor         : 1
[12/04 17:34:28     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 17:34:28     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 17:34:28     12s]  
[12/04 17:34:28     12s]  Analysis View: bc
[12/04 17:34:28     12s]     RC-Corner Name        : bc
[12/04 17:34:28     12s]     RC-Corner Index       : 1
[12/04 17:34:28     12s]     RC-Corner Temperature : 25 Celsius
[12/04 17:34:28     12s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 17:34:28     12s]     RC-Corner PreRoute Res Factor         : 1
[12/04 17:34:28     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 17:34:28     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 17:34:28     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 17:34:28     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 17:34:28     12s] 
[12/04 17:34:28     12s] Trim Metal Layers:
[12/04 17:34:28     12s] LayerId::1 widthSet size::4
[12/04 17:34:28     12s] LayerId::2 widthSet size::4
[12/04 17:34:28     12s] LayerId::3 widthSet size::4
[12/04 17:34:28     12s] LayerId::4 widthSet size::4
[12/04 17:34:28     12s] LayerId::5 widthSet size::4
[12/04 17:34:28     12s] LayerId::6 widthSet size::3
[12/04 17:34:28     12s] Updating RC grid for preRoute extraction ...
[12/04 17:34:28     12s] eee: pegSigSF::1.070000
[12/04 17:34:28     12s] Initializing multi-corner capacitance tables ... 
[12/04 17:34:28     12s] Initializing multi-corner resistance tables ...
[12/04 17:34:28     12s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:34:28     12s] {RT wc 0 6 6 {5 0} 1}
[12/04 17:34:28     12s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/04 17:34:28     12s] *Info: initialize multi-corner CTS.
[12/04 17:34:28     12s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.2M, current mem=865.5M)
[12/04 17:34:29     12s] Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
[12/04 17:34:29     12s] Current (total cpu=0:00:12.2, real=0:00:42.0, peak res=1087.4M, current mem=1087.4M)
[12/04 17:34:29     12s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 1 WARNING
[12/04 17:34:29     12s] WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1094.1M, current mem=1094.1M)
[12/04 17:34:29     12s] Current (total cpu=0:00:12.2, real=0:00:42.0, peak res=1094.1M, current mem=1094.1M)
[12/04 17:34:29     12s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 17:34:29     12s] Summary for sequential cells identification: 
[12/04 17:34:29     12s]   Identified SBFF number: 4
[12/04 17:34:29     12s]   Identified MBFF number: 0
[12/04 17:34:29     12s]   Identified SB Latch number: 0
[12/04 17:34:29     12s]   Identified MB Latch number: 0
[12/04 17:34:29     12s]   Not identified SBFF number: 0
[12/04 17:34:29     12s]   Not identified MBFF number: 0
[12/04 17:34:29     12s]   Not identified SB Latch number: 0
[12/04 17:34:29     12s]   Not identified MB Latch number: 0
[12/04 17:34:29     12s]   Number of sequential cells which are not FFs: 0
[12/04 17:34:29     12s] Total number of combinational cells: 17
[12/04 17:34:29     12s] Total number of sequential cells: 4
[12/04 17:34:29     12s] Total number of tristate cells: 0
[12/04 17:34:29     12s] Total number of level shifter cells: 0
[12/04 17:34:29     12s] Total number of power gating cells: 0
[12/04 17:34:29     12s] Total number of isolation cells: 0
[12/04 17:34:29     12s] Total number of power switch cells: 0
[12/04 17:34:29     12s] Total number of pulse generator cells: 0
[12/04 17:34:29     12s] Total number of always on buffers: 0
[12/04 17:34:29     12s] Total number of retention cells: 0
[12/04 17:34:29     12s] List of usable buffers: BUFX1
[12/04 17:34:29     12s] Total number of usable buffers: 1
[12/04 17:34:29     12s] List of unusable buffers:
[12/04 17:34:29     12s] Total number of unusable buffers: 0
[12/04 17:34:29     12s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/04 17:34:29     12s] Total number of usable inverters: 6
[12/04 17:34:29     12s] List of unusable inverters:
[12/04 17:34:29     12s] Total number of unusable inverters: 0
[12/04 17:34:29     12s] List of identified usable delay cells:
[12/04 17:34:29     12s] Total number of identified usable delay cells: 0
[12/04 17:34:29     12s] List of identified unusable delay cells:
[12/04 17:34:29     12s] Total number of identified unusable delay cells: 0
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 17:34:29     12s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Deleting Cell Server End ...
[12/04 17:34:29     12s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.6M, current mem=1123.6M)
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:34:29     12s] Summary for sequential cells identification: 
[12/04 17:34:29     12s]   Identified SBFF number: 4
[12/04 17:34:29     12s]   Identified MBFF number: 0
[12/04 17:34:29     12s]   Identified SB Latch number: 0
[12/04 17:34:29     12s]   Identified MB Latch number: 0
[12/04 17:34:29     12s]   Not identified SBFF number: 0
[12/04 17:34:29     12s]   Not identified MBFF number: 0
[12/04 17:34:29     12s]   Not identified SB Latch number: 0
[12/04 17:34:29     12s]   Not identified MB Latch number: 0
[12/04 17:34:29     12s]   Number of sequential cells which are not FFs: 0
[12/04 17:34:29     12s]  Visiting view : wc
[12/04 17:34:29     12s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 17:34:29     12s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 17:34:29     12s]  Visiting view : bc
[12/04 17:34:29     12s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 17:34:29     12s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 17:34:29     12s] TLC MultiMap info (StdDelay):
[12/04 17:34:29     12s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:34:29     12s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:34:29     12s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:34:29     12s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:34:29     12s]  Setting StdDelay to: 40.9ps
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:34:29     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:34:29     12s] Type 'man IMPSYC-2' for more detail.
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:34:29     12s] Severity  ID               Count  Summary                                  
[12/04 17:34:29     12s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 17:34:29     12s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 17:34:29     12s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 17:34:29     12s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 17:34:29     12s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/04 17:34:29     12s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 17:34:29     12s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 17:34:29     12s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 17:34:29     12s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 17:34:29     12s] *** Message Summary: 90 warning(s), 0 error(s)
[12/04 17:34:29     12s] 
[12/04 17:34:29     12s] <CMD> saveDesign DBS/16bitcpu-import.enc
[12/04 17:34:29     12s] #% Begin save design ... (date=12/04 17:34:29, mem=1124.5M)
[12/04 17:34:29     12s] % Begin Save ccopt configuration ... (date=12/04 17:34:29, mem=1127.6M)
[12/04 17:34:29     12s] % End Save ccopt configuration ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.7M, current mem=1128.7M)
[12/04 17:34:29     12s] % Begin Save netlist data ... (date=12/04 17:34:29, mem=1129.4M)
[12/04 17:34:29     12s] Writing Binary DB to DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 17:34:29     12s] % End Save netlist data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.5M, current mem=1129.7M)
[12/04 17:34:29     12s] Saving symbol-table file ...
[12/04 17:34:29     12s] Saving congestion map file DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:34:29     12s] % Begin Save AAE data ... (date=12/04 17:34:29, mem=1130.3M)
[12/04 17:34:29     12s] Saving AAE Data ...
[12/04 17:34:29     12s] % End Save AAE data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.3M, current mem=1130.3M)
[12/04 17:34:29     12s] Saving preference file DBS/16bitcpu-import.enc.dat/gui.pref.tcl ...
[12/04 17:34:29     12s] Saving mode setting ...
[12/04 17:34:29     12s] Saving global file ...
[12/04 17:34:29     12s] % Begin Save floorplan data ... (date=12/04 17:34:29, mem=1133.0M)
[12/04 17:34:29     12s] Saving floorplan file ...
[12/04 17:34:29     12s] % End Save floorplan data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.6M, current mem=1134.6M)
[12/04 17:34:29     12s] Saving Drc markers ...
[12/04 17:34:29     12s] ... No Drc file written since there is no markers found.
[12/04 17:34:29     12s] % Begin Save placement data ... (date=12/04 17:34:29, mem=1134.6M)
[12/04 17:34:29     12s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:34:29     12s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:34:29     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1121.0M) ***
[12/04 17:34:29     12s] % End Save placement data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.4M, current mem=1135.4M)
[12/04 17:34:29     12s] % Begin Save routing data ... (date=12/04 17:34:29, mem=1135.4M)
[12/04 17:34:29     12s] Saving route file ...
[12/04 17:34:30     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1118.0M) ***
[12/04 17:34:30     12s] % End Save routing data ... (date=12/04 17:34:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1135.7M, current mem=1135.7M)
[12/04 17:34:30     12s] Saving property file DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:34:30     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1121.0M) ***
[12/04 17:34:30     12s] % Begin Save power constraints data ... (date=12/04 17:34:30, mem=1137.2M)
[12/04 17:34:30     12s] % End Save power constraints data ... (date=12/04 17:34:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.4M, current mem=1137.4M)
[12/04 17:34:30     12s] Generated self-contained design 16bitcpu-import.enc.dat
[12/04 17:34:30     12s] #% End save design ... (date=12/04 17:34:30, total cpu=0:00:00.3, real=0:00:01.0, peak res=1164.6M, current mem=1140.4M)
[12/04 17:34:30     12s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:34:30     12s] 
[12/04 17:34:30     12s] <CMD> setDrawView fplan
[12/04 17:34:31     12s] <CMD> fit
[12/04 17:34:57     14s] <CMD> floorPlan -site core7T -r 1.0 0.7 20 20 20 20
[12/04 17:34:57     14s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/04 17:34:57     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:34:57     14s] Type 'man IMPFP-3961' for more detail.
[12/04 17:34:57     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:34:57     14s] Type 'man IMPFP-3961' for more detail.
[12/04 17:34:57     14s] Start create_tracks
[12/04 17:34:57     14s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 17:34:57     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 17:34:57     14s] <CMD> fit
[12/04 17:34:57     14s] <CMD> saveDesign DBS/16bitcpu-fplan.enc
[12/04 17:34:57     14s] #% Begin save design ... (date=12/04 17:34:57, mem=1163.8M)
[12/04 17:34:57     14s] % Begin Save ccopt configuration ... (date=12/04 17:34:57, mem=1163.8M)
[12/04 17:34:57     14s] % End Save ccopt configuration ... (date=12/04 17:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
[12/04 17:34:57     14s] % Begin Save netlist data ... (date=12/04 17:34:57, mem=1163.8M)
[12/04 17:34:57     14s] Writing Binary DB to DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 17:34:57     14s] % End Save netlist data ... (date=12/04 17:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.9M, current mem=1163.8M)
[12/04 17:34:57     14s] Saving symbol-table file ...
[12/04 17:34:58     14s] Saving congestion map file DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:34:58     14s] % Begin Save AAE data ... (date=12/04 17:34:58, mem=1163.8M)
[12/04 17:34:58     14s] Saving AAE Data ...
[12/04 17:34:58     14s] % End Save AAE data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
[12/04 17:34:58     14s] Saving preference file DBS/16bitcpu-fplan.enc.dat/gui.pref.tcl ...
[12/04 17:34:58     14s] Saving mode setting ...
[12/04 17:34:58     14s] Saving global file ...
[12/04 17:34:58     14s] % Begin Save floorplan data ... (date=12/04 17:34:58, mem=1164.2M)
[12/04 17:34:58     14s] Saving floorplan file ...
[12/04 17:34:58     14s] % End Save floorplan data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
[12/04 17:34:58     14s] Saving Drc markers ...
[12/04 17:34:58     14s] ... No Drc file written since there is no markers found.
[12/04 17:34:58     14s] % Begin Save placement data ... (date=12/04 17:34:58, mem=1164.2M)
[12/04 17:34:58     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:34:58     14s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:34:58     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1267.8M) ***
[12/04 17:34:58     14s] % End Save placement data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
[12/04 17:34:58     14s] % Begin Save routing data ... (date=12/04 17:34:58, mem=1164.2M)
[12/04 17:34:58     14s] Saving route file ...
[12/04 17:34:58     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1264.8M) ***
[12/04 17:34:58     14s] % End Save routing data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
[12/04 17:34:58     14s] Saving property file DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:34:58     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1267.8M) ***
[12/04 17:34:58     14s] % Begin Save power constraints data ... (date=12/04 17:34:58, mem=1164.3M)
[12/04 17:34:58     14s] % End Save power constraints data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
[12/04 17:34:59     14s] Generated self-contained design 16bitcpu-fplan.enc.dat
[12/04 17:34:59     14s] #% End save design ... (date=12/04 17:34:59, total cpu=0:00:00.3, real=0:00:02.0, peak res=1194.9M, current mem=1164.7M)
[12/04 17:34:59     14s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:34:59     14s] 
[12/04 17:35:03     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/04 17:35:03     14s] 4524 new pwr-pin connections were made to global net 'VDD'.
[12/04 17:35:03     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/04 17:35:03     14s] 4524 new gnd-pin connections were made to global net 'VSS'.
[12/04 17:35:03     14s] <CMD> globalNetConnect VDD -type tiehi
[12/04 17:35:03     14s] <CMD> globalNetConnect VSS -type tielo
[12/04 17:35:08     15s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 4 -spacing 4 -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/04 17:35:08     15s] 
[12/04 17:35:08     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
[12/04 17:35:08     15s] Ring generation is complete.
[12/04 17:35:08     15s] vias are now being generated.
[12/04 17:35:08     15s] addRing created 8 wires.
[12/04 17:35:08     15s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] |  Layer |     Created    |     Deleted    |
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] | METAL4 |        4       |       NA       |
[12/04 17:35:08     15s] |  VIA45 |        8       |        0       |
[12/04 17:35:08     15s] | METAL5 |        4       |       NA       |
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] <CMD> addStripe -nets {VSS VDD} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 17:35:08     15s] 
[12/04 17:35:08     15s] Initialize fgc environment(mem: 1279.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
[12/04 17:35:08     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
[12/04 17:35:08     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
[12/04 17:35:08     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
[12/04 17:35:08     15s] Starting stripe generation ...
[12/04 17:35:08     15s] Non-Default Mode Option Settings :
[12/04 17:35:08     15s]   NONE
[12/04 17:35:08     15s] Stripe generation is complete.
[12/04 17:35:08     15s] vias are now being generated.
[12/04 17:35:08     15s] addStripe created 4 wires.
[12/04 17:35:08     15s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] |  Layer |     Created    |     Deleted    |
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] | METAL4 |        4       |       NA       |
[12/04 17:35:08     15s] |  VIA45 |        8       |        0       |
[12/04 17:35:08     15s] +--------+----------------+----------------+
[12/04 17:35:08     15s] <CMD> saveDesign DBS/16bitcpu-power.enc
[12/04 17:35:08     15s] #% Begin save design ... (date=12/04 17:35:08, mem=1168.1M)
[12/04 17:35:09     15s] % Begin Save ccopt configuration ... (date=12/04 17:35:08, mem=1168.1M)
[12/04 17:35:09     15s] % End Save ccopt configuration ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
[12/04 17:35:09     15s] % Begin Save netlist data ... (date=12/04 17:35:09, mem=1168.2M)
[12/04 17:35:09     15s] Writing Binary DB to DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 17:35:09     15s] % End Save netlist data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
[12/04 17:35:09     15s] Saving symbol-table file ...
[12/04 17:35:09     15s] Saving congestion map file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:35:09     15s] % Begin Save AAE data ... (date=12/04 17:35:09, mem=1168.2M)
[12/04 17:35:09     15s] Saving AAE Data ...
[12/04 17:35:09     15s] % End Save AAE data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
[12/04 17:35:09     15s] Saving preference file DBS/16bitcpu-power.enc.dat/gui.pref.tcl ...
[12/04 17:35:09     15s] Saving mode setting ...
[12/04 17:35:09     15s] Saving global file ...
[12/04 17:35:09     15s] % Begin Save floorplan data ... (date=12/04 17:35:09, mem=1168.4M)
[12/04 17:35:09     15s] Saving floorplan file ...
[12/04 17:35:09     15s] % End Save floorplan data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[12/04 17:35:09     15s] Saving PG file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:35:09 2022)
[12/04 17:35:09     15s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1280.5M) ***
[12/04 17:35:09     15s] Saving Drc markers ...
[12/04 17:35:09     15s] ... No Drc file written since there is no markers found.
[12/04 17:35:09     15s] % Begin Save placement data ... (date=12/04 17:35:09, mem=1168.5M)
[12/04 17:35:09     15s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:35:09     15s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:35:09     15s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1283.5M) ***
[12/04 17:35:09     15s] % End Save placement data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
[12/04 17:35:09     15s] % Begin Save routing data ... (date=12/04 17:35:09, mem=1168.6M)
[12/04 17:35:09     15s] Saving route file ...
[12/04 17:35:09     15s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1280.5M) ***
[12/04 17:35:09     15s] % End Save routing data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
[12/04 17:35:09     15s] Saving property file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:35:09     15s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1283.5M) ***
[12/04 17:35:09     15s] % Begin Save power constraints data ... (date=12/04 17:35:09, mem=1168.6M)
[12/04 17:35:09     15s] % End Save power constraints data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
[12/04 17:35:10     15s] Generated self-contained design 16bitcpu-power.enc.dat
[12/04 17:35:10     15s] #% End save design ... (date=12/04 17:35:10, total cpu=0:00:00.3, real=0:00:02.0, peak res=1199.1M, current mem=1169.0M)
[12/04 17:35:10     15s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:35:10     15s] 
[12/04 17:35:24     16s] <CMD> sroute -connect { blockPin corePin padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets {VSS VDD} -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL5(5) }
[12/04 17:35:24     16s] *** Begin SPECIAL ROUTE on Sun Dec  4 17:35:24 2022 ***
[12/04 17:35:24     16s] SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus
[12/04 17:35:24     16s] SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/04 17:35:24     16s] 
[12/04 17:35:24     16s] Begin option processing ...
[12/04 17:35:24     16s] srouteConnectPowerBump set to false
[12/04 17:35:24     16s] routeSelectNet set to "VSS VDD"
[12/04 17:35:24     16s] routeSpecial set to true
[12/04 17:35:24     16s] srouteBlockPin set to "useLef"
[12/04 17:35:24     16s] srouteBottomLayerLimit set to 1
[12/04 17:35:24     16s] srouteBottomTargetLayerLimit set to 1
[12/04 17:35:24     16s] srouteConnectConverterPin set to false
[12/04 17:35:24     16s] srouteConnectStripe set to false
[12/04 17:35:24     16s] srouteCrossoverViaBottomLayer set to 1
[12/04 17:35:24     16s] srouteCrossoverViaTopLayer set to 5
[12/04 17:35:24     16s] srouteFollowCorePinEnd set to 3
[12/04 17:35:24     16s] srouteFollowPadPin set to false
[12/04 17:35:24     16s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 17:35:24     16s] sroutePadPinAllPorts set to true
[12/04 17:35:24     16s] sroutePreserveExistingRoutes set to true
[12/04 17:35:24     16s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 17:35:24     16s] srouteStopBlockPin set to "nearestTarget"
[12/04 17:35:24     16s] srouteTopLayerLimit set to 5
[12/04 17:35:24     16s] srouteTopTargetLayerLimit set to 5
[12/04 17:35:24     16s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2468.00 megs.
[12/04 17:35:24     16s] 
[12/04 17:35:24     16s] Reading DB technology information...
[12/04 17:35:24     16s] Finished reading DB technology information.
[12/04 17:35:24     16s] Reading floorplan and netlist information...
[12/04 17:35:24     16s] Finished reading floorplan and netlist information.
[12/04 17:35:24     16s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/04 17:35:24     16s] Read in 32 macros, 22 used
[12/04 17:35:24     16s] Read in 75 components
[12/04 17:35:24     16s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/04 17:35:24     16s]   54 pad components: 0 unplaced, 54 placed, 0 fixed
[12/04 17:35:24     16s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/04 17:35:24     16s] Read in 52 logical pins
[12/04 17:35:24     16s] Read in 52 nets
[12/04 17:35:24     16s] Read in 2 special nets, 2 routed
[12/04 17:35:24     16s] Read in 150 terminals
[12/04 17:35:24     16s] 2 nets selected.
[12/04 17:35:24     16s] 
[12/04 17:35:24     16s] Begin power routing ...
[12/04 17:35:24     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:35:24     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:35:25     16s] CPU time for FollowPin 0 seconds
[12/04 17:35:25     16s] CPU time for FollowPin 0 seconds
[12/04 17:35:25     16s]   Number of IO ports routed: 2
[12/04 17:35:25     16s]   Number of Block ports routed: 0
[12/04 17:35:25     16s]   Number of Core ports routed: 624
[12/04 17:35:25     16s]   Number of Power Bump ports routed: 0
[12/04 17:35:25     16s]   Number of Followpin connections: 312
[12/04 17:35:25     16s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2483.00 megs.
[12/04 17:35:25     16s] 
[12/04 17:35:25     16s] 
[12/04 17:35:25     16s] 
[12/04 17:35:25     16s]  Begin updating DB with routing results ...
[12/04 17:35:25     16s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/04 17:35:25     16s] Pin and blockage extraction finished
[12/04 17:35:25     16s] 
[12/04 17:35:25     16s] sroute created 941 wires.
[12/04 17:35:25     16s] ViaGen created 3750 vias, deleted 0 via to avoid violation.
[12/04 17:35:25     16s] +--------+----------------+----------------+
[12/04 17:35:25     16s] |  Layer |     Created    |     Deleted    |
[12/04 17:35:25     16s] +--------+----------------+----------------+
[12/04 17:35:25     16s] | METAL1 |       936      |       NA       |
[12/04 17:35:25     16s] |  VIA12 |      1248      |        0       |
[12/04 17:35:25     16s] |  VIA23 |      1248      |        0       |
[12/04 17:35:25     16s] | METAL3 |        2       |       NA       |
[12/04 17:35:25     16s] |  VIA34 |      1247      |        0       |
[12/04 17:35:25     16s] |  VIA45 |        7       |        0       |
[12/04 17:35:25     16s] | METAL5 |        3       |       NA       |
[12/04 17:35:25     16s] +--------+----------------+----------------+
[12/04 17:35:25     16s] <CMD> fit
[12/04 17:35:25     16s] <CMD> saveDesign DBS/16bitcpu-power-routed.enc
[12/04 17:35:25     16s] #% Begin save design ... (date=12/04 17:35:25, mem=1179.0M)
[12/04 17:35:25     16s] % Begin Save ccopt configuration ... (date=12/04 17:35:25, mem=1179.0M)
[12/04 17:35:25     16s] % End Save ccopt configuration ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
[12/04 17:35:25     16s] % Begin Save netlist data ... (date=12/04 17:35:25, mem=1179.2M)
[12/04 17:35:25     16s] Writing Binary DB to DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 17:35:25     16s] % End Save netlist data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
[12/04 17:35:25     16s] Saving symbol-table file ...
[12/04 17:35:25     16s] Saving congestion map file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:35:25     16s] % Begin Save AAE data ... (date=12/04 17:35:25, mem=1179.2M)
[12/04 17:35:25     16s] Saving AAE Data ...
[12/04 17:35:25     16s] % End Save AAE data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
[12/04 17:35:25     16s] Saving preference file DBS/16bitcpu-power-routed.enc.dat/gui.pref.tcl ...
[12/04 17:35:25     16s] Saving mode setting ...
[12/04 17:35:25     16s] Saving global file ...
[12/04 17:35:25     16s] % Begin Save floorplan data ... (date=12/04 17:35:25, mem=1179.5M)
[12/04 17:35:25     16s] Saving floorplan file ...
[12/04 17:35:25     16s] % End Save floorplan data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
[12/04 17:35:25     16s] Saving PG file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:35:25 2022)
[12/04 17:35:25     16s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1294.3M) ***
[12/04 17:35:25     16s] Saving Drc markers ...
[12/04 17:35:25     16s] ... No Drc file written since there is no markers found.
[12/04 17:35:25     16s] % Begin Save placement data ... (date=12/04 17:35:25, mem=1179.6M)
[12/04 17:35:25     16s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:35:25     16s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:35:25     16s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1297.3M) ***
[12/04 17:35:25     16s] % End Save placement data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
[12/04 17:35:25     16s] % Begin Save routing data ... (date=12/04 17:35:25, mem=1179.6M)
[12/04 17:35:25     16s] Saving route file ...
[12/04 17:35:25     16s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1294.3M) ***
[12/04 17:35:25     16s] % End Save routing data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
[12/04 17:35:25     16s] Saving property file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:35:25     16s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1297.3M) ***
[12/04 17:35:26     16s] % Begin Save power constraints data ... (date=12/04 17:35:26, mem=1179.6M)
[12/04 17:35:26     16s] % End Save power constraints data ... (date=12/04 17:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
[12/04 17:35:26     16s] Generated self-contained design 16bitcpu-power-routed.enc.dat
[12/04 17:35:26     16s] #% End save design ... (date=12/04 17:35:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=1210.3M, current mem=1178.0M)
[12/04 17:35:26     16s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:35:26     16s] 
[12/04 17:35:45     17s] <CMD> selectInst pad_gnd0
[12/04 17:35:45     17s] <CMD> zoomBox -64.04300 453.94150 1352.33900 1620.19000
[12/04 17:35:46     17s] <CMD> zoomBox -11.04600 582.91650 1192.87900 1574.22800
[12/04 17:35:46     17s] <CMD> zoomBox 77.14900 868.01300 816.51000 1476.80250
[12/04 17:35:47     18s] <CMD> zoomBox 162.49550 1125.99900 490.55500 1396.12300
[12/04 17:35:47     18s] <CMD> zoomBox 199.18800 1227.35550 370.43800 1368.36250
[12/04 17:35:48     18s] <CMD> zoomBox 211.46150 1259.77100 335.19000 1361.64900
[12/04 17:36:01     18s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[12/04 17:36:01     18s] Setting releaseMultiCpuLicenseMode to false.
[12/04 17:36:01     18s] <CMD> setDesignMode -process 180
[12/04 17:36:01     18s] ##  Process: 180           (User Set)               
[12/04 17:36:01     18s] ##     Node: (not set)                           
[12/04 17:36:01     18s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/04 17:36:01     18s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/04 17:36:01     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/04 17:36:01     18s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/04 17:36:01     18s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/04 17:36:01     18s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/04 17:36:01     18s] <CMD> setDesignMode -topRoutingLayer 5
[12/04 17:36:01     18s] <CMD> setPlaceMode -timingDriven true -congEffort auto -placeIOPins 1
[12/04 17:36:01     18s] <CMD> place_design
[12/04 17:36:01     18s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 333, percentage of missing scan cell = 0.00% (0 / 333)
[12/04 17:36:01     19s] ### Time Record (colorize_geometry) is installed.
[12/04 17:36:01     19s] #Start colorize_geometry on Sun Dec  4 17:36:01 2022
[12/04 17:36:01     19s] #
[12/04 17:36:01     19s] ### Time Record (Pre Callback) is installed.
[12/04 17:36:01     19s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:36:01     19s] ### Time Record (DB Import) is installed.
[12/04 17:36:01     19s] #create default rule from bind_ndr_rule rule=0x7ff2fa5bfb30 0x7ff2d1ba8018
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:01     19s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:36:01     19s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:36:01     19s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 17:36:01     19s] ### Time Record (DB Import) is uninstalled.
[12/04 17:36:01     19s] ### Time Record (DB Export) is installed.
[12/04 17:36:01     19s] Extracting standard cell pins and blockage ...... 
[12/04 17:36:01     19s] Pin and blockage extraction finished
[12/04 17:36:01     19s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 17:36:01     19s] ### Time Record (DB Export) is uninstalled.
[12/04 17:36:01     19s] ### Time Record (Post Callback) is installed.
[12/04 17:36:01     19s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:36:01     19s] #
[12/04 17:36:01     19s] #colorize_geometry statistics:
[12/04 17:36:01     19s] #Cpu time = 00:00:00
[12/04 17:36:01     19s] #Elapsed time = 00:00:00
[12/04 17:36:01     19s] #Increased memory = 6.77 (MB)
[12/04 17:36:01     19s] #Total memory = 1189.03 (MB)
[12/04 17:36:01     19s] #Peak memory = 1210.30 (MB)
[12/04 17:36:01     19s] #Number of warnings = 21
[12/04 17:36:01     19s] #Total number of warnings = 21
[12/04 17:36:01     19s] #Number of fails = 0
[12/04 17:36:01     19s] #Total number of fails = 0
[12/04 17:36:01     19s] #Complete colorize_geometry on Sun Dec  4 17:36:01 2022
[12/04 17:36:01     19s] #
[12/04 17:36:01     19s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 17:36:01     19s] ### 
[12/04 17:36:01     19s] ###   Scalability Statistics
[12/04 17:36:01     19s] ### 
[12/04 17:36:01     19s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:36:01     19s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 17:36:01     19s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:36:01     19s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:01     19s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:01     19s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:01     19s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:01     19s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[12/04 17:36:01     19s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:36:01     19s] ### 
[12/04 17:36:01     19s] *** Starting placeDesign default flow ***
[12/04 17:36:01     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.1 mem=1319.3M
[12/04 17:36:01     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.1 mem=1319.3M
[12/04 17:36:01     19s] *** Start deleteBufferTree ***
[12/04 17:36:01     19s] Multithreaded Timing Analysis is initialized with 2 threads
[12/04 17:36:01     19s] 
[12/04 17:36:02     19s] Info: Detect buffers to remove automatically.
[12/04 17:36:02     19s] Analyzing netlist ...
[12/04 17:36:02     19s] Updating netlist
[12/04 17:36:02     19s] AAE DB initialization (MEM=1338.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:36:02     19s] Start AAE Lib Loading. (MEM=1338.66)
[12/04 17:36:02     19s] End AAE Lib Loading. (MEM=1357.73 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 17:36:02     19s] 
[12/04 17:36:02     19s] *summary: 189 instances (buffers/inverters) removed
[12/04 17:36:02     19s] *** Finish deleteBufferTree (0:00:00.4) ***
[12/04 17:36:02     19s] 
[12/04 17:36:02     19s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:36:02     19s] 
[12/04 17:36:02     19s] TimeStamp Deleting Cell Server End ...
[12/04 17:36:02     19s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:36:02     19s] Set Using Default Delay Limit as 101.
[12/04 17:36:02     19s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:36:02     19s] Set Default Net Delay as 0 ps.
[12/04 17:36:02     19s] Set Default Net Load as 0 pF. 
[12/04 17:36:02     19s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:36:02     19s] Effort level <high> specified for reg2reg_tmp.3946083 path_group
[12/04 17:36:02     19s] #################################################################################
[12/04 17:36:02     19s] # Design Stage: PreRoute
[12/04 17:36:02     19s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:36:02     19s] # Design Mode: 180nm
[12/04 17:36:02     19s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:36:02     19s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:36:02     19s] # Signoff Settings: SI Off 
[12/04 17:36:02     19s] #################################################################################
[12/04 17:36:02     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1372.8M, InitMEM = 1372.8M)
[12/04 17:36:02     19s] Calculate delays in BcWc mode...
[12/04 17:36:02     19s] Start delay calculation (fullDC) (2 T). (MEM=1372.76)
[12/04 17:36:02     19s] End AAE Lib Interpolated Model. (MEM=1384.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:02     19s] First Iteration Infinite Tw... 
[12/04 17:36:02     20s] Total number of fetched objects 4368
[12/04 17:36:02     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:02     20s] End delay calculation. (MEM=1526.83 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:36:02     20s] End delay calculation (fullDC). (MEM=1526.83 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:36:02     20s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1526.8M) ***
[12/04 17:36:02     20s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:36:02     20s] Set Using Default Delay Limit as 1000.
[12/04 17:36:02     20s] Set Default Net Delay as 1000 ps.
[12/04 17:36:02     20s] Set Default Net Load as 0.5 pF. 
[12/04 17:36:02     20s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/04 17:36:02     20s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1501.3M
[12/04 17:36:02     20s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 17:36:02     20s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:1501.3M
[12/04 17:36:02     20s] INFO: #ExclusiveGroups=0
[12/04 17:36:02     20s] INFO: There are no Exclusive Groups.
[12/04 17:36:02     20s] *** Starting "NanoPlace(TM) placement v#7 (mem=1501.3M)" ...
[12/04 17:36:02     20s] Wait...
[12/04 17:36:02     20s] *** Build Buffered Sizing Timing Model
[12/04 17:36:02     20s] (cpu=0:00:00.0 mem=1517.3M) ***
[12/04 17:36:02     20s] *** Build Virtual Sizing Timing Model
[12/04 17:36:02     20s] (cpu=0:00:00.0 mem=1517.3M) ***
[12/04 17:36:02     20s] No user-set net weight.
[12/04 17:36:02     20s] Net fanout histogram:
[12/04 17:36:02     20s] 2		: 3295 (75.5%) nets
[12/04 17:36:02     20s] 3		: 406 (9.3%) nets
[12/04 17:36:02     20s] 4     -	14	: 541 (12.4%) nets
[12/04 17:36:02     20s] 15    -	39	: 115 (2.6%) nets
[12/04 17:36:02     20s] 40    -	79	: 5 (0.1%) nets
[12/04 17:36:02     20s] 80    -	159	: 0 (0.0%) nets
[12/04 17:36:02     20s] 160   -	319	: 0 (0.0%) nets
[12/04 17:36:02     20s] 320   -	639	: 1 (0.0%) nets
[12/04 17:36:02     20s] 640   -	1279	: 0 (0.0%) nets
[12/04 17:36:02     20s] 1280  -	2559	: 0 (0.0%) nets
[12/04 17:36:02     20s] 2560  -	5119	: 0 (0.0%) nets
[12/04 17:36:02     20s] 5120+		: 0 (0.0%) nets
[12/04 17:36:02     20s] no activity file in design. spp won't run.
[12/04 17:36:02     20s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 17:36:02     20s] Scan chains were not defined.
[12/04 17:36:02     20s] z: 2, totalTracks: 1
[12/04 17:36:02     20s] z: 4, totalTracks: 1
[12/04 17:36:02     20s] z: 6, totalTracks: 1
[12/04 17:36:02     20s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:36:02     20s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/04 17:36:02     20s] #std cell=4298 (0 fixed + 4298 movable) #buf cell=0 #inv cell=228 #block=0 (0 floating + 0 preplaced)
[12/04 17:36:02     20s] #ioInst=58 #net=4363 #term=13343 #term/net=3.06, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
[12/04 17:36:02     20s] stdCell: 4298 single + 0 double + 0 multi
[12/04 17:36:02     20s] Total standard cell length = 16.5222 (mm), area = 0.0648 (mm^2)
[12/04 17:36:02     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1517.3M
[12/04 17:36:02     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1517.3M
[12/04 17:36:02     20s] Core basic site is core7T
[12/04 17:36:02     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1517.3M
[12/04 17:36:02     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.003, MEM:1549.3M
[12/04 17:36:02     20s] Use non-trimmed site array because memory saving is not enough.
[12/04 17:36:02     20s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:36:02     20s] SiteArray: use 2,867,200 bytes
[12/04 17:36:02     20s] SiteArray: current memory after site array memory allocation 1552.0M
[12/04 17:36:02     20s] SiteArray: FP blocked sites are writable
[12/04 17:36:02     20s] Estimated cell power/ground rail width = 0.551 um
[12/04 17:36:02     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:02     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1552.0M
[12/04 17:36:02     20s] Process 2812 wires and vias for routing blockage analysis
[12/04 17:36:02     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.004, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.029, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.078, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF: Starting pre-place ADS at level 1, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.004, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.013, MEM:1552.0M
[12/04 17:36:02     20s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.019, MEM:1552.0M
[12/04 17:36:02     20s] ADSU 0.044 -> 0.044. site 677047.000 -> 677047.000. GS 31.360
[12/04 17:36:02     20s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.016, REAL:0.035, MEM:1552.0M
[12/04 17:36:02     20s] Average module density = 0.044.
[12/04 17:36:02     20s] Density for the design = 0.044.
[12/04 17:36:02     20s]        = stdcell_area 29504 sites (64767 um^2) / alloc_area 677047 sites (1486254 um^2).
[12/04 17:36:02     20s] Pin Density = 0.01971.
[12/04 17:36:02     20s]             = total # of pins 13343 / total area 677047.
[12/04 17:36:02     20s] OPERPROF: Starting spMPad at level 1, MEM:1458.0M
[12/04 17:36:02     20s] OPERPROF:   Starting spContextMPad at level 2, MEM:1458.0M
[12/04 17:36:02     20s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.002, MEM:1458.0M
[12/04 17:36:02     20s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.006, MEM:1458.0M
[12/04 17:36:02     20s] Initial padding reaches pin density 0.459 for top
[12/04 17:36:02     20s] InitPadU 0.044 -> 0.054 for top
[12/04 17:36:02     20s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1458.0M
[12/04 17:36:02     20s] Identified 5 spare or floating instances, with no clusters.
[12/04 17:36:02     20s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.007, MEM:1458.0M
[12/04 17:36:02     20s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[12/04 17:36:02     20s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1458.0M
[12/04 17:36:02     20s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.005, MEM:1458.0M
[12/04 17:36:02     20s] === lastAutoLevel = 10 
[12/04 17:36:02     20s] OPERPROF: Starting spInitNetWt at level 1, MEM:1458.0M
[12/04 17:36:02     20s] no activity file in design. spp won't run.
[12/04 17:36:02     20s] [spp] 0
[12/04 17:36:02     20s] [adp] 0:1:1:3
[12/04 17:36:03     20s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.326, REAL:0.274, MEM:1477.5M
[12/04 17:36:03     20s] Clock gating cells determined by native netlist tracing.
[12/04 17:36:03     20s] no activity file in design. spp won't run.
[12/04 17:36:03     20s] no activity file in design. spp won't run.
[12/04 17:36:03     20s] Effort level <high> specified for reg2reg path_group
[12/04 17:36:03     20s] OPERPROF: Starting npMain at level 1, MEM:1500.5M
[12/04 17:36:04     20s] OPERPROF:   Starting npPlace at level 2, MEM:1550.5M
[12/04 17:36:04     20s] Iteration  1: Total net bbox = 8.346e+04 (4.24e+04 4.11e+04)
[12/04 17:36:04     20s]               Est.  stn bbox = 9.161e+04 (4.64e+04 4.52e+04)
[12/04 17:36:04     20s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1580.5M
[12/04 17:36:04     20s] Iteration  2: Total net bbox = 8.346e+04 (4.24e+04 4.11e+04)
[12/04 17:36:04     20s]               Est.  stn bbox = 9.161e+04 (4.64e+04 4.52e+04)
[12/04 17:36:04     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1580.5M
[12/04 17:36:04     20s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 17:36:04     20s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[12/04 17:36:04     20s] place_exp_mt_interval set to default 32
[12/04 17:36:04     20s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 17:36:04     21s] Iteration  3: Total net bbox = 9.924e+04 (4.94e+04 4.98e+04)
[12/04 17:36:04     21s]               Est.  stn bbox = 1.172e+05 (5.82e+04 5.90e+04)
[12/04 17:36:04     21s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
[12/04 17:36:04     21s] Total number of setup views is 1.
[12/04 17:36:04     21s] Total number of active setup views is 1.
[12/04 17:36:04     21s] Active setup views:
[12/04 17:36:04     21s]     wc
[12/04 17:36:04     21s] Iteration  4: Total net bbox = 9.086e+04 (4.53e+04 4.55e+04)
[12/04 17:36:04     21s]               Est.  stn bbox = 1.062e+05 (5.28e+04 5.35e+04)
[12/04 17:36:04     21s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
[12/04 17:36:04     21s] Iteration  5: Total net bbox = 7.201e+04 (3.60e+04 3.60e+04)
[12/04 17:36:04     21s]               Est.  stn bbox = 8.222e+04 (4.09e+04 4.13e+04)
[12/04 17:36:04     21s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
[12/04 17:36:04     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.768, REAL:0.472, MEM:1623.2M
[12/04 17:36:04     21s] OPERPROF: Finished npMain at level 1, CPU:0.782, REAL:1.487, MEM:1623.2M
[12/04 17:36:04     21s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1623.2M
[12/04 17:36:04     21s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:04     21s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1623.2M
[12/04 17:36:04     21s] OPERPROF: Starting npMain at level 1, MEM:1623.2M
[12/04 17:36:04     21s] OPERPROF:   Starting npPlace at level 2, MEM:1623.2M
[12/04 17:36:05     22s] Iteration  6: Total net bbox = 1.190e+05 (5.77e+04 6.13e+04)
[12/04 17:36:05     22s]               Est.  stn bbox = 1.372e+05 (6.67e+04 7.05e+04)
[12/04 17:36:05     22s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1653.2M
[12/04 17:36:05     22s] OPERPROF:   Finished npPlace at level 2, CPU:0.819, REAL:0.457, MEM:1653.2M
[12/04 17:36:05     22s] OPERPROF: Finished npMain at level 1, CPU:0.836, REAL:0.470, MEM:1621.2M
[12/04 17:36:05     22s] Iteration  7: Total net bbox = 1.209e+05 (5.96e+04 6.13e+04)
[12/04 17:36:05     22s]               Est.  stn bbox = 1.393e+05 (6.87e+04 7.06e+04)
[12/04 17:36:05     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1621.2M
[12/04 17:36:05     22s] 
[12/04 17:36:05     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:36:05     22s] TLC MultiMap info (StdDelay):
[12/04 17:36:05     22s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 17:36:05     22s]   : bc + bc + 1 + bc := 22.2ps
[12/04 17:36:05     22s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 17:36:05     22s]   : wc + wc + 1 + wc := 40.9ps
[12/04 17:36:05     22s]  Setting StdDelay to: 40.9ps
[12/04 17:36:05     22s] 
[12/04 17:36:05     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:36:05     22s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:05     23s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:05     23s] Iteration  8: Total net bbox = 1.209e+05 (5.96e+04 6.13e+04)
[12/04 17:36:05     23s]               Est.  stn bbox = 1.393e+05 (6.87e+04 7.06e+04)
[12/04 17:36:05     23s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1589.2M
[12/04 17:36:05     23s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1589.2M
[12/04 17:36:05     23s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:05     23s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1589.2M
[12/04 17:36:05     23s] OPERPROF: Starting npMain at level 1, MEM:1589.2M
[12/04 17:36:05     23s] OPERPROF:   Starting npPlace at level 2, MEM:1621.2M
[12/04 17:36:06     23s] OPERPROF:   Finished npPlace at level 2, CPU:0.903, REAL:0.494, MEM:1656.8M
[12/04 17:36:06     23s] OPERPROF: Finished npMain at level 1, CPU:0.919, REAL:0.508, MEM:1624.8M
[12/04 17:36:06     23s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1624.8M
[12/04 17:36:06     23s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:06     23s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1624.8M
[12/04 17:36:06     23s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1624.8M
[12/04 17:36:06     23s] Starting Early Global Route rough congestion estimation: mem = 1624.8M
[12/04 17:36:06     23s] (I)       Started Import and model ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     23s] (I)       Started Create place DB ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     23s] (I)       Started Import place data ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     23s] (I)       Started Read instances and placement ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     23s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     23s] (I)       Started Read nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Create route DB ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       == Non-default Options ==
[12/04 17:36:06     24s] (I)       Print mode                                         : 2
[12/04 17:36:06     24s] (I)       Stop if highly congested                           : false
[12/04 17:36:06     24s] (I)       Maximum routing layer                              : 5
[12/04 17:36:06     24s] (I)       Assign partition pins                              : false
[12/04 17:36:06     24s] (I)       Support large GCell                                : true
[12/04 17:36:06     24s] (I)       Number of threads                                  : 2
[12/04 17:36:06     24s] (I)       Number of rows per GCell                           : 10
[12/04 17:36:06     24s] (I)       Max num rows per GCell                             : 32
[12/04 17:36:06     24s] (I)       Method to set GCell size                           : row
[12/04 17:36:06     24s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:06     24s] (I)       Started Import route data (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       ============== Pin Summary ==============
[12/04 17:36:06     24s] (I)       +-------+--------+---------+------------+
[12/04 17:36:06     24s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:06     24s] (I)       +-------+--------+---------+------------+
[12/04 17:36:06     24s] (I)       |     1 |  13187 |   98.83 |        Pin |
[12/04 17:36:06     24s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:06     24s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:06     24s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:06     24s] (I)       |     5 |    104 |    0.78 |      Upper |
[12/04 17:36:06     24s] (I)       +-------+--------+---------+------------+
[12/04 17:36:06     24s] (I)       Use row-based GCell size
[12/04 17:36:06     24s] (I)       Use row-based GCell align
[12/04 17:36:06     24s] (I)       GCell unit size   : 7840
[12/04 17:36:06     24s] (I)       GCell multiplier  : 10
[12/04 17:36:06     24s] (I)       GCell row height  : 7840
[12/04 17:36:06     24s] (I)       Actual row height : 7840
[12/04 17:36:06     24s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:06     24s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:06     24s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:06     24s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:06     24s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:06     24s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:06     24s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:06     24s] (I)       ============== Default via ===============
[12/04 17:36:06     24s] (I)       +---+------------------+-----------------+
[12/04 17:36:06     24s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:06     24s] (I)       +---+------------------+-----------------+
[12/04 17:36:06     24s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:06     24s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:06     24s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:06     24s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:06     24s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 17:36:06     24s] (I)       +---+------------------+-----------------+
[12/04 17:36:06     24s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read routing blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read instance blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read PG blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:06     24s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read boundary cut boxes ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:06     24s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:06     24s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:06     24s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:06     24s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:06     24s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read blackboxes ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:06     24s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read prerouted ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:06     24s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read unlegalized nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Read nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] [NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[12/04 17:36:06     24s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Started Set up via pillars ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:06     24s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Model blockages into capacity
[12/04 17:36:06     24s] (I)       Read Num Blocks=26462  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:06     24s] (I)       Started Initialize 3D capacity ( Curr Mem: 1624.75 MB )
[12/04 17:36:06     24s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 0
[12/04 17:36:06     24s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 0
[12/04 17:36:06     24s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 0
[12/04 17:36:06     24s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:07     24s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       -- layer congestion ratio --
[12/04 17:36:07     24s] (I)       Layer 1 : 0.100000
[12/04 17:36:07     24s] (I)       Layer 2 : 0.700000
[12/04 17:36:07     24s] (I)       Layer 3 : 0.700000
[12/04 17:36:07     24s] (I)       Layer 4 : 0.700000
[12/04 17:36:07     24s] (I)       Layer 5 : 0.700000
[12/04 17:36:07     24s] (I)       ----------------------------
[12/04 17:36:07     24s] (I)       Number of ignored nets                =      0
[12/04 17:36:07     24s] (I)       Number of connected nets              =      0
[12/04 17:36:07     24s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:07     24s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:07     24s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:07     24s] (I)       Finished Import route data (2T) ( CPU: 0.01 sec, Real: 0.53 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.58 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Read aux data ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Others data preparation ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:07     24s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Create route kernel ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Ndr track 0 does not exist
[12/04 17:36:07     24s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:07     24s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:07     24s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:07     24s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:07     24s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:07     24s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:07     24s] (I)       GCell width         : 78400  (dbu)
[12/04 17:36:07     24s] (I)       GCell height        : 78400  (dbu)
[12/04 17:36:07     24s] (I)       Grid                :    44    44     5
[12/04 17:36:07     24s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:07     24s] (I)       Vertical capacity   :     0 78400     0 78400     0
[12/04 17:36:07     24s] (I)       Horizontal capacity :     0     0 78400     0 78400
[12/04 17:36:07     24s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:07     24s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:07     24s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:07     24s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:07     24s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:07     24s] (I)       Num tracks per GCell: 85.22 70.00 70.00 70.00 70.00
[12/04 17:36:07     24s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:07     24s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:07     24s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:07     24s] (I)       --------------------------------------------------------
[12/04 17:36:07     24s] 
[12/04 17:36:07     24s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:07     24s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/04 17:36:07     24s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:07     24s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:07     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:07     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:07     24s] [NR-eGR] ========================================
[12/04 17:36:07     24s] [NR-eGR] 
[12/04 17:36:07     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:07     24s] (I)       blocked tracks on layer2 : = 67984 / 135652 (50.12%)
[12/04 17:36:07     24s] (I)       blocked tracks on layer3 : = 64072 / 135652 (47.23%)
[12/04 17:36:07     24s] (I)       blocked tracks on layer4 : = 66777 / 135652 (49.23%)
[12/04 17:36:07     24s] (I)       blocked tracks on layer5 : = 66021 / 135652 (48.67%)
[12/04 17:36:07     24s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.64 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Reset routing kernel
[12/04 17:36:07     24s] (I)       Started Initialization ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       numLocalWires=13757  numGlobalNetBranches=2973  numLocalNetBranches=3913
[12/04 17:36:07     24s] (I)       totalPins=13239  totalGlobalPin=3479 (26.28%)
[12/04 17:36:07     24s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Generate topology (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       total 2D Cap : 293879 = (151292 H, 142587 V)
[12/04 17:36:07     24s] (I)       
[12/04 17:36:07     24s] (I)       ============  Phase 1a Route ============
[12/04 17:36:07     24s] (I)       Started Phase 1a ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Pattern routing (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:07     24s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Usage: 3557 = (1791 H, 1766 V) = (1.18% H, 1.24% V) = (7.021e+04um H, 6.923e+04um V)
[12/04 17:36:07     24s] (I)       Started Add via demand to 2D ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       
[12/04 17:36:07     24s] (I)       ============  Phase 1b Route ============
[12/04 17:36:07     24s] (I)       Started Phase 1b ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Usage: 3557 = (1791 H, 1766 V) = (1.18% H, 1.24% V) = (7.021e+04um H, 6.923e+04um V)
[12/04 17:36:07     24s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:36:07     24s] 
[12/04 17:36:07     24s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] (I)       Started Export 2D cong map ( Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:07     24s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:07     24s] Finished Early Global Route rough congestion estimation: mem = 1624.8M
[12/04 17:36:07     24s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.029, REAL:0.728, MEM:1624.8M
[12/04 17:36:07     24s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/04 17:36:07     24s] OPERPROF: Starting CDPad at level 1, MEM:1624.8M
[12/04 17:36:07     24s] CDPadU 0.054 -> 0.054. R=0.044, N=4298, GS=39.200
[12/04 17:36:07     24s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.016, MEM:1624.8M
[12/04 17:36:07     24s] OPERPROF: Starting npMain at level 1, MEM:1624.8M
[12/04 17:36:07     24s] OPERPROF:   Starting npPlace at level 2, MEM:1624.8M
[12/04 17:36:07     24s] OPERPROF:   Finished npPlace at level 2, CPU:0.079, REAL:0.042, MEM:1624.8M
[12/04 17:36:07     24s] OPERPROF: Finished npMain at level 1, CPU:0.095, REAL:0.058, MEM:1624.8M
[12/04 17:36:07     24s] Global placement CDP skipped at cutLevel 9.
[12/04 17:36:07     24s] Iteration  9: Total net bbox = 1.300e+05 (6.41e+04 6.59e+04)
[12/04 17:36:07     24s]               Est.  stn bbox = 1.538e+05 (7.64e+04 7.74e+04)
[12/04 17:36:07     24s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1624.8M
[12/04 17:36:07     24s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:07     24s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:07     24s] Iteration 10: Total net bbox = 1.300e+05 (6.41e+04 6.59e+04)
[12/04 17:36:07     24s]               Est.  stn bbox = 1.538e+05 (7.64e+04 7.74e+04)
[12/04 17:36:07     24s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1592.8M
[12/04 17:36:07     24s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1592.8M
[12/04 17:36:07     24s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:07     24s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1592.8M
[12/04 17:36:07     24s] OPERPROF: Starting npMain at level 1, MEM:1592.8M
[12/04 17:36:07     24s] OPERPROF:   Starting npPlace at level 2, MEM:1624.8M
[12/04 17:36:08     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.831, REAL:0.460, MEM:1656.8M
[12/04 17:36:08     25s] OPERPROF: Finished npMain at level 1, CPU:0.847, REAL:0.474, MEM:1624.8M
[12/04 17:36:08     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1624.8M
[12/04 17:36:08     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:08     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.005, MEM:1624.8M
[12/04 17:36:08     25s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1624.8M
[12/04 17:36:08     25s] Starting Early Global Route rough congestion estimation: mem = 1624.8M
[12/04 17:36:08     25s] (I)       Started Import and model ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Create place DB ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Import place data ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read instances and placement ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Create route DB ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       == Non-default Options ==
[12/04 17:36:08     25s] (I)       Print mode                                         : 2
[12/04 17:36:08     25s] (I)       Stop if highly congested                           : false
[12/04 17:36:08     25s] (I)       Maximum routing layer                              : 5
[12/04 17:36:08     25s] (I)       Assign partition pins                              : false
[12/04 17:36:08     25s] (I)       Support large GCell                                : true
[12/04 17:36:08     25s] (I)       Number of threads                                  : 2
[12/04 17:36:08     25s] (I)       Number of rows per GCell                           : 5
[12/04 17:36:08     25s] (I)       Max num rows per GCell                             : 32
[12/04 17:36:08     25s] (I)       Method to set GCell size                           : row
[12/04 17:36:08     25s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:08     25s] (I)       Started Import route data (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       ============== Pin Summary ==============
[12/04 17:36:08     25s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08     25s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:08     25s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08     25s] (I)       |     1 |  13187 |   98.83 |        Pin |
[12/04 17:36:08     25s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:08     25s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:08     25s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:08     25s] (I)       |     5 |    104 |    0.78 |      Upper |
[12/04 17:36:08     25s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08     25s] (I)       Use row-based GCell size
[12/04 17:36:08     25s] (I)       Use row-based GCell align
[12/04 17:36:08     25s] (I)       GCell unit size   : 7840
[12/04 17:36:08     25s] (I)       GCell multiplier  : 5
[12/04 17:36:08     25s] (I)       GCell row height  : 7840
[12/04 17:36:08     25s] (I)       Actual row height : 7840
[12/04 17:36:08     25s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:08     25s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:08     25s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:08     25s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:08     25s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:08     25s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:08     25s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:08     25s] (I)       ============== Default via ===============
[12/04 17:36:08     25s] (I)       +---+------------------+-----------------+
[12/04 17:36:08     25s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:08     25s] (I)       +---+------------------+-----------------+
[12/04 17:36:08     25s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:08     25s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:08     25s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:08     25s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:08     25s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 17:36:08     25s] (I)       +---+------------------+-----------------+
[12/04 17:36:08     25s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read routing blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read instance blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read PG blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:08     25s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read boundary cut boxes ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:08     25s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:08     25s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:08     25s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:08     25s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:08     25s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read blackboxes ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:08     25s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read prerouted ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:08     25s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read unlegalized nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read nets ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] [NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[12/04 17:36:08     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Set up via pillars ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:08     25s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Model blockages into capacity
[12/04 17:36:08     25s] (I)       Read Num Blocks=26462  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:08     25s] (I)       Started Initialize 3D capacity ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 0
[12/04 17:36:08     25s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 0
[12/04 17:36:08     25s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 0
[12/04 17:36:08     25s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:08     25s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       -- layer congestion ratio --
[12/04 17:36:08     25s] (I)       Layer 1 : 0.100000
[12/04 17:36:08     25s] (I)       Layer 2 : 0.700000
[12/04 17:36:08     25s] (I)       Layer 3 : 0.700000
[12/04 17:36:08     25s] (I)       Layer 4 : 0.700000
[12/04 17:36:08     25s] (I)       Layer 5 : 0.700000
[12/04 17:36:08     25s] (I)       ----------------------------
[12/04 17:36:08     25s] (I)       Number of ignored nets                =      0
[12/04 17:36:08     25s] (I)       Number of connected nets              =      0
[12/04 17:36:08     25s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:08     25s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:08     25s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:08     25s] (I)       Finished Import route data (2T) ( CPU: 0.02 sec, Real: 0.53 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.57 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Read aux data ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Others data preparation ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:08     25s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Create route kernel ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Ndr track 0 does not exist
[12/04 17:36:08     25s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:08     25s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:08     25s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:08     25s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:08     25s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:08     25s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:08     25s] (I)       GCell width         : 39200  (dbu)
[12/04 17:36:08     25s] (I)       GCell height        : 39200  (dbu)
[12/04 17:36:08     25s] (I)       Grid                :    88    88     5
[12/04 17:36:08     25s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:08     25s] (I)       Vertical capacity   :     0 39200     0 39200     0
[12/04 17:36:08     25s] (I)       Horizontal capacity :     0     0 39200     0 39200
[12/04 17:36:08     25s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:08     25s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:08     25s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:08     25s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:08     25s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:08     25s] (I)       Num tracks per GCell: 42.61 35.00 35.00 35.00 35.00
[12/04 17:36:08     25s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:08     25s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:08     25s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:08     25s] (I)       --------------------------------------------------------
[12/04 17:36:08     25s] 
[12/04 17:36:08     25s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:08     25s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/04 17:36:08     25s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:08     25s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:08     25s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:08     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:08     25s] [NR-eGR] ========================================
[12/04 17:36:08     25s] [NR-eGR] 
[12/04 17:36:08     25s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:08     25s] (I)       blocked tracks on layer2 : = 133982 / 271304 (49.38%)
[12/04 17:36:08     25s] (I)       blocked tracks on layer3 : = 118826 / 271304 (43.80%)
[12/04 17:36:08     25s] (I)       blocked tracks on layer4 : = 131351 / 271304 (48.41%)
[12/04 17:36:08     25s] (I)       blocked tracks on layer5 : = 129953 / 271304 (47.90%)
[12/04 17:36:08     25s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.60 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Reset routing kernel
[12/04 17:36:08     25s] (I)       Started Initialization ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       numLocalWires=10676  numGlobalNetBranches=2669  numLocalNetBranches=2676
[12/04 17:36:08     25s] (I)       totalPins=13239  totalGlobalPin=5655 (42.71%)
[12/04 17:36:08     25s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Generate topology (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       total 2D Cap : 590284 = (305117 H, 285167 V)
[12/04 17:36:08     25s] (I)       
[12/04 17:36:08     25s] (I)       ============  Phase 1a Route ============
[12/04 17:36:08     25s] (I)       Started Phase 1a ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Pattern routing (2T) ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:08     25s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Usage: 7495 = (3733 H, 3762 V) = (1.22% H, 1.32% V) = (7.317e+04um H, 7.374e+04um V)
[12/04 17:36:08     25s] (I)       Started Add via demand to 2D ( Curr Mem: 1624.75 MB )
[12/04 17:36:08     25s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] (I)       
[12/04 17:36:09     25s] (I)       ============  Phase 1b Route ============
[12/04 17:36:09     25s] (I)       Started Phase 1b ( Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] (I)       Usage: 7495 = (3733 H, 3762 V) = (1.22% H, 1.32% V) = (7.317e+04um H, 7.374e+04um V)
[12/04 17:36:09     25s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:36:09     25s] 
[12/04 17:36:09     25s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] (I)       Started Export 2D cong map ( Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:09     25s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1624.75 MB )
[12/04 17:36:09     25s] Finished Early Global Route rough congestion estimation: mem = 1624.8M
[12/04 17:36:09     25s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.034, REAL:0.679, MEM:1624.8M
[12/04 17:36:09     25s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/04 17:36:09     25s] OPERPROF: Starting CDPad at level 1, MEM:1624.8M
[12/04 17:36:09     25s] CDPadU 0.054 -> 0.054. R=0.044, N=4298, GS=19.600
[12/04 17:36:09     25s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.019, MEM:1624.8M
[12/04 17:36:09     25s] OPERPROF: Starting npMain at level 1, MEM:1624.8M
[12/04 17:36:09     25s] OPERPROF:   Starting npPlace at level 2, MEM:1624.8M
[12/04 17:36:09     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.079, REAL:0.042, MEM:1624.8M
[12/04 17:36:09     25s] OPERPROF: Finished npMain at level 1, CPU:0.095, REAL:0.057, MEM:1624.8M
[12/04 17:36:09     25s] Global placement CDP skipped at cutLevel 11.
[12/04 17:36:09     25s] Iteration 11: Total net bbox = 1.343e+05 (6.82e+04 6.61e+04)
[12/04 17:36:09     25s]               Est.  stn bbox = 1.603e+05 (8.21e+04 7.82e+04)
[12/04 17:36:09     25s]               cpu = 0:00:01.0 real = 0:00:02.0 mem = 1624.8M
[12/04 17:36:09     26s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:09     26s] nrCritNet: 0.00% ( 0 / 4363 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 17:36:09     26s] Iteration 12: Total net bbox = 1.343e+05 (6.82e+04 6.61e+04)
[12/04 17:36:09     26s]               Est.  stn bbox = 1.603e+05 (8.21e+04 7.82e+04)
[12/04 17:36:09     26s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1592.8M
[12/04 17:36:09     26s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1592.8M
[12/04 17:36:09     26s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:09     26s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1592.8M
[12/04 17:36:09     26s] OPERPROF: Starting npMain at level 1, MEM:1592.8M
[12/04 17:36:09     26s] OPERPROF:   Starting npPlace at level 2, MEM:1624.8M
[12/04 17:36:10     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.960, REAL:0.512, MEM:1660.3M
[12/04 17:36:10     27s] OPERPROF: Finished npMain at level 1, CPU:0.975, REAL:0.528, MEM:1628.3M
[12/04 17:36:10     27s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1628.3M
[12/04 17:36:10     27s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:10     27s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1628.3M
[12/04 17:36:10     27s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1628.3M
[12/04 17:36:10     27s] Starting Early Global Route rough congestion estimation: mem = 1628.3M
[12/04 17:36:10     27s] (I)       Started Import and model ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Create place DB ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Import place data ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read instances and placement ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read nets ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Create route DB ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       == Non-default Options ==
[12/04 17:36:10     27s] (I)       Print mode                                         : 2
[12/04 17:36:10     27s] (I)       Stop if highly congested                           : false
[12/04 17:36:10     27s] (I)       Maximum routing layer                              : 5
[12/04 17:36:10     27s] (I)       Assign partition pins                              : false
[12/04 17:36:10     27s] (I)       Support large GCell                                : true
[12/04 17:36:10     27s] (I)       Number of threads                                  : 2
[12/04 17:36:10     27s] (I)       Number of rows per GCell                           : 3
[12/04 17:36:10     27s] (I)       Max num rows per GCell                             : 32
[12/04 17:36:10     27s] (I)       Method to set GCell size                           : row
[12/04 17:36:10     27s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:10     27s] (I)       Started Import route data (2T) ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       ============== Pin Summary ==============
[12/04 17:36:10     27s] (I)       +-------+--------+---------+------------+
[12/04 17:36:10     27s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:10     27s] (I)       +-------+--------+---------+------------+
[12/04 17:36:10     27s] (I)       |     1 |  13187 |   98.83 |        Pin |
[12/04 17:36:10     27s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:10     27s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:10     27s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:10     27s] (I)       |     5 |    104 |    0.78 |      Upper |
[12/04 17:36:10     27s] (I)       +-------+--------+---------+------------+
[12/04 17:36:10     27s] (I)       Use row-based GCell size
[12/04 17:36:10     27s] (I)       Use row-based GCell align
[12/04 17:36:10     27s] (I)       GCell unit size   : 7840
[12/04 17:36:10     27s] (I)       GCell multiplier  : 3
[12/04 17:36:10     27s] (I)       GCell row height  : 7840
[12/04 17:36:10     27s] (I)       Actual row height : 7840
[12/04 17:36:10     27s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:10     27s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:10     27s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:10     27s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:10     27s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:10     27s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:10     27s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:10     27s] (I)       ============== Default via ===============
[12/04 17:36:10     27s] (I)       +---+------------------+-----------------+
[12/04 17:36:10     27s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:10     27s] (I)       +---+------------------+-----------------+
[12/04 17:36:10     27s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:10     27s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:10     27s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:10     27s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:10     27s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 17:36:10     27s] (I)       +---+------------------+-----------------+
[12/04 17:36:10     27s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read routing blockages ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read instance blockages ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read PG blockages ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:10     27s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read boundary cut boxes ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:10     27s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:10     27s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:10     27s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:10     27s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:10     27s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read blackboxes ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:10     27s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read prerouted ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:10     27s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read unlegalized nets ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read nets ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] [NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[12/04 17:36:10     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Set up via pillars ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:10     27s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Model blockages into capacity
[12/04 17:36:10     27s] (I)       Read Num Blocks=26462  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:10     27s] (I)       Started Initialize 3D capacity ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 0
[12/04 17:36:10     27s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 0
[12/04 17:36:10     27s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 0
[12/04 17:36:10     27s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:10     27s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       -- layer congestion ratio --
[12/04 17:36:10     27s] (I)       Layer 1 : 0.100000
[12/04 17:36:10     27s] (I)       Layer 2 : 0.700000
[12/04 17:36:10     27s] (I)       Layer 3 : 0.700000
[12/04 17:36:10     27s] (I)       Layer 4 : 0.700000
[12/04 17:36:10     27s] (I)       Layer 5 : 0.700000
[12/04 17:36:10     27s] (I)       ----------------------------
[12/04 17:36:10     27s] (I)       Number of ignored nets                =      0
[12/04 17:36:10     27s] (I)       Number of connected nets              =      0
[12/04 17:36:10     27s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:10     27s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:10     27s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:10     27s] (I)       Finished Import route data (2T) ( CPU: 0.02 sec, Real: 0.50 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.53 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Read aux data ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Others data preparation ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:10     27s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Started Create route kernel ( Curr Mem: 1628.33 MB )
[12/04 17:36:10     27s] (I)       Ndr track 0 does not exist
[12/04 17:36:10     27s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:10     27s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:10     27s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:10     27s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:10     27s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:10     27s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:10     27s] (I)       GCell width         : 23520  (dbu)
[12/04 17:36:10     27s] (I)       GCell height        : 23520  (dbu)
[12/04 17:36:10     27s] (I)       Grid                :   147   147     5
[12/04 17:36:10     27s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:10     27s] (I)       Vertical capacity   :     0 23520     0 23520     0
[12/04 17:36:10     27s] (I)       Horizontal capacity :     0     0 23520     0 23520
[12/04 17:36:10     27s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:10     27s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:10     27s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:10     27s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:11     27s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:11     27s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00
[12/04 17:36:11     27s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:11     27s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:11     27s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:11     27s] (I)       --------------------------------------------------------
[12/04 17:36:11     27s] 
[12/04 17:36:11     27s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:11     27s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/04 17:36:11     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:11     27s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:11     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:11     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:11     27s] [NR-eGR] ========================================
[12/04 17:36:11     27s] [NR-eGR] 
[12/04 17:36:11     27s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:11     27s] (I)       blocked tracks on layer2 : = 222172 / 453201 (49.02%)
[12/04 17:36:11     27s] (I)       blocked tracks on layer3 : = 191206 / 453201 (42.19%)
[12/04 17:36:11     27s] (I)       blocked tracks on layer4 : = 217735 / 453201 (48.04%)
[12/04 17:36:11     27s] (I)       blocked tracks on layer5 : = 215491 / 453201 (47.55%)
[12/04 17:36:11     27s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.26 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.86 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Reset routing kernel
[12/04 17:36:11     27s] (I)       Started Initialization ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       numLocalWires=7645  numGlobalNetBranches=1930  numLocalNetBranches=1898
[12/04 17:36:11     27s] (I)       totalPins=13239  totalGlobalPin=7653 (57.81%)
[12/04 17:36:11     27s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Started Generate topology (2T) ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       total 2D Cap : 987118 = (512199 H, 474919 V)
[12/04 17:36:11     27s] (I)       
[12/04 17:36:11     27s] (I)       ============  Phase 1a Route ============
[12/04 17:36:11     27s] (I)       Started Phase 1a ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Started Pattern routing (2T) ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:11     27s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Usage: 12945 = (6447 H, 6498 V) = (1.26% H, 1.37% V) = (7.582e+04um H, 7.642e+04um V)
[12/04 17:36:11     27s] (I)       Started Add via demand to 2D ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       
[12/04 17:36:11     27s] (I)       ============  Phase 1b Route ============
[12/04 17:36:11     27s] (I)       Started Phase 1b ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Usage: 12945 = (6447 H, 6498 V) = (1.26% H, 1.37% V) = (7.582e+04um H, 7.642e+04um V)
[12/04 17:36:11     27s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:36:11     27s] 
[12/04 17:36:11     27s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] (I)       Started Export 2D cong map ( Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:11     27s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1628.33 MB )
[12/04 17:36:11     27s] Finished Early Global Route rough congestion estimation: mem = 1628.3M
[12/04 17:36:11     27s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.977, MEM:1628.3M
[12/04 17:36:11     27s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 17:36:11     27s] OPERPROF: Starting CDPad at level 1, MEM:1628.3M
[12/04 17:36:11     27s] CDPadU 0.054 -> 0.054. R=0.044, N=4298, GS=11.760
[12/04 17:36:11     27s] OPERPROF: Finished CDPad at level 1, CPU:0.044, REAL:0.028, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF: Starting npMain at level 1, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF:   Starting npPlace at level 2, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.083, REAL:0.046, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF: Finished npMain at level 1, CPU:0.099, REAL:0.059, MEM:1628.3M
[12/04 17:36:11     27s] Global placement CDP skipped at cutLevel 13.
[12/04 17:36:11     27s] Iteration 13: Total net bbox = 1.369e+05 (6.91e+04 6.78e+04)
[12/04 17:36:11     27s]               Est.  stn bbox = 1.638e+05 (8.32e+04 8.06e+04)
[12/04 17:36:11     27s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1628.3M
[12/04 17:36:11     27s] Iteration 14: Total net bbox = 1.369e+05 (6.91e+04 6.78e+04)
[12/04 17:36:11     27s]               Est.  stn bbox = 1.638e+05 (8.32e+04 8.06e+04)
[12/04 17:36:11     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1628.3M
[12/04 17:36:11     27s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1628.3M
[12/04 17:36:11     27s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:11     27s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF: Starting npMain at level 1, MEM:1628.3M
[12/04 17:36:11     27s] OPERPROF:   Starting npPlace at level 2, MEM:1628.3M
[12/04 17:36:13     31s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1669.3M
[12/04 17:36:13     31s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1681.3M
[12/04 17:36:13     31s] OPERPROF:   Finished npPlace at level 2, CPU:3.520, REAL:1.848, MEM:1681.3M
[12/04 17:36:13     31s] OPERPROF: Finished npMain at level 1, CPU:3.537, REAL:1.864, MEM:1649.3M
[12/04 17:36:13     31s] Iteration 15: Total net bbox = 1.459e+05 (7.35e+04 7.23e+04)
[12/04 17:36:13     31s]               Est.  stn bbox = 1.724e+05 (8.73e+04 8.51e+04)
[12/04 17:36:13     31s]               cpu = 0:00:03.5 real = 0:00:02.0 mem = 1649.3M
[12/04 17:36:13     31s] [adp] clock
[12/04 17:36:13     31s] [adp] weight, nr nets, wire length
[12/04 17:36:13     31s] [adp]      0        2  1222.505000
[12/04 17:36:13     31s] [adp] data
[12/04 17:36:13     31s] [adp] weight, nr nets, wire length
[12/04 17:36:13     31s] [adp]      0     4361  144638.107500
[12/04 17:36:13     31s] [adp] 0.000000|0.000000|0.000000
[12/04 17:36:13     31s] Iteration 16: Total net bbox = 1.459e+05 (7.35e+04 7.23e+04)
[12/04 17:36:13     31s]               Est.  stn bbox = 1.724e+05 (8.73e+04 8.51e+04)
[12/04 17:36:13     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1649.3M
[12/04 17:36:13     31s] *** cost = 1.459e+05 (7.35e+04 7.23e+04) (cpu for global=0:00:10.8) real=0:00:10.0***
[12/04 17:36:13     31s] Placement multithread real runtime: 0:00:10.0 with 2 threads.
[12/04 17:36:13     31s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[12/04 17:36:13     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1649.3M
[12/04 17:36:13     31s] Solver runtime cpu: 0:00:07.0 real: 0:00:03.7
[12/04 17:36:13     31s] Core Placement runtime cpu: 0:00:08.2 real: 0:00:07.0
[12/04 17:36:13     31s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:36:13     31s] Type 'man IMPSP-9025' for more detail.
[12/04 17:36:13     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1649.3M
[12/04 17:36:13     31s] z: 2, totalTracks: 1
[12/04 17:36:13     31s] z: 4, totalTracks: 1
[12/04 17:36:13     31s] z: 6, totalTracks: 1
[12/04 17:36:13     31s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:13     31s] All LLGs are deleted
[12/04 17:36:13     31s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1649.3M
[12/04 17:36:13     31s] Core basic site is core7T
[12/04 17:36:13     31s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.002, REAL:0.003, MEM:1649.3M
[12/04 17:36:13     31s] Fast DP-INIT is on for default
[12/04 17:36:13     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:13     31s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.008, REAL:0.016, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:       Starting CMU at level 4, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.004, MEM:1681.3M
[12/04 17:36:13     31s] 
[12/04 17:36:13     31s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:13     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.026, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:1649.3M
[12/04 17:36:13     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1649.3MB).
[12/04 17:36:13     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.018, REAL:0.050, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.018, REAL:0.054, MEM:1649.3M
[12/04 17:36:13     31s] TDRefine: refinePlace mode is spiral
[12/04 17:36:13     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3946083.1
[12/04 17:36:13     31s] OPERPROF: Starting RefinePlace at level 1, MEM:1649.3M
[12/04 17:36:13     31s] *** Starting refinePlace (0:00:31.4 mem=1649.3M) ***
[12/04 17:36:13     31s] Total net bbox length = 1.459e+05 (7.351e+04 7.235e+04) (ext = 4.281e+04)
[12/04 17:36:13     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:13     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1649.3M
[12/04 17:36:13     31s] Starting refinePlace ...
[12/04 17:36:13     31s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:13     31s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 17:36:13     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1649.3MB) @(0:00:31.4 - 0:00:31.5).
[12/04 17:36:13     31s] Move report: preRPlace moves 4298 insts, mean move: 1.16 um, max move: 3.54 um 
[12/04 17:36:13     31s] 	Max move on inst (cpu/datapath/regFile/RAM_reg[7][6]): (785.38, 1075.12) --> (784.00, 1072.96)
[12/04 17:36:13     31s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/04 17:36:13     31s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:36:13     31s] tweakage running in 2 threads.
[12/04 17:36:13     31s] Placement tweakage begins.
[12/04 17:36:13     31s] wire length = 1.682e+05
[12/04 17:36:13     31s] wire length = 1.632e+05
[12/04 17:36:13     31s] Placement tweakage ends.
[12/04 17:36:13     31s] Move report: tweak moves 853 insts, mean move: 6.37 um, max move: 41.44 um 
[12/04 17:36:13     31s] 	Max move on inst (cpu/datapath/regFile/U890): (725.20, 939.68) --> (727.44, 978.88)
[12/04 17:36:13     31s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1649.3MB) @(0:00:31.5 - 0:00:31.7).
[12/04 17:36:13     31s] 
[12/04 17:36:13     31s] Running Spiral MT with 2 threads  fetchWidth=225 
[12/04 17:36:13     31s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:36:13     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1649.3MB) @(0:00:31.7 - 0:00:31.8).
[12/04 17:36:13     31s] Move report: Detail placement moves 4298 insts, mean move: 2.28 um, max move: 39.70 um 
[12/04 17:36:13     31s] 	Max move on inst (cpu/datapath/regFile/U890): (724.97, 941.65) --> (727.44, 978.88)
[12/04 17:36:13     31s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1649.3MB
[12/04 17:36:13     31s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:13     31s]   maximum (X+Y) =        39.70 um
[12/04 17:36:13     31s]   inst (cpu/datapath/regFile/U890) with max move: (724.971, 941.653) -> (727.44, 978.88)
[12/04 17:36:13     31s]   mean    (X+Y) =         2.28 um
[12/04 17:36:13     31s] Summary Report:
[12/04 17:36:13     31s] Instances move: 4298 (out of 4298 movable)
[12/04 17:36:13     31s] Instances flipped: 0
[12/04 17:36:13     31s] Mean displacement: 2.28 um
[12/04 17:36:13     31s] Max displacement: 39.70 um (Instance: cpu/datapath/regFile/U890) (724.971, 941.653) -> (727.44, 978.88)
[12/04 17:36:13     31s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[12/04 17:36:13     31s] Total instances moved : 4298
[12/04 17:36:13     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.371, REAL:0.304, MEM:1649.3M
[12/04 17:36:13     31s] Total net bbox length = 1.419e+05 (6.956e+04 7.236e+04) (ext = 4.284e+04)
[12/04 17:36:13     31s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1649.3MB
[12/04 17:36:13     31s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1649.3MB) @(0:00:31.4 - 0:00:31.8).
[12/04 17:36:13     31s] *** Finished refinePlace (0:00:31.8 mem=1649.3M) ***
[12/04 17:36:13     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3946083.1
[12/04 17:36:13     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.376, REAL:0.335, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1649.3M
[12/04 17:36:13     31s] All LLGs are deleted
[12/04 17:36:13     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1649.3M
[12/04 17:36:13     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.015, MEM:1617.3M
[12/04 17:36:13     31s] *** End of Placement (cpu=0:00:11.7, real=0:00:11.0, mem=1617.3M) ***
[12/04 17:36:13     31s] z: 2, totalTracks: 1
[12/04 17:36:13     31s] z: 4, totalTracks: 1
[12/04 17:36:13     31s] z: 6, totalTracks: 1
[12/04 17:36:13     31s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:13     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1617.3M
[12/04 17:36:13     31s] Core basic site is core7T
[12/04 17:36:13     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1617.3M
[12/04 17:36:13     31s] Fast DP-INIT is on for default
[12/04 17:36:13     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:13     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.010, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.014, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.002, MEM:1617.3M
[12/04 17:36:13     31s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
[12/04 17:36:13     31s] Density distribution unevenness ratio = 91.725%
[12/04 17:36:13     31s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.003, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1617.3M
[12/04 17:36:13     31s] All LLGs are deleted
[12/04 17:36:13     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1617.3M
[12/04 17:36:13     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.019, MEM:1617.3M
[12/04 17:36:13     31s] *** Free Virtual Timing Model ...(mem=1617.3M)
[12/04 17:36:13     31s] Starting IO pin assignment...
[12/04 17:36:13     31s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:36:13     31s] Set Using Default Delay Limit as 101.
[12/04 17:36:13     31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:36:13     31s] Set Default Net Delay as 0 ps.
[12/04 17:36:13     31s] Set Default Net Load as 0 pF. 
[12/04 17:36:13     31s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:36:13     31s] Effort level <high> specified for reg2reg_tmp.3946083 path_group
[12/04 17:36:13     31s] #################################################################################
[12/04 17:36:13     31s] # Design Stage: PreRoute
[12/04 17:36:13     31s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:36:13     31s] # Design Mode: 180nm
[12/04 17:36:13     31s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:36:13     31s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:36:13     31s] # Signoff Settings: SI Off 
[12/04 17:36:13     31s] #################################################################################
[12/04 17:36:13     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1605.8M, InitMEM = 1605.8M)
[12/04 17:36:13     31s] Calculate delays in BcWc mode...
[12/04 17:36:13     31s] Start delay calculation (fullDC) (2 T). (MEM=1605.8)
[12/04 17:36:13     31s] End AAE Lib Interpolated Model. (MEM=1617.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:14     32s] Total number of fetched objects 4368
[12/04 17:36:14     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:14     32s] End delay calculation. (MEM=1680.71 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:36:14     32s] End delay calculation (fullDC). (MEM=1680.71 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:36:14     32s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1680.7M) ***
[12/04 17:36:14     32s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:36:14     32s] Set Using Default Delay Limit as 1000.
[12/04 17:36:14     32s] Set Default Net Delay as 1000 ps.
[12/04 17:36:14     32s] Set Default Net Load as 0.5 pF. 
[12/04 17:36:14     32s] Info: Disable timing driven in postCTS congRepair.
[12/04 17:36:14     32s] 
[12/04 17:36:14     32s] Starting congRepair ...
[12/04 17:36:14     32s] User Input Parameters:
[12/04 17:36:14     32s] - Congestion Driven    : On
[12/04 17:36:14     32s] - Timing Driven        : Off
[12/04 17:36:14     32s] - Area-Violation Based : On
[12/04 17:36:14     32s] - Start Rollback Level : -5
[12/04 17:36:14     32s] - Legalized            : On
[12/04 17:36:14     32s] - Window Based         : Off
[12/04 17:36:14     32s] - eDen incr mode       : Off
[12/04 17:36:14     32s] - Small incr mode      : Off
[12/04 17:36:14     32s] 
[12/04 17:36:14     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1671.2M
[12/04 17:36:14     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.010, MEM:1671.2M
[12/04 17:36:14     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1671.2M
[12/04 17:36:14     32s] Starting Early Global Route congestion estimation: mem = 1671.2M
[12/04 17:36:14     32s] (I)       Started Import and model ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Create place DB ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Import place data ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read instances and placement ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read nets ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Create route DB ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       == Non-default Options ==
[12/04 17:36:14     32s] (I)       Maximum routing layer                              : 5
[12/04 17:36:14     32s] (I)       Number of threads                                  : 2
[12/04 17:36:14     32s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:36:14     32s] (I)       Method to set GCell size                           : row
[12/04 17:36:14     32s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:14     32s] (I)       Started Import route data (2T) ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       ============== Pin Summary ==============
[12/04 17:36:14     32s] (I)       +-------+--------+---------+------------+
[12/04 17:36:14     32s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:14     32s] (I)       +-------+--------+---------+------------+
[12/04 17:36:14     32s] (I)       |     1 |  13192 |   98.83 |        Pin |
[12/04 17:36:14     32s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:14     32s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:14     32s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:14     32s] (I)       |     5 |    104 |    0.78 |      Upper |
[12/04 17:36:14     32s] (I)       +-------+--------+---------+------------+
[12/04 17:36:14     32s] (I)       Use row-based GCell size
[12/04 17:36:14     32s] (I)       Use row-based GCell align
[12/04 17:36:14     32s] (I)       GCell unit size   : 7840
[12/04 17:36:14     32s] (I)       GCell multiplier  : 1
[12/04 17:36:14     32s] (I)       GCell row height  : 7840
[12/04 17:36:14     32s] (I)       Actual row height : 7840
[12/04 17:36:14     32s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:14     32s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:14     32s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:14     32s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:14     32s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:14     32s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:14     32s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:14     32s] (I)       ============== Default via ===============
[12/04 17:36:14     32s] (I)       +---+------------------+-----------------+
[12/04 17:36:14     32s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:14     32s] (I)       +---+------------------+-----------------+
[12/04 17:36:14     32s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:14     32s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:14     32s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:14     32s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:14     32s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 17:36:14     32s] (I)       +---+------------------+-----------------+
[12/04 17:36:14     32s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read routing blockages ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read instance blockages ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read PG blockages ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:14     32s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read boundary cut boxes ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:14     32s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:14     32s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:14     32s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:14     32s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:14     32s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read blackboxes ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:14     32s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read prerouted ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:14     32s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read unlegalized nets ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read nets ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] [NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[12/04 17:36:14     32s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Set up via pillars ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:14     32s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Model blockages into capacity
[12/04 17:36:14     32s] (I)       Read Num Blocks=26462  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:14     32s] (I)       Started Initialize 3D capacity ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 0
[12/04 17:36:14     32s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 0
[12/04 17:36:14     32s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 0
[12/04 17:36:14     32s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:14     32s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       -- layer congestion ratio --
[12/04 17:36:14     32s] (I)       Layer 1 : 0.100000
[12/04 17:36:14     32s] (I)       Layer 2 : 0.700000
[12/04 17:36:14     32s] (I)       Layer 3 : 0.700000
[12/04 17:36:14     32s] (I)       Layer 4 : 0.700000
[12/04 17:36:14     32s] (I)       Layer 5 : 0.700000
[12/04 17:36:14     32s] (I)       ----------------------------
[12/04 17:36:14     32s] (I)       Number of ignored nets                =      0
[12/04 17:36:14     32s] (I)       Number of connected nets              =      0
[12/04 17:36:14     32s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:14     32s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:14     32s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:14     32s] (I)       Finished Import route data (2T) ( CPU: 0.05 sec, Real: 0.55 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.58 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Read aux data ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Others data preparation ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:14     32s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Started Create route kernel ( Curr Mem: 1671.20 MB )
[12/04 17:36:14     32s] (I)       Ndr track 0 does not exist
[12/04 17:36:14     32s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:14     32s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:14     32s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:14     32s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:14     32s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:14     32s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:14     32s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:14     32s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:14     32s] (I)       Grid                :   440   440     5
[12/04 17:36:14     32s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:14     32s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:14     32s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:14     32s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:14     32s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:14     32s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:14     32s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:14     32s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:14     32s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:14     32s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:14     32s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:14     32s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:14     32s] (I)       --------------------------------------------------------
[12/04 17:36:14     32s] 
[12/04 17:36:14     32s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:14     32s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/04 17:36:14     32s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:14     32s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:14     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:14     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:15     32s] [NR-eGR] ========================================
[12/04 17:36:15     32s] [NR-eGR] 
[12/04 17:36:15     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:15     32s] (I)       blocked tracks on layer2 : = 659715 / 1356520 (48.63%)
[12/04 17:36:15     32s] (I)       blocked tracks on layer3 : = 543601 / 1356520 (40.07%)
[12/04 17:36:15     32s] (I)       blocked tracks on layer4 : = 647845 / 1356520 (47.76%)
[12/04 17:36:15     32s] (I)       blocked tracks on layer5 : = 641395 / 1356520 (47.28%)
[12/04 17:36:15     32s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.24 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.86 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Reset routing kernel
[12/04 17:36:15     32s] (I)       Started Global Routing ( Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Started Initialization ( Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       totalPins=13239  totalGlobalPin=13037 (98.47%)
[12/04 17:36:15     32s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Started Net group 1 ( Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Started Generate topology (2T) ( Curr Mem: 1671.20 MB )
[12/04 17:36:15     32s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       total 2D Cap : 2963042 = (1541787 H, 1421255 V)
[12/04 17:36:15     32s] [NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 5]
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1a Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1a ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Pattern routing (2T) ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Pattern routing (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:15     32s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Usage: 40781 = (19826 H, 20955 V) = (1.29% H, 1.47% V) = (7.772e+04um H, 8.214e+04um V)
[12/04 17:36:15     32s] (I)       Started Add via demand to 2D ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1b Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1b ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Monotonic routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Usage: 40782 = (19827 H, 20955 V) = (1.29% H, 1.47% V) = (7.772e+04um H, 8.214e+04um V)
[12/04 17:36:15     32s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.598654e+05um
[12/04 17:36:15     32s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:36:15     32s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:15     32s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1c Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1c ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Two level routing ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:15     32s] (I)       Started Two Level Routing ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Usage: 40783 = (19828 H, 20955 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.214e+04um V)
[12/04 17:36:15     32s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1d Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1d ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Detoured routing ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Usage: 40787 = (19830 H, 20957 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.215e+04um V)
[12/04 17:36:15     32s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1e Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1e ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Route legalization ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Usage: 40787 = (19830 H, 20957 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.215e+04um V)
[12/04 17:36:15     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.598850e+05um
[12/04 17:36:15     32s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] (I)       ============  Phase 1l Route ============
[12/04 17:36:15     32s] (I)       Started Phase 1l ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Layer assignment (2T) ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Layer assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.24 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Clean cong LA ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:15     32s] (I)       Layer  2:     711640     17700        57      615006      737114    (45.48%) 
[12/04 17:36:15     32s] (I)       Layer  3:     826071     17450         0      483021      869099    (35.72%) 
[12/04 17:36:15     32s] (I)       Layer  4:     714002     10598         0      612871      739249    (45.33%) 
[12/04 17:36:15     32s] (I)       Layer  5:     720290      3907         0      613081      739039    (45.34%) 
[12/04 17:36:15     32s] (I)       Total:       2972003     49655        57     2323979     3084501    (42.97%) 
[12/04 17:36:15     32s] (I)       
[12/04 17:36:15     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:15     32s] [NR-eGR]                        OverCon            
[12/04 17:36:15     32s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:15     32s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:36:15     32s] [NR-eGR] ----------------------------------------------
[12/04 17:36:15     32s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:15     32s] [NR-eGR]  METAL2  (2)        55( 0.05%)   ( 0.05%) 
[12/04 17:36:15     32s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:15     32s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:15     32s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:15     32s] [NR-eGR] ----------------------------------------------
[12/04 17:36:15     32s] [NR-eGR] Total               55( 0.01%)   ( 0.01%) 
[12/04 17:36:15     32s] [NR-eGR] 
[12/04 17:36:15     32s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.36 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Started Export 3D cong map ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       total 2D Cap : 2973398 = (1547081 H, 1426317 V)
[12/04 17:36:15     32s] (I)       Started Export 2D cong map ( Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:15     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:15     32s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1687.20 MB )
[12/04 17:36:15     32s] Early Global Route congestion estimation runtime: 1.26 seconds, mem = 1687.2M
[12/04 17:36:15     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.156, REAL:1.263, MEM:1687.2M
[12/04 17:36:15     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1687.2M
[12/04 17:36:15     32s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:15     32s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:36:15     32s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:15     32s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:36:15     32s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:15     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:36:15     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:36:15     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.008, MEM:1703.2M
[12/04 17:36:15     32s] Skipped repairing congestion.
[12/04 17:36:15     32s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1703.2M
[12/04 17:36:15     32s] Starting Early Global Route wiring: mem = 1703.2M
[12/04 17:36:15     32s] (I)       ============= Track Assignment ============
[12/04 17:36:15     32s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Started Track Assignment (2T) ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:15     32s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Run Multi-thread track assignment
[12/04 17:36:15     32s] (I)       Finished Track Assignment (2T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Started Export ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Started Export DB wires ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:15     32s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13187
[12/04 17:36:15     32s] [NR-eGR] METAL2  (2V) length: 4.649022e+04um, number of vias: 17243
[12/04 17:36:15     32s] [NR-eGR] METAL3  (3H) length: 6.422024e+04um, number of vias: 3182
[12/04 17:36:15     32s] [NR-eGR] METAL4  (4V) length: 4.080682e+04um, number of vias: 500
[12/04 17:36:15     32s] [NR-eGR] METAL5  (5H) length: 1.540560e+04um, number of vias: 0
[12/04 17:36:15     32s] [NR-eGR] Total length: 1.669229e+05um, number of vias: 34112
[12/04 17:36:15     32s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:15     32s] [NR-eGR] Total eGR-routed clock nets wire length: 4.340660e+03um 
[12/04 17:36:15     32s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:15     32s] (I)       Started Update net boxes ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Started Update timing ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Started Postprocess design ( Curr Mem: 1703.20 MB )
[12/04 17:36:15     32s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.20 MB )
[12/04 17:36:15     32s] Early Global Route wiring runtime: 0.12 seconds, mem = 1597.2M
[12/04 17:36:15     32s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.073, REAL:0.121, MEM:1597.2M
[12/04 17:36:15     32s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:36:15     32s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[12/04 17:36:15     32s] *** Finishing placeDesign default flow ***
[12/04 17:36:15     32s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1595.2M **
[12/04 17:36:15     32s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:36:15     32s] 
[12/04 17:36:15     32s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:36:15     32s] Severity  ID               Count  Summary                                  
[12/04 17:36:15     32s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:36:15     32s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:36:15     32s] *** Message Summary: 3 warning(s), 0 error(s)
[12/04 17:36:15     32s] 
[12/04 17:36:15     32s] <CMD> setDrawView place
[12/04 17:36:15     32s] <CMD> checkPlace RPT/16bitcpu/place.rpt
[12/04 17:36:15     32s] OPERPROF: Starting checkPlace at level 1, MEM:1595.2M
[12/04 17:36:15     32s] z: 2, totalTracks: 1
[12/04 17:36:15     32s] z: 4, totalTracks: 1
[12/04 17:36:15     32s] z: 6, totalTracks: 1
[12/04 17:36:15     32s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:36:15     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1595.2M
[12/04 17:36:15     32s] Core basic site is core7T
[12/04 17:36:15     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1595.2M
[12/04 17:36:15     32s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:36:15     32s] SiteArray: use 2,867,200 bytes
[12/04 17:36:15     32s] SiteArray: current memory after site array memory allocation 1595.2M
[12/04 17:36:15     32s] SiteArray: FP blocked sites are writable
[12/04 17:36:15     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:15     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1595.2M
[12/04 17:36:15     32s] Process 2812 wires and vias for routing blockage analysis
[12/04 17:36:15     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.025, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.033, MEM:1595.2M
[12/04 17:36:15     32s] Begin checking placement ... (start mem=1595.2M, init mem=1595.2M)
[12/04 17:36:15     32s] Begin checking exclusive groups violation ...
[12/04 17:36:15     32s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 17:36:15     32s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 17:36:15     32s] 
[12/04 17:36:15     32s] Running CheckPlace using 2 threads!...
[12/04 17:36:15     32s] 
[12/04 17:36:15     32s] ...checkPlace MT is done!
[12/04 17:36:15     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.002, MEM:1595.2M
[12/04 17:36:15     32s] *info: Placed = 4298          
[12/04 17:36:15     32s] *info: Unplaced = 0           
[12/04 17:36:15     32s] Placement Density:4.36%(64767/1486254)
[12/04 17:36:15     32s] Placement Density (including fixed std cells):4.36%(64767/1486254)
[12/04 17:36:15     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1595.2M
[12/04 17:36:15     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1595.2M
[12/04 17:36:15     32s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1595.2M)
[12/04 17:36:15     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.058, REAL:0.093, MEM:1595.2M
[12/04 17:36:15     32s] <CMD> saveDesign DBS/16bitcpu-placed.enc
[12/04 17:36:15     32s] #% Begin save design ... (date=12/04 17:36:15, mem=1319.2M)
[12/04 17:36:15     32s] % Begin Save ccopt configuration ... (date=12/04 17:36:15, mem=1319.4M)
[12/04 17:36:15     32s] % End Save ccopt configuration ... (date=12/04 17:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.6M, current mem=1319.6M)
[12/04 17:36:15     32s] % Begin Save netlist data ... (date=12/04 17:36:15, mem=1319.6M)
[12/04 17:36:15     32s] Writing Binary DB to DBS/16bitcpu-placed.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
[12/04 17:36:15     32s] % End Save netlist data ... (date=12/04 17:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.6M, current mem=1319.5M)
[12/04 17:36:15     32s] Saving symbol-table file ...
[12/04 17:36:15     32s] Saving congestion map file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:36:16     32s] % Begin Save AAE data ... (date=12/04 17:36:16, mem=1319.8M)
[12/04 17:36:16     32s] Saving AAE Data ...
[12/04 17:36:16     32s] % End Save AAE data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.8M, current mem=1319.8M)
[12/04 17:36:16     32s] Saving preference file DBS/16bitcpu-placed.enc.dat/gui.pref.tcl ...
[12/04 17:36:16     32s] Saving mode setting ...
[12/04 17:36:16     32s] Saving global file ...
[12/04 17:36:16     32s] % Begin Save floorplan data ... (date=12/04 17:36:16, mem=1320.1M)
[12/04 17:36:16     32s] Saving floorplan file ...
[12/04 17:36:16     32s] % End Save floorplan data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.1M, current mem=1320.1M)
[12/04 17:36:16     32s] Saving PG file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:36:16 2022)
[12/04 17:36:16     32s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1595.7M) ***
[12/04 17:36:16     32s] Saving Drc markers ...
[12/04 17:36:16     32s] ... No Drc file written since there is no markers found.
[12/04 17:36:16     32s] % Begin Save placement data ... (date=12/04 17:36:16, mem=1320.1M)
[12/04 17:36:16     32s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:36:16     32s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:36:16     32s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1598.7M) ***
[12/04 17:36:16     32s] % End Save placement data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.1M, current mem=1320.1M)
[12/04 17:36:16     32s] % Begin Save routing data ... (date=12/04 17:36:16, mem=1320.1M)
[12/04 17:36:16     32s] Saving route file ...
[12/04 17:36:16     32s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1595.7M) ***
[12/04 17:36:16     32s] % End Save routing data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.3M, current mem=1320.3M)
[12/04 17:36:16     32s] Saving property file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:36:16     32s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1598.7M) ***
[12/04 17:36:16     32s] % Begin Save power constraints data ... (date=12/04 17:36:16, mem=1320.3M)
[12/04 17:36:16     33s] % End Save power constraints data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.3M, current mem=1320.3M)
[12/04 17:36:17     33s] Generated self-contained design 16bitcpu-placed.enc.dat
[12/04 17:36:17     33s] #% End save design ... (date=12/04 17:36:17, total cpu=0:00:00.4, real=0:00:02.0, peak res=1320.3M, current mem=1318.3M)
[12/04 17:36:17     33s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:36:17     33s] 
[12/04 17:36:24     33s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[12/04 17:36:24     33s] Setting releaseMultiCpuLicenseMode to false.
[12/04 17:36:24     33s] <CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
[12/04 17:36:24     33s] <CMD> setDesignMode -topRoutingLayer 5
[12/04 17:36:24     33s] <CMD> setDesignMode -bottomRoutingLayer 2
[12/04 17:36:24     33s] <CMD> create_route_type -name clkroute -top_preferred_layer 5
[12/04 17:36:25     33s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[12/04 17:36:25     33s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[12/04 17:36:25     33s] <CMD> set_ccopt_property buffer_cells BUFX1
[12/04 17:36:25     33s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[12/04 17:36:25     33s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[12/04 17:36:25     33s] Creating clock tree spec for modes (timing configs): constraint
[12/04 17:36:25     33s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/04 17:36:25     33s] Reset timing graph...
[12/04 17:36:25     33s] Ignoring AAE DB Resetting ...
[12/04 17:36:25     33s] Reset timing graph done.
[12/04 17:36:25     33s] Ignoring AAE DB Resetting ...
[12/04 17:36:25     33s] Analyzing clock structure...
[12/04 17:36:25     33s] Analyzing clock structure done.
[12/04 17:36:25     33s] Reset timing graph...
[12/04 17:36:25     33s] Ignoring AAE DB Resetting ...
[12/04 17:36:25     33s] Reset timing graph done.
[12/04 17:36:25     33s] Wrote: ccopt.spec
[12/04 17:36:25     33s] <CMD> get_ccopt_clock_trees
[12/04 17:36:25     33s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/04 17:36:25     33s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[12/04 17:36:25     33s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[12/04 17:36:25     33s] Extracting original clock gating for clk...
[12/04 17:36:25     33s]   clock_tree clk contains 333 sinks and 0 clock gates.
[12/04 17:36:25     33s]   Extraction for clk complete.
[12/04 17:36:25     33s] Extracting original clock gating for clk done.
[12/04 17:36:25     33s] <CMD> set_ccopt_property clock_period -pin clk 20
[12/04 17:36:25     33s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[12/04 17:36:25     33s] The skew group clk/constraint was created. It contains 333 sinks and 1 sources.
[12/04 17:36:25     33s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[12/04 17:36:25     33s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[12/04 17:36:25     33s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[12/04 17:36:25     33s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[12/04 17:36:25     33s] <CMD> check_ccopt_clock_tree_convergence
[12/04 17:36:25     33s] Checking clock tree convergence...
[12/04 17:36:25     33s] Checking clock tree convergence done.
[12/04 17:36:25     33s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/04 17:36:25     33s] <CMD> ccopt_design -cts
[12/04 17:36:25     33s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:33.7/0:02:36.7 (0.2), mem = 1609.5M
[12/04 17:36:25     33s] Runtime...
[12/04 17:36:25     33s] **INFO: User's settings:
[12/04 17:36:25     33s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/04 17:36:25     33s] setDesignMode -bottomRoutingLayer              2
[12/04 17:36:25     33s] setDesignMode -process                         180
[12/04 17:36:25     33s] setDesignMode -topRoutingLayer                 5
[12/04 17:36:25     33s] setExtractRCMode -coupling_c_th                3
[12/04 17:36:25     33s] setExtractRCMode -engine                       preRoute
[12/04 17:36:25     33s] setExtractRCMode -relative_c_th                0.03
[12/04 17:36:25     33s] setExtractRCMode -total_c_th                   5
[12/04 17:36:25     33s] setDelayCalMode -engine                        aae
[12/04 17:36:25     33s] setDelayCalMode -ignoreNetLoad                 false
[12/04 17:36:25     33s] setPlaceMode -place_global_cong_effort         auto
[12/04 17:36:25     33s] setPlaceMode -place_global_place_io_pins       true
[12/04 17:36:25     33s] setPlaceMode -timingDriven                     true
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/04 17:36:25     33s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/04 17:36:25     33s] Set place::cacheFPlanSiteMark to 1
[12/04 17:36:25     33s] CCOpt::Phase::Initialization...
[12/04 17:36:25     33s] Check Prerequisites...
[12/04 17:36:25     33s] Leaving CCOpt scope - CheckPlace...
[12/04 17:36:25     33s] OPERPROF: Starting checkPlace at level 1, MEM:1609.5M
[12/04 17:36:25     33s] z: 2, totalTracks: 1
[12/04 17:36:25     33s] z: 4, totalTracks: 1
[12/04 17:36:25     33s] z: 6, totalTracks: 1
[12/04 17:36:25     33s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:36:25     33s] All LLGs are deleted
[12/04 17:36:25     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1609.5M
[12/04 17:36:25     33s] Core basic site is core7T
[12/04 17:36:25     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1609.5M
[12/04 17:36:25     33s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:36:25     33s] SiteArray: use 2,867,200 bytes
[12/04 17:36:25     33s] SiteArray: current memory after site array memory allocation 1609.5M
[12/04 17:36:25     33s] SiteArray: FP blocked sites are writable
[12/04 17:36:25     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.016, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.019, MEM:1609.5M
[12/04 17:36:25     33s] Begin checking placement ... (start mem=1609.5M, init mem=1609.5M)
[12/04 17:36:25     33s] Begin checking exclusive groups violation ...
[12/04 17:36:25     33s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 17:36:25     33s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Running CheckPlace using 2 threads!...
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] ...checkPlace MT is done!
[12/04 17:36:25     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.003, MEM:1609.5M
[12/04 17:36:25     33s] *info: Placed = 4298          
[12/04 17:36:25     33s] *info: Unplaced = 0           
[12/04 17:36:25     33s] Placement Density:4.36%(64767/1486254)
[12/04 17:36:25     33s] Placement Density (including fixed std cells):4.36%(64767/1486254)
[12/04 17:36:25     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1609.5M
[12/04 17:36:25     33s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1609.5M)
[12/04 17:36:25     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.044, REAL:0.089, MEM:1609.5M
[12/04 17:36:25     33s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:25     33s] Innovus will update I/O latencies
[12/04 17:36:25     33s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:25     33s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:25     33s] Executing ccopt post-processing.
[12/04 17:36:25     33s] Synthesizing clock trees with CCOpt...
[12/04 17:36:25     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 17:36:25     33s] CCOpt::Phase::PreparingToBalance...
[12/04 17:36:25     33s] Leaving CCOpt scope - Initializing power interface...
[12/04 17:36:25     33s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Positive (advancing) pin insertion delays
[12/04 17:36:25     33s] =========================================
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Found 0 advancing pin insertion delay (0.000% of 333 clock tree sinks)
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Negative (delaying) pin insertion delays
[12/04 17:36:25     33s] ========================================
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Found 0 delaying pin insertion delay (0.000% of 333 clock tree sinks)
[12/04 17:36:25     33s] Notify start of optimization...
[12/04 17:36:25     33s] Notify start of optimization done.
[12/04 17:36:25     33s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/04 17:36:25     33s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1609.5M
[12/04 17:36:25     33s] All LLGs are deleted
[12/04 17:36:25     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1609.5M
[12/04 17:36:25     33s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1596.5M
[12/04 17:36:25     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.8 mem=1596.5M
[12/04 17:36:25     33s] 
[12/04 17:36:25     33s] Trim Metal Layers:
[12/04 17:36:25     33s] LayerId::1 widthSet size::4
[12/04 17:36:25     33s] LayerId::2 widthSet size::4
[12/04 17:36:25     33s] LayerId::3 widthSet size::4
[12/04 17:36:25     33s] LayerId::4 widthSet size::4
[12/04 17:36:25     33s] LayerId::5 widthSet size::4
[12/04 17:36:25     33s] LayerId::6 widthSet size::3
[12/04 17:36:25     33s] Updating RC grid for preRoute extraction ...
[12/04 17:36:25     33s] eee: pegSigSF::1.070000
[12/04 17:36:25     33s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:25     33s] Initializing multi-corner resistance tables ...
[12/04 17:36:25     33s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:25     33s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:25     33s] eee: l::3 avDens::0.012179 usedTrk::1.705102 availTrk::140.000000 sigTrk::1.705102
[12/04 17:36:25     33s] eee: l::4 avDens::0.028325 usedTrk::253.787755 availTrk::8960.000000 sigTrk::253.787755
[12/04 17:36:25     33s] eee: l::5 avDens::0.028109 usedTrk::127.894133 availTrk::4550.000000 sigTrk::127.894133
[12/04 17:36:25     33s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:25     33s] {RT wc 0 5 5 0}
[12/04 17:36:25     33s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/04 17:36:25     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.8 mem=1596.5M
[12/04 17:36:25     33s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Import and model ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Create place DB ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Import place data ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read instances and placement ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read nets ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Create route DB ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       == Non-default Options ==
[12/04 17:36:25     33s] (I)       Maximum routing layer                              : 5
[12/04 17:36:25     33s] (I)       Number of threads                                  : 2
[12/04 17:36:25     33s] (I)       Method to set GCell size                           : row
[12/04 17:36:25     33s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:25     33s] (I)       Started Import route data (2T) ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       ============== Pin Summary ==============
[12/04 17:36:25     33s] (I)       +-------+--------+---------+------------+
[12/04 17:36:25     33s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:25     33s] (I)       +-------+--------+---------+------------+
[12/04 17:36:25     33s] (I)       |     1 |  13192 |   98.83 |        Pin |
[12/04 17:36:25     33s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:25     33s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:25     33s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:25     33s] (I)       |     5 |    104 |    0.78 |      Upper |
[12/04 17:36:25     33s] (I)       +-------+--------+---------+------------+
[12/04 17:36:25     33s] (I)       Use row-based GCell size
[12/04 17:36:25     33s] (I)       Use row-based GCell align
[12/04 17:36:25     33s] (I)       GCell unit size   : 7840
[12/04 17:36:25     33s] (I)       GCell multiplier  : 1
[12/04 17:36:25     33s] (I)       GCell row height  : 7840
[12/04 17:36:25     33s] (I)       Actual row height : 7840
[12/04 17:36:25     33s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:25     33s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:25     33s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:25     33s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:25     33s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:25     33s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:25     33s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:25     33s] (I)       ============== Default via ===============
[12/04 17:36:25     33s] (I)       +---+------------------+-----------------+
[12/04 17:36:25     33s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:25     33s] (I)       +---+------------------+-----------------+
[12/04 17:36:25     33s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:25     33s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:25     33s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:25     33s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:25     33s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:25     33s] (I)       +---+------------------+-----------------+
[12/04 17:36:25     33s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read routing blockages ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read instance blockages ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read PG blockages ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:25     33s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read boundary cut boxes ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:25     33s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:25     33s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:25     33s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:25     33s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:25     33s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read blackboxes ( Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:25     33s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:25     33s] (I)       Started Read prerouted ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:26     33s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Read unlegalized nets ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Read nets ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] [NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[12/04 17:36:26     33s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Set up via pillars ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:26     33s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Model blockages into capacity
[12/04 17:36:26     33s] (I)       Read Num Blocks=26462  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:26     33s] (I)       Started Initialize 3D capacity ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 0
[12/04 17:36:26     33s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 0
[12/04 17:36:26     33s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 0
[12/04 17:36:26     33s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:26     33s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       -- layer congestion ratio --
[12/04 17:36:26     33s] (I)       Layer 1 : 0.100000
[12/04 17:36:26     33s] (I)       Layer 2 : 0.700000
[12/04 17:36:26     33s] (I)       Layer 3 : 0.700000
[12/04 17:36:26     33s] (I)       Layer 4 : 0.700000
[12/04 17:36:26     33s] (I)       Layer 5 : 0.700000
[12/04 17:36:26     33s] (I)       ----------------------------
[12/04 17:36:26     33s] (I)       Number of ignored nets                =      0
[12/04 17:36:26     33s] (I)       Number of connected nets              =      0
[12/04 17:36:26     33s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:26     33s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:26     33s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:26     33s] (I)       Finished Import route data (2T) ( CPU: 0.05 sec, Real: 0.56 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.58 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Read aux data ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Others data preparation ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:26     33s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Started Create route kernel ( Curr Mem: 1596.55 MB )
[12/04 17:36:26     33s] (I)       Ndr track 0 does not exist
[12/04 17:36:26     33s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:26     33s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:26     33s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:26     33s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:26     33s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:26     33s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:26     33s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:26     33s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:26     33s] (I)       Grid                :   440   440     5
[12/04 17:36:26     33s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:26     33s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:26     33s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:26     33s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:26     33s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:26     33s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:26     33s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:26     33s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:26     33s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:26     33s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:26     33s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:26     33s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:26     33s] (I)       --------------------------------------------------------
[12/04 17:36:26     33s] 
[12/04 17:36:26     33s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:26     33s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/04 17:36:26     33s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:26     33s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:26     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:26     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:26     33s] [NR-eGR] ========================================
[12/04 17:36:26     33s] [NR-eGR] 
[12/04 17:36:26     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:26     33s] (I)       blocked tracks on layer2 : = 659715 / 1356520 (48.63%)
[12/04 17:36:26     33s] (I)       blocked tracks on layer3 : = 543601 / 1356520 (40.07%)
[12/04 17:36:26     33s] (I)       blocked tracks on layer4 : = 647845 / 1356520 (47.76%)
[12/04 17:36:26     33s] (I)       blocked tracks on layer5 : = 641395 / 1356520 (47.28%)
[12/04 17:36:26     33s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.17 sec, Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.79 sec, Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Reset routing kernel
[12/04 17:36:26     33s] (I)       Started Global Routing ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Started Initialization ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       totalPins=13239  totalGlobalPin=13037 (98.47%)
[12/04 17:36:26     33s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Started Net group 1 ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Started Generate topology (2T) ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       total 2D Cap : 2963042 = (1541787 H, 1421255 V)
[12/04 17:36:26     33s] [NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 5]
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1a Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1a ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Started Pattern routing (2T) ( Curr Mem: 1604.30 MB )
[12/04 17:36:26     33s] (I)       Finished Pattern routing (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:26     33s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Usage: 40781 = (19826 H, 20955 V) = (1.29% H, 1.47% V) = (7.772e+04um H, 8.214e+04um V)
[12/04 17:36:26     33s] (I)       Started Add via demand to 2D ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1b Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1b ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Monotonic routing (2T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Usage: 40782 = (19827 H, 20955 V) = (1.29% H, 1.47% V) = (7.772e+04um H, 8.214e+04um V)
[12/04 17:36:26     33s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.598654e+05um
[12/04 17:36:26     33s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:36:26     33s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:26     33s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1c Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1c ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Two level routing ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:26     33s] (I)       Started Two Level Routing ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Usage: 40783 = (19828 H, 20955 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.214e+04um V)
[12/04 17:36:26     33s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1d Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1d ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Detoured routing ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Usage: 40787 = (19830 H, 20957 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.215e+04um V)
[12/04 17:36:26     33s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1e Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1e ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Route legalization ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Usage: 40787 = (19830 H, 20957 V) = (1.29% H, 1.47% V) = (7.773e+04um H, 8.215e+04um V)
[12/04 17:36:26     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.598850e+05um
[12/04 17:36:26     33s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] (I)       ============  Phase 1l Route ============
[12/04 17:36:26     33s] (I)       Started Phase 1l ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Layer assignment (2T) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Layer assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.24 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Clean cong LA ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:26     33s] (I)       Layer  2:     711640     17700        57      615006      737114    (45.48%) 
[12/04 17:36:26     33s] (I)       Layer  3:     826071     17450         0      483021      869099    (35.72%) 
[12/04 17:36:26     33s] (I)       Layer  4:     714002     10598         0      612871      739249    (45.33%) 
[12/04 17:36:26     33s] (I)       Layer  5:     720290      3907         0      613081      739039    (45.34%) 
[12/04 17:36:26     33s] (I)       Total:       2972003     49655        57     2323979     3084501    (42.97%) 
[12/04 17:36:26     33s] (I)       
[12/04 17:36:26     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:26     33s] [NR-eGR]                        OverCon            
[12/04 17:36:26     33s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:26     33s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:36:26     33s] [NR-eGR] ----------------------------------------------
[12/04 17:36:26     33s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:26     33s] [NR-eGR]  METAL2  (2)        55( 0.05%)   ( 0.05%) 
[12/04 17:36:26     33s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:26     33s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:26     33s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:26     33s] [NR-eGR] ----------------------------------------------
[12/04 17:36:26     33s] [NR-eGR] Total               55( 0.01%)   ( 0.01%) 
[12/04 17:36:26     33s] [NR-eGR] 
[12/04 17:36:26     33s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.37 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Export 3D cong map ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       total 2D Cap : 2973398 = (1547081 H, 1426317 V)
[12/04 17:36:26     33s] (I)       Started Export 2D cong map ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:26     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:26     33s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       ============= Track Assignment ============
[12/04 17:36:26     33s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Started Track Assignment (2T) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:26     33s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     33s] (I)       Run Multi-thread track assignment
[12/04 17:36:26     34s] (I)       Finished Track Assignment (2T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Started Export ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Started Export DB wires ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:26     34s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13187
[12/04 17:36:26     34s] [NR-eGR] METAL2  (2V) length: 4.649022e+04um, number of vias: 17243
[12/04 17:36:26     34s] [NR-eGR] METAL3  (3H) length: 6.422024e+04um, number of vias: 3182
[12/04 17:36:26     34s] [NR-eGR] METAL4  (4V) length: 4.080682e+04um, number of vias: 500
[12/04 17:36:26     34s] [NR-eGR] METAL5  (5H) length: 1.540560e+04um, number of vias: 0
[12/04 17:36:26     34s] [NR-eGR] Total length: 1.669229e+05um, number of vias: 34112
[12/04 17:36:26     34s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:26     34s] [NR-eGR] Total eGR-routed clock nets wire length: 4.340660e+03um 
[12/04 17:36:26     34s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:26     34s] (I)       Started Update net boxes ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Started Update timing ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Started Postprocess design ( Curr Mem: 1607.05 MB )
[12/04 17:36:26     34s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.05 MB )
[12/04 17:36:26     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.35 sec, Curr Mem: 1600.05 MB )
[12/04 17:36:26     34s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:01.4)
[12/04 17:36:26     34s] Rebuilding timing graph...
[12/04 17:36:26     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 1614.6M, InitMEM = 1613.6M)
[12/04 17:36:26     34s] Rebuilding timing graph done.
[12/04 17:36:26     34s] Legalization setup...
[12/04 17:36:26     34s] Using cell based legalization.
[12/04 17:36:26     34s] Initializing placement interface...
[12/04 17:36:26     34s]   Use check_library -place or consult logv if problems occur.
[12/04 17:36:26     34s]   Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:26     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1615.6M
[12/04 17:36:26     34s] z: 2, totalTracks: 1
[12/04 17:36:26     34s] z: 4, totalTracks: 1
[12/04 17:36:26     34s] z: 6, totalTracks: 1
[12/04 17:36:26     34s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:36:26     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.6M
[12/04 17:36:26     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1615.6M
[12/04 17:36:26     34s] Core basic site is core7T
[12/04 17:36:26     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1615.6M
[12/04 17:36:26     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:1615.6M
[12/04 17:36:26     34s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:36:26     34s] SiteArray: use 2,867,200 bytes
[12/04 17:36:26     34s] SiteArray: current memory after site array memory allocation 1615.6M
[12/04 17:36:26     34s] SiteArray: FP blocked sites are writable
[12/04 17:36:26     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:26     34s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1615.6M
[12/04 17:36:26     34s] Process 2812 wires and vias for routing blockage analysis
[12/04 17:36:26     34s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.005, MEM:1615.6M
[12/04 17:36:26     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.018, MEM:1615.6M
[12/04 17:36:26     34s] OPERPROF:     Starting CMU at level 3, MEM:1615.6M
[12/04 17:36:26     34s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.002, MEM:1647.6M
[12/04 17:36:26     34s] 
[12/04 17:36:26     34s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:26     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.028, MEM:1647.6M
[12/04 17:36:26     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1647.6M
[12/04 17:36:27     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1647.6M
[12/04 17:36:27     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1647.6MB).
[12/04 17:36:27     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.042, MEM:1647.6M
[12/04 17:36:27     34s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:27     34s] Initializing placement interface done.
[12/04 17:36:27     34s] Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:27     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1615.6M
[12/04 17:36:27     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.008, MEM:1615.6M
[12/04 17:36:27     34s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:27     34s] Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:27     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1615.6M
[12/04 17:36:27     34s] z: 2, totalTracks: 1
[12/04 17:36:27     34s] z: 4, totalTracks: 1
[12/04 17:36:27     34s] z: 6, totalTracks: 1
[12/04 17:36:27     34s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:27     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.6M
[12/04 17:36:27     34s] OPERPROF:     Starting CMU at level 3, MEM:1615.6M
[12/04 17:36:27     34s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:1647.6M
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:27     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.013, MEM:1647.6M
[12/04 17:36:27     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1647.6M
[12/04 17:36:27     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1647.6M
[12/04 17:36:27     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1647.6MB).
[12/04 17:36:27     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.028, MEM:1647.6M
[12/04 17:36:27     34s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:27     34s] (I)       Load db... (mem=1615.6M)
[12/04 17:36:27     34s] (I)       Read data from FE... (mem=1615.6M)
[12/04 17:36:27     34s] (I)       Started Read instances and placement ( Curr Mem: 1615.64 MB )
[12/04 17:36:27     34s] (I)       Number of ignored instance 0
[12/04 17:36:27     34s] (I)       Number of inbound cells 0
[12/04 17:36:27     34s] (I)       Number of opened ILM blockages 0
[12/04 17:36:27     34s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/04 17:36:27     34s] (I)       numMoveCells=4298, numMacros=58  numPads=52  numMultiRowHeightInsts=0
[12/04 17:36:27     34s] (I)       cell height: 7840, count: 4298
[12/04 17:36:27     34s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1615.64 MB )
[12/04 17:36:27     34s] (I)       Read rows... (mem=1615.6M)
[12/04 17:36:27     34s] (I)       rowRegion is not equal to core box, resetting core box
[12/04 17:36:27     34s] (I)       rowRegion : (507360, 507360) - (2945600, 2945600)
[12/04 17:36:27     34s] (I)       coreBox   : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:27     34s] (I)       Done Read rows (cpu=0.000s, mem=1615.6M)
[12/04 17:36:27     34s] (I)       Done Read data from FE (cpu=0.005s, mem=1615.6M)
[12/04 17:36:27     34s] (I)       Done Load db (cpu=0.006s, mem=1615.6M)
[12/04 17:36:27     34s] (I)       Constructing placeable region... (mem=1615.6M)
[12/04 17:36:27     34s] (I)       Constructing bin map
[12/04 17:36:27     34s] (I)       Initialize bin information with width=78400 height=78400
[12/04 17:36:27     34s] (I)       Done constructing bin map
[12/04 17:36:27     34s] (I)       Compute region effective width... (mem=1615.6M)
[12/04 17:36:27     34s] (I)       Done Compute region effective width (cpu=0.000s, mem=1615.6M)
[12/04 17:36:27     34s] (I)       Done Constructing placeable region (cpu=0.002s, mem=1615.6M)
[12/04 17:36:27     34s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:27     34s] Validating CTS configuration...
[12/04 17:36:27     34s] Checking module port directions...
[12/04 17:36:27     34s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:27     34s] Non-default CCOpt properties:
[12/04 17:36:27     34s] buffer_cells is set for at least one object
[12/04 17:36:27     34s] inverter_cells is set for at least one object
[12/04 17:36:27     34s] route_type is set for at least one object
[12/04 17:36:27     34s] route_type_override_preferred_routing_layer_effort: none (default: medium)
[12/04 17:36:27     34s] Route type trimming info:
[12/04 17:36:27     34s]   No route type modifications were made.
[12/04 17:36:27     34s] Accumulated time to calculate placeable region: 0
[12/04 17:36:27     34s] Accumulated time to calculate placeable region: 0
[12/04 17:36:27     34s] (I)       Initializing Steiner engine. 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Trim Metal Layers:
[12/04 17:36:27     34s] LayerId::1 widthSet size::4
[12/04 17:36:27     34s] LayerId::2 widthSet size::4
[12/04 17:36:27     34s] LayerId::3 widthSet size::4
[12/04 17:36:27     34s] LayerId::4 widthSet size::4
[12/04 17:36:27     34s] LayerId::5 widthSet size::4
[12/04 17:36:27     34s] LayerId::6 widthSet size::3
[12/04 17:36:27     34s] Updating RC grid for preRoute extraction ...
[12/04 17:36:27     34s] eee: pegSigSF::1.070000
[12/04 17:36:27     34s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:27     34s] Initializing multi-corner resistance tables ...
[12/04 17:36:27     34s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:27     34s] eee: l::2 avDens::0.051341 usedTrk::1185.975130 availTrk::23100.000000 sigTrk::1185.975130
[12/04 17:36:27     34s] eee: l::3 avDens::0.058865 usedTrk::1639.976533 availTrk::27860.000000 sigTrk::1639.976533
[12/04 17:36:27     34s] eee: l::4 avDens::0.046396 usedTrk::1294.777932 availTrk::27907.076561 sigTrk::1294.777932
[12/04 17:36:27     34s] eee: l::5 avDens::0.037892 usedTrk::520.894132 availTrk::13746.847869 sigTrk::520.894132
[12/04 17:36:27     34s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:27     34s] {RT wc 0 5 5 0}
[12/04 17:36:27     34s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.277435 ; uaWl: 1.000000 ; uaWlH: 0.336757 ; aWlH: 0.000000 ; Pmax: 0.859500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:36:27     34s] End AAE Lib Interpolated Model. (MEM=1640.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:27     34s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/04 17:36:27     34s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[12/04 17:36:27     34s] Original list had 6 cells:
[12/04 17:36:27     34s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/04 17:36:27     34s] New trimmed list has 5 cells:
[12/04 17:36:27     34s] INVX32 INVX16 INVX8 INVX4 INVX2 
[12/04 17:36:27     34s] Accumulated time to calculate placeable region: 0
[12/04 17:36:27     34s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/04 17:36:27     34s] Clock tree balancer configuration for clock_tree clk:
[12/04 17:36:27     34s] Non-default CCOpt properties:
[12/04 17:36:27     34s]   route_type (leaf): clkroute (default: default)
[12/04 17:36:27     34s]   route_type (trunk): clkroute (default: default)
[12/04 17:36:27     34s]   route_type (top): default_route_type_nonleaf (default: default)
[12/04 17:36:27     34s] For power domain auto-default:
[12/04 17:36:27     34s]   Buffers:     BUFX1 
[12/04 17:36:27     34s]   Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[12/04 17:36:27     34s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1486238.208um^2
[12/04 17:36:27     34s] Top Routing info:
[12/04 17:36:27     34s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/04 17:36:27     34s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/04 17:36:27     34s] Trunk/Leaf Routing info:
[12/04 17:36:27     34s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/04 17:36:27     34s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/04 17:36:27     34s] For timing_corner wc:setup, late and power domain auto-default:
[12/04 17:36:27     34s]   Slew time target (leaf):    0.885ns
[12/04 17:36:27     34s]   Slew time target (trunk):   0.885ns
[12/04 17:36:27     34s]   Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
[12/04 17:36:27     34s]   Buffer unit delay: 0.221ns
[12/04 17:36:27     34s]   Buffer max distance: 157.569um
[12/04 17:36:27     34s] Fastest wire driving cells and distances:
[12/04 17:36:27     34s]   Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.569um, saturatedSlew=0.621ns, speed=335.039um per ns, cellArea=69.658um^2 per 1000um}
[12/04 17:36:27     34s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Logic Sizing Table:
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] -----------------------------------------------------------------
[12/04 17:36:27     34s] Cell      Instance count    Source         Eligible library cells
[12/04 17:36:27     34s] -----------------------------------------------------------------
[12/04 17:36:27     34s] pad_in          1           library set    {pad_in}
[12/04 17:36:27     34s] -----------------------------------------------------------------
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:27     34s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:27     34s] Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:27     34s] Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:27     34s] Clock tree clk has 1 max_capacitance violation.
[12/04 17:36:27     34s] Clock tree balancer configuration for skew_group clk/constraint:
[12/04 17:36:27     34s]   Sources:                     pin clk
[12/04 17:36:27     34s]   Total number of sinks:       333
[12/04 17:36:27     34s]   Delay constrained sinks:     333
[12/04 17:36:27     34s]   Non-leaf sinks:              0
[12/04 17:36:27     34s]   Ignore pins:                 0
[12/04 17:36:27     34s]  Timing corner wc:setup.late:
[12/04 17:36:27     34s]   Skew target:                 0.221ns
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Clock Tree Violations Report
[12/04 17:36:27     34s] ============================
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/04 17:36:27     34s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/04 17:36:27     34s] Consider reviewing your design and relaunching CCOpt.
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Max Capacitance Violations
[12/04 17:36:27     34s] --------------------------
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (368.200,1684.400), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Primary reporting skew groups are:
[12/04 17:36:27     34s] skew_group clk/constraint with 333 clock sinks
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Clock DAG stats initial state:
[12/04 17:36:27     34s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/04 17:36:27     34s]   misc counts      : r=1, pp=0
[12/04 17:36:27     34s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/04 17:36:27     34s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
[12/04 17:36:27     34s] Clock DAG library cell distribution initial state {count}:
[12/04 17:36:27     34s]  Logics: pad_in: 1 
[12/04 17:36:27     34s] Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/04 17:36:27     34s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Layer information for route type clkroute:
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] Layer     Preferred    Route    Res.          Cap.          RC
[12/04 17:36:27     34s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] METAL1    N            H          0.339         0.244         0.083
[12/04 17:36:27     34s] METAL2    N            V          0.279         0.251         0.070
[12/04 17:36:27     34s] METAL3    N            H          0.279         0.252         0.070
[12/04 17:36:27     34s] METAL4    Y            V          0.279         0.252         0.070
[12/04 17:36:27     34s] METAL5    Y            H          0.279         0.246         0.069
[12/04 17:36:27     34s] METAL6    N            V          0.082         0.266         0.022
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/04 17:36:27     34s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Layer information for route type default_route_type_nonleaf:
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] Layer     Preferred    Route    Res.          Cap.          RC
[12/04 17:36:27     34s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] METAL1    N            H          0.339         0.244         0.083
[12/04 17:36:27     34s] METAL2    N            V          0.279         0.251         0.070
[12/04 17:36:27     34s] METAL3    Y            H          0.279         0.252         0.070
[12/04 17:36:27     34s] METAL4    Y            V          0.279         0.252         0.070
[12/04 17:36:27     34s] METAL5    N            H          0.279         0.246         0.069
[12/04 17:36:27     34s] METAL6    N            V          0.082         0.266         0.022
[12/04 17:36:27     34s] ---------------------------------------------------------------------
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Via selection for estimated routes (rule default):
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] --------------------------------------------------------------------
[12/04 17:36:27     34s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[12/04 17:36:27     34s] Range                        (Ohm)    (fF)     (fs)     Only
[12/04 17:36:27     34s] --------------------------------------------------------------------
[12/04 17:36:27     34s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[12/04 17:36:27     34s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[12/04 17:36:27     34s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[12/04 17:36:27     34s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[12/04 17:36:27     34s] METAL5-METAL6    VIA5        2.540    0.048    0.121    false
[12/04 17:36:27     34s] --------------------------------------------------------------------
[12/04 17:36:27     34s] 
[12/04 17:36:27     34s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/04 17:36:27     34s] No ideal or dont_touch nets found in the clock tree
[12/04 17:36:27     34s] No dont_touch hnets found in the clock tree
[12/04 17:36:27     34s] No dont_touch hpins found in the clock network.
[12/04 17:36:27     34s] Checking for illegal sizes of clock logic instances...
[12/04 17:36:27     34s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] Filtering reasons for cell type: inverter
[12/04 17:36:28     34s] =========================================
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] ----------------------------------------------------------------
[12/04 17:36:28     34s] Clock trees    Power domain    Reason              Library cells
[12/04 17:36:28     34s] ----------------------------------------------------------------
[12/04 17:36:28     34s] all            auto-default    Library trimming    { INVX1 }
[12/04 17:36:28     34s] ----------------------------------------------------------------
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] Filtering reasons for cell type: logic cell
[12/04 17:36:28     34s] ===========================================
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] -------------------------------------------------------------------
[12/04 17:36:28     34s] Clock trees    Power domain    Reason                 Library cells
[12/04 17:36:28     34s] -------------------------------------------------------------------
[12/04 17:36:28     34s] all            auto-default    Cannot be legalized    { pad_in }
[12/04 17:36:28     34s] -------------------------------------------------------------------
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.9)
[12/04 17:36:28     34s] CCOpt configuration status: all checks passed.
[12/04 17:36:28     34s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/04 17:36:28     34s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/04 17:36:28     34s]   No exclusion drivers are needed.
[12/04 17:36:28     34s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/04 17:36:28     34s] Antenna diode management...
[12/04 17:36:28     34s]   Found 0 antenna diodes in the clock trees.
[12/04 17:36:28     34s]   
[12/04 17:36:28     34s] Antenna diode management done.
[12/04 17:36:28     34s] Adding driver cells for primary IOs...
[12/04 17:36:28     34s]   
[12/04 17:36:28     34s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:28     34s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/04 17:36:28     34s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:28     34s]     (empty table)
[12/04 17:36:28     34s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:28     34s]   
[12/04 17:36:28     34s]   
[12/04 17:36:28     34s] Adding driver cells for primary IOs done.
[12/04 17:36:28     34s] Adding driver cell for primary IO roots...
[12/04 17:36:28     34s] Adding driver cell for primary IO roots done.
[12/04 17:36:28     34s] Maximizing clock DAG abstraction...
[12/04 17:36:28     34s] Maximizing clock DAG abstraction done.
[12/04 17:36:28     34s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:02.7)
[12/04 17:36:28     34s] Synthesizing clock trees...
[12/04 17:36:28     34s]   Preparing To Balance...
[12/04 17:36:28     34s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:28     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1693.0M
[12/04 17:36:28     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1693.0M
[12/04 17:36:28     34s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     34s]   Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:28     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1683.5M
[12/04 17:36:28     34s] z: 2, totalTracks: 1
[12/04 17:36:28     34s] z: 4, totalTracks: 1
[12/04 17:36:28     34s] z: 6, totalTracks: 1
[12/04 17:36:28     34s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:28     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1683.5M
[12/04 17:36:28     34s] OPERPROF:     Starting CMU at level 3, MEM:1683.5M
[12/04 17:36:28     34s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:1715.5M
[12/04 17:36:28     34s] 
[12/04 17:36:28     34s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:28     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.009, MEM:1715.5M
[12/04 17:36:28     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1715.5M
[12/04 17:36:28     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1715.5M
[12/04 17:36:28     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1715.5MB).
[12/04 17:36:28     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.029, MEM:1715.5M
[12/04 17:36:28     34s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     34s]   Merging duplicate siblings in DAG...
[12/04 17:36:28     34s]     Clock DAG stats before merging:
[12/04 17:36:28     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/04 17:36:28     34s]       misc counts      : r=1, pp=0
[12/04 17:36:28     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/04 17:36:28     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
[12/04 17:36:28     34s]     Clock DAG library cell distribution before merging {count}:
[12/04 17:36:28     34s]      Logics: pad_in: 1 
[12/04 17:36:28     34s]     Resynthesising clock tree into netlist...
[12/04 17:36:28     34s]       Reset timing graph...
[12/04 17:36:28     34s] Ignoring AAE DB Resetting ...
[12/04 17:36:28     34s]       Reset timing graph done.
[12/04 17:36:28     34s]     Resynthesising clock tree into netlist done.
[12/04 17:36:28     34s]     
[12/04 17:36:28     34s]     Clock logic merging summary:
[12/04 17:36:28     34s]     
[12/04 17:36:28     34s]     -----------------------------------------------------------
[12/04 17:36:28     34s]     Description                           Number of occurrences
[12/04 17:36:28     34s]     -----------------------------------------------------------
[12/04 17:36:28     34s]     Total clock logics                              1
[12/04 17:36:28     34s]     Globally unique logic expressions               1
[12/04 17:36:28     34s]     Potentially mergeable clock logics              0
[12/04 17:36:28     34s]     Actually merged clock logics                    0
[12/04 17:36:28     34s]     -----------------------------------------------------------
[12/04 17:36:28     34s]     
[12/04 17:36:28     34s]     --------------------------------------------
[12/04 17:36:28     34s]     Cannot merge reason    Number of occurrences
[12/04 17:36:28     34s]     --------------------------------------------
[12/04 17:36:28     34s]     GloballyUnique                   1
[12/04 17:36:28     34s]     --------------------------------------------
[12/04 17:36:28     34s]     
[12/04 17:36:28     34s]     Disconnecting clock tree from netlist...
[12/04 17:36:28     34s]     Disconnecting clock tree from netlist done.
[12/04 17:36:28     34s]   Merging duplicate siblings in DAG done.
[12/04 17:36:28     34s]   Applying movement limits...
[12/04 17:36:28     34s]   Applying movement limits done.
[12/04 17:36:28     34s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:28     34s]   CCOpt::Phase::Construction...
[12/04 17:36:28     34s]   Stage::Clustering...
[12/04 17:36:28     34s]   Clustering...
[12/04 17:36:28     34s]     Initialize for clustering...
[12/04 17:36:28     34s]     Clock DAG stats before clustering:
[12/04 17:36:28     34s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/04 17:36:28     34s]       misc counts      : r=1, pp=0
[12/04 17:36:28     34s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/04 17:36:28     34s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
[12/04 17:36:28     34s]     Clock DAG library cell distribution before clustering {count}:
[12/04 17:36:28     34s]      Logics: pad_in: 1 
[12/04 17:36:28     34s]     Computing max distances from locked parents...
[12/04 17:36:28     34s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/04 17:36:28     34s]     Computing max distances from locked parents done.
[12/04 17:36:28     34s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     34s]     Bottom-up phase...
[12/04 17:36:28     34s]     Clustering clock_tree clk...
[12/04 17:36:28     34s] End AAE Lib Interpolated Model. (MEM=1683.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:28     35s]     Clustering clock_tree clk done.
[12/04 17:36:28     35s]     Clock DAG stats after bottom-up phase:
[12/04 17:36:28     35s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:28     35s]       misc counts      : r=1, pp=0
[12/04 17:36:28     35s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:28     35s]       hp wire lengths  : top=0.000um, trunk=2535.840um, leaf=2623.880um, total=5159.720um
[12/04 17:36:28     35s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/04 17:36:28     35s]        Bufs: BUFX1: 63 
[12/04 17:36:28     35s]      Logics: pad_in: 1 
[12/04 17:36:28     35s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/04 17:36:28     35s]     Legalizing clock trees...
[12/04 17:36:28     35s]     Resynthesising clock tree into netlist...
[12/04 17:36:28     35s]       Reset timing graph...
[12/04 17:36:28     35s] Ignoring AAE DB Resetting ...
[12/04 17:36:28     35s]       Reset timing graph done.
[12/04 17:36:28     35s]     Resynthesising clock tree into netlist done.
[12/04 17:36:28     35s]     Commiting net attributes....
[12/04 17:36:28     35s]     Commiting net attributes. done.
[12/04 17:36:28     35s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:28     35s]     Leaving CCOpt scope - ClockRefiner...
[12/04 17:36:28     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1849.6M
[12/04 17:36:28     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.010, MEM:1766.6M
[12/04 17:36:28     35s]     Assigned high priority to 397 instances.
[12/04 17:36:28     35s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/04 17:36:28     35s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/04 17:36:28     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1766.6M
[12/04 17:36:28     35s] z: 2, totalTracks: 1
[12/04 17:36:28     35s] z: 4, totalTracks: 1
[12/04 17:36:28     35s] z: 6, totalTracks: 1
[12/04 17:36:28     35s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:28     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF:       Starting CMU at level 4, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.002, MEM:1798.6M
[12/04 17:36:28     35s] 
[12/04 17:36:28     35s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:28     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.014, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1766.6M
[12/04 17:36:28     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1766.6MB).
[12/04 17:36:28     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.035, MEM:1766.6M
[12/04 17:36:28     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.009, REAL:0.038, MEM:1766.6M
[12/04 17:36:28     35s] TDRefine: refinePlace mode is spiral
[12/04 17:36:28     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3946083.2
[12/04 17:36:28     35s] OPERPROF: Starting RefinePlace at level 1, MEM:1766.6M
[12/04 17:36:28     35s] *** Starting refinePlace (0:00:35.2 mem=1766.6M) ***
[12/04 17:36:28     35s] Total net bbox length = 1.459e+05 (7.145e+04 7.444e+04) (ext = 4.291e+04)
[12/04 17:36:28     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:28     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1766.6M
[12/04 17:36:28     35s] Starting refinePlace ...
[12/04 17:36:28     35s] One DDP V2 for no tweak run.
[12/04 17:36:28     35s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:28     35s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 17:36:28     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1801.7MB) @(0:00:35.2 - 0:00:35.3).
[12/04 17:36:28     35s] Move report: preRPlace moves 127 insts, mean move: 2.20 um, max move: 6.16 um 
[12/04 17:36:28     35s] 	Max move on inst (cpu/datapath/pcregUnit/q_reg[1]): (832.16, 943.60) --> (834.40, 939.68)
[12/04 17:36:28     35s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/04 17:36:28     35s] wireLenOptFixPriorityInst 333 inst fixed
[12/04 17:36:28     35s] 
[12/04 17:36:28     35s] Running Spiral MT with 2 threads  fetchWidth=225 
[12/04 17:36:28     35s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:36:28     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1801.7MB) @(0:00:35.3 - 0:00:35.3).
[12/04 17:36:28     35s] Move report: Detail placement moves 127 insts, mean move: 2.20 um, max move: 6.16 um 
[12/04 17:36:28     35s] 	Max move on inst (cpu/datapath/pcregUnit/q_reg[1]): (832.16, 943.60) --> (834.40, 939.68)
[12/04 17:36:28     35s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.7MB
[12/04 17:36:28     35s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:28     35s]   maximum (X+Y) =         6.16 um
[12/04 17:36:28     35s]   inst (cpu/datapath/pcregUnit/q_reg[1]) with max move: (832.16, 943.6) -> (834.4, 939.68)
[12/04 17:36:28     35s]   mean    (X+Y) =         2.20 um
[12/04 17:36:28     35s] Summary Report:
[12/04 17:36:28     35s] Instances move: 127 (out of 4361 movable)
[12/04 17:36:28     35s] Instances flipped: 0
[12/04 17:36:28     35s] Mean displacement: 2.20 um
[12/04 17:36:28     35s] Max displacement: 6.16 um (Instance: cpu/datapath/pcregUnit/q_reg[1]) (832.16, 943.6) -> (834.4, 939.68)
[12/04 17:36:28     35s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/04 17:36:28     35s] Total instances moved : 127
[12/04 17:36:28     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.108, REAL:0.096, MEM:1801.7M
[12/04 17:36:28     35s] Total net bbox length = 1.461e+05 (7.156e+04 7.452e+04) (ext = 4.290e+04)
[12/04 17:36:28     35s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.7MB
[12/04 17:36:28     35s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1801.7MB) @(0:00:35.2 - 0:00:35.3).
[12/04 17:36:28     35s] *** Finished refinePlace (0:00:35.3 mem=1801.7M) ***
[12/04 17:36:28     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3946083.2
[12/04 17:36:28     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.115, REAL:0.115, MEM:1801.7M
[12/04 17:36:28     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1801.7M
[12/04 17:36:28     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.009, MEM:1766.7M
[12/04 17:36:28     35s]     ClockRefiner summary
[12/04 17:36:28     35s]     All clock instances: Moved 32, flipped 9 and cell swapped 0 (out of a total of 397).
[12/04 17:36:28     35s]     The largest move was 6.16 um for cpu/datapath/pcregUnit/q_reg[1].
[12/04 17:36:28     35s]     Non-sink clock instances: Moved 9, flipped 0 and cell swapped 0 (out of a total of 64).
[12/04 17:36:28     35s]     The largest move was 4.48 um for cpu/datapath/regFile/CTS_ccl_a_buf_00324.
[12/04 17:36:28     35s]     Clock sinks: Moved 23, flipped 9 and cell swapped 0 (out of a total of 333).
[12/04 17:36:28     35s]     The largest move was 6.16 um for cpu/datapath/pcregUnit/q_reg[1].
[12/04 17:36:28     35s]     Revert refine place priority changes on 0 instances.
[12/04 17:36:28     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.7M
[12/04 17:36:28     35s] z: 2, totalTracks: 1
[12/04 17:36:28     35s] z: 4, totalTracks: 1
[12/04 17:36:28     35s] z: 6, totalTracks: 1
[12/04 17:36:28     35s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:28     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.7M
[12/04 17:36:28     35s] OPERPROF:     Starting CMU at level 3, MEM:1766.7M
[12/04 17:36:28     35s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:1798.7M
[12/04 17:36:28     35s] 
[12/04 17:36:28     35s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:28     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.012, MEM:1798.7M
[12/04 17:36:28     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.7M
[12/04 17:36:28     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1798.7M
[12/04 17:36:28     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.7MB).
[12/04 17:36:28     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.035, MEM:1798.7M
[12/04 17:36:28     35s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/04 17:36:28     35s]     Disconnecting clock tree from netlist...
[12/04 17:36:28     35s]     Disconnecting clock tree from netlist done.
[12/04 17:36:28     35s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:28     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1766.7M
[12/04 17:36:28     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.010, MEM:1766.7M
[12/04 17:36:28     35s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     35s]     Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:28     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.7M
[12/04 17:36:28     35s] z: 2, totalTracks: 1
[12/04 17:36:28     35s] z: 4, totalTracks: 1
[12/04 17:36:28     35s] z: 6, totalTracks: 1
[12/04 17:36:28     35s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:28     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.7M
[12/04 17:36:28     35s] OPERPROF:     Starting CMU at level 3, MEM:1766.7M
[12/04 17:36:28     35s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:1798.7M
[12/04 17:36:28     35s] 
[12/04 17:36:28     35s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:28     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.007, MEM:1798.7M
[12/04 17:36:28     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.7M
[12/04 17:36:28     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1798.7M
[12/04 17:36:28     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.7MB).
[12/04 17:36:28     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.023, MEM:1798.7M
[12/04 17:36:28     35s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     35s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:28     35s] End AAE Lib Interpolated Model. (MEM=1766.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:28     35s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:28     35s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:28     35s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:28     35s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     Clock tree legalization - Histogram:
[12/04 17:36:28     35s]     ====================================
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     --------------------------------
[12/04 17:36:28     35s]     Movement (um)    Number of cells
[12/04 17:36:28     35s]     --------------------------------
[12/04 17:36:28     35s]     [1.68,1.96)             1
[12/04 17:36:28     35s]     [1.96,2.24)             0
[12/04 17:36:28     35s]     [2.24,2.52)             0
[12/04 17:36:28     35s]     [2.52,2.8)              0
[12/04 17:36:28     35s]     [2.8,3.08)              0
[12/04 17:36:28     35s]     [3.08,3.36)             1
[12/04 17:36:28     35s]     [3.36,3.64)             0
[12/04 17:36:28     35s]     [3.64,3.92)             6
[12/04 17:36:28     35s]     [3.92,4.2)              0
[12/04 17:36:28     35s]     [4.2,4.48)              1
[12/04 17:36:28     35s]     --------------------------------
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     Clock tree legalization - Top 10 Movements:
[12/04 17:36:28     35s]     ===========================================
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:28     35s]     Movement (um)    Desired               Achieved              Node
[12/04 17:36:28     35s]                      location              location              
[12/04 17:36:28     35s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:28     35s]         4.48         (776.160,1006.320)    (771.680,1006.320)    CTS_ccl_a_buf_00324 (a lib_cell BUFX1) at (771.680,1006.320), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (775.600,931.840)     (779.520,931.840)     CTS_ccl_a_buf_00334 (a lib_cell BUFX1) at (779.520,931.840), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (604.800,931.840)     (600.880,931.840)     CTS_ccl_a_buf_00435 (a lib_cell BUFX1) at (600.880,931.840), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (665.840,1049.440)    (661.920,1049.440)    CTS_ccl_a_buf_00428 (a lib_cell BUFX1) at (661.920,1049.440), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (637.280,1049.440)    (633.360,1049.440)    CTS_ccl_a_buf_00424 (a lib_cell BUFX1) at (633.360,1049.440), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (706.720,1049.440)    (702.800,1049.440)    CTS_ccl_a_buf_00406 (a lib_cell BUFX1) at (702.800,1049.440), in power domain auto-default
[12/04 17:36:28     35s]         3.92         (637.280,1049.440)    (641.200,1049.440)    CTS_ccl_a_buf_00433 (a lib_cell BUFX1) at (641.200,1049.440), in power domain auto-default
[12/04 17:36:28     35s]         3.36         (776.160,1006.320)    (779.520,1006.320)    CTS_ccl_a_buf_00412 (a lib_cell BUFX1) at (779.520,1006.320), in power domain auto-default
[12/04 17:36:28     35s]         1.68         (661.360,931.840)     (663.040,931.840)     CTS_ccl_a_buf_00344 (a lib_cell BUFX1) at (663.040,931.840), in power domain auto-default
[12/04 17:36:28     35s]         0            (336.100,1497.100)    (336.100,1497.100)    cell pad_in0 (a lib_cell pad_in) at (323.200,1493.200), in power domain auto-default
[12/04 17:36:28     35s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:28     35s]     
[12/04 17:36:28     35s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.4)
[12/04 17:36:29     35s]     Clock DAG stats after 'Clustering':
[12/04 17:36:29     35s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:29     35s]       misc counts      : r=1, pp=0
[12/04 17:36:29     35s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:29     35s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:29     35s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:29     35s]       wire capacitance : top=0.000pF, trunk=0.352pF, leaf=0.510pF, total=0.862pF
[12/04 17:36:29     35s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:29     35s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:29     35s]     Clock DAG net violations after 'Clustering':
[12/04 17:36:29     35s]       Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:29     35s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/04 17:36:29     35s]       Trunk : target=0.885ns count=16 avg=0.462ns sd=0.240ns min=0.000ns max=0.845ns {11 <= 0.531ns, 2 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:29     35s]       Leaf  : target=0.885ns count=49 avg=0.716ns sd=0.092ns min=0.401ns max=0.878ns {2 <= 0.531ns, 21 <= 0.708ns, 17 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:29     35s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/04 17:36:29     35s]        Bufs: BUFX1: 63 
[12/04 17:36:29     35s]      Logics: pad_in: 1 
[12/04 17:36:29     35s]     Primary reporting skew groups after 'Clustering':
[12/04 17:36:29     35s]       skew_group clk/constraint: insertion delay [min=1.309, max=1.766, avg=1.577, sd=0.142], skew [0.457 vs 0.221*], 63.7% {1.553, 1.766} (wid=0.023 ws=0.005) (gid=1.745 gs=0.454)
[12/04 17:36:29     35s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:29     35s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:29     35s]     Skew group summary after 'Clustering':
[12/04 17:36:29     35s]       skew_group clk/constraint: insertion delay [min=1.309, max=1.766, avg=1.577, sd=0.142], skew [0.457 vs 0.221*], 63.7% {1.553, 1.766} (wid=0.023 ws=0.005) (gid=1.745 gs=0.454)
[12/04 17:36:29     35s]     Legalizer API calls during this step: 1085 succeeded with high effort: 1085 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:29     35s]   Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   Post-Clustering Statistics Report
[12/04 17:36:29     35s]   =================================
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   Fanout Statistics:
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   -----------------------------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/04 17:36:29     35s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/04 17:36:29     35s]   -----------------------------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   Trunk        17      3.824       1         7         1.976      {4 <= 2, 8 <= 4, 2 <= 6, 3 <= 8}
[12/04 17:36:29     35s]   Leaf         49      6.796       4         8         0.912      {1 <= 4, 2 <= 5, 14 <= 6, 21 <= 7, 11 <= 8}
[12/04 17:36:29     35s]   -----------------------------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   Clustering Failure Statistics:
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   -------------------------------------------------------------
[12/04 17:36:29     35s]   Net Type    Clusters    Clusters    Capacitance    Transition
[12/04 17:36:29     35s]               Tried       Failed      Failures       Failures
[12/04 17:36:29     35s]   -------------------------------------------------------------
[12/04 17:36:29     35s]   Trunk           52         21            0             21
[12/04 17:36:29     35s]   Leaf          1127        244           10            244
[12/04 17:36:29     35s]   -------------------------------------------------------------
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   Clustering Partition Statistics:
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   -------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[12/04 17:36:29     35s]               Fraction    Fraction    Count        Size       Size    Size    Size
[12/04 17:36:29     35s]   -------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   Trunk        1.000       0.000          4         15.000      5      38      15.556
[12/04 17:36:29     35s]   Leaf         0.000       1.000          1        333.000    333     333       0.000
[12/04 17:36:29     35s]   -------------------------------------------------------------------------------------
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   
[12/04 17:36:29     35s]   Looking for fanout violations...
[12/04 17:36:29     35s]   Looking for fanout violations done.
[12/04 17:36:29     35s]   CongRepair After Initial Clustering...
[12/04 17:36:29     35s]   Reset timing graph...
[12/04 17:36:29     35s] Ignoring AAE DB Resetting ...
[12/04 17:36:29     35s]   Reset timing graph done.
[12/04 17:36:29     35s]   Leaving CCOpt scope - Early Global Route...
[12/04 17:36:29     35s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1843.0M
[12/04 17:36:29     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1843.0M
[12/04 17:36:29     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1843.0M
[12/04 17:36:29     35s] All LLGs are deleted
[12/04 17:36:29     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1843.0M
[12/04 17:36:29     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1843.0M
[12/04 17:36:29     35s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.011, MEM:1767.0M
[12/04 17:36:29     35s]   Clock implementation routing...
[12/04 17:36:29     35s] Net route status summary:
[12/04 17:36:29     35s]   Clock:        65 (unrouted=65, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:29     35s]   Non-clock:  5973 (unrouted=1663, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1612, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:29     35s]     Routing using eGR only...
[12/04 17:36:29     35s]       Early Global Route - eGR only step...
[12/04 17:36:29     35s] (ccopt eGR): There are 65 nets for routing of which 64 have one or more fixed wires.
[12/04 17:36:29     35s] (ccopt eGR): Start to route 65 all nets
[12/04 17:36:29     35s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Import and model ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Create place DB ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Import place data ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read instances and placement ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read nets ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Create route DB ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       == Non-default Options ==
[12/04 17:36:29     35s] (I)       Clean congestion better                            : true
[12/04 17:36:29     35s] (I)       Estimate vias on DPT layer                         : true
[12/04 17:36:29     35s] (I)       Clean congestion layer assignment rounds           : 3
[12/04 17:36:29     35s] (I)       Layer constraints as soft constraints              : true
[12/04 17:36:29     35s] (I)       Soft top layer                                     : true
[12/04 17:36:29     35s] (I)       Skip prospective layer relax nets                  : true
[12/04 17:36:29     35s] (I)       Better NDR handling                                : true
[12/04 17:36:29     35s] (I)       Improved NDR modeling in LA                        : true
[12/04 17:36:29     35s] (I)       Routing cost fix for NDR handling                  : true
[12/04 17:36:29     35s] (I)       Update initial WL after Phase 1a                   : true
[12/04 17:36:29     35s] (I)       Block tracks for preroutes                         : true
[12/04 17:36:29     35s] (I)       Assign IRoute by net group key                     : true
[12/04 17:36:29     35s] (I)       Block unroutable channels                          : true
[12/04 17:36:29     35s] (I)       Block unroutable channel fix                       : true
[12/04 17:36:29     35s] (I)       Block unroutable channels 3D                       : true
[12/04 17:36:29     35s] (I)       Bound layer relaxed segment wl                     : true
[12/04 17:36:29     35s] (I)       Bound layer relaxed segment wl fix                 : true
[12/04 17:36:29     35s] (I)       Blocked pin reach length threshold                 : 2
[12/04 17:36:29     35s] (I)       Check blockage within NDR space in TA              : true
[12/04 17:36:29     35s] (I)       Skip must join for term with via pillar            : true
[12/04 17:36:29     35s] (I)       Model find APA for IO pin                          : true
[12/04 17:36:29     35s] (I)       On pin location for off pin term                   : true
[12/04 17:36:29     35s] (I)       Handle EOL spacing                                 : true
[12/04 17:36:29     35s] (I)       Merge PG vias by gap                               : true
[12/04 17:36:29     35s] (I)       Maximum routing layer                              : 5
[12/04 17:36:29     35s] (I)       Route selected nets only                           : true
[12/04 17:36:29     35s] (I)       Refine MST                                         : true
[12/04 17:36:29     35s] (I)       Honor PRL                                          : true
[12/04 17:36:29     35s] (I)       Strong congestion aware                            : true
[12/04 17:36:29     35s] (I)       Improved initial location for IRoutes              : true
[12/04 17:36:29     35s] (I)       Multi panel TA                                     : true
[12/04 17:36:29     35s] (I)       Penalize wire overlap                              : true
[12/04 17:36:29     35s] (I)       Expand small instance blockage                     : true
[12/04 17:36:29     35s] (I)       Reduce via in TA                                   : true
[12/04 17:36:29     35s] (I)       SS-aware routing                                   : true
[12/04 17:36:29     35s] (I)       Improve tree edge sharing                          : true
[12/04 17:36:29     35s] (I)       Improve 2D via estimation                          : true
[12/04 17:36:29     35s] (I)       Refine Steiner tree                                : true
[12/04 17:36:29     35s] (I)       Build spine tree                                   : true
[12/04 17:36:29     35s] (I)       Model pass through capacity                        : true
[12/04 17:36:29     35s] (I)       Extend blockages by a half GCell                   : true
[12/04 17:36:29     35s] (I)       Consider pin shapes                                : true
[12/04 17:36:29     35s] (I)       Consider pin shapes for all nodes                  : true
[12/04 17:36:29     35s] (I)       Consider NR APA                                    : true
[12/04 17:36:29     35s] (I)       Consider IO pin shape                              : true
[12/04 17:36:29     35s] (I)       Fix pin connection bug                             : true
[12/04 17:36:29     35s] (I)       Consider layer RC for local wires                  : true
[12/04 17:36:29     35s] (I)       LA-aware pin escape length                         : 2
[12/04 17:36:29     35s] (I)       Connect multiple ports                             : true
[12/04 17:36:29     35s] (I)       Split for must join                                : true
[12/04 17:36:29     35s] (I)       Number of threads                                  : 2
[12/04 17:36:29     35s] (I)       Routing effort level                               : 10000
[12/04 17:36:29     35s] (I)       Special modeling for N7                            : 0
[12/04 17:36:29     35s] (I)       Special modeling for N6                            : 0
[12/04 17:36:29     35s] (I)       Special modeling for N2                            : 0
[12/04 17:36:29     35s] (I)       Special modeling for N3 v9                         : 0
[12/04 17:36:29     35s] (I)       Special modeling for N5 v6                         : 0
[12/04 17:36:29     35s] (I)       Special modeling for N5PPv2                        : 0
[12/04 17:36:29     35s] (I)       Special settings for S3                            : 0
[12/04 17:36:29     35s] (I)       Special settings for S4                            : 0
[12/04 17:36:29     35s] (I)       Special settings for S5 v2                         : 0
[12/04 17:36:29     35s] (I)       Special settings for S7                            : 0
[12/04 17:36:29     35s] (I)       Special settings for S8 v6                         : 0
[12/04 17:36:29     35s] (I)       Prefer layer length threshold                      : 8
[12/04 17:36:29     35s] (I)       Overflow penalty cost                              : 10
[12/04 17:36:29     35s] (I)       A-star cost                                        : 0.300000
[12/04 17:36:29     35s] (I)       Misalignment cost                                  : 10.000000
[12/04 17:36:29     35s] (I)       Threshold for short IRoute                         : 6
[12/04 17:36:29     35s] (I)       Via cost during post routing                       : 1.000000
[12/04 17:36:29     35s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/04 17:36:29     35s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:36:29     35s] (I)       Scenic ratio bound                                 : 3.000000
[12/04 17:36:29     35s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/04 17:36:29     35s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/04 17:36:29     35s] (I)       PG-aware similar topology routing                  : true
[12/04 17:36:29     35s] (I)       Maze routing via cost fix                          : true
[12/04 17:36:29     35s] (I)       Apply PRL on PG terms                              : true
[12/04 17:36:29     35s] (I)       Apply PRL on obs objects                           : true
[12/04 17:36:29     35s] (I)       Handle range-type spacing rules                    : true
[12/04 17:36:29     35s] (I)       PG gap threshold multiplier                        : 10.000000
[12/04 17:36:29     35s] (I)       Parallel spacing query fix                         : true
[12/04 17:36:29     35s] (I)       Force source to root IR                            : true
[12/04 17:36:29     35s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/04 17:36:29     35s] (I)       Do not relax to DPT layer                          : true
[12/04 17:36:29     35s] (I)       No DPT in post routing                             : true
[12/04 17:36:29     35s] (I)       Modeling PG via merging fix                        : true
[12/04 17:36:29     35s] (I)       Shield aware TA                                    : true
[12/04 17:36:29     35s] (I)       Strong shield aware TA                             : true
[12/04 17:36:29     35s] (I)       Overflow calculation fix in LA                     : true
[12/04 17:36:29     35s] (I)       Post routing fix                                   : true
[12/04 17:36:29     35s] (I)       Strong post routing                                : true
[12/04 17:36:29     35s] (I)       NDR via pillar fix                                 : true
[12/04 17:36:29     35s] (I)       Violation on path threshold                        : 1
[12/04 17:36:29     35s] (I)       Pass through capacity modeling                     : true
[12/04 17:36:29     35s] (I)       Select the non-relaxed segments in post routing stage : true
[12/04 17:36:29     35s] (I)       Select term pin box for io pin                     : true
[12/04 17:36:29     35s] (I)       Penalize NDR sharing                               : true
[12/04 17:36:29     35s] (I)       Keep fixed segments                                : true
[12/04 17:36:29     35s] (I)       Reorder net groups by key                          : true
[12/04 17:36:29     35s] (I)       Increase net scenic ratio                          : true
[12/04 17:36:29     35s] (I)       Method to set GCell size                           : row
[12/04 17:36:29     35s] (I)       Connect multiple ports and must join fix           : true
[12/04 17:36:29     35s] (I)       Avoid high resistance layers                       : true
[12/04 17:36:29     35s] (I)       Fix unreachable term connection                    : true
[12/04 17:36:29     35s] (I)       Model find APA for IO pin fix                      : true
[12/04 17:36:29     35s] (I)       Avoid connecting non-metal layers                  : true
[12/04 17:36:29     35s] (I)       Use track pitch for NDR                            : true
[12/04 17:36:29     35s] (I)       Top layer relaxation fix                           : true
[12/04 17:36:29     35s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:29     35s] (I)       Started Import route data (2T) ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       ============== Pin Summary ==============
[12/04 17:36:29     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:29     35s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:29     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:29     35s] (I)       |     1 |  13318 |   98.84 |        Pin |
[12/04 17:36:29     35s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:29     35s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:29     35s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:29     35s] (I)       |     5 |    104 |    0.77 |      Upper |
[12/04 17:36:29     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:29     35s] (I)       Use row-based GCell size
[12/04 17:36:29     35s] (I)       Use row-based GCell align
[12/04 17:36:29     35s] (I)       GCell unit size   : 7840
[12/04 17:36:29     35s] (I)       GCell multiplier  : 1
[12/04 17:36:29     35s] (I)       GCell row height  : 7840
[12/04 17:36:29     35s] (I)       Actual row height : 7840
[12/04 17:36:29     35s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:29     35s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:29     35s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:29     35s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:29     35s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:29     35s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:29     35s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:29     35s] (I)       ============== Default via ===============
[12/04 17:36:29     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:29     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:29     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:29     35s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:29     35s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:29     35s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:29     35s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:29     35s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:29     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:29     35s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read routing blockages ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read instance blockages ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read PG blockages ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] [NR-eGR] Read 17 PG shapes
[12/04 17:36:29     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:29     35s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:29     35s] [NR-eGR] #PG Blockages       : 17
[12/04 17:36:29     35s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:29     35s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:29     35s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read blackboxes ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:29     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read prerouted ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:29     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Started Read nets ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] [NR-eGR] Read numTotalNets=4426  numIgnoredNets=4361
[12/04 17:36:29     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] [NR-eGR] Connected 0 must-join pins/ports
[12/04 17:36:29     35s] (I)       Started Set up via pillars ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:29     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Model blockages into capacity
[12/04 17:36:29     35s] (I)       Read Num Blocks=21484  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:29     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1766.99 MB )
[12/04 17:36:29     35s] (I)       Layer 1 (V) : #blockages 14738 : #preroutes 0
[12/04 17:36:29     35s] (I)       Layer 2 (H) : #blockages 6458 : #preroutes 0
[12/04 17:36:29     35s] (I)       Layer 3 (V) : #blockages 146 : #preroutes 0
[12/04 17:36:29     35s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:29     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       -- layer congestion ratio --
[12/04 17:36:30     35s] (I)       Layer 1 : 0.100000
[12/04 17:36:30     35s] (I)       Layer 2 : 0.700000
[12/04 17:36:30     35s] (I)       Layer 3 : 0.700000
[12/04 17:36:30     35s] (I)       Layer 4 : 1.000000
[12/04 17:36:30     35s] (I)       Layer 5 : 1.000000
[12/04 17:36:30     35s] (I)       ----------------------------
[12/04 17:36:30     35s] (I)       Started Move terms for access (2T) ( Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Moved 1 terms for better access 
[12/04 17:36:30     35s] (I)       Finished Move terms for access (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Number of ignored nets                =      0
[12/04 17:36:30     35s] (I)       Number of connected nets              =      0
[12/04 17:36:30     35s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of clock nets                  =     65.  Ignored: No
[12/04 17:36:30     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:30     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:30     35s] (I)       Finished Import route data (2T) ( CPU: 0.08 sec, Real: 0.64 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.86 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Started Read aux data ( Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Started Others data preparation ( Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] [NR-eGR] There are 64 clock nets ( 0 with NDR ).
[12/04 17:36:30     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Started Create route kernel ( Curr Mem: 1766.99 MB )
[12/04 17:36:30     35s] (I)       Ndr track 0 does not exist
[12/04 17:36:30     35s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:30     35s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:30     35s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:30     35s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:30     35s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:30     35s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:30     35s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:30     35s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:30     35s] (I)       Grid                :   440   440     5
[12/04 17:36:30     35s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:30     35s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:30     35s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:30     35s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:30     35s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:30     35s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:30     35s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:30     35s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:30     35s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:30     35s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:30     35s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:30     35s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:30     35s] (I)       --------------------------------------------------------
[12/04 17:36:30     35s] 
[12/04 17:36:30     35s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:30     35s] [NR-eGR] Rule id: 0  Nets: 64 
[12/04 17:36:30     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:30     35s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:30     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:30     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:30     35s] [NR-eGR] ========================================
[12/04 17:36:30     35s] [NR-eGR] 
[12/04 17:36:30     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:30     35s] (I)       blocked tracks on layer2 : = 650396 / 1356520 (47.95%)
[12/04 17:36:30     35s] (I)       blocked tracks on layer3 : = 521484 / 1356520 (38.44%)
[12/04 17:36:30     35s] (I)       blocked tracks on layer4 : = 641836 / 1356520 (47.31%)
[12/04 17:36:30     35s] (I)       blocked tracks on layer5 : = 635349 / 1356520 (46.84%)
[12/04 17:36:30     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.14 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 1.04 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Reset routing kernel
[12/04 17:36:30     35s] (I)       Started Global Routing ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Initialization ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       totalPins=460  totalGlobalPin=453 (98.48%)
[12/04 17:36:30     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Net group 1 ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Generate topology (2T) ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       total 2D Cap : 1437782 = (722225 H, 715557 V)
[12/04 17:36:30     35s] [NR-eGR] Layer group 1: route 64 net(s) in layer range [4, 5]
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1a Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1a ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Pattern routing (2T) ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1b Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1b ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.907440e+03um
[12/04 17:36:30     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1c Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1c ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1d Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1d ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1e Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1e ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Route legalization ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.907440e+03um
[12/04 17:36:30     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1f Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1f ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1507 = (715 H, 792 V) = (0.10% H, 0.11% V) = (2.803e+03um H, 3.105e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1g Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1g ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Post Routing ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1491 = (716 H, 775 V) = (0.10% H, 0.11% V) = (2.807e+03um H, 3.038e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       numNets=64  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=1449
[12/04 17:36:30     35s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 5]
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1h Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1h ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Post Routing ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1491 = (717 H, 774 V) = (0.10% H, 0.11% V) = (2.811e+03um H, 3.034e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Layer assignment (2T) ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Layer assignment (2T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.20 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Net group 2 ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Generate topology (2T) ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       total 2D Cap : 2988728 = (1564623 H, 1424105 V)
[12/04 17:36:30     35s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [2, 5]
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1a Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1a ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Pattern routing (2T) ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/04 17:36:30     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] (I)       Started Add via demand to 2D ( Curr Mem: 1777.72 MB )
[12/04 17:36:30     35s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1b Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1b ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Monotonic routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.260240e+03um
[12/04 17:36:30     35s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:36:30     35s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:30     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1c Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1c ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Two level routing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:30     35s] (I)       Started Two Level Routing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1d Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1d ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Detoured routing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1e Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1e ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Route legalization ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.260240e+03um
[12/04 17:36:30     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1f Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1f ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Congestion clean ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1597 = (763 H, 834 V) = (0.05% H, 0.06% V) = (2.991e+03um H, 3.269e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1g Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1g ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Post Routing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1593 = (764 H, 829 V) = (0.05% H, 0.06% V) = (2.995e+03um H, 3.250e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] (I)       ============  Phase 1h Route ============
[12/04 17:36:30     35s] (I)       Started Phase 1h ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Post Routing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Usage: 1593 = (766 H, 827 V) = (0.05% H, 0.06% V) = (3.003e+03um H, 3.242e+03um V)
[12/04 17:36:30     35s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Layer assignment (2T) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Layer assignment (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.30 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       
[12/04 17:36:30     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:30     35s] [NR-eGR]                        OverCon            
[12/04 17:36:30     35s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:30     35s] [NR-eGR]       Layer                (0)    OverCon 
[12/04 17:36:30     35s] [NR-eGR] ----------------------------------------------
[12/04 17:36:30     35s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR] ----------------------------------------------
[12/04 17:36:30     35s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/04 17:36:30     35s] [NR-eGR] 
[12/04 17:36:30     35s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.60 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Export 3D cong map ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       total 2D Cap : 3012200 = (1578826 H, 1433374 V)
[12/04 17:36:30     35s] (I)       Started Export 2D cong map ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:30     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:30     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       ============= Track Assignment ============
[12/04 17:36:30     35s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Track Assignment (2T) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:30     35s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Run Multi-thread track assignment
[12/04 17:36:30     35s] (I)       Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Export ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Started Export DB wires ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:30     35s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13313
[12/04 17:36:30     35s] [NR-eGR] METAL2  (2V) length: 4.585324e+04um, number of vias: 17330
[12/04 17:36:30     35s] [NR-eGR] METAL3  (3H) length: 6.357568e+04um, number of vias: 3183
[12/04 17:36:30     35s] [NR-eGR] METAL4  (4V) length: 4.227642e+04um, number of vias: 640
[12/04 17:36:30     35s] [NR-eGR] METAL5  (5H) length: 1.695484e+04um, number of vias: 0
[12/04 17:36:30     35s] [NR-eGR] Total length: 1.686602e+05um, number of vias: 34466
[12/04 17:36:30     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:30     35s] [NR-eGR] Total eGR-routed clock nets wire length: 6.077960e+03um 
[12/04 17:36:30     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:30     35s] [NR-eGR] Report for selected net(s) only.
[12/04 17:36:30     35s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 459
[12/04 17:36:30     35s] [NR-eGR] METAL2  (2V) length: 6.676350e+02um, number of vias: 653
[12/04 17:36:30     35s] [NR-eGR] METAL3  (3H) length: 1.411760e+03um, number of vias: 267
[12/04 17:36:30     35s] [NR-eGR] METAL4  (4V) length: 2.434765e+03um, number of vias: 143
[12/04 17:36:30     35s] [NR-eGR] METAL5  (5H) length: 1.563800e+03um, number of vias: 0
[12/04 17:36:30     35s] [NR-eGR] Total length: 6.077960e+03um, number of vias: 1522
[12/04 17:36:30     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:30     35s] [NR-eGR] Total routed clock nets wire length: 6.077960e+03um, number of vias: 1522
[12/04 17:36:30     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:30     35s] (I)       Started Update net boxes ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Update timing ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.13 sec, Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Started Postprocess design ( Curr Mem: 1780.69 MB )
[12/04 17:36:30     35s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:30     35s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 1.84 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:01.9)
[12/04 17:36:31     35s]     Routing using eGR only done.
[12/04 17:36:31     35s] Net route status summary:
[12/04 17:36:31     35s]   Clock:        65 (unrouted=1, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:31     35s]   Non-clock:  5973 (unrouted=1663, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1612, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:31     35s] 
[12/04 17:36:31     35s] CCOPT: Done with clock implementation routing.
[12/04 17:36:31     35s] 
[12/04 17:36:31     35s]   Clock implementation routing done.
[12/04 17:36:31     35s]   Fixed 64 wires.
[12/04 17:36:31     35s]   CCOpt: Starting congestion repair using flow wrapper...
[12/04 17:36:31     35s]     Congestion Repair...
[12/04 17:36:31     35s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:00:35.7/0:02:42.5 (0.2), mem = 1771.7M
[12/04 17:36:31     35s] Info: Disable timing driven in postCTS congRepair.
[12/04 17:36:31     35s] 
[12/04 17:36:31     35s] Starting congRepair ...
[12/04 17:36:31     35s] User Input Parameters:
[12/04 17:36:31     35s] - Congestion Driven    : On
[12/04 17:36:31     35s] - Timing Driven        : Off
[12/04 17:36:31     35s] - Area-Violation Based : On
[12/04 17:36:31     35s] - Start Rollback Level : -5
[12/04 17:36:31     35s] - Legalized            : On
[12/04 17:36:31     35s] - Window Based         : Off
[12/04 17:36:31     35s] - eDen incr mode       : Off
[12/04 17:36:31     35s] - Small incr mode      : Off
[12/04 17:36:31     35s] 
[12/04 17:36:31     35s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1771.7M
[12/04 17:36:31     35s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.008, MEM:1771.7M
[12/04 17:36:31     35s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1771.7M
[12/04 17:36:31     35s] Starting Early Global Route congestion estimation: mem = 1771.7M
[12/04 17:36:31     35s] (I)       Started Import and model ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Create place DB ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Import place data ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read instances and placement ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read nets ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Create route DB ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       == Non-default Options ==
[12/04 17:36:31     35s] (I)       Maximum routing layer                              : 5
[12/04 17:36:31     35s] (I)       Number of threads                                  : 2
[12/04 17:36:31     35s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:36:31     35s] (I)       Method to set GCell size                           : row
[12/04 17:36:31     35s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:31     35s] (I)       Started Import route data (2T) ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       ============== Pin Summary ==============
[12/04 17:36:31     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:31     35s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:31     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:31     35s] (I)       |     1 |  13318 |   98.84 |        Pin |
[12/04 17:36:31     35s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:31     35s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:31     35s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:31     35s] (I)       |     5 |    104 |    0.77 |      Upper |
[12/04 17:36:31     35s] (I)       +-------+--------+---------+------------+
[12/04 17:36:31     35s] (I)       Use row-based GCell size
[12/04 17:36:31     35s] (I)       Use row-based GCell align
[12/04 17:36:31     35s] (I)       GCell unit size   : 7840
[12/04 17:36:31     35s] (I)       GCell multiplier  : 1
[12/04 17:36:31     35s] (I)       GCell row height  : 7840
[12/04 17:36:31     35s] (I)       Actual row height : 7840
[12/04 17:36:31     35s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:31     35s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:31     35s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:31     35s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:31     35s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:31     35s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:31     35s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:31     35s] (I)       ============== Default via ===============
[12/04 17:36:31     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:31     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:31     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:31     35s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:31     35s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:31     35s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:31     35s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:31     35s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:31     35s] (I)       +---+------------------+-----------------+
[12/04 17:36:31     35s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read routing blockages ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read instance blockages ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read PG blockages ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:31     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:31     35s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:31     35s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:31     35s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:31     35s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:31     35s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read blackboxes ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:31     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read prerouted ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] [NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 1645
[12/04 17:36:31     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read nets ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] [NR-eGR] Read numTotalNets=4426  numIgnoredNets=64
[12/04 17:36:31     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Set up via pillars ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:31     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Model blockages into capacity
[12/04 17:36:31     35s] (I)       Read Num Blocks=26462  Num Prerouted Wires=1645  Num CS=0
[12/04 17:36:31     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 776
[12/04 17:36:31     35s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 554
[12/04 17:36:31     35s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 260
[12/04 17:36:31     35s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 55
[12/04 17:36:31     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       -- layer congestion ratio --
[12/04 17:36:31     35s] (I)       Layer 1 : 0.100000
[12/04 17:36:31     35s] (I)       Layer 2 : 0.700000
[12/04 17:36:31     35s] (I)       Layer 3 : 0.700000
[12/04 17:36:31     35s] (I)       Layer 4 : 0.700000
[12/04 17:36:31     35s] (I)       Layer 5 : 0.700000
[12/04 17:36:31     35s] (I)       ----------------------------
[12/04 17:36:31     35s] (I)       Number of ignored nets                =     64
[12/04 17:36:31     35s] (I)       Number of connected nets              =      0
[12/04 17:36:31     35s] (I)       Number of fixed nets                  =     64.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of clock nets                  =     65.  Ignored: No
[12/04 17:36:31     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:31     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:31     35s] (I)       Finished Import route data (2T) ( CPU: 0.05 sec, Real: 0.45 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.47 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Read aux data ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Others data preparation ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Started Create route kernel ( Curr Mem: 1771.69 MB )
[12/04 17:36:31     35s] (I)       Ndr track 0 does not exist
[12/04 17:36:31     35s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:31     35s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:31     35s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:31     35s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:31     35s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:31     35s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:31     35s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:31     35s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:31     35s] (I)       Grid                :   440   440     5
[12/04 17:36:31     35s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:31     35s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:31     35s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:31     35s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:31     35s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:31     35s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:31     35s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:31     35s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:31     35s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:31     35s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:31     35s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:31     35s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:31     35s] (I)       --------------------------------------------------------
[12/04 17:36:31     35s] 
[12/04 17:36:31     35s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:31     35s] [NR-eGR] Rule id: 0  Nets: 4310 
[12/04 17:36:31     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:31     35s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:31     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:31     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:31     35s] [NR-eGR] ========================================
[12/04 17:36:31     35s] [NR-eGR] 
[12/04 17:36:31     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:31     35s] (I)       blocked tracks on layer2 : = 659740 / 1356520 (48.63%)
[12/04 17:36:31     35s] (I)       blocked tracks on layer3 : = 543601 / 1356520 (40.07%)
[12/04 17:36:31     35s] (I)       blocked tracks on layer4 : = 647845 / 1356520 (47.76%)
[12/04 17:36:31     35s] (I)       blocked tracks on layer5 : = 641395 / 1356520 (47.28%)
[12/04 17:36:31     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.19 sec, Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.71 sec, Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Reset routing kernel
[12/04 17:36:31     35s] (I)       Started Global Routing ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Started Initialization ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       totalPins=12905  totalGlobalPin=12703 (98.43%)
[12/04 17:36:31     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Started Net group 1 ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Started Generate topology (2T) ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       total 2D Cap : 2963022 = (1541787 H, 1421235 V)
[12/04 17:36:31     35s] [NR-eGR] Layer group 1: route 4310 net(s) in layer range [2, 5]
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1a Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1a ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Started Pattern routing (2T) ( Curr Mem: 1780.93 MB )
[12/04 17:36:31     35s] (I)       Finished Pattern routing (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.68 MB )
[12/04 17:36:31     35s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1783.68 MB )
[12/04 17:36:31     35s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:31     35s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1783.68 MB )
[12/04 17:36:31     35s] (I)       Usage: 39761 = (19355 H, 20406 V) = (1.26% H, 1.44% V) = (7.587e+04um H, 7.999e+04um V)
[12/04 17:36:31     35s] (I)       Started Add via demand to 2D ( Curr Mem: 1783.68 MB )
[12/04 17:36:31     35s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1b Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1b ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Monotonic routing (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Usage: 39762 = (19356 H, 20406 V) = (1.26% H, 1.44% V) = (7.588e+04um H, 7.999e+04um V)
[12/04 17:36:31     35s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.558670e+05um
[12/04 17:36:31     35s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/04 17:36:31     35s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:31     35s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1c Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1c ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Two level routing ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:31     35s] (I)       Started Two Level Routing ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Usage: 39763 = (19357 H, 20406 V) = (1.26% H, 1.44% V) = (7.588e+04um H, 7.999e+04um V)
[12/04 17:36:31     35s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1d Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1d ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Detoured routing ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Usage: 39764 = (19358 H, 20406 V) = (1.26% H, 1.44% V) = (7.588e+04um H, 7.999e+04um V)
[12/04 17:36:31     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1e Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1e ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Route legalization ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Usage: 39764 = (19358 H, 20406 V) = (1.26% H, 1.44% V) = (7.588e+04um H, 7.999e+04um V)
[12/04 17:36:31     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.558749e+05um
[12/04 17:36:31     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       
[12/04 17:36:31     35s] (I)       ============  Phase 1l Route ============
[12/04 17:36:31     35s] (I)       Started Phase 1l ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Layer assignment (2T) ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Layer assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.21 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Started Clean cong LA ( Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:31     35s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:31     35s] (I)       Layer  2:     711629     17656        34      615027      737093    (45.49%) 
[12/04 17:36:32     35s] (I)       Layer  3:     826071     17379         0      483021      869099    (35.72%) 
[12/04 17:36:32     35s] (I)       Layer  4:     714002     10740         1      612871      739249    (45.33%) 
[12/04 17:36:32     35s] (I)       Layer  5:     720290      4252         0      613081      739039    (45.34%) 
[12/04 17:36:32     35s] (I)       Total:       2971992     50027        35     2324000     3084480    (42.97%) 
[12/04 17:36:32     35s] (I)       
[12/04 17:36:32     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:32     35s] [NR-eGR]                        OverCon            
[12/04 17:36:32     35s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:32     35s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:36:32     35s] [NR-eGR] ----------------------------------------------
[12/04 17:36:32     35s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:32     35s] [NR-eGR]  METAL2  (2)        30( 0.03%)   ( 0.03%) 
[12/04 17:36:32     35s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:32     35s] [NR-eGR]  METAL4  (4)         1( 0.00%)   ( 0.00%) 
[12/04 17:36:32     35s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:32     35s] [NR-eGR] ----------------------------------------------
[12/04 17:36:32     35s] [NR-eGR] Total               31( 0.01%)   ( 0.01%) 
[12/04 17:36:32     35s] [NR-eGR] 
[12/04 17:36:32     35s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.33 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Started Export 3D cong map ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       total 2D Cap : 2973393 = (1547081 H, 1426312 V)
[12/04 17:36:32     35s] (I)       Started Export 2D cong map ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:32     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:32     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 1785.2M
[12/04 17:36:32     35s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.158, REAL:1.081, MEM:1785.2M
[12/04 17:36:32     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:1785.2M
[12/04 17:36:32     35s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:32     35s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:36:32     35s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:32     35s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:36:32     35s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:32     35s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:36:32     35s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:36:32     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.017, MEM:1785.2M
[12/04 17:36:32     35s] Skipped repairing congestion.
[12/04 17:36:32     35s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1785.2M
[12/04 17:36:32     35s] Starting Early Global Route wiring: mem = 1785.2M
[12/04 17:36:32     35s] (I)       ============= Track Assignment ============
[12/04 17:36:32     35s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Started Track Assignment (2T) ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:32     35s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Run Multi-thread track assignment
[12/04 17:36:32     35s] (I)       Finished Track Assignment (2T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Started Export ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Started Export DB wires ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:32     35s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13313
[12/04 17:36:32     35s] [NR-eGR] METAL2  (2V) length: 4.694094e+04um, number of vias: 17298
[12/04 17:36:32     35s] [NR-eGR] METAL3  (3H) length: 6.381676e+04um, number of vias: 3224
[12/04 17:36:32     35s] [NR-eGR] METAL4  (4V) length: 4.126431e+04um, number of vias: 639
[12/04 17:36:32     35s] [NR-eGR] METAL5  (5H) length: 1.674736e+04um, number of vias: 0
[12/04 17:36:32     35s] [NR-eGR] Total length: 1.687694e+05um, number of vias: 34474
[12/04 17:36:32     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:32     35s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/04 17:36:32     35s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:32     35s] (I)       Started Update net boxes ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Started Update timing ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Started Postprocess design ( Curr Mem: 1785.16 MB )
[12/04 17:36:32     35s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1776.16 MB )
[12/04 17:36:32     35s] Early Global Route wiring runtime: 0.15 seconds, mem = 1776.2M
[12/04 17:36:32     35s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.076, REAL:0.151, MEM:1776.2M
[12/04 17:36:32     35s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:36:32     35s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[12/04 17:36:32     35s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:01.3 (0.2), totSession cpu/real = 0:00:35.9/0:02:43.7 (0.2), mem = 1776.2M
[12/04 17:36:32     35s] 
[12/04 17:36:32     35s] =============================================================================================
[12/04 17:36:32     35s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 17:36:32     35s] =============================================================================================
[12/04 17:36:32     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:36:32     35s] ---------------------------------------------------------------------------------------------
[12/04 17:36:32     35s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.2    0.2
[12/04 17:36:32     35s] ---------------------------------------------------------------------------------------------
[12/04 17:36:32     35s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.2    0.2
[12/04 17:36:32     35s] ---------------------------------------------------------------------------------------------
[12/04 17:36:32     35s] 
[12/04 17:36:32     35s]     Congestion Repair done. (took cpu=0:00:00.3 real=0:00:01.3)
[12/04 17:36:32     35s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/04 17:36:32     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1776.2M
[12/04 17:36:32     35s] z: 2, totalTracks: 1
[12/04 17:36:32     35s] z: 4, totalTracks: 1
[12/04 17:36:32     35s] z: 6, totalTracks: 1
[12/04 17:36:32     35s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:36:32     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1776.2M
[12/04 17:36:32     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1776.2M
[12/04 17:36:32     35s] Core basic site is core7T
[12/04 17:36:32     35s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1776.2M
[12/04 17:36:32     35s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.003, MEM:1776.2M
[12/04 17:36:32     35s] Fast DP-INIT is on for default
[12/04 17:36:32     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:32     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.011, MEM:1776.2M
[12/04 17:36:32     35s] OPERPROF:     Starting CMU at level 3, MEM:1776.2M
[12/04 17:36:32     35s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1808.2M
[12/04 17:36:32     35s] 
[12/04 17:36:32     35s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:32     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.019, MEM:1808.2M
[12/04 17:36:32     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1808.2M
[12/04 17:36:32     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1808.2M
[12/04 17:36:32     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.2MB).
[12/04 17:36:32     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.038, MEM:1808.2M
[12/04 17:36:32     35s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:03.3)
[12/04 17:36:32     35s]   Leaving CCOpt scope - extractRC...
[12/04 17:36:32     35s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/04 17:36:32     35s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4419 and nets=6038 using extraction engine 'preRoute' .
[12/04 17:36:32     35s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:36:32     35s] RC Extraction called in multi-corner(2) mode.
[12/04 17:36:32     35s] RCMode: PreRoute
[12/04 17:36:32     35s]       RC Corner Indexes            0       1   
[12/04 17:36:32     35s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:36:32     35s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:32     35s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:32     35s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:32     35s] Shrink Factor                : 1.00000
[12/04 17:36:32     35s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:36:32     35s] Using capacitance table file ...
[12/04 17:36:32     35s] 
[12/04 17:36:32     35s] Trim Metal Layers:
[12/04 17:36:32     35s] LayerId::1 widthSet size::4
[12/04 17:36:32     35s] LayerId::2 widthSet size::4
[12/04 17:36:32     35s] LayerId::3 widthSet size::4
[12/04 17:36:32     35s] LayerId::4 widthSet size::4
[12/04 17:36:32     35s] LayerId::5 widthSet size::4
[12/04 17:36:32     35s] LayerId::6 widthSet size::3
[12/04 17:36:32     35s] Updating RC grid for preRoute extraction ...
[12/04 17:36:32     35s] eee: pegSigSF::1.070000
[12/04 17:36:32     35s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:32     35s] Initializing multi-corner resistance tables ...
[12/04 17:36:32     36s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:32     36s] eee: l::2 avDens::0.048737 usedTrk::1197.472957 availTrk::24570.000000 sigTrk::1197.472957
[12/04 17:36:32     36s] eee: l::3 avDens::0.058791 usedTrk::1629.683677 availTrk::27720.000000 sigTrk::1629.683677
[12/04 17:36:32     36s] eee: l::4 avDens::0.049287 usedTrk::1306.448724 availTrk::26506.894485 sigTrk::1306.448724
[12/04 17:36:32     36s] eee: l::5 avDens::0.040177 usedTrk::555.122705 availTrk::13816.847869 sigTrk::555.122705
[12/04 17:36:32     36s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:32     36s] {RT wc 0 5 5 0}
[12/04 17:36:32     36s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272313 ; uaWl: 1.000000 ; uaWlH: 0.331997 ; aWlH: 0.000000 ; Pmax: 0.858300 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:36:32     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1776.164M)
[12/04 17:36:32     36s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/04 17:36:32     36s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:32     36s]   Not writing Steiner routes to the DB after clustering cong repair call.
[12/04 17:36:32     36s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:32     36s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:32     36s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:32     36s] End AAE Lib Interpolated Model. (MEM=1776.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:32     36s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:32     36s]   Clock DAG stats after clustering cong repair call:
[12/04 17:36:32     36s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]     misc counts      : r=1, pp=0
[12/04 17:36:32     36s]     cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]     cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]     sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]     wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]     wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]     hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]   Clock DAG net violations after clustering cong repair call:
[12/04 17:36:32     36s]     Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:32     36s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/04 17:36:32     36s]     Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]     Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/04 17:36:32     36s]      Bufs: BUFX1: 63 
[12/04 17:36:32     36s]    Logics: pad_in: 1 
[12/04 17:36:32     36s]   Primary reporting skew groups after clustering cong repair call:
[12/04 17:36:32     36s]     skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
[12/04 17:36:32     36s]         min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]         max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]   Skew group summary after clustering cong repair call:
[12/04 17:36:32     36s]     skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
[12/04 17:36:32     36s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:03.5)
[12/04 17:36:32     36s]   Stage::Clustering done. (took cpu=0:00:01.3 real=0:00:04.4)
[12/04 17:36:32     36s]   Stage::DRV Fixing...
[12/04 17:36:32     36s]   Fixing clock tree slew time and max cap violations...
[12/04 17:36:32     36s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:32     36s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/04 17:36:32     36s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]       misc counts      : r=1, pp=0
[12/04 17:36:32     36s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]       wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/04 17:36:32     36s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/04 17:36:32     36s]       Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/04 17:36:32     36s]        Bufs: BUFX1: 63 
[12/04 17:36:32     36s]      Logics: pad_in: 1 
[12/04 17:36:32     36s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:32     36s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:32     36s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/04 17:36:32     36s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:32     36s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/04 17:36:32     36s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]       misc counts      : r=1, pp=0
[12/04 17:36:32     36s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]       wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/04 17:36:32     36s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/04 17:36:32     36s]       Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/04 17:36:32     36s]        Bufs: BUFX1: 63 
[12/04 17:36:32     36s]      Logics: pad_in: 1 
[12/04 17:36:32     36s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
[12/04 17:36:32     36s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
[12/04 17:36:32     36s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:32     36s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:32     36s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:32     36s]   Stage::Insertion Delay Reduction...
[12/04 17:36:32     36s]   Removing unnecessary root buffering...
[12/04 17:36:32     36s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/04 17:36:32     36s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]       misc counts      : r=1, pp=0
[12/04 17:36:32     36s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]       wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/04 17:36:32     36s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/04 17:36:32     36s]       Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/04 17:36:32     36s]        Bufs: BUFX1: 63 
[12/04 17:36:32     36s]      Logics: pad_in: 1 
[12/04 17:36:32     36s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]     Skew group summary after 'Removing unnecessary root buffering':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:32     36s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:32     36s]   Removing unconstrained drivers...
[12/04 17:36:32     36s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/04 17:36:32     36s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]       misc counts      : r=1, pp=0
[12/04 17:36:32     36s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]       wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/04 17:36:32     36s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/04 17:36:32     36s]       Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/04 17:36:32     36s]        Bufs: BUFX1: 63 
[12/04 17:36:32     36s]      Logics: pad_in: 1 
[12/04 17:36:32     36s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]     Skew group summary after 'Removing unconstrained drivers':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:32     36s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:32     36s]   Reducing insertion delay 1...
[12/04 17:36:32     36s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/04 17:36:32     36s]       cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
[12/04 17:36:32     36s]       misc counts      : r=1, pp=0
[12/04 17:36:32     36s]       cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
[12/04 17:36:32     36s]       cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
[12/04 17:36:32     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:32     36s]       wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
[12/04 17:36:32     36s]       wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
[12/04 17:36:32     36s]       hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
[12/04 17:36:32     36s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/04 17:36:32     36s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/04 17:36:32     36s]       Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:32     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:32     36s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/04 17:36:32     36s]        Bufs: BUFX1: 63 
[12/04 17:36:32     36s]      Logics: pad_in: 1 
[12/04 17:36:32     36s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]           min path sink: cpu/datapath/regFile/RAM_reg[3][8]/CLK
[12/04 17:36:32     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:32     36s]     Skew group summary after 'Reducing insertion delay 1':
[12/04 17:36:32     36s]       skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
[12/04 17:36:32     36s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:32     36s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:32     36s]   Removing longest path buffering...
[12/04 17:36:33     36s]     Clock DAG stats after 'Removing longest path buffering':
[12/04 17:36:33     36s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:33     36s]       misc counts      : r=1, pp=0
[12/04 17:36:33     36s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:33     36s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:33     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:33     36s]       wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.517pF, total=0.870pF
[12/04 17:36:33     36s]       wire lengths     : top=0.000um, trunk=2647.655um, leaf=3297.473um, total=5945.127um
[12/04 17:36:33     36s]       hp wire lengths  : top=0.000um, trunk=2306.800um, leaf=2633.680um, total=4940.480um
[12/04 17:36:33     36s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/04 17:36:33     36s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/04 17:36:33     36s]       Trunk : target=0.885ns count=12 avg=0.509ns sd=0.275ns min=0.000ns max=0.879ns {7 <= 0.531ns, 0 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 1 <= 0.885ns}
[12/04 17:36:33     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:33     36s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/04 17:36:33     36s]        Bufs: BUFX1: 59 
[12/04 17:36:33     36s]      Logics: pad_in: 1 
[12/04 17:36:33     36s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/04 17:36:33     36s]       skew_group clk/constraint: insertion delay [min=0.994, max=1.408], skew [0.414 vs 0.221*]
[12/04 17:36:33     36s]           min path sink: cpu/datapath/regFile/RAM_reg[14][0]/CLK
[12/04 17:36:33     36s]           max path sink: cpu/datapath/regFile/RAM_reg[0][5]/CLK
[12/04 17:36:33     36s]     Skew group summary after 'Removing longest path buffering':
[12/04 17:36:33     36s]       skew_group clk/constraint: insertion delay [min=0.994, max=1.408], skew [0.414 vs 0.221*]
[12/04 17:36:33     36s]     Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:33     36s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/04 17:36:33     36s]   Reducing insertion delay 2...
[12/04 17:36:33     36s]     Path optimization required 588 stage delay updates 
[12/04 17:36:33     36s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/04 17:36:33     36s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:33     36s]       misc counts      : r=1, pp=0
[12/04 17:36:33     36s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:33     36s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:33     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:33     36s]       wire capacitance : top=0.000pF, trunk=0.347pF, leaf=0.517pF, total=0.865pF
[12/04 17:36:33     36s]       wire lengths     : top=0.000um, trunk=2616.187um, leaf=3306.808um, total=5922.995um
[12/04 17:36:33     36s]       hp wire lengths  : top=0.000um, trunk=2284.960um, leaf=2641.800um, total=4926.760um
[12/04 17:36:33     36s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/04 17:36:33     36s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/04 17:36:33     36s]       Trunk : target=0.885ns count=12 avg=0.496ns sd=0.260ns min=0.000ns max=0.820ns {7 <= 0.531ns, 0 <= 0.708ns, 4 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:33     36s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:33     36s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/04 17:36:33     36s]        Bufs: BUFX1: 59 
[12/04 17:36:33     36s]      Logics: pad_in: 1 
[12/04 17:36:33     36s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/04 17:36:33     36s]       skew_group clk/constraint: insertion delay [min=0.994, max=1.360, avg=1.213, sd=0.101], skew [0.365 vs 0.221*], 77.2% {1.088, 1.309} (wid=0.036 ws=0.006) (gid=1.326 gs=0.362)
[12/04 17:36:33     36s]           min path sink: cpu/datapath/regFile/RAM_reg[14][0]/CLK
[12/04 17:36:33     36s]           max path sink: cpu/datapath/pcregUnit/q_reg[6]/CLK
[12/04 17:36:33     36s]     Skew group summary after 'Reducing insertion delay 2':
[12/04 17:36:33     36s]       skew_group clk/constraint: insertion delay [min=0.994, max=1.360, avg=1.213, sd=0.101], skew [0.365 vs 0.221*], 77.2% {1.088, 1.309} (wid=0.036 ws=0.006) (gid=1.326 gs=0.362)
[12/04 17:36:33     36s]     Legalizer API calls during this step: 268 succeeded with high effort: 268 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:33     36s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/04 17:36:33     36s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:01.1)
[12/04 17:36:33     36s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.2 real=0:00:05.7)
[12/04 17:36:33     36s]   CCOpt::Phase::Implementation...
[12/04 17:36:33     36s]   Stage::Reducing Power...
[12/04 17:36:33     36s]   Improving clock tree routing...
[12/04 17:36:33     36s]     Iteration 1...
[12/04 17:36:33     36s]     Iteration 1 done.
[12/04 17:36:33     36s]     Clock DAG stats after 'Improving clock tree routing':
[12/04 17:36:33     36s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:33     36s]       misc counts      : r=1, pp=0
[12/04 17:36:33     36s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     36s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     36s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     36s]       wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.517pF, total=0.862pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2604.552um, leaf=3306.808um, total=5911.360um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2283.840um, leaf=2641.800um, total=4925.640um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.492ns sd=0.257ns min=0.000ns max=0.820ns {7 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
[12/04 17:36:34     37s]           min path sink: cpu/datapath/regFile/RAM_reg[14][0]/CLK
[12/04 17:36:34     37s]           max path sink: cpu/datapath/pcregUnit/q_reg[6]/CLK
[12/04 17:36:34     37s]     Skew group summary after 'Improving clock tree routing':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
[12/04 17:36:34     37s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:34     37s]   Reducing clock tree power 1...
[12/04 17:36:34     37s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/04 17:36:34     37s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:34     37s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     100% 
[12/04 17:36:34     37s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/04 17:36:34     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]       misc counts      : r=1, pp=0
[12/04 17:36:34     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]       wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.517pF, total=0.862pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2604.552um, leaf=3306.808um, total=5911.360um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2283.840um, leaf=2641.800um, total=4925.640um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.492ns sd=0.257ns min=0.000ns max=0.820ns {7 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
[12/04 17:36:34     37s]           min path sink: cpu/datapath/regFile/RAM_reg[14][0]/CLK
[12/04 17:36:34     37s]           max path sink: cpu/datapath/pcregUnit/q_reg[6]/CLK
[12/04 17:36:34     37s]     Skew group summary after 'Reducing clock tree power 1':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
[12/04 17:36:34     37s]     Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:34     37s]   Reducing clock tree power 2...
[12/04 17:36:34     37s]     Path optimization required 264 stage delay updates 
[12/04 17:36:34     37s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/04 17:36:34     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]       misc counts      : r=1, pp=0
[12/04 17:36:34     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:34     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:34     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:34     37s]     Skew group summary after 'Reducing clock tree power 2':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:34     37s]     Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/04 17:36:34     37s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.5)
[12/04 17:36:34     37s]   Stage::Balancing...
[12/04 17:36:34     37s]   Approximately balancing fragments step...
[12/04 17:36:34     37s]     Resolve constraints - Approximately balancing fragments...
[12/04 17:36:34     37s]     Resolving skew group constraints...
[12/04 17:36:34     37s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/04 17:36:34     37s]     Resolving skew group constraints done.
[12/04 17:36:34     37s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/04 17:36:34     37s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/04 17:36:34     37s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     Approximately balancing fragments...
[12/04 17:36:34     37s]       Moving gates to improve sub-tree skew...
[12/04 17:36:34     37s]         Tried: 62 Succeeded: 0
[12/04 17:36:34     37s]         Topology Tried: 0 Succeeded: 0
[12/04 17:36:34     37s]         0 Succeeded with SS ratio
[12/04 17:36:34     37s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/04 17:36:34     37s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/04 17:36:34     37s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/04 17:36:34     37s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]           misc counts      : r=1, pp=0
[12/04 17:36:34     37s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]           wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]           wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]           hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/04 17:36:34     37s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/04 17:36:34     37s]           Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]           Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/04 17:36:34     37s]            Bufs: BUFX1: 59 
[12/04 17:36:34     37s]          Logics: pad_in: 1 
[12/04 17:36:34     37s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:34     37s]       Approximately balancing fragments bottom up...
[12/04 17:36:34     37s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:34     37s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/04 17:36:34     37s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]           misc counts      : r=1, pp=0
[12/04 17:36:34     37s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]           wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]           wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]           hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/04 17:36:34     37s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/04 17:36:34     37s]           Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]           Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/04 17:36:34     37s]            Bufs: BUFX1: 59 
[12/04 17:36:34     37s]          Logics: pad_in: 1 
[12/04 17:36:34     37s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:34     37s]       Approximately balancing fragments, wire and cell delays...
[12/04 17:36:34     37s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/04 17:36:34     37s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/04 17:36:34     37s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]           misc counts      : r=1, pp=0
[12/04 17:36:34     37s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]           wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]           wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]           hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/04 17:36:34     37s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/04 17:36:34     37s]           Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]           Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/04 17:36:34     37s]            Bufs: BUFX1: 59 
[12/04 17:36:34     37s]          Logics: pad_in: 1 
[12/04 17:36:34     37s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/04 17:36:34     37s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     Approximately balancing fragments done.
[12/04 17:36:34     37s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/04 17:36:34     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]       misc counts      : r=1, pp=0
[12/04 17:36:34     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.3)
[12/04 17:36:34     37s]   Clock DAG stats after Approximately balancing fragments:
[12/04 17:36:34     37s]     cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]     misc counts      : r=1, pp=0
[12/04 17:36:34     37s]     cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]     cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]     sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]     wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]     wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]     hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]   Clock DAG net violations after Approximately balancing fragments: none
[12/04 17:36:34     37s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/04 17:36:34     37s]     Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]     Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/04 17:36:34     37s]      Bufs: BUFX1: 59 
[12/04 17:36:34     37s]    Logics: pad_in: 1 
[12/04 17:36:34     37s]   Primary reporting skew groups after Approximately balancing fragments:
[12/04 17:36:34     37s]     skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]         min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:34     37s]         max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:34     37s]   Skew group summary after Approximately balancing fragments:
[12/04 17:36:34     37s]     skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]   Improving fragments clock skew...
[12/04 17:36:34     37s]     Clock DAG stats after 'Improving fragments clock skew':
[12/04 17:36:34     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]       misc counts      : r=1, pp=0
[12/04 17:36:34     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:34     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:34     37s]     Skew group summary after 'Improving fragments clock skew':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:34     37s]   Approximately balancing step...
[12/04 17:36:34     37s]     Resolve constraints - Approximately balancing...
[12/04 17:36:34     37s]     Resolving skew group constraints...
[12/04 17:36:34     37s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/04 17:36:34     37s]     Resolving skew group constraints done.
[12/04 17:36:34     37s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     Approximately balancing...
[12/04 17:36:34     37s]       Approximately balancing, wire and cell delays...
[12/04 17:36:34     37s]       Approximately balancing, wire and cell delays, iteration 1...
[12/04 17:36:34     37s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/04 17:36:34     37s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]           misc counts      : r=1, pp=0
[12/04 17:36:34     37s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]           wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]           wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]           hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/04 17:36:34     37s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/04 17:36:34     37s]           Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]           Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/04 17:36:34     37s]            Bufs: BUFX1: 59 
[12/04 17:36:34     37s]          Logics: pad_in: 1 
[12/04 17:36:34     37s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/04 17:36:34     37s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:34     37s]     Approximately balancing done.
[12/04 17:36:34     37s]     Clock DAG stats after 'Approximately balancing step':
[12/04 17:36:34     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:34     37s]       misc counts      : r=1, pp=0
[12/04 17:36:34     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:34     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:34     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:34     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:34     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:34     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:34     37s]     Clock DAG net violations after 'Approximately balancing step': none
[12/04 17:36:34     37s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/04 17:36:34     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:34     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:34     37s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/04 17:36:34     37s]        Bufs: BUFX1: 59 
[12/04 17:36:34     37s]      Logics: pad_in: 1 
[12/04 17:36:34     37s]     Primary reporting skew groups after 'Approximately balancing step':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:34     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:34     37s]     Skew group summary after 'Approximately balancing step':
[12/04 17:36:34     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:34     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:34     37s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:34     37s]   Fixing clock tree overload...
[12/04 17:36:34     37s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:35     37s]     Clock DAG stats after 'Fixing clock tree overload':
[12/04 17:36:35     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:35     37s]       misc counts      : r=1, pp=0
[12/04 17:36:35     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:35     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:35     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:35     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:35     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:35     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:35     37s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/04 17:36:35     37s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/04 17:36:35     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:35     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:35     37s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/04 17:36:35     37s]        Bufs: BUFX1: 59 
[12/04 17:36:35     37s]      Logics: pad_in: 1 
[12/04 17:36:35     37s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:35     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:35     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:35     37s]     Skew group summary after 'Fixing clock tree overload':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:35     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:35     37s]   Approximately balancing paths...
[12/04 17:36:35     37s]     Added 0 buffers.
[12/04 17:36:35     37s]     Clock DAG stats after 'Approximately balancing paths':
[12/04 17:36:35     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:35     37s]       misc counts      : r=1, pp=0
[12/04 17:36:35     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:35     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:35     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:35     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:35     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:35     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:35     37s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/04 17:36:35     37s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/04 17:36:35     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:35     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:35     37s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/04 17:36:35     37s]        Bufs: BUFX1: 59 
[12/04 17:36:35     37s]      Logics: pad_in: 1 
[12/04 17:36:35     37s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:35     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:35     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:35     37s]     Skew group summary after 'Approximately balancing paths':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:35     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:35     37s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.7)
[12/04 17:36:35     37s]   Stage::Polishing...
[12/04 17:36:35     37s]   Merging balancing drivers for power...
[12/04 17:36:35     37s]     Tried: 62 Succeeded: 0
[12/04 17:36:35     37s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:35     37s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:35     37s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:35     37s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     37s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/04 17:36:35     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:35     37s]       misc counts      : r=1, pp=0
[12/04 17:36:35     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:35     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:35     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:35     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:35     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:35     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:35     37s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/04 17:36:35     37s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/04 17:36:35     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:35     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:35     37s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/04 17:36:35     37s]        Bufs: BUFX1: 59 
[12/04 17:36:35     37s]      Logics: pad_in: 1 
[12/04 17:36:35     37s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:35     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:35     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:35     37s]     Skew group summary after 'Merging balancing drivers for power':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
[12/04 17:36:35     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:35     37s]   Improving clock skew...
[12/04 17:36:35     37s]     Clock DAG stats after 'Improving clock skew':
[12/04 17:36:35     37s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:35     37s]       misc counts      : r=1, pp=0
[12/04 17:36:35     37s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:35     37s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:35     37s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:35     37s]       wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
[12/04 17:36:35     37s]       wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
[12/04 17:36:35     37s]       hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
[12/04 17:36:35     37s]     Clock DAG net violations after 'Improving clock skew': none
[12/04 17:36:35     37s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/04 17:36:35     37s]       Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:35     37s]       Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:35     37s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/04 17:36:35     37s]        Bufs: BUFX1: 59 
[12/04 17:36:35     37s]      Logics: pad_in: 1 
[12/04 17:36:35     37s]     Primary reporting skew groups after 'Improving clock skew':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:35     37s]           min path sink: cpu/datapath/regFile/RAM_reg[9][1]/CLK
[12/04 17:36:35     37s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:35     37s]     Skew group summary after 'Improving clock skew':
[12/04 17:36:35     37s]       skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
[12/04 17:36:35     37s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     37s]   Moving gates to reduce wire capacitance...
[12/04 17:36:35     37s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/04 17:36:35     37s]     Iteration 1...
[12/04 17:36:35     37s]       Artificially removing short and long paths...
[12/04 17:36:35     37s]         For skew_group clk/constraint target band (1.142, 1.361)
[12/04 17:36:35     37s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     37s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/04 17:36:35     37s]         Legalizing clock trees...
[12/04 17:36:35     37s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:35     37s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     37s]         Legalizer API calls during this step: 397 succeeded with high effort: 397 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     37s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/04 17:36:35     37s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/04 17:36:35     37s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/04 17:36:35     38s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:35     38s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:35     38s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:35     38s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     38s]         100% 
[12/04 17:36:35     38s]         Legalizer API calls during this step: 826 succeeded with high effort: 826 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     38s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.3)
[12/04 17:36:35     38s]     Iteration 1 done.
[12/04 17:36:35     38s]     Iteration 2...
[12/04 17:36:35     38s]       Artificially removing short and long paths...
[12/04 17:36:35     38s]         For skew_group clk/constraint target band (1.139, 1.348)
[12/04 17:36:35     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     38s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     38s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/04 17:36:35     38s]         Legalizing clock trees...
[12/04 17:36:35     38s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:35     38s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:35     38s]         Legalizer API calls during this step: 356 succeeded with high effort: 356 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:35     38s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:35     38s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/04 17:36:35     38s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/04 17:36:36     38s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:36     38s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:36     38s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:36     38s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]         100% 
[12/04 17:36:36     38s]         Legalizer API calls during this step: 826 succeeded with high effort: 826 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.3)
[12/04 17:36:36     38s]     Iteration 2 done.
[12/04 17:36:36     38s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/04 17:36:36     38s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/04 17:36:36     38s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:36     38s]       misc counts      : r=1, pp=0
[12/04 17:36:36     38s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:36     38s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:36     38s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:36     38s]       wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
[12/04 17:36:36     38s]       wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
[12/04 17:36:36     38s]       hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
[12/04 17:36:36     38s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/04 17:36:36     38s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/04 17:36:36     38s]       Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:36     38s]       Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:36     38s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/04 17:36:36     38s]        Bufs: BUFX1: 59 
[12/04 17:36:36     38s]      Logics: pad_in: 1 
[12/04 17:36:36     38s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]           min path sink: cpu/datapath/regFile/RAM_reg[1][5]/CLK
[12/04 17:36:36     38s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:36     38s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]     Legalizer API calls during this step: 2405 succeeded with high effort: 2405 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.3 real=0:00:01.0)
[12/04 17:36:36     38s]   Reducing clock tree power 3...
[12/04 17:36:36     38s]     Artificially removing short and long paths...
[12/04 17:36:36     38s]       For skew_group clk/constraint target band (1.139, 1.341)
[12/04 17:36:36     38s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]     Initial gate capacitance is (rise=2.167pF fall=2.123pF).
[12/04 17:36:36     38s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/04 17:36:36     38s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:36     38s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]     100% 
[12/04 17:36:36     38s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/04 17:36:36     38s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:36     38s]       misc counts      : r=1, pp=0
[12/04 17:36:36     38s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:36     38s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:36     38s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:36     38s]       wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
[12/04 17:36:36     38s]       wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
[12/04 17:36:36     38s]       hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
[12/04 17:36:36     38s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/04 17:36:36     38s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/04 17:36:36     38s]       Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:36     38s]       Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:36     38s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/04 17:36:36     38s]        Bufs: BUFX1: 59 
[12/04 17:36:36     38s]      Logics: pad_in: 1 
[12/04 17:36:36     38s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]           min path sink: cpu/datapath/regFile/RAM_reg[1][5]/CLK
[12/04 17:36:36     38s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:36     38s]     Skew group summary after 'Reducing clock tree power 3':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]     Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:36     38s]   Improving insertion delay...
[12/04 17:36:36     38s]     Clock DAG stats after 'Improving insertion delay':
[12/04 17:36:36     38s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:36     38s]       misc counts      : r=1, pp=0
[12/04 17:36:36     38s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:36     38s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:36     38s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:36     38s]       wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
[12/04 17:36:36     38s]       wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
[12/04 17:36:36     38s]       hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
[12/04 17:36:36     38s]     Clock DAG net violations after 'Improving insertion delay': none
[12/04 17:36:36     38s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/04 17:36:36     38s]       Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:36     38s]       Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
[12/04 17:36:36     38s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/04 17:36:36     38s]        Bufs: BUFX1: 59 
[12/04 17:36:36     38s]      Logics: pad_in: 1 
[12/04 17:36:36     38s]     Primary reporting skew groups after 'Improving insertion delay':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]           min path sink: cpu/datapath/regFile/RAM_reg[1][5]/CLK
[12/04 17:36:36     38s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:36     38s]     Skew group summary after 'Improving insertion delay':
[12/04 17:36:36     38s]       skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
[12/04 17:36:36     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]   Wire Opt OverFix...
[12/04 17:36:36     38s]     Wire Reduction extra effort...
[12/04 17:36:36     38s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/04 17:36:36     38s]       Artificially removing short and long paths...
[12/04 17:36:36     38s]         For skew_group clk/constraint target band (1.139, 1.341)
[12/04 17:36:36     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]       Global shorten wires A0...
[12/04 17:36:36     38s]         Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     38s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     38s]       Move For Wirelength - core...
[12/04 17:36:36     38s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=10, computed=49, moveTooSmall=133, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=142, accepted=8
[12/04 17:36:36     38s]         Max accepted move=17.360um, total accepted move=76.720um, average move=9.590um
[12/04 17:36:36     39s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=11, computed=48, moveTooSmall=140, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=147, accepted=2
[12/04 17:36:36     39s]         Max accepted move=10.640um, total accepted move=16.240um, average move=8.120um
[12/04 17:36:36     39s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=11, computed=48, moveTooSmall=135, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=145, accepted=0
[12/04 17:36:36     39s]         Max accepted move=0.000um, total accepted move=0.000um
[12/04 17:36:36     39s]         Legalizer API calls during this step: 519 succeeded with high effort: 519 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     39s]       Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/04 17:36:36     39s]       Global shorten wires A1...
[12/04 17:36:36     39s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     39s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     39s]       Move For Wirelength - core...
[12/04 17:36:36     39s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=52, computed=7, moveTooSmall=80, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=8, accepted=0
[12/04 17:36:36     39s]         Max accepted move=0.000um, total accepted move=0.000um
[12/04 17:36:36     39s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     39s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:36     39s]       Global shorten wires B...
[12/04 17:36:36     39s]         Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:36     39s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:36     39s]       Move For Wirelength - branch...
[12/04 17:36:37     39s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=0, computed=59, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=64, accepted=3
[12/04 17:36:37     39s]         Max accepted move=1.680um, total accepted move=3.920um, average move=1.306um
[12/04 17:36:37     39s]         Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=56, computed=3, moveTooSmall=0, resolved=0, predictFail=87, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[12/04 17:36:37     39s]         Max accepted move=0.000um, total accepted move=0.000um
[12/04 17:36:37     39s]         Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:37     39s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:37     39s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/04 17:36:37     39s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/04 17:36:37     39s]         cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:37     39s]         misc counts      : r=1, pp=0
[12/04 17:36:37     39s]         cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:37     39s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:37     39s]         sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:37     39s]         wire capacitance : top=0.000pF, trunk=0.346pF, leaf=0.503pF, total=0.849pF
[12/04 17:36:37     39s]         wire lengths     : top=0.000um, trunk=2673.102um, leaf=3227.257um, total=5900.359um
[12/04 17:36:37     39s]         hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:37     39s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/04 17:36:37     39s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/04 17:36:37     39s]         Trunk : target=0.885ns count=12 avg=0.506ns sd=0.230ns min=0.000ns max=0.807ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:37     39s]         Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.092ns min=0.402ns max=0.875ns {2 <= 0.531ns, 20 <= 0.708ns, 20 <= 0.796ns, 1 <= 0.841ns, 6 <= 0.885ns}
[12/04 17:36:37     39s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/04 17:36:37     39s]          Bufs: BUFX1: 59 
[12/04 17:36:37     39s]        Logics: pad_in: 1 
[12/04 17:36:37     39s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/04 17:36:37     39s]         skew_group clk/constraint: insertion delay [min=1.139, max=1.340, avg=1.202, sd=0.054], skew [0.201 vs 0.221], 100% {1.139, 1.340} (wid=0.034 ws=0.007) (gid=1.306 gs=0.200)
[12/04 17:36:37     39s]             min path sink: cpu/datapath/regFile/RAM_reg[8][9]/CLK
[12/04 17:36:37     39s]             max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:37     39s]       Skew group summary after 'Wire Reduction extra effort':
[12/04 17:36:37     39s]         skew_group clk/constraint: insertion delay [min=1.139, max=1.340, avg=1.202, sd=0.054], skew [0.201 vs 0.221], 100% {1.139, 1.340} (wid=0.034 ws=0.007) (gid=1.306 gs=0.200)
[12/04 17:36:37     39s]       Legalizer API calls during this step: 969 succeeded with high effort: 969 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:37     39s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.6)
[12/04 17:36:37     39s]     Optimizing orientation...
[12/04 17:36:37     39s]     FlipOpt...
[12/04 17:36:37     39s]     Disconnecting clock tree from netlist...
[12/04 17:36:37     39s]     Disconnecting clock tree from netlist done.
[12/04 17:36:37     39s]     Performing Single Threaded FlipOpt
[12/04 17:36:37     39s]     Optimizing orientation on clock cells...
[12/04 17:36:37     39s]       Orientation Wirelength Optimization: Attempted = 62 , Succeeded = 11 , Constraints Broken = 48 , CannotMove = 3 , Illegal = 0 , Other = 0
[12/04 17:36:37     39s]     Optimizing orientation on clock cells done.
[12/04 17:36:37     39s]     Resynthesising clock tree into netlist...
[12/04 17:36:37     39s]       Reset timing graph...
[12/04 17:36:37     39s] Ignoring AAE DB Resetting ...
[12/04 17:36:37     39s]       Reset timing graph done.
[12/04 17:36:37     39s]     Resynthesising clock tree into netlist done.
[12/04 17:36:37     39s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:37     39s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:37     39s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:37     39s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:37     39s] End AAE Lib Interpolated Model. (MEM=1858.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:37     39s]     Clock DAG stats after 'Wire Opt OverFix':
[12/04 17:36:37     39s]       cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:37     39s]       misc counts      : r=1, pp=0
[12/04 17:36:37     39s]       cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:37     39s]       cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:37     39s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:37     39s]       wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.503pF, total=0.846pF
[12/04 17:36:37     39s]       wire lengths     : top=0.000um, trunk=2652.632um, leaf=3221.602um, total=5874.234um
[12/04 17:36:37     39s]       hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:37     39s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/04 17:36:37     39s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/04 17:36:37     39s]       Trunk : target=0.885ns count=12 avg=0.503ns sd=0.229ns min=0.000ns max=0.805ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:37     39s]       Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.092ns min=0.402ns max=0.875ns {2 <= 0.531ns, 20 <= 0.708ns, 20 <= 0.796ns, 1 <= 0.841ns, 6 <= 0.885ns}
[12/04 17:36:37     39s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/04 17:36:37     39s]        Bufs: BUFX1: 59 
[12/04 17:36:37     39s]      Logics: pad_in: 1 
[12/04 17:36:37     39s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/04 17:36:37     39s]       skew_group clk/constraint: insertion delay [min=1.135, max=1.338, avg=1.200, sd=0.054], skew [0.203 vs 0.221], 100% {1.135, 1.338} (wid=0.034 ws=0.007) (gid=1.304 gs=0.200)
[12/04 17:36:37     39s]           min path sink: cpu/datapath/regFile/RAM_reg[5][4]/CLK
[12/04 17:36:37     39s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:37     39s]     Skew group summary after 'Wire Opt OverFix':
[12/04 17:36:37     39s]       skew_group clk/constraint: insertion delay [min=1.135, max=1.338, avg=1.200, sd=0.054], skew [0.203 vs 0.221], 100% {1.135, 1.338} (wid=0.034 ws=0.007) (gid=1.304 gs=0.200)
[12/04 17:36:37     39s]     Legalizer API calls during this step: 969 succeeded with high effort: 969 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:37     39s]   Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/04 17:36:37     39s]   Total capacitance is (rise=3.013pF fall=2.970pF), of which (rise=0.846pF fall=0.846pF) is wire, and (rise=2.167pF fall=2.123pF) is gate.
[12/04 17:36:37     39s]   Stage::Polishing done. (took cpu=0:00:02.0 real=0:00:02.1)
[12/04 17:36:37     39s]   Stage::Updating netlist...
[12/04 17:36:37     39s]   Reset timing graph...
[12/04 17:36:37     39s] Ignoring AAE DB Resetting ...
[12/04 17:36:37     39s]   Reset timing graph done.
[12/04 17:36:37     39s]   Setting non-default rules before calling refine place.
[12/04 17:36:37     39s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:37     39s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:37     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1858.6M
[12/04 17:36:37     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.009, MEM:1777.6M
[12/04 17:36:37     39s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:37     39s]   Leaving CCOpt scope - ClockRefiner...
[12/04 17:36:37     39s]   Assigned high priority to 59 instances.
[12/04 17:36:37     39s]   Performing Clock Only Refine Place.
[12/04 17:36:37     39s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/04 17:36:37     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1777.6M
[12/04 17:36:37     39s] z: 2, totalTracks: 1
[12/04 17:36:37     39s] z: 4, totalTracks: 1
[12/04 17:36:37     39s] z: 6, totalTracks: 1
[12/04 17:36:37     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:37     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1777.6M
[12/04 17:36:37     39s] Info: 60 insts are soft-fixed.
[12/04 17:36:37     39s] OPERPROF:       Starting CMU at level 4, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1809.6M
[12/04 17:36:37     39s] 
[12/04 17:36:37     39s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:37     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.017, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:1777.6M
[12/04 17:36:37     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1777.6MB).
[12/04 17:36:37     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.040, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.042, MEM:1777.6M
[12/04 17:36:37     39s] TDRefine: refinePlace mode is spiral
[12/04 17:36:37     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3946083.3
[12/04 17:36:37     39s] OPERPROF: Starting RefinePlace at level 1, MEM:1777.6M
[12/04 17:36:37     39s] *** Starting refinePlace (0:00:39.4 mem=1777.6M) ***
[12/04 17:36:37     39s] Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
[12/04 17:36:37     39s] Info: 60 insts are soft-fixed.
[12/04 17:36:37     39s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:37     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:37     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1777.6M
[12/04 17:36:37     39s] Starting refinePlace ...
[12/04 17:36:37     39s] One DDP V2 for no tweak run.
[12/04 17:36:37     39s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:37     39s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.6MB
[12/04 17:36:37     39s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:37     39s]   maximum (X+Y) =         0.00 um
[12/04 17:36:37     39s]   mean    (X+Y) =         0.00 um
[12/04 17:36:37     39s] Summary Report:
[12/04 17:36:37     39s] Instances move: 0 (out of 4357 movable)
[12/04 17:36:37     39s] Instances flipped: 0
[12/04 17:36:37     39s] Mean displacement: 0.00 um
[12/04 17:36:37     39s] Max displacement: 0.00 um 
[12/04 17:36:37     39s] Total instances moved : 0
[12/04 17:36:37     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.003, REAL:0.025, MEM:1777.6M
[12/04 17:36:37     39s] Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
[12/04 17:36:37     39s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.6MB
[12/04 17:36:37     39s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1777.6MB) @(0:00:39.4 - 0:00:39.5).
[12/04 17:36:37     39s] *** Finished refinePlace (0:00:39.5 mem=1777.6M) ***
[12/04 17:36:37     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3946083.3
[12/04 17:36:37     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.053, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1777.6M
[12/04 17:36:37     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.008, MEM:1777.6M
[12/04 17:36:37     39s]   ClockRefiner summary
[12/04 17:36:37     39s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 393).
[12/04 17:36:37     39s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 60).
[12/04 17:36:37     39s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 333).
[12/04 17:36:37     39s]   Revert refine place priority changes on 0 instances.
[12/04 17:36:37     39s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:37     39s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:37     39s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.5 real=0:00:03.4)
[12/04 17:36:37     39s]   CCOpt::Phase::eGRPC...
[12/04 17:36:37     39s]   eGR Post Conditioning loop iteration 0...
[12/04 17:36:37     39s]     Clock implementation routing...
[12/04 17:36:37     39s]       Leaving CCOpt scope - Routing Tools...
[12/04 17:36:37     39s] Net route status summary:
[12/04 17:36:37     39s]   Clock:        61 (unrouted=61, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:37     39s]   Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:37     39s]       Routing using eGR only...
[12/04 17:36:37     39s]         Early Global Route - eGR only step...
[12/04 17:36:37     39s] (ccopt eGR): There are 61 nets for routing of which 60 have one or more fixed wires.
[12/04 17:36:37     39s] (ccopt eGR): Start to route 61 all nets
[12/04 17:36:37     39s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Import and model ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Create place DB ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Import place data ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read instances and placement ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read nets ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Create route DB ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       == Non-default Options ==
[12/04 17:36:37     39s] (I)       Clean congestion better                            : true
[12/04 17:36:37     39s] (I)       Estimate vias on DPT layer                         : true
[12/04 17:36:37     39s] (I)       Clean congestion layer assignment rounds           : 3
[12/04 17:36:37     39s] (I)       Layer constraints as soft constraints              : true
[12/04 17:36:37     39s] (I)       Soft top layer                                     : true
[12/04 17:36:37     39s] (I)       Skip prospective layer relax nets                  : true
[12/04 17:36:37     39s] (I)       Better NDR handling                                : true
[12/04 17:36:37     39s] (I)       Improved NDR modeling in LA                        : true
[12/04 17:36:37     39s] (I)       Routing cost fix for NDR handling                  : true
[12/04 17:36:37     39s] (I)       Update initial WL after Phase 1a                   : true
[12/04 17:36:37     39s] (I)       Block tracks for preroutes                         : true
[12/04 17:36:37     39s] (I)       Assign IRoute by net group key                     : true
[12/04 17:36:37     39s] (I)       Block unroutable channels                          : true
[12/04 17:36:37     39s] (I)       Block unroutable channel fix                       : true
[12/04 17:36:37     39s] (I)       Block unroutable channels 3D                       : true
[12/04 17:36:37     39s] (I)       Bound layer relaxed segment wl                     : true
[12/04 17:36:37     39s] (I)       Bound layer relaxed segment wl fix                 : true
[12/04 17:36:37     39s] (I)       Blocked pin reach length threshold                 : 2
[12/04 17:36:37     39s] (I)       Check blockage within NDR space in TA              : true
[12/04 17:36:37     39s] (I)       Skip must join for term with via pillar            : true
[12/04 17:36:37     39s] (I)       Model find APA for IO pin                          : true
[12/04 17:36:37     39s] (I)       On pin location for off pin term                   : true
[12/04 17:36:37     39s] (I)       Handle EOL spacing                                 : true
[12/04 17:36:37     39s] (I)       Merge PG vias by gap                               : true
[12/04 17:36:37     39s] (I)       Maximum routing layer                              : 5
[12/04 17:36:37     39s] (I)       Route selected nets only                           : true
[12/04 17:36:37     39s] (I)       Refine MST                                         : true
[12/04 17:36:37     39s] (I)       Honor PRL                                          : true
[12/04 17:36:37     39s] (I)       Strong congestion aware                            : true
[12/04 17:36:37     39s] (I)       Improved initial location for IRoutes              : true
[12/04 17:36:37     39s] (I)       Multi panel TA                                     : true
[12/04 17:36:37     39s] (I)       Penalize wire overlap                              : true
[12/04 17:36:37     39s] (I)       Expand small instance blockage                     : true
[12/04 17:36:37     39s] (I)       Reduce via in TA                                   : true
[12/04 17:36:37     39s] (I)       SS-aware routing                                   : true
[12/04 17:36:37     39s] (I)       Improve tree edge sharing                          : true
[12/04 17:36:37     39s] (I)       Improve 2D via estimation                          : true
[12/04 17:36:37     39s] (I)       Refine Steiner tree                                : true
[12/04 17:36:37     39s] (I)       Build spine tree                                   : true
[12/04 17:36:37     39s] (I)       Model pass through capacity                        : true
[12/04 17:36:37     39s] (I)       Extend blockages by a half GCell                   : true
[12/04 17:36:37     39s] (I)       Consider pin shapes                                : true
[12/04 17:36:37     39s] (I)       Consider pin shapes for all nodes                  : true
[12/04 17:36:37     39s] (I)       Consider NR APA                                    : true
[12/04 17:36:37     39s] (I)       Consider IO pin shape                              : true
[12/04 17:36:37     39s] (I)       Fix pin connection bug                             : true
[12/04 17:36:37     39s] (I)       Consider layer RC for local wires                  : true
[12/04 17:36:37     39s] (I)       LA-aware pin escape length                         : 2
[12/04 17:36:37     39s] (I)       Connect multiple ports                             : true
[12/04 17:36:37     39s] (I)       Split for must join                                : true
[12/04 17:36:37     39s] (I)       Number of threads                                  : 2
[12/04 17:36:37     39s] (I)       Routing effort level                               : 10000
[12/04 17:36:37     39s] (I)       Special modeling for N7                            : 0
[12/04 17:36:37     39s] (I)       Special modeling for N6                            : 0
[12/04 17:36:37     39s] (I)       Special modeling for N2                            : 0
[12/04 17:36:37     39s] (I)       Special modeling for N3 v9                         : 0
[12/04 17:36:37     39s] (I)       Special modeling for N5 v6                         : 0
[12/04 17:36:37     39s] (I)       Special modeling for N5PPv2                        : 0
[12/04 17:36:37     39s] (I)       Special settings for S3                            : 0
[12/04 17:36:37     39s] (I)       Special settings for S4                            : 0
[12/04 17:36:37     39s] (I)       Special settings for S5 v2                         : 0
[12/04 17:36:37     39s] (I)       Special settings for S7                            : 0
[12/04 17:36:37     39s] (I)       Special settings for S8 v6                         : 0
[12/04 17:36:37     39s] (I)       Prefer layer length threshold                      : 8
[12/04 17:36:37     39s] (I)       Overflow penalty cost                              : 10
[12/04 17:36:37     39s] (I)       A-star cost                                        : 0.300000
[12/04 17:36:37     39s] (I)       Misalignment cost                                  : 10.000000
[12/04 17:36:37     39s] (I)       Threshold for short IRoute                         : 6
[12/04 17:36:37     39s] (I)       Via cost during post routing                       : 1.000000
[12/04 17:36:37     39s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/04 17:36:37     39s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:36:37     39s] (I)       Scenic ratio bound                                 : 3.000000
[12/04 17:36:37     39s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/04 17:36:37     39s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/04 17:36:37     39s] (I)       PG-aware similar topology routing                  : true
[12/04 17:36:37     39s] (I)       Maze routing via cost fix                          : true
[12/04 17:36:37     39s] (I)       Apply PRL on PG terms                              : true
[12/04 17:36:37     39s] (I)       Apply PRL on obs objects                           : true
[12/04 17:36:37     39s] (I)       Handle range-type spacing rules                    : true
[12/04 17:36:37     39s] (I)       PG gap threshold multiplier                        : 10.000000
[12/04 17:36:37     39s] (I)       Parallel spacing query fix                         : true
[12/04 17:36:37     39s] (I)       Force source to root IR                            : true
[12/04 17:36:37     39s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/04 17:36:37     39s] (I)       Do not relax to DPT layer                          : true
[12/04 17:36:37     39s] (I)       No DPT in post routing                             : true
[12/04 17:36:37     39s] (I)       Modeling PG via merging fix                        : true
[12/04 17:36:37     39s] (I)       Shield aware TA                                    : true
[12/04 17:36:37     39s] (I)       Strong shield aware TA                             : true
[12/04 17:36:37     39s] (I)       Overflow calculation fix in LA                     : true
[12/04 17:36:37     39s] (I)       Post routing fix                                   : true
[12/04 17:36:37     39s] (I)       Strong post routing                                : true
[12/04 17:36:37     39s] (I)       NDR via pillar fix                                 : true
[12/04 17:36:37     39s] (I)       Violation on path threshold                        : 1
[12/04 17:36:37     39s] (I)       Pass through capacity modeling                     : true
[12/04 17:36:37     39s] (I)       Select the non-relaxed segments in post routing stage : true
[12/04 17:36:37     39s] (I)       Select term pin box for io pin                     : true
[12/04 17:36:37     39s] (I)       Penalize NDR sharing                               : true
[12/04 17:36:37     39s] (I)       Keep fixed segments                                : true
[12/04 17:36:37     39s] (I)       Reorder net groups by key                          : true
[12/04 17:36:37     39s] (I)       Increase net scenic ratio                          : true
[12/04 17:36:37     39s] (I)       Method to set GCell size                           : row
[12/04 17:36:37     39s] (I)       Connect multiple ports and must join fix           : true
[12/04 17:36:37     39s] (I)       Avoid high resistance layers                       : true
[12/04 17:36:37     39s] (I)       Fix unreachable term connection                    : true
[12/04 17:36:37     39s] (I)       Model find APA for IO pin fix                      : true
[12/04 17:36:37     39s] (I)       Avoid connecting non-metal layers                  : true
[12/04 17:36:37     39s] (I)       Use track pitch for NDR                            : true
[12/04 17:36:37     39s] (I)       Top layer relaxation fix                           : true
[12/04 17:36:37     39s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:37     39s] (I)       Started Import route data (2T) ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       ============== Pin Summary ==============
[12/04 17:36:37     39s] (I)       +-------+--------+---------+------------+
[12/04 17:36:37     39s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:37     39s] (I)       +-------+--------+---------+------------+
[12/04 17:36:37     39s] (I)       |     1 |  13310 |   98.84 |        Pin |
[12/04 17:36:37     39s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:37     39s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:37     39s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:37     39s] (I)       |     5 |    104 |    0.77 |      Upper |
[12/04 17:36:37     39s] (I)       +-------+--------+---------+------------+
[12/04 17:36:37     39s] (I)       Use row-based GCell size
[12/04 17:36:37     39s] (I)       Use row-based GCell align
[12/04 17:36:37     39s] (I)       GCell unit size   : 7840
[12/04 17:36:37     39s] (I)       GCell multiplier  : 1
[12/04 17:36:37     39s] (I)       GCell row height  : 7840
[12/04 17:36:37     39s] (I)       Actual row height : 7840
[12/04 17:36:37     39s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:37     39s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:37     39s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:37     39s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:37     39s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:37     39s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:37     39s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:37     39s] (I)       ============== Default via ===============
[12/04 17:36:37     39s] (I)       +---+------------------+-----------------+
[12/04 17:36:37     39s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:37     39s] (I)       +---+------------------+-----------------+
[12/04 17:36:37     39s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:37     39s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:37     39s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:37     39s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:37     39s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:37     39s] (I)       +---+------------------+-----------------+
[12/04 17:36:37     39s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read routing blockages ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read instance blockages ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read PG blockages ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] Read 17 PG shapes
[12/04 17:36:37     39s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read boundary cut boxes ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:37     39s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:37     39s] [NR-eGR] #PG Blockages       : 17
[12/04 17:36:37     39s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:37     39s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:37     39s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read blackboxes ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:37     39s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read prerouted ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:37     39s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read unlegalized nets ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read nets ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] Read numTotalNets=4422  numIgnoredNets=4361
[12/04 17:36:37     39s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] Connected 0 must-join pins/ports
[12/04 17:36:37     39s] (I)       Started Set up via pillars ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:37     39s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Model blockages into capacity
[12/04 17:36:37     39s] (I)       Read Num Blocks=21484  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:37     39s] (I)       Started Initialize 3D capacity ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Layer 1 (V) : #blockages 14738 : #preroutes 0
[12/04 17:36:37     39s] (I)       Layer 2 (H) : #blockages 6458 : #preroutes 0
[12/04 17:36:37     39s] (I)       Layer 3 (V) : #blockages 146 : #preroutes 0
[12/04 17:36:37     39s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:37     39s] (I)       Finished Initialize 3D capacity ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       -- layer congestion ratio --
[12/04 17:36:37     39s] (I)       Layer 1 : 0.100000
[12/04 17:36:37     39s] (I)       Layer 2 : 0.700000
[12/04 17:36:37     39s] (I)       Layer 3 : 0.700000
[12/04 17:36:37     39s] (I)       Layer 4 : 1.000000
[12/04 17:36:37     39s] (I)       Layer 5 : 1.000000
[12/04 17:36:37     39s] (I)       ----------------------------
[12/04 17:36:37     39s] (I)       Started Move terms for access (2T) ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Moved 1 terms for better access 
[12/04 17:36:37     39s] (I)       Finished Move terms for access (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Number of ignored nets                =      0
[12/04 17:36:37     39s] (I)       Number of connected nets              =      0
[12/04 17:36:37     39s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of clock nets                  =     61.  Ignored: No
[12/04 17:36:37     39s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:37     39s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:37     39s] (I)       Finished Import route data (2T) ( CPU: 0.09 sec, Real: 0.26 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Create route DB ( CPU: 0.09 sec, Real: 0.36 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Read aux data ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Others data preparation ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] [NR-eGR] There are 60 clock nets ( 0 with NDR ).
[12/04 17:36:37     39s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Started Create route kernel ( Curr Mem: 1777.59 MB )
[12/04 17:36:37     39s] (I)       Ndr track 0 does not exist
[12/04 17:36:37     39s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:37     39s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:37     39s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:37     39s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:37     39s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:37     39s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:37     39s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:37     39s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:37     39s] (I)       Grid                :   440   440     5
[12/04 17:36:37     39s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:37     39s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:37     39s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:37     39s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:37     39s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:37     39s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:37     39s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:37     39s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:37     39s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:37     39s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:37     39s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:37     39s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:37     39s] (I)       --------------------------------------------------------
[12/04 17:36:37     39s] 
[12/04 17:36:37     39s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:37     39s] [NR-eGR] Rule id: 0  Nets: 60 
[12/04 17:36:37     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:37     39s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:37     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:37     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:37     39s] [NR-eGR] ========================================
[12/04 17:36:37     39s] [NR-eGR] 
[12/04 17:36:37     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:37     39s] (I)       blocked tracks on layer2 : = 650396 / 1356520 (47.95%)
[12/04 17:36:37     39s] (I)       blocked tracks on layer3 : = 521484 / 1356520 (38.44%)
[12/04 17:36:37     39s] (I)       blocked tracks on layer4 : = 641836 / 1356520 (47.31%)
[12/04 17:36:37     39s] (I)       blocked tracks on layer5 : = 635349 / 1356520 (46.84%)
[12/04 17:36:37     39s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.53 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Reset routing kernel
[12/04 17:36:37     39s] (I)       Started Global Routing ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Started Initialization ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       totalPins=452  totalGlobalPin=445 (98.45%)
[12/04 17:36:37     39s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Started Net group 1 ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Started Generate topology (2T) ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       total 2D Cap : 1437782 = (722225 H, 715557 V)
[12/04 17:36:37     39s] [NR-eGR] Layer group 1: route 60 net(s) in layer range [4, 5]
[12/04 17:36:37     39s] (I)       
[12/04 17:36:37     39s] (I)       ============  Phase 1a Route ============
[12/04 17:36:37     39s] (I)       Started Phase 1a ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Started Pattern routing (2T) ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:37     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       
[12/04 17:36:37     39s] (I)       ============  Phase 1b Route ============
[12/04 17:36:37     39s] (I)       Started Phase 1b ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:37     39s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.872160e+03um
[12/04 17:36:37     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       
[12/04 17:36:37     39s] (I)       ============  Phase 1c Route ============
[12/04 17:36:37     39s] (I)       Started Phase 1c ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:37     39s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       
[12/04 17:36:37     39s] (I)       ============  Phase 1d Route ============
[12/04 17:36:37     39s] (I)       Started Phase 1d ( Curr Mem: 1786.83 MB )
[12/04 17:36:37     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:37     39s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1e Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1e ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Route legalization ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:38     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.872160e+03um
[12/04 17:36:38     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1f Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1f ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Usage: 1498 = (703 H, 795 V) = (0.10% H, 0.11% V) = (2.756e+03um H, 3.116e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1g Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1g ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Post Routing ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Usage: 1495 = (702 H, 793 V) = (0.10% H, 0.11% V) = (2.752e+03um H, 3.109e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       numNets=60  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=1472
[12/04 17:36:38     39s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1h Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1h ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Post Routing ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Usage: 1494 = (705 H, 789 V) = (0.10% H, 0.11% V) = (2.764e+03um H, 3.093e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Layer assignment (2T) ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Layer assignment (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.17 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Net group 2 ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Generate topology (2T) ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       total 2D Cap : 2988728 = (1564623 H, 1424105 V)
[12/04 17:36:38     39s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1a Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1a ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Pattern routing (2T) ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:38     39s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Started Add via demand to 2D ( Curr Mem: 1786.83 MB )
[12/04 17:36:38     39s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1b Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1b ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Monotonic routing (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.040720e+03um
[12/04 17:36:38     39s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:36:38     39s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:38     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1c Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1c ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Two level routing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:38     39s] (I)       Started Two Level Routing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1d Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1d ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Detoured routing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1e Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1e ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Route legalization ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.040720e+03um
[12/04 17:36:38     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1f Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1f ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Congestion clean ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1g Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1g ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Post Routing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] (I)       ============  Phase 1h Route ============
[12/04 17:36:38     39s] (I)       Started Phase 1h ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Post Routing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Usage: 1541 = (727 H, 814 V) = (0.05% H, 0.06% V) = (2.850e+03um H, 3.191e+03um V)
[12/04 17:36:38     39s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Layer assignment (2T) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Layer assignment (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.23 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       
[12/04 17:36:38     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:38     39s] [NR-eGR]                        OverCon            
[12/04 17:36:38     39s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:38     39s] [NR-eGR]       Layer                (0)    OverCon 
[12/04 17:36:38     39s] [NR-eGR] ----------------------------------------------
[12/04 17:36:38     39s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR] ----------------------------------------------
[12/04 17:36:38     39s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/04 17:36:38     39s] [NR-eGR] 
[12/04 17:36:38     39s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.48 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Export 3D cong map ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       total 2D Cap : 3012200 = (1578826 H, 1433374 V)
[12/04 17:36:38     39s] (I)       Started Export 2D cong map ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:38     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:38     39s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       ============= Track Assignment ============
[12/04 17:36:38     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Track Assignment (2T) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:38     39s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Run Multi-thread track assignment
[12/04 17:36:38     39s] (I)       Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Export ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Started Export DB wires ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:38     39s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[12/04 17:36:38     39s] [NR-eGR] METAL2  (2V) length: 4.694477e+04um, number of vias: 17300
[12/04 17:36:38     39s] [NR-eGR] METAL3  (3H) length: 6.375236e+04um, number of vias: 3225
[12/04 17:36:38     39s] [NR-eGR] METAL4  (4V) length: 4.128997e+04um, number of vias: 630
[12/04 17:36:38     39s] [NR-eGR] METAL5  (5H) length: 1.669948e+04um, number of vias: 0
[12/04 17:36:38     39s] [NR-eGR] Total length: 1.686866e+05um, number of vias: 34460
[12/04 17:36:38     39s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:38     39s] [NR-eGR] Total eGR-routed clock nets wire length: 5.995170e+03um 
[12/04 17:36:38     39s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:38     39s] [NR-eGR] Report for selected net(s) only.
[12/04 17:36:38     39s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 451
[12/04 17:36:38     39s] [NR-eGR] METAL2  (2V) length: 6.714650e+02um, number of vias: 655
[12/04 17:36:38     39s] [NR-eGR] METAL3  (3H) length: 1.347360e+03um, number of vias: 268
[12/04 17:36:38     39s] [NR-eGR] METAL4  (4V) length: 2.460425e+03um, number of vias: 134
[12/04 17:36:38     39s] [NR-eGR] METAL5  (5H) length: 1.515920e+03um, number of vias: 0
[12/04 17:36:38     39s] [NR-eGR] Total length: 5.995170e+03um, number of vias: 1508
[12/04 17:36:38     39s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:38     39s] [NR-eGR] Total routed clock nets wire length: 5.995170e+03um, number of vias: 1508
[12/04 17:36:38     39s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:38     39s] (I)       Started Update net boxes ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Update timing ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.13 sec, Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Started Postprocess design ( Curr Mem: 1789.80 MB )
[12/04 17:36:38     39s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1783.80 MB )
[12/04 17:36:38     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 1.26 sec, Curr Mem: 1783.80 MB )
[12/04 17:36:38     39s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:01.3)
[12/04 17:36:38     39s]       Routing using eGR only done.
[12/04 17:36:38     39s] Net route status summary:
[12/04 17:36:38     39s]   Clock:        61 (unrouted=1, trialRouted=0, noStatus=0, routed=60, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:38     39s]   Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:38     39s] 
[12/04 17:36:38     39s] CCOPT: Done with clock implementation routing.
[12/04 17:36:38     39s] 
[12/04 17:36:38     39s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:01.3)
[12/04 17:36:38     39s]     Clock implementation routing done.
[12/04 17:36:38     39s]     Leaving CCOpt scope - extractRC...
[12/04 17:36:38     39s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/04 17:36:38     39s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4415 and nets=6035 using extraction engine 'preRoute' .
[12/04 17:36:38     39s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:36:38     39s] RC Extraction called in multi-corner(2) mode.
[12/04 17:36:38     39s] RCMode: PreRoute
[12/04 17:36:38     39s]       RC Corner Indexes            0       1   
[12/04 17:36:38     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:36:38     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:38     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:38     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:38     39s] Shrink Factor                : 1.00000
[12/04 17:36:38     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:36:38     39s] Using capacitance table file ...
[12/04 17:36:38     39s] 
[12/04 17:36:38     39s] Trim Metal Layers:
[12/04 17:36:38     39s] LayerId::1 widthSet size::4
[12/04 17:36:38     39s] LayerId::2 widthSet size::4
[12/04 17:36:38     39s] LayerId::3 widthSet size::4
[12/04 17:36:38     39s] LayerId::4 widthSet size::4
[12/04 17:36:38     39s] LayerId::5 widthSet size::4
[12/04 17:36:38     39s] LayerId::6 widthSet size::3
[12/04 17:36:38     39s] Updating RC grid for preRoute extraction ...
[12/04 17:36:38     39s] eee: pegSigSF::1.070000
[12/04 17:36:38     39s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:38     39s] Initializing multi-corner resistance tables ...
[12/04 17:36:38     39s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:38     39s] eee: l::2 avDens::0.048741 usedTrk::1197.570662 availTrk::24570.000000 sigTrk::1197.570662
[12/04 17:36:38     39s] eee: l::3 avDens::0.058732 usedTrk::1628.040817 availTrk::27720.000000 sigTrk::1628.040817
[12/04 17:36:38     39s] eee: l::4 avDens::0.049182 usedTrk::1307.103315 availTrk::26576.894485 sigTrk::1307.103315
[12/04 17:36:38     39s] eee: l::5 avDens::0.039687 usedTrk::553.901276 availTrk::13956.847869 sigTrk::553.901276
[12/04 17:36:38     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:38     39s] {RT wc 0 5 5 0}
[12/04 17:36:38     39s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273115 ; uaWl: 1.000000 ; uaWlH: 0.331997 ; aWlH: 0.000000 ; Pmax: 0.858300 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:36:38     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.797M)
[12/04 17:36:38     39s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/04 17:36:38     39s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:38     39s]     Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:38     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1783.8M
[12/04 17:36:38     39s] z: 2, totalTracks: 1
[12/04 17:36:38     39s] z: 4, totalTracks: 1
[12/04 17:36:38     39s] z: 6, totalTracks: 1
[12/04 17:36:38     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:38     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1783.8M
[12/04 17:36:38     39s] OPERPROF:     Starting CMU at level 3, MEM:1783.8M
[12/04 17:36:38     39s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1815.8M
[12/04 17:36:38     39s] 
[12/04 17:36:38     39s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:38     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.012, MEM:1815.8M
[12/04 17:36:38     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1815.8M
[12/04 17:36:38     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1815.8M
[12/04 17:36:38     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1815.8MB).
[12/04 17:36:38     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.031, MEM:1815.8M
[12/04 17:36:38     39s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:38     39s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:38     39s]     Calling post conditioning for eGRPC...
[12/04 17:36:38     39s]       eGRPC...
[12/04 17:36:38     39s]         eGRPC active optimizations:
[12/04 17:36:38     39s]          - Move Down
[12/04 17:36:38     39s]          - Downsizing before DRV sizing
[12/04 17:36:38     39s]          - DRV fixing with sizing
[12/04 17:36:38     39s]          - Move to fanout
[12/04 17:36:38     39s]          - Cloning
[12/04 17:36:38     39s]         
[12/04 17:36:38     39s]         Currently running CTS, using active skew data
[12/04 17:36:38     39s]         Reset bufferability constraints...
[12/04 17:36:38     39s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/04 17:36:38     39s]         Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:38     39s] End AAE Lib Interpolated Model. (MEM=1783.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:38     39s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:38     39s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:38     39s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:38     39s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:38     39s]         Clock DAG stats eGRPC initial state:
[12/04 17:36:38     39s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:38     39s]           misc counts      : r=1, pp=0
[12/04 17:36:38     39s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:38     39s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:38     39s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:38     39s]           wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
[12/04 17:36:38     39s]           wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
[12/04 17:36:38     39s]           hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:38     39s]         Clock DAG net violations eGRPC initial state:
[12/04 17:36:38     39s]           Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
[12/04 17:36:38     39s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:38     39s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/04 17:36:38     39s]           Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:38     39s]           Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:38     39s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/04 17:36:38     39s]            Bufs: BUFX1: 59 
[12/04 17:36:38     39s]          Logics: pad_in: 1 
[12/04 17:36:38     39s]         Primary reporting skew groups eGRPC initial state:
[12/04 17:36:38     39s]           skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:38     39s]               min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:38     39s]               max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:38     39s]         Skew group summary eGRPC initial state:
[12/04 17:36:38     39s]           skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:38     39s]         eGRPC Moving buffers...
[12/04 17:36:38     39s]           Violation analysis...
[12/04 17:36:38     39s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:38     39s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]             Nodes to move:         1
[12/04 17:36:39     39s]             Processed:             1
[12/04 17:36:39     39s]             Moved (slew improved): 0
[12/04 17:36:39     39s]             Moved (slew fixed):    0
[12/04 17:36:39     39s]             Not moved:             1
[12/04 17:36:39     39s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/04 17:36:39     39s]             cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:39     39s]             misc counts      : r=1, pp=0
[12/04 17:36:39     39s]             cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:39     39s]             cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:39     39s]             sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:39     39s]             wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
[12/04 17:36:39     39s]             wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
[12/04 17:36:39     39s]             hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:39     39s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/04 17:36:39     39s]             Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
[12/04 17:36:39     39s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:39     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/04 17:36:39     39s]             Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:39     39s]             Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:39     39s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/04 17:36:39     39s]              Bufs: BUFX1: 59 
[12/04 17:36:39     39s]            Logics: pad_in: 1 
[12/04 17:36:39     39s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]                 min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:39     39s]                 max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:39     39s]           Skew group summary after 'eGRPC Moving buffers':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:39     39s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:39     39s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/04 17:36:39     39s]           Artificially removing long paths...
[12/04 17:36:39     39s]             Artificially shortened 7 long paths. The largest offset applied was 0.020ns.
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             Skew Group Offsets:
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             --------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]             Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/04 17:36:39     39s]                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/04 17:36:39     39s]             --------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]             clk/constraint     333        7         2.102%      0.020ns       1.337ns         1.317ns
[12/04 17:36:39     39s]             --------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             Offsets Histogram:
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             -------------------------------
[12/04 17:36:39     39s]             From (ns)    To (ns)      Count
[12/04 17:36:39     39s]             -------------------------------
[12/04 17:36:39     39s]             below          0.019        1
[12/04 17:36:39     39s]               0.019      and above      6
[12/04 17:36:39     39s]             -------------------------------
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             Mean=0.020ns Median=0.020ns Std.Dev=0.000ns
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             
[12/04 17:36:39     39s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:39     39s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]           Modifying slew-target multiplier from 1 to 0.9
[12/04 17:36:39     39s]           Downsizing prefiltering...
[12/04 17:36:39     39s]           Downsizing prefiltering done.
[12/04 17:36:39     39s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:39     39s]           DoDownSizing Summary : numSized = 0, numUnchanged = 23, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 32, numSkippedDueToCloseToSkewTarget = 6
[12/04 17:36:39     39s]           CCOpt-eGRPC Downsizing: considered: 23, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 23, unsuccessful: 0, sized: 0
[12/04 17:36:39     39s]           Reverting slew-target multiplier from 0.9 to 1
[12/04 17:36:39     39s]           Reverting Artificially removing long paths...
[12/04 17:36:39     39s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:39     39s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/04 17:36:39     39s]             cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:39     39s]             misc counts      : r=1, pp=0
[12/04 17:36:39     39s]             cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:39     39s]             cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:39     39s]             sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:39     39s]             wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
[12/04 17:36:39     39s]             wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
[12/04 17:36:39     39s]             hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:39     39s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/04 17:36:39     39s]             Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
[12/04 17:36:39     39s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:39     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/04 17:36:39     39s]             Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:39     39s]             Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:39     39s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/04 17:36:39     39s]              Bufs: BUFX1: 59 
[12/04 17:36:39     39s]            Logics: pad_in: 1 
[12/04 17:36:39     39s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]                 min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:39     39s]                 max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:39     39s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]           Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:39     39s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:39     39s]         eGRPC Fixing DRVs...
[12/04 17:36:39     39s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:39     39s]           CCOpt-eGRPC: considered: 61, tested: 61, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]           PRO Statistics: Fix DRVs (cell sizing):
[12/04 17:36:39     39s]           =======================================
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]           Cell changes by Net Type:
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]           -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/04 17:36:39     39s]           -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]           top                0                    0           0            0                    0                  0
[12/04 17:36:39     39s]           trunk              0                    0           0            0                    0                  0
[12/04 17:36:39     39s]           leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/04 17:36:39     39s]           -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]           Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/04 17:36:39     39s]           -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/04 17:36:39     39s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/04 17:36:39     39s]           
[12/04 17:36:39     39s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/04 17:36:39     39s]             cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:39     39s]             misc counts      : r=1, pp=0
[12/04 17:36:39     39s]             cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:39     39s]             cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:39     39s]             sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:39     39s]             wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
[12/04 17:36:39     39s]             wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
[12/04 17:36:39     39s]             hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
[12/04 17:36:39     39s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/04 17:36:39     39s]             Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
[12/04 17:36:39     39s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:39     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/04 17:36:39     39s]             Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:39     39s]             Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:39     39s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/04 17:36:39     39s]              Bufs: BUFX1: 59 
[12/04 17:36:39     39s]            Logics: pad_in: 1 
[12/04 17:36:39     39s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]                 min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:39     39s]                 max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:39     39s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/04 17:36:39     39s]             skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:39     39s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Slew Diagnostics: After DRV fixing
[12/04 17:36:39     39s]         ==================================
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Global Causes:
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         -------------------------------------
[12/04 17:36:39     39s]         Cause
[12/04 17:36:39     39s]         -------------------------------------
[12/04 17:36:39     39s]         DRV fixing with buffering is disabled
[12/04 17:36:39     39s]         -------------------------------------
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Top 5 overslews:
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         ----------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]         Overslew    Causes                                  Driving Pin
[12/04 17:36:39     39s]         ----------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]         0.007ns     Inst already optimally sized (BUFX1)    cpu/datapath/regFile/CTS_ccl_a_buf_00298/Z
[12/04 17:36:39     39s]         ----------------------------------------------------------------------------------------------
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Slew diagnostics counts from the 1 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         Cause                           Occurences
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         Inst already optimally sized        1
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Violation diagnostics counts from the 2 nodes that have violations:
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         Cause                           Occurences
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         Sizing not permitted                1
[12/04 17:36:39     39s]         Inst already optimally sized        1
[12/04 17:36:39     39s]         ------------------------------------------
[12/04 17:36:39     39s]         
[12/04 17:36:39     39s]         Reconnecting optimized routes...
[12/04 17:36:39     39s]         Reset timing graph...
[12/04 17:36:39     39s] Ignoring AAE DB Resetting ...
[12/04 17:36:39     39s]         Reset timing graph done.
[12/04 17:36:39     39s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/04 17:36:39     39s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]         Violation analysis...
[12/04 17:36:39     39s] End AAE Lib Interpolated Model. (MEM=1828.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:39     39s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]         Moving clock insts towards fanout...
[12/04 17:36:39     39s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[12/04 17:36:39     39s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]         Clock instances to consider for cloning: 0
[12/04 17:36:39     39s]         Reset timing graph...
[12/04 17:36:39     39s] Ignoring AAE DB Resetting ...
[12/04 17:36:39     39s]         Reset timing graph done.
[12/04 17:36:39     39s]         Set dirty flag on 1 instances, 2 nets
[12/04 17:36:39     39s] End AAE Lib Interpolated Model. (MEM=1828.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:39     39s]         Clock DAG stats before routing clock trees:
[12/04 17:36:39     39s]           cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:39     39s]           misc counts      : r=1, pp=0
[12/04 17:36:39     39s]           cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:39     39s]           cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:39     39s]           sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:39     39s]           wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
[12/04 17:36:39     39s]           wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
[12/04 17:36:39     39s]           hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2717.120um, total=5158.880um
[12/04 17:36:39     39s]         Clock DAG net violations before routing clock trees:
[12/04 17:36:39     39s]           Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
[12/04 17:36:39     39s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:39     39s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/04 17:36:39     39s]           Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:39     39s]           Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:39     39s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/04 17:36:39     39s]            Bufs: BUFX1: 59 
[12/04 17:36:39     39s]          Logics: pad_in: 1 
[12/04 17:36:39     39s]         Primary reporting skew groups before routing clock trees:
[12/04 17:36:39     39s]           skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]               min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:39     39s]               max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:39     39s]         Skew group summary before routing clock trees:
[12/04 17:36:39     39s]           skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
[12/04 17:36:39     39s]       eGRPC done.
[12/04 17:36:39     39s]     Calling post conditioning for eGRPC done.
[12/04 17:36:39     39s]   eGR Post Conditioning loop iteration 0 done.
[12/04 17:36:39     39s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/04 17:36:39     39s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:39     39s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:39     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1837.6M
[12/04 17:36:39     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.011, MEM:1692.6M
[12/04 17:36:39     39s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:39     39s]   Leaving CCOpt scope - ClockRefiner...
[12/04 17:36:39     39s]   Assigned high priority to 0 instances.
[12/04 17:36:39     39s]   Performing Single Pass Refine Place.
[12/04 17:36:39     39s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/04 17:36:39     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1683.1M
[12/04 17:36:39     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1683.1M
[12/04 17:36:39     39s] z: 2, totalTracks: 1
[12/04 17:36:39     39s] z: 4, totalTracks: 1
[12/04 17:36:39     39s] z: 6, totalTracks: 1
[12/04 17:36:39     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:39     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1683.1M
[12/04 17:36:39     39s] Info: 60 insts are soft-fixed.
[12/04 17:36:39     39s] OPERPROF:       Starting CMU at level 4, MEM:1683.1M
[12/04 17:36:39     39s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1715.1M
[12/04 17:36:39     39s] 
[12/04 17:36:39     39s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:39     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.016, MEM:1683.1M
[12/04 17:36:39     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1683.1M
[12/04 17:36:39     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.005, MEM:1683.1M
[12/04 17:36:39     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1683.1MB).
[12/04 17:36:39     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.043, MEM:1683.1M
[12/04 17:36:39     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.046, MEM:1683.1M
[12/04 17:36:39     39s] TDRefine: refinePlace mode is spiral
[12/04 17:36:39     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3946083.4
[12/04 17:36:39     39s] OPERPROF: Starting RefinePlace at level 1, MEM:1683.1M
[12/04 17:36:39     39s] *** Starting refinePlace (0:00:40.0 mem=1683.1M) ***
[12/04 17:36:39     39s] Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
[12/04 17:36:39     39s] Info: 60 insts are soft-fixed.
[12/04 17:36:39     39s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:39     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:39     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1683.1M
[12/04 17:36:39     39s] Starting refinePlace ...
[12/04 17:36:39     39s] One DDP V2 for no tweak run.
[12/04 17:36:39     39s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:39     39s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 17:36:39     40s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1715.1MB) @(0:00:40.0 - 0:00:40.0).
[12/04 17:36:39     40s] Move report: preRPlace moves 56 insts, mean move: 1.60 um, max move: 4.48 um 
[12/04 17:36:39     40s] 	Max move on inst (cpu/datapath/resultReg/U20): (818.72, 943.60) --> (818.16, 947.52)
[12/04 17:36:39     40s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 17:36:39     40s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:36:39     40s] wireLenOptFixPriorityInst 333 inst fixed
[12/04 17:36:39     40s] 
[12/04 17:36:39     40s] Running Spiral MT with 2 threads  fetchWidth=225 
[12/04 17:36:39     40s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:36:39     40s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1715.1MB) @(0:00:40.0 - 0:00:40.1).
[12/04 17:36:39     40s] Move report: Detail placement moves 56 insts, mean move: 1.60 um, max move: 4.48 um 
[12/04 17:36:39     40s] 	Max move on inst (cpu/datapath/resultReg/U20): (818.72, 943.60) --> (818.16, 947.52)
[12/04 17:36:39     40s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.1MB
[12/04 17:36:39     40s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:39     40s]   maximum (X+Y) =         4.48 um
[12/04 17:36:39     40s]   inst (cpu/datapath/resultReg/U20) with max move: (818.72, 943.6) -> (818.16, 947.52)
[12/04 17:36:39     40s]   mean    (X+Y) =         1.60 um
[12/04 17:36:39     40s] Summary Report:
[12/04 17:36:39     40s] Instances move: 56 (out of 4357 movable)
[12/04 17:36:39     40s] Instances flipped: 0
[12/04 17:36:39     40s] Mean displacement: 1.60 um
[12/04 17:36:39     40s] Max displacement: 4.48 um (Instance: cpu/datapath/resultReg/U20) (818.72, 943.6) -> (818.16, 947.52)
[12/04 17:36:39     40s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 17:36:39     40s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:36:39     40s] Total instances moved : 56
[12/04 17:36:39     40s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.111, REAL:0.118, MEM:1715.1M
[12/04 17:36:39     40s] Total net bbox length = 1.460e+05 (7.152e+04 7.449e+04) (ext = 4.288e+04)
[12/04 17:36:39     40s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.1MB
[12/04 17:36:39     40s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1715.1MB) @(0:00:40.0 - 0:00:40.1).
[12/04 17:36:39     40s] *** Finished refinePlace (0:00:40.1 mem=1715.1M) ***
[12/04 17:36:39     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3946083.4
[12/04 17:36:39     40s] OPERPROF: Finished RefinePlace at level 1, CPU:0.119, REAL:0.146, MEM:1715.1M
[12/04 17:36:39     40s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1715.1M
[12/04 17:36:39     40s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1645.1M
[12/04 17:36:39     40s]   ClockRefiner summary
[12/04 17:36:39     40s]   All clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 393).
[12/04 17:36:39     40s]   The largest move was 1.68 um for cpu/datapath/resultReg/q_reg[3].
[12/04 17:36:39     40s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 60).
[12/04 17:36:39     40s]   Clock sinks: Moved 3, flipped 0 and cell swapped 0 (out of a total of 333).
[12/04 17:36:39     40s]   The largest move was 1.68 um for cpu/datapath/resultReg/q_reg[3].
[12/04 17:36:39     40s]   Revert refine place priority changes on 0 instances.
[12/04 17:36:39     40s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/04 17:36:39     40s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:02.4)
[12/04 17:36:39     40s]   CCOpt::Phase::Routing...
[12/04 17:36:39     40s]   Clock implementation routing...
[12/04 17:36:39     40s]     Leaving CCOpt scope - Routing Tools...
[12/04 17:36:39     40s] Net route status summary:
[12/04 17:36:39     40s]   Clock:        61 (unrouted=0, trialRouted=0, noStatus=0, routed=61, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:39     40s]   Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:39     40s]     Routing using eGR in eGR->NR Step...
[12/04 17:36:39     40s]       Early Global Route - eGR->Nr High Frequency step...
[12/04 17:36:39     40s] (ccopt eGR): There are 61 nets for routing of which 60 have one or more fixed wires.
[12/04 17:36:39     40s] (ccopt eGR): Start to route 61 all nets
[12/04 17:36:39     40s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Import and model ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Create place DB ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Import place data ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Read instances and placement ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Read nets ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       Started Create route DB ( Curr Mem: 1645.11 MB )
[12/04 17:36:39     40s] (I)       == Non-default Options ==
[12/04 17:36:39     40s] (I)       Clean congestion better                            : true
[12/04 17:36:39     40s] (I)       Estimate vias on DPT layer                         : true
[12/04 17:36:39     40s] (I)       Clean congestion layer assignment rounds           : 3
[12/04 17:36:39     40s] (I)       Layer constraints as soft constraints              : true
[12/04 17:36:39     40s] (I)       Soft top layer                                     : true
[12/04 17:36:39     40s] (I)       Skip prospective layer relax nets                  : true
[12/04 17:36:39     40s] (I)       Better NDR handling                                : true
[12/04 17:36:39     40s] (I)       Improved NDR modeling in LA                        : true
[12/04 17:36:39     40s] (I)       Routing cost fix for NDR handling                  : true
[12/04 17:36:39     40s] (I)       Update initial WL after Phase 1a                   : true
[12/04 17:36:39     40s] (I)       Block tracks for preroutes                         : true
[12/04 17:36:39     40s] (I)       Assign IRoute by net group key                     : true
[12/04 17:36:39     40s] (I)       Block unroutable channels                          : true
[12/04 17:36:39     40s] (I)       Block unroutable channel fix                       : true
[12/04 17:36:39     40s] (I)       Block unroutable channels 3D                       : true
[12/04 17:36:39     40s] (I)       Bound layer relaxed segment wl                     : true
[12/04 17:36:39     40s] (I)       Bound layer relaxed segment wl fix                 : true
[12/04 17:36:39     40s] (I)       Blocked pin reach length threshold                 : 2
[12/04 17:36:39     40s] (I)       Check blockage within NDR space in TA              : true
[12/04 17:36:39     40s] (I)       Skip must join for term with via pillar            : true
[12/04 17:36:39     40s] (I)       Model find APA for IO pin                          : true
[12/04 17:36:39     40s] (I)       On pin location for off pin term                   : true
[12/04 17:36:39     40s] (I)       Handle EOL spacing                                 : true
[12/04 17:36:39     40s] (I)       Merge PG vias by gap                               : true
[12/04 17:36:39     40s] (I)       Maximum routing layer                              : 5
[12/04 17:36:39     40s] (I)       Route selected nets only                           : true
[12/04 17:36:39     40s] (I)       Refine MST                                         : true
[12/04 17:36:39     40s] (I)       Honor PRL                                          : true
[12/04 17:36:39     40s] (I)       Strong congestion aware                            : true
[12/04 17:36:39     40s] (I)       Improved initial location for IRoutes              : true
[12/04 17:36:39     40s] (I)       Multi panel TA                                     : true
[12/04 17:36:39     40s] (I)       Penalize wire overlap                              : true
[12/04 17:36:39     40s] (I)       Expand small instance blockage                     : true
[12/04 17:36:39     40s] (I)       Reduce via in TA                                   : true
[12/04 17:36:39     40s] (I)       SS-aware routing                                   : true
[12/04 17:36:39     40s] (I)       Improve tree edge sharing                          : true
[12/04 17:36:39     40s] (I)       Improve 2D via estimation                          : true
[12/04 17:36:39     40s] (I)       Refine Steiner tree                                : true
[12/04 17:36:39     40s] (I)       Build spine tree                                   : true
[12/04 17:36:39     40s] (I)       Model pass through capacity                        : true
[12/04 17:36:39     40s] (I)       Extend blockages by a half GCell                   : true
[12/04 17:36:39     40s] (I)       Consider pin shapes                                : true
[12/04 17:36:39     40s] (I)       Consider pin shapes for all nodes                  : true
[12/04 17:36:39     40s] (I)       Consider NR APA                                    : true
[12/04 17:36:39     40s] (I)       Consider IO pin shape                              : true
[12/04 17:36:39     40s] (I)       Fix pin connection bug                             : true
[12/04 17:36:39     40s] (I)       Consider layer RC for local wires                  : true
[12/04 17:36:39     40s] (I)       LA-aware pin escape length                         : 2
[12/04 17:36:39     40s] (I)       Connect multiple ports                             : true
[12/04 17:36:39     40s] (I)       Split for must join                                : true
[12/04 17:36:39     40s] (I)       Number of threads                                  : 2
[12/04 17:36:39     40s] (I)       Routing effort level                               : 10000
[12/04 17:36:39     40s] (I)       Special modeling for N7                            : 0
[12/04 17:36:39     40s] (I)       Special modeling for N6                            : 0
[12/04 17:36:39     40s] (I)       Special modeling for N2                            : 0
[12/04 17:36:39     40s] (I)       Special modeling for N3 v9                         : 0
[12/04 17:36:39     40s] (I)       Special modeling for N5 v6                         : 0
[12/04 17:36:39     40s] (I)       Special modeling for N5PPv2                        : 0
[12/04 17:36:39     40s] (I)       Special settings for S3                            : 0
[12/04 17:36:39     40s] (I)       Special settings for S4                            : 0
[12/04 17:36:39     40s] (I)       Special settings for S5 v2                         : 0
[12/04 17:36:39     40s] (I)       Special settings for S7                            : 0
[12/04 17:36:39     40s] (I)       Special settings for S8 v6                         : 0
[12/04 17:36:39     40s] (I)       Prefer layer length threshold                      : 8
[12/04 17:36:39     40s] (I)       Overflow penalty cost                              : 10
[12/04 17:36:39     40s] (I)       A-star cost                                        : 0.300000
[12/04 17:36:39     40s] (I)       Misalignment cost                                  : 10.000000
[12/04 17:36:39     40s] (I)       Threshold for short IRoute                         : 6
[12/04 17:36:39     40s] (I)       Via cost during post routing                       : 1.000000
[12/04 17:36:39     40s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/04 17:36:39     40s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:36:39     40s] (I)       Scenic ratio bound                                 : 3.000000
[12/04 17:36:39     40s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/04 17:36:39     40s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/04 17:36:40     40s] (I)       PG-aware similar topology routing                  : true
[12/04 17:36:40     40s] (I)       Maze routing via cost fix                          : true
[12/04 17:36:40     40s] (I)       Apply PRL on PG terms                              : true
[12/04 17:36:40     40s] (I)       Apply PRL on obs objects                           : true
[12/04 17:36:40     40s] (I)       Handle range-type spacing rules                    : true
[12/04 17:36:40     40s] (I)       PG gap threshold multiplier                        : 10.000000
[12/04 17:36:40     40s] (I)       Parallel spacing query fix                         : true
[12/04 17:36:40     40s] (I)       Force source to root IR                            : true
[12/04 17:36:40     40s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/04 17:36:40     40s] (I)       Do not relax to DPT layer                          : true
[12/04 17:36:40     40s] (I)       No DPT in post routing                             : true
[12/04 17:36:40     40s] (I)       Modeling PG via merging fix                        : true
[12/04 17:36:40     40s] (I)       Shield aware TA                                    : true
[12/04 17:36:40     40s] (I)       Strong shield aware TA                             : true
[12/04 17:36:40     40s] (I)       Overflow calculation fix in LA                     : true
[12/04 17:36:40     40s] (I)       Post routing fix                                   : true
[12/04 17:36:40     40s] (I)       Strong post routing                                : true
[12/04 17:36:40     40s] (I)       NDR via pillar fix                                 : true
[12/04 17:36:40     40s] (I)       Violation on path threshold                        : 1
[12/04 17:36:40     40s] (I)       Pass through capacity modeling                     : true
[12/04 17:36:40     40s] (I)       Select the non-relaxed segments in post routing stage : true
[12/04 17:36:40     40s] (I)       Select term pin box for io pin                     : true
[12/04 17:36:40     40s] (I)       Penalize NDR sharing                               : true
[12/04 17:36:40     40s] (I)       Keep fixed segments                                : true
[12/04 17:36:40     40s] (I)       Reorder net groups by key                          : true
[12/04 17:36:40     40s] (I)       Increase net scenic ratio                          : true
[12/04 17:36:40     40s] (I)       Method to set GCell size                           : row
[12/04 17:36:40     40s] (I)       Connect multiple ports and must join fix           : true
[12/04 17:36:40     40s] (I)       Avoid high resistance layers                       : true
[12/04 17:36:40     40s] (I)       Fix unreachable term connection                    : true
[12/04 17:36:40     40s] (I)       Model find APA for IO pin fix                      : true
[12/04 17:36:40     40s] (I)       Avoid connecting non-metal layers                  : true
[12/04 17:36:40     40s] (I)       Use track pitch for NDR                            : true
[12/04 17:36:40     40s] (I)       Top layer relaxation fix                           : true
[12/04 17:36:40     40s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:40     40s] (I)       Started Import route data (2T) ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       ============== Pin Summary ==============
[12/04 17:36:40     40s] (I)       +-------+--------+---------+------------+
[12/04 17:36:40     40s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:40     40s] (I)       +-------+--------+---------+------------+
[12/04 17:36:40     40s] (I)       |     1 |  13310 |   98.84 |        Pin |
[12/04 17:36:40     40s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:40     40s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:40     40s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:40     40s] (I)       |     5 |    104 |    0.77 |      Upper |
[12/04 17:36:40     40s] (I)       +-------+--------+---------+------------+
[12/04 17:36:40     40s] (I)       Use row-based GCell size
[12/04 17:36:40     40s] (I)       Use row-based GCell align
[12/04 17:36:40     40s] (I)       GCell unit size   : 7840
[12/04 17:36:40     40s] (I)       GCell multiplier  : 1
[12/04 17:36:40     40s] (I)       GCell row height  : 7840
[12/04 17:36:40     40s] (I)       Actual row height : 7840
[12/04 17:36:40     40s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:40     40s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:40     40s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:40     40s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:40     40s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:40     40s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:40     40s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:40     40s] (I)       ============== Default via ===============
[12/04 17:36:40     40s] (I)       +---+------------------+-----------------+
[12/04 17:36:40     40s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:40     40s] (I)       +---+------------------+-----------------+
[12/04 17:36:40     40s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 17:36:40     40s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:40     40s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:40     40s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:40     40s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:40     40s] (I)       +---+------------------+-----------------+
[12/04 17:36:40     40s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read routing blockages ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read instance blockages ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read PG blockages ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] Read 17 PG shapes
[12/04 17:36:40     40s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read boundary cut boxes ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:40     40s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:40     40s] [NR-eGR] #PG Blockages       : 17
[12/04 17:36:40     40s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:40     40s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:40     40s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read blackboxes ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:40     40s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read prerouted ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:40     40s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read unlegalized nets ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read nets ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] Read numTotalNets=4422  numIgnoredNets=4361
[12/04 17:36:40     40s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] Connected 0 must-join pins/ports
[12/04 17:36:40     40s] (I)       Started Set up via pillars ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:40     40s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Model blockages into capacity
[12/04 17:36:40     40s] (I)       Read Num Blocks=21484  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:40     40s] (I)       Started Initialize 3D capacity ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Layer 1 (V) : #blockages 14738 : #preroutes 0
[12/04 17:36:40     40s] (I)       Layer 2 (H) : #blockages 6458 : #preroutes 0
[12/04 17:36:40     40s] (I)       Layer 3 (V) : #blockages 146 : #preroutes 0
[12/04 17:36:40     40s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 0
[12/04 17:36:40     40s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       -- layer congestion ratio --
[12/04 17:36:40     40s] (I)       Layer 1 : 0.100000
[12/04 17:36:40     40s] (I)       Layer 2 : 0.700000
[12/04 17:36:40     40s] (I)       Layer 3 : 0.700000
[12/04 17:36:40     40s] (I)       Layer 4 : 1.000000
[12/04 17:36:40     40s] (I)       Layer 5 : 1.000000
[12/04 17:36:40     40s] (I)       ----------------------------
[12/04 17:36:40     40s] (I)       Started Move terms for access (2T) ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Moved 1 terms for better access 
[12/04 17:36:40     40s] (I)       Finished Move terms for access (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Number of ignored nets                =      0
[12/04 17:36:40     40s] (I)       Number of connected nets              =      0
[12/04 17:36:40     40s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of clock nets                  =     61.  Ignored: No
[12/04 17:36:40     40s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:40     40s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:40     40s] (I)       Finished Import route data (2T) ( CPU: 0.07 sec, Real: 0.64 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.86 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Read aux data ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Others data preparation ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] [NR-eGR] There are 60 clock nets ( 0 with NDR ).
[12/04 17:36:40     40s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Started Create route kernel ( Curr Mem: 1645.11 MB )
[12/04 17:36:40     40s] (I)       Ndr track 0 does not exist
[12/04 17:36:40     40s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:40     40s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:40     40s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:40     40s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:40     40s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:40     40s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:40     40s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:40     40s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:40     40s] (I)       Grid                :   440   440     5
[12/04 17:36:40     40s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:40     40s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:40     40s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:40     40s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:40     40s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:40     40s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:40     40s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:40     40s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:40     40s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:40     40s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:40     40s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:40     40s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:40     40s] (I)       --------------------------------------------------------
[12/04 17:36:40     40s] 
[12/04 17:36:40     40s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:40     40s] [NR-eGR] Rule id: 0  Nets: 60 
[12/04 17:36:40     40s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:40     40s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:40     40s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:40     40s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:40     40s] [NR-eGR] ========================================
[12/04 17:36:40     40s] [NR-eGR] 
[12/04 17:36:40     40s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:40     40s] (I)       blocked tracks on layer2 : = 650394 / 1356520 (47.95%)
[12/04 17:36:40     40s] (I)       blocked tracks on layer3 : = 521484 / 1356520 (38.44%)
[12/04 17:36:40     40s] (I)       blocked tracks on layer4 : = 641836 / 1356520 (47.31%)
[12/04 17:36:40     40s] (I)       blocked tracks on layer5 : = 635349 / 1356520 (46.84%)
[12/04 17:36:40     40s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 0.99 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Reset routing kernel
[12/04 17:36:40     40s] (I)       Started Global Routing ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Initialization ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       totalPins=452  totalGlobalPin=445 (98.45%)
[12/04 17:36:40     40s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Net group 1 ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Generate topology (2T) ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       total 2D Cap : 1437782 = (722225 H, 715557 V)
[12/04 17:36:40     40s] [NR-eGR] Layer group 1: route 60 net(s) in layer range [4, 5]
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1a Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1a ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Pattern routing (2T) ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1b Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1b ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.880000e+03um
[12/04 17:36:40     40s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1c Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1c ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1d Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1d ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1e Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1e ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Route legalization ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.880000e+03um
[12/04 17:36:40     40s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1f Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1f ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1500 = (706 H, 794 V) = (0.10% H, 0.11% V) = (2.768e+03um H, 3.112e+03um V)
[12/04 17:36:40     40s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       
[12/04 17:36:40     40s] (I)       ============  Phase 1g Route ============
[12/04 17:36:40     40s] (I)       Started Phase 1g ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Started Post Routing ( Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       Usage: 1497 = (704 H, 793 V) = (0.10% H, 0.11% V) = (2.760e+03um H, 3.109e+03um V)
[12/04 17:36:40     40s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:40     40s] (I)       numNets=60  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=1474
[12/04 17:36:40     40s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[12/04 17:36:40     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1h Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1h ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Post Routing ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Usage: 1496 = (707 H, 789 V) = (0.10% H, 0.11% V) = (2.771e+03um H, 3.093e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Layer assignment (2T) ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Layer assignment (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.20 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Net group 2 ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Generate topology (2T) ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       total 2D Cap : 2988731 = (1564623 H, 1424108 V)
[12/04 17:36:41     40s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1a Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1a ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Pattern routing (2T) ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Pattern routing (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:41     40s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Started Add via demand to 2D ( Curr Mem: 1652.87 MB )
[12/04 17:36:41     40s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1b Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1b ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Monotonic routing (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.048560e+03um
[12/04 17:36:41     40s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:36:41     40s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:41     40s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1c Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1c ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Two level routing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:41     40s] (I)       Started Two Level Routing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1d Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1d ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Detoured routing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1e Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1e ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Route legalization ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.048560e+03um
[12/04 17:36:41     40s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1f Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1f ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Congestion clean ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1g Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1g ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Post Routing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] (I)       ============  Phase 1h Route ============
[12/04 17:36:41     40s] (I)       Started Phase 1h ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Post Routing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Usage: 1543 = (729 H, 814 V) = (0.05% H, 0.06% V) = (2.858e+03um H, 3.191e+03um V)
[12/04 17:36:41     40s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Layer assignment (2T) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Layer assignment (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.28 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       
[12/04 17:36:41     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:41     40s] [NR-eGR]                        OverCon            
[12/04 17:36:41     40s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:41     40s] [NR-eGR]       Layer                (0)    OverCon 
[12/04 17:36:41     40s] [NR-eGR] ----------------------------------------------
[12/04 17:36:41     40s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR] ----------------------------------------------
[12/04 17:36:41     40s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/04 17:36:41     40s] [NR-eGR] 
[12/04 17:36:41     40s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.59 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Export 3D cong map ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       total 2D Cap : 3012199 = (1578826 H, 1433373 V)
[12/04 17:36:41     40s] (I)       Started Export 2D cong map ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:41     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:41     40s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       ============= Track Assignment ============
[12/04 17:36:41     40s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Track Assignment (2T) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:41     40s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Run Multi-thread track assignment
[12/04 17:36:41     40s] (I)       Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Export ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Started Export DB wires ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:41     40s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[12/04 17:36:41     40s] [NR-eGR] METAL2  (2V) length: 4.695261e+04um, number of vias: 17300
[12/04 17:36:41     40s] [NR-eGR] METAL3  (3H) length: 6.375068e+04um, number of vias: 3224
[12/04 17:36:41     40s] [NR-eGR] METAL4  (4V) length: 4.128213e+04um, number of vias: 630
[12/04 17:36:41     40s] [NR-eGR] METAL5  (5H) length: 1.670116e+04um, number of vias: 0
[12/04 17:36:41     40s] [NR-eGR] Total length: 1.686866e+05um, number of vias: 34459
[12/04 17:36:41     40s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:41     40s] [NR-eGR] Total eGR-routed clock nets wire length: 5.995170e+03um 
[12/04 17:36:41     40s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:41     40s] [NR-eGR] Report for selected net(s) only.
[12/04 17:36:41     40s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 451
[12/04 17:36:41     40s] [NR-eGR] METAL2  (2V) length: 6.793050e+02um, number of vias: 655
[12/04 17:36:41     40s] [NR-eGR] METAL3  (3H) length: 1.345680e+03um, number of vias: 267
[12/04 17:36:41     40s] [NR-eGR] METAL4  (4V) length: 2.452585e+03um, number of vias: 134
[12/04 17:36:41     40s] [NR-eGR] METAL5  (5H) length: 1.517600e+03um, number of vias: 0
[12/04 17:36:41     40s] [NR-eGR] Total length: 5.995170e+03um, number of vias: 1507
[12/04 17:36:41     40s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:41     40s] [NR-eGR] Total routed clock nets wire length: 5.995170e+03um, number of vias: 1507
[12/04 17:36:41     40s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:41     40s] (I)       Started Update net boxes ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Update timing ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.15 sec, Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Started Postprocess design ( Curr Mem: 1655.84 MB )
[12/04 17:36:41     40s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.84 MB )
[12/04 17:36:41     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 1.85 sec, Curr Mem: 1648.84 MB )
[12/04 17:36:41     40s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:01.9)
[12/04 17:36:41     40s]     Routing using eGR in eGR->NR Step done.
[12/04 17:36:41     40s]     Routing using NR in eGR->NR Step...
[12/04 17:36:41     40s] 
[12/04 17:36:41     40s] CCOPT: Preparing to route 61 clock nets with NanoRoute.
[12/04 17:36:41     40s]   All net are default rule.
[12/04 17:36:41     40s]   Preferred NanoRoute mode settings: Current
[12/04 17:36:41     40s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/04 17:36:41     40s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/04 17:36:41     40s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/04 17:36:41     40s]       Clock detailed routing...
[12/04 17:36:41     40s]         NanoRoute...
[12/04 17:36:41     40s] #% Begin globalDetailRoute (date=12/04 17:36:41, mem=1396.0M)
[12/04 17:36:41     40s] 
[12/04 17:36:41     40s] globalDetailRoute
[12/04 17:36:41     40s] 
[12/04 17:36:41     40s] ### Time Record (globalDetailRoute) is installed.
[12/04 17:36:41     40s] #Start globalDetailRoute on Sun Dec  4 17:36:41 2022
[12/04 17:36:41     40s] #
[12/04 17:36:41     40s] ### Time Record (Pre Callback) is installed.
[12/04 17:36:41     40s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:36:41     40s] ### Time Record (DB Import) is installed.
[12/04 17:36:41     40s] ### Time Record (Timing Data Generation) is installed.
[12/04 17:36:41     40s] ### Time Record (Timing Data Generation) is uninstalled.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:36:41     40s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/04 17:36:41     40s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:36:41     40s] ### Net info: total nets: 6035
[12/04 17:36:41     40s] ### Net info: dirty nets: 0
[12/04 17:36:41     40s] ### Net info: marked as disconnected nets: 0
[12/04 17:36:41     40s] #num needed restored net=0
[12/04 17:36:41     40s] #need_extraction net=0 (total=6035)
[12/04 17:36:41     40s] ### Net info: fully routed nets: 60
[12/04 17:36:41     40s] ### Net info: trivial (< 2 pins) nets: 1665
[12/04 17:36:41     40s] ### Net info: unrouted nets: 4310
[12/04 17:36:41     40s] ### Net info: re-extraction nets: 0
[12/04 17:36:41     40s] ### Net info: selected nets: 61
[12/04 17:36:41     40s] ### Net info: ignored nets: 0
[12/04 17:36:41     40s] ### Net info: skip routing nets: 0
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:36:41     40s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:36:41     40s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:36:41     40s] ### import design signature (3): route=721403318 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1261954360 dirty_area=168515878 del_dirty_area=0 cell=678497600 placement=487216198 pin_access=1 inst_pattern=1 halo=0
[12/04 17:36:41     40s] ### Time Record (DB Import) is uninstalled.
[12/04 17:36:41     40s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/04 17:36:41     40s] #Wire/Via statistics before line assignment ...
[12/04 17:36:41     40s] #Total wire length = 5995 um.
[12/04 17:36:41     40s] #Total half perimeter of net bounding box = 5205 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL1 = 0 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL2 = 679 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL3 = 1346 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL4 = 2453 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL5 = 1518 um.
[12/04 17:36:41     40s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:36:41     40s] #Total number of vias = 1507
[12/04 17:36:41     40s] #Up-Via Summary (total 1507):
[12/04 17:36:41     40s] #           
[12/04 17:36:41     40s] #-----------------------
[12/04 17:36:41     40s] # METAL1            451
[12/04 17:36:41     40s] # METAL2            655
[12/04 17:36:41     40s] # METAL3            267
[12/04 17:36:41     40s] # METAL4            134
[12/04 17:36:41     40s] #-----------------------
[12/04 17:36:41     40s] #                  1507 
[12/04 17:36:41     40s] #
[12/04 17:36:41     40s] ### Time Record (Data Preparation) is installed.
[12/04 17:36:41     40s] #Start routing data preparation on Sun Dec  4 17:36:41 2022
[12/04 17:36:41     40s] #
[12/04 17:36:41     40s] #Minimum voltage of a net in the design = 0.000.
[12/04 17:36:41     40s] #Maximum voltage of a net in the design = 1.980.
[12/04 17:36:41     40s] #Voltage range [0.000 - 1.980] has 6033 nets.
[12/04 17:36:41     40s] #Voltage range [1.620 - 1.980] has 1 net.
[12/04 17:36:41     40s] #Voltage range [0.000 - 0.000] has 1 net.
[12/04 17:36:41     40s] ### Time Record (Cell Pin Access) is installed.
[12/04 17:36:41     40s] #Initial pin access analysis.
[12/04 17:36:42     40s] #Detail pin access analysis.
[12/04 17:36:42     40s] ### Time Record (Cell Pin Access) is uninstalled.
[12/04 17:36:42     40s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/04 17:36:42     40s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:36:42     40s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:36:42     40s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:36:42     40s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:36:42     40s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/04 17:36:42     40s] #Monitoring time of adding inner blkg by smac
[12/04 17:36:42     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.81 (MB), peak = 1472.32 (MB)
[12/04 17:36:42     40s] #Regenerating Ggrids automatically.
[12/04 17:36:42     40s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/04 17:36:42     40s] #Using automatically generated G-grids.
[12/04 17:36:42     40s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/04 17:36:42     40s] #Done routing data preparation.
[12/04 17:36:42     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.34 (MB), peak = 1472.32 (MB)
[12/04 17:36:42     40s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:36:42     40s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --1.00 [2]--
[12/04 17:36:42     40s] 
[12/04 17:36:42     40s] Trim Metal Layers:
[12/04 17:36:42     40s] LayerId::1 widthSet size::4
[12/04 17:36:42     40s] LayerId::2 widthSet size::4
[12/04 17:36:42     40s] LayerId::3 widthSet size::4
[12/04 17:36:42     40s] LayerId::4 widthSet size::4
[12/04 17:36:42     40s] LayerId::5 widthSet size::4
[12/04 17:36:42     40s] LayerId::6 widthSet size::3
[12/04 17:36:42     40s] Updating RC grid for preRoute extraction ...
[12/04 17:36:42     40s] eee: pegSigSF::1.070000
[12/04 17:36:42     40s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:42     40s] Initializing multi-corner resistance tables ...
[12/04 17:36:42     40s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:42     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:42     40s] eee: l::3 avDens::0.012179 usedTrk::1.705102 availTrk::140.000000 sigTrk::1.705102
[12/04 17:36:42     40s] eee: l::4 avDens::0.028325 usedTrk::253.787755 availTrk::8960.000000 sigTrk::253.787755
[12/04 17:36:42     40s] eee: l::5 avDens::0.028109 usedTrk::127.894133 availTrk::4550.000000 sigTrk::127.894133
[12/04 17:36:42     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:42     40s] {RT wc 0 5 5 0}
[12/04 17:36:42     40s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.858300 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:36:42     40s] #Successfully loaded pre-route RC model
[12/04 17:36:42     40s] #Enabled timing driven Line Assignment.
[12/04 17:36:42     40s] ### Time Record (Line Assignment) is installed.
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Begin Line Assignment ...
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Begin build data ...
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Distribution of nets:
[12/04 17:36:42     40s] #     1608 ( 0         pin),      5 ( 1         pin),   3295 ( 2         pin),
[12/04 17:36:42     40s] #      406 ( 3         pin),    388 ( 4         pin),     46 ( 5         pin),
[12/04 17:36:42     40s] #       27 ( 6         pin),     30 ( 7         pin),     31 ( 8         pin),
[12/04 17:36:42     40s] #       21 ( 9         pin),    150 (10-19      pin),     19 (20-29      pin),
[12/04 17:36:42     40s] #        4 (30-39      pin),      4 (40-49      pin),      1 (50-59      pin),
[12/04 17:36:42     40s] #        0 (>=2000     pin).
[12/04 17:36:42     40s] #Total: 6035 nets, 60 fully global routed, 61 clocks, 61 nets have layer range,
[12/04 17:36:42     40s] #       61 nets have weight, 61 nets have avoid detour, 61 nets have priority.
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Nets in 1 layer range:
[12/04 17:36:42     40s] #   (METAL4, ------) :       61 ( 1.0%)
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Nets in 1 priority group:
[12/04 17:36:42     40s] #  clock:       61 ( 1.0%)
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #61 nets selected.
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --0.85 [2]--
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Net length summary:
[12/04 17:36:42     40s] #Layer    H-Len   V-Len         Total       #Up-Via
[12/04 17:36:42     40s] #--------------------------------------------------
[12/04 17:36:42     40s] #METAL1       0       0       0(  0%)     451( 29%)
[12/04 17:36:42     40s] #METAL2       0     664     664( 11%)     716( 46%)
[12/04 17:36:42     40s] #METAL3    1360       0    1360( 23%)     267( 17%)
[12/04 17:36:42     40s] #METAL4       0    2452    2452( 41%)     134(  9%)
[12/04 17:36:42     40s] #METAL5    1517       0    1517( 25%)       0(  0%)
[12/04 17:36:42     40s] #METAL6       0       0       0(  0%)       0(  0%)
[12/04 17:36:42     40s] #--------------------------------------------------
[12/04 17:36:42     40s] #          2878    3116    5995          1568      
[12/04 17:36:42     40s] ### Top 1 overlap violations ...
[12/04 17:36:42     40s] ###   Net: cpu/datapath/regFile/CTS_25
[12/04 17:36:42     40s] ###     METAL2: (575.26000, 984.10550, 575.54000, 985.04450), length: 0.93900, total: 0.93900
[12/04 17:36:42     40s] ###       fixed object
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Net length and overlap summary:
[12/04 17:36:42     40s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/04 17:36:42     40s] #----------------------------------------------------------------------------------------------
[12/04 17:36:42     40s] #METAL1       0       0       0(  0%)     451( 31%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/04 17:36:42     40s] #METAL2       0     715     715( 12%)     644( 45%)       1(100%)      0(100.0%)      0(  0.0%)
[12/04 17:36:42     40s] #METAL3    1506       0    1506( 25%)     250( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/04 17:36:42     40s] #METAL4       0    2429    2429( 40%)      87(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/04 17:36:42     40s] #METAL5    1429       0    1429( 24%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/04 17:36:42     40s] #METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/04 17:36:42     40s] #----------------------------------------------------------------------------------------------
[12/04 17:36:42     40s] #          2936    3145    6081          1432             1            0              0        
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Line Assignment statistics:
[12/04 17:36:42     40s] #Cpu time = 00:00:00
[12/04 17:36:42     40s] #Elapsed time = 00:00:00
[12/04 17:36:42     40s] #Increased memory = -0.99 (MB)
[12/04 17:36:42     40s] #Total memory = 1416.58 (MB)
[12/04 17:36:42     40s] #Peak memory = 1472.32 (MB)
[12/04 17:36:42     40s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --0.95 [2]--
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Begin assignment summary ...
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #  Total number of segments             = 515
[12/04 17:36:42     40s] #  Total number of overlap segments     =   3 (  0.6%)
[12/04 17:36:42     40s] #  Total number of assigned segments    = 512 ( 99.4%)
[12/04 17:36:42     40s] #  Total number of shifted segments     =   6 (  1.2%)
[12/04 17:36:42     40s] #  Average movement of shifted segments =   3.83 tracks
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #  Total number of overlaps             =   1
[12/04 17:36:42     40s] #  Total length of overlaps             =   0 um
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #End assignment summary.
[12/04 17:36:42     40s] ### Time Record (Line Assignment) is uninstalled.
[12/04 17:36:42     40s] #Wire/Via statistics after line assignment ...
[12/04 17:36:42     40s] #Total wire length = 5857 um.
[12/04 17:36:42     40s] #Total half perimeter of net bounding box = 5373 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL1 = 0 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL2 = 491 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL3 = 1507 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL4 = 2430 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL5 = 1430 um.
[12/04 17:36:42     40s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:36:42     40s] #Total number of vias = 1432
[12/04 17:36:42     40s] #Up-Via Summary (total 1432):
[12/04 17:36:42     40s] #           
[12/04 17:36:42     40s] #-----------------------
[12/04 17:36:42     40s] # METAL1            451
[12/04 17:36:42     40s] # METAL2            644
[12/04 17:36:42     40s] # METAL3            250
[12/04 17:36:42     40s] # METAL4             87
[12/04 17:36:42     40s] #-----------------------
[12/04 17:36:42     40s] #                  1432 
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Routing data preparation, pin analysis, line assignment statistics:
[12/04 17:36:42     40s] #Cpu time = 00:00:00
[12/04 17:36:42     40s] #Elapsed time = 00:00:01
[12/04 17:36:42     40s] #Increased memory = 15.78 (MB)
[12/04 17:36:42     40s] #Total memory = 1414.16 (MB)
[12/04 17:36:42     40s] #Peak memory = 1472.32 (MB)
[12/04 17:36:42     40s] #RTESIG:78da9593c14fc32014c63dfb57bcb01d6ae2940705da831713af6a16ddb5a92d6b1a5b30
[12/04 17:36:42     40s] #       856af6df8b8b979909db11f8c1f77deff116cbcdc31a08a33728560ea9a8101ed70ca962
[12/04 17:36:42     40s] #       72853cc75b46ab70f47a4f2e17cba7e71706046ae7face54a36df55d33d8e61d7c3ff6a6
[12/04 17:36:42     40s] #       dbef10c89c9fc2ea1a66a72770dafbb0bafabdaec04fb386eccddae12881bc846d3db818
[12/04 17:36:42     40s] #       c358018c42d61baf3b3dfda3240fdf6977a61efb065abdade7c1ffc139d2943311cc136f
[12/04 17:36:42     40s] #       3fec60bb1d0c3604feeaa744e092d3649c50767e201eb71af0fc2c5ccab37085e7e04831
[12/04 17:36:42     40s] #       5425f0a10edacce3f1842844b2f12267e952c9e08eeca9a89e5425a088ff1054b900f2c9
[12/04 17:36:42     40s] #       e30d44f5a3e87c6dda7a6aa3a24a85e930d6c4ad9545720618cd657a08687ec2a450519c
[12/04 17:36:42     40s] #       00498c4117df3d6a4ba5
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Skip comparing routing design signature in db-snapshot flow
[12/04 17:36:42     40s] #Using multithreading with 2 threads.
[12/04 17:36:42     40s] ### Time Record (Detail Routing) is installed.
[12/04 17:36:42     40s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/04 17:36:42     40s] #
[12/04 17:36:42     40s] #Start Detail Routing..
[12/04 17:36:42     40s] #start initial detail routing ...
[12/04 17:36:42     40s] ### Design has 62 dirty nets
[12/04 17:36:42     41s] #   number of violations = 0
[12/04 17:36:42     41s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1422.62 (MB), peak = 1486.61 (MB)
[12/04 17:36:42     41s] #Complete Detail Routing.
[12/04 17:36:42     41s] #Total wire length = 6370 um.
[12/04 17:36:42     41s] #Total half perimeter of net bounding box = 5373 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL1 = 0 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL2 = 261 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL3 = 1680 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL4 = 2984 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL5 = 1444 um.
[12/04 17:36:42     41s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:36:42     41s] #Total number of vias = 1362
[12/04 17:36:42     41s] #Up-Via Summary (total 1362):
[12/04 17:36:42     41s] #           
[12/04 17:36:42     41s] #-----------------------
[12/04 17:36:42     41s] # METAL1            451
[12/04 17:36:42     41s] # METAL2            437
[12/04 17:36:42     41s] # METAL3            383
[12/04 17:36:42     41s] # METAL4             91
[12/04 17:36:42     41s] #-----------------------
[12/04 17:36:42     41s] #                  1362 
[12/04 17:36:42     41s] #
[12/04 17:36:43     41s] #Total number of DRC violations = 0
[12/04 17:36:43     41s] ### Time Record (Detail Routing) is uninstalled.
[12/04 17:36:43     41s] #Cpu time = 00:00:01
[12/04 17:36:43     41s] #Elapsed time = 00:00:01
[12/04 17:36:43     41s] #Increased memory = 6.17 (MB)
[12/04 17:36:43     41s] #Total memory = 1420.34 (MB)
[12/04 17:36:43     41s] #Peak memory = 1486.61 (MB)
[12/04 17:36:43     41s] #Skip updating routing design signature in db-snapshot flow
[12/04 17:36:43     41s] #detailRoute Statistics:
[12/04 17:36:43     41s] #Cpu time = 00:00:01
[12/04 17:36:43     41s] #Elapsed time = 00:00:01
[12/04 17:36:43     41s] #Increased memory = 6.17 (MB)
[12/04 17:36:43     41s] #Total memory = 1420.34 (MB)
[12/04 17:36:43     41s] #Peak memory = 1486.61 (MB)
[12/04 17:36:43     41s] ### Time Record (DB Export) is installed.
[12/04 17:36:43     41s] ### export design design signature (8): route=1830892337 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1643414033 dirty_area=0 del_dirty_area=0 cell=678497600 placement=487216198 pin_access=1581138661 inst_pattern=1 halo=2031761210
[12/04 17:36:43     41s] ### Time Record (DB Export) is uninstalled.
[12/04 17:36:43     41s] ### Time Record (Post Callback) is installed.
[12/04 17:36:43     41s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:36:43     41s] #
[12/04 17:36:43     41s] #globalDetailRoute statistics:
[12/04 17:36:43     41s] #Cpu time = 00:00:01
[12/04 17:36:43     41s] #Elapsed time = 00:00:01
[12/04 17:36:43     41s] #Increased memory = 28.92 (MB)
[12/04 17:36:43     41s] #Total memory = 1425.21 (MB)
[12/04 17:36:43     41s] #Peak memory = 1486.61 (MB)
[12/04 17:36:43     41s] #Number of warnings = 42
[12/04 17:36:43     41s] #Total number of warnings = 65
[12/04 17:36:43     41s] #Number of fails = 0
[12/04 17:36:43     41s] #Total number of fails = 0
[12/04 17:36:43     41s] #Complete globalDetailRoute on Sun Dec  4 17:36:43 2022
[12/04 17:36:43     41s] #
[12/04 17:36:43     41s] ### Time Record (globalDetailRoute) is uninstalled.
[12/04 17:36:43     41s] ### 
[12/04 17:36:43     41s] ###   Scalability Statistics
[12/04 17:36:43     41s] ### 
[12/04 17:36:43     41s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:36:43     41s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/04 17:36:43     41s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:36:43     41s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/04 17:36:43     41s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[12/04 17:36:43     41s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[12/04 17:36:43     41s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:36:43     41s] ### 
[12/04 17:36:43     41s] #% End globalDetailRoute (date=12/04 17:36:43, total cpu=0:00:01.3, real=0:00:02.0, peak res=1486.6M, current mem=1420.8M)
[12/04 17:36:43     41s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.4)
[12/04 17:36:43     41s]       Clock detailed routing done.
[12/04 17:36:43     41s] Skipping check of guided vs. routed net lengths.
[12/04 17:36:43     41s] Set FIXED routing status on 60 net(s)
[12/04 17:36:43     41s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_in0 (pad_in). Its placement status will remain as PLACED.
[12/04 17:36:43     41s] Set FIXED placed status on 59 instance(s)
[12/04 17:36:43     41s]       Route Remaining Unrouted Nets...
[12/04 17:36:43     41s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/04 17:36:43     41s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1666.4M
[12/04 17:36:43     41s] All LLGs are deleted
[12/04 17:36:43     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1666.4M
[12/04 17:36:43     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1666.4M
[12/04 17:36:43     41s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.010, MEM:1666.4M
[12/04 17:36:43     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.7 mem=1666.4M
[12/04 17:36:43     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.7 mem=1666.4M
[12/04 17:36:43     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Import and model ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Create place DB ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Import place data ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read instances and placement ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read nets ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Create route DB ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       == Non-default Options ==
[12/04 17:36:43     41s] (I)       Maximum routing layer                              : 5
[12/04 17:36:43     41s] (I)       Number of threads                                  : 2
[12/04 17:36:43     41s] (I)       Method to set GCell size                           : row
[12/04 17:36:43     41s] (I)       Counted 4719 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:43     41s] (I)       Started Import route data (2T) ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       ============== Pin Summary ==============
[12/04 17:36:43     41s] (I)       +-------+--------+---------+------------+
[12/04 17:36:43     41s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:43     41s] (I)       +-------+--------+---------+------------+
[12/04 17:36:43     41s] (I)       |     1 |  13310 |   98.84 |        Pin |
[12/04 17:36:43     41s] (I)       |     2 |     52 |    0.39 | Pin access |
[12/04 17:36:43     41s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:43     41s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:43     41s] (I)       |     5 |    104 |    0.77 |      Upper |
[12/04 17:36:43     41s] (I)       +-------+--------+---------+------------+
[12/04 17:36:43     41s] (I)       Use row-based GCell size
[12/04 17:36:43     41s] (I)       Use row-based GCell align
[12/04 17:36:43     41s] (I)       GCell unit size   : 7840
[12/04 17:36:43     41s] (I)       GCell multiplier  : 1
[12/04 17:36:43     41s] (I)       GCell row height  : 7840
[12/04 17:36:43     41s] (I)       Actual row height : 7840
[12/04 17:36:43     41s] (I)       GCell align ref   : 507360 507360
[12/04 17:36:43     41s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:43     41s] [NR-eGR] METAL1 has no routable track
[12/04 17:36:43     41s] [NR-eGR] METAL2 has single uniform track structure
[12/04 17:36:43     41s] [NR-eGR] METAL3 has single uniform track structure
[12/04 17:36:43     41s] [NR-eGR] METAL4 has single uniform track structure
[12/04 17:36:43     41s] [NR-eGR] METAL5 has single uniform track structure
[12/04 17:36:43     41s] (I)       ============== Default via ===============
[12/04 17:36:43     41s] (I)       +---+------------------+-----------------+
[12/04 17:36:43     41s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 17:36:43     41s] (I)       +---+------------------+-----------------+
[12/04 17:36:43     41s] (I)       | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[12/04 17:36:43     41s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 17:36:43     41s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 17:36:43     41s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 17:36:43     41s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 17:36:43     41s] (I)       +---+------------------+-----------------+
[12/04 17:36:43     41s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read routing blockages ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read instance blockages ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read PG blockages ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] [NR-eGR] Read 6301 PG shapes
[12/04 17:36:43     41s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read boundary cut boxes ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:43     41s] [NR-eGR] #Instance Blockages : 20161
[12/04 17:36:43     41s] [NR-eGR] #PG Blockages       : 6301
[12/04 17:36:43     41s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:43     41s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:43     41s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read blackboxes ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:43     41s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read prerouted ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] [NR-eGR] Num Prerouted Nets = 60  Num Prerouted Wires = 2060
[12/04 17:36:43     41s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read unlegalized nets ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read nets ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] [NR-eGR] Read numTotalNets=4422  numIgnoredNets=60
[12/04 17:36:43     41s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Set up via pillars ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:43     41s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Model blockages into capacity
[12/04 17:36:43     41s] (I)       Read Num Blocks=26462  Num Prerouted Wires=2060  Num CS=0
[12/04 17:36:43     41s] (I)       Started Initialize 3D capacity ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Layer 1 (V) : #blockages 17223 : #preroutes 994
[12/04 17:36:43     41s] (I)       Layer 2 (H) : #blockages 7703 : #preroutes 794
[12/04 17:36:43     41s] (I)       Layer 3 (V) : #blockages 1394 : #preroutes 233
[12/04 17:36:43     41s] (I)       Layer 4 (H) : #blockages 142 : #preroutes 39
[12/04 17:36:43     41s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       -- layer congestion ratio --
[12/04 17:36:43     41s] (I)       Layer 1 : 0.100000
[12/04 17:36:43     41s] (I)       Layer 2 : 0.700000
[12/04 17:36:43     41s] (I)       Layer 3 : 0.700000
[12/04 17:36:43     41s] (I)       Layer 4 : 0.700000
[12/04 17:36:43     41s] (I)       Layer 5 : 0.700000
[12/04 17:36:43     41s] (I)       ----------------------------
[12/04 17:36:43     41s] (I)       Number of ignored nets                =     60
[12/04 17:36:43     41s] (I)       Number of connected nets              =      0
[12/04 17:36:43     41s] (I)       Number of fixed nets                  =     60.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of clock nets                  =     61.  Ignored: No
[12/04 17:36:43     41s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:43     41s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:43     41s] (I)       Finished Import route data (2T) ( CPU: 0.05 sec, Real: 0.46 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.48 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Read aux data ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Others data preparation ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Started Create route kernel ( Curr Mem: 1666.43 MB )
[12/04 17:36:43     41s] (I)       Ndr track 0 does not exist
[12/04 17:36:43     41s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:43     41s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 17:36:43     41s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 17:36:43     41s] (I)       Site width          :  1120  (dbu)
[12/04 17:36:43     41s] (I)       Row height          :  7840  (dbu)
[12/04 17:36:43     41s] (I)       GCell row height    :  7840  (dbu)
[12/04 17:36:43     41s] (I)       GCell width         :  7840  (dbu)
[12/04 17:36:43     41s] (I)       GCell height        :  7840  (dbu)
[12/04 17:36:43     41s] (I)       Grid                :   440   440     5
[12/04 17:36:43     41s] (I)       Layer numbers       :     1     2     3     4     5
[12/04 17:36:43     41s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/04 17:36:43     41s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/04 17:36:43     41s] (I)       Default wire width  :   460   560   560   560   560
[12/04 17:36:43     41s] (I)       Default wire space  :   460   560   560   560   560
[12/04 17:36:43     41s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/04 17:36:43     41s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/04 17:36:43     41s] (I)       First track coord   :     0   560   560   560   560
[12/04 17:36:43     41s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/04 17:36:43     41s] (I)       Total num of tracks :     0  3083  3083  3083  3083
[12/04 17:36:43     41s] (I)       Num of masks        :     1     1     1     1     1
[12/04 17:36:43     41s] (I)       Num of trim masks   :     0     0     0     0     0
[12/04 17:36:43     41s] (I)       --------------------------------------------------------
[12/04 17:36:43     41s] 
[12/04 17:36:43     41s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:43     41s] [NR-eGR] Rule id: 0  Nets: 4310 
[12/04 17:36:43     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:43     41s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/04 17:36:43     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:43     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/04 17:36:43     41s] [NR-eGR] ========================================
[12/04 17:36:43     41s] [NR-eGR] 
[12/04 17:36:43     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:43     41s] (I)       blocked tracks on layer2 : = 659744 / 1356520 (48.64%)
[12/04 17:36:43     41s] (I)       blocked tracks on layer3 : = 543601 / 1356520 (40.07%)
[12/04 17:36:43     41s] (I)       blocked tracks on layer4 : = 647845 / 1356520 (47.76%)
[12/04 17:36:43     41s] (I)       blocked tracks on layer5 : = 641395 / 1356520 (47.28%)
[12/04 17:36:43     41s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.19 sec, Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.73 sec, Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Reset routing kernel
[12/04 17:36:43     41s] (I)       Started Global Routing ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Started Initialization ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       totalPins=12905  totalGlobalPin=12696 (98.38%)
[12/04 17:36:43     41s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Started Net group 1 ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Started Generate topology (2T) ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Finished Generate topology (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       total 2D Cap : 2963020 = (1541787 H, 1421233 V)
[12/04 17:36:43     41s] [NR-eGR] Layer group 1: route 4310 net(s) in layer range [2, 5]
[12/04 17:36:43     41s] (I)       
[12/04 17:36:43     41s] (I)       ============  Phase 1a Route ============
[12/04 17:36:43     41s] (I)       Started Phase 1a ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Started Pattern routing (2T) ( Curr Mem: 1677.16 MB )
[12/04 17:36:43     41s] (I)       Finished Pattern routing (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.91 MB )
[12/04 17:36:43     41s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1679.91 MB )
[12/04 17:36:43     41s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:43     41s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.91 MB )
[12/04 17:36:43     41s] (I)       Usage: 39762 = (19356 H, 20406 V) = (1.26% H, 1.44% V) = (7.588e+04um H, 7.999e+04um V)
[12/04 17:36:43     41s] (I)       Started Add via demand to 2D ( Curr Mem: 1679.91 MB )
[12/04 17:36:44     41s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] (I)       ============  Phase 1b Route ============
[12/04 17:36:44     41s] (I)       Started Phase 1b ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Monotonic routing (2T) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Monotonic routing (2T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Usage: 39766 = (19360 H, 20406 V) = (1.26% H, 1.44% V) = (7.589e+04um H, 7.999e+04um V)
[12/04 17:36:44     41s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.558827e+05um
[12/04 17:36:44     41s] (I)       Congestion metric : 0.01%H 0.01%V, 0.01%HV
[12/04 17:36:44     41s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:44     41s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] (I)       ============  Phase 1c Route ============
[12/04 17:36:44     41s] (I)       Started Phase 1c ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Two level routing ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Level2 Grid: 88 x 88
[12/04 17:36:44     41s] (I)       Started Two Level Routing ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Usage: 39767 = (19361 H, 20406 V) = (1.26% H, 1.44% V) = (7.590e+04um H, 7.999e+04um V)
[12/04 17:36:44     41s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] (I)       ============  Phase 1d Route ============
[12/04 17:36:44     41s] (I)       Started Phase 1d ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Detoured routing ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Usage: 39770 = (19363 H, 20407 V) = (1.26% H, 1.44% V) = (7.590e+04um H, 8.000e+04um V)
[12/04 17:36:44     41s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] (I)       ============  Phase 1e Route ============
[12/04 17:36:44     41s] (I)       Started Phase 1e ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Route legalization ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Usage: 39770 = (19363 H, 20407 V) = (1.26% H, 1.44% V) = (7.590e+04um H, 8.000e+04um V)
[12/04 17:36:44     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.558984e+05um
[12/04 17:36:44     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] (I)       ============  Phase 1l Route ============
[12/04 17:36:44     41s] (I)       Started Phase 1l ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Layer assignment (2T) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Current Layer assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Layer assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.27 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Clean cong LA ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:44     41s] (I)       Layer  2:     711627     17722        18      615034      737086    (45.49%) 
[12/04 17:36:44     41s] (I)       Layer  3:     826071     17352         0      483021      869099    (35.72%) 
[12/04 17:36:44     41s] (I)       Layer  4:     714002     10722         2      612871      739249    (45.33%) 
[12/04 17:36:44     41s] (I)       Layer  5:     720290      4289         0      613081      739039    (45.34%) 
[12/04 17:36:44     41s] (I)       Total:       2971990     50085        20     2324007     3084473    (42.97%) 
[12/04 17:36:44     41s] (I)       
[12/04 17:36:44     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:44     41s] [NR-eGR]                        OverCon            
[12/04 17:36:44     41s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:44     41s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:36:44     41s] [NR-eGR] ----------------------------------------------
[12/04 17:36:44     41s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:44     41s] [NR-eGR]  METAL2  (2)        18( 0.02%)   ( 0.02%) 
[12/04 17:36:44     41s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:44     41s] [NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[12/04 17:36:44     41s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:44     41s] [NR-eGR] ----------------------------------------------
[12/04 17:36:44     41s] [NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[12/04 17:36:44     41s] [NR-eGR] 
[12/04 17:36:44     41s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.40 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Export 3D cong map ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       total 2D Cap : 2973391 = (1547081 H, 1426310 V)
[12/04 17:36:44     41s] (I)       Started Export 2D cong map ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:44     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:44     41s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       ============= Track Assignment ============
[12/04 17:36:44     41s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Track Assignment (2T) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:44     41s] (I)       Current Track Assignment (2T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Run Multi-thread track assignment
[12/04 17:36:44     41s] (I)       Finished Track Assignment (2T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Export ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Started Export DB wires ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Started Export all nets (2T) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:44     41s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[12/04 17:36:44     41s] [NR-eGR] METAL2  (2V) length: 4.719085e+04um, number of vias: 17060
[12/04 17:36:44     41s] [NR-eGR] METAL3  (3H) length: 6.386383e+04um, number of vias: 3347
[12/04 17:36:44     41s] [NR-eGR] METAL4  (4V) length: 4.118492e+04um, number of vias: 630
[12/04 17:36:44     41s] [NR-eGR] METAL5  (5H) length: 1.692180e+04um, number of vias: 0
[12/04 17:36:44     41s] [NR-eGR] Total length: 1.691614e+05um, number of vias: 34342
[12/04 17:36:44     41s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:44     41s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/04 17:36:44     41s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:44     41s] (I)       Started Update net boxes ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Update timing ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Started Postprocess design ( Curr Mem: 1682.88 MB )
[12/04 17:36:44     41s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1673.88 MB )
[12/04 17:36:44     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.32 sec, Curr Mem: 1673.88 MB )
[12/04 17:36:44     41s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:01.4)
[12/04 17:36:44     41s]     Routing using NR in eGR->NR Step done.
[12/04 17:36:44     41s] Net route status summary:
[12/04 17:36:44     41s]   Clock:        61 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=60, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:44     41s]   Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:44     41s] 
[12/04 17:36:44     41s] CCOPT: Done with clock implementation routing.
[12/04 17:36:44     41s] 
[12/04 17:36:44     41s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:04.7)
[12/04 17:36:44     41s]   Clock implementation routing done.
[12/04 17:36:44     41s]   Leaving CCOpt scope - extractRC...
[12/04 17:36:44     41s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/04 17:36:44     41s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4415 and nets=6035 using extraction engine 'preRoute' .
[12/04 17:36:44     41s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:36:44     41s] RC Extraction called in multi-corner(2) mode.
[12/04 17:36:44     41s] RCMode: PreRoute
[12/04 17:36:44     41s]       RC Corner Indexes            0       1   
[12/04 17:36:44     41s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:36:44     41s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:44     41s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:44     41s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:36:44     41s] Shrink Factor                : 1.00000
[12/04 17:36:44     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:36:44     41s] Using capacitance table file ...
[12/04 17:36:44     41s] 
[12/04 17:36:44     41s] Trim Metal Layers:
[12/04 17:36:44     41s] LayerId::1 widthSet size::4
[12/04 17:36:44     41s] LayerId::2 widthSet size::4
[12/04 17:36:44     41s] LayerId::3 widthSet size::4
[12/04 17:36:44     41s] LayerId::4 widthSet size::4
[12/04 17:36:44     41s] LayerId::5 widthSet size::4
[12/04 17:36:44     41s] LayerId::6 widthSet size::3
[12/04 17:36:44     41s] Updating RC grid for preRoute extraction ...
[12/04 17:36:44     41s] eee: pegSigSF::1.070000
[12/04 17:36:44     41s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:44     41s] Initializing multi-corner resistance tables ...
[12/04 17:36:44     41s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:36:44     41s] eee: l::2 avDens::0.046968 usedTrk::1203.308935 availTrk::25620.000000 sigTrk::1203.308935
[12/04 17:36:44     41s] eee: l::3 avDens::0.058983 usedTrk::1630.884446 availTrk::27650.000000 sigTrk::1630.884446
[12/04 17:36:44     41s] eee: l::4 avDens::0.051158 usedTrk::1304.423343 availTrk::25498.149602 sigTrk::1304.423343
[12/04 17:36:44     41s] eee: l::5 avDens::0.038546 usedTrk::559.572703 availTrk::14516.847869 sigTrk::559.572703
[12/04 17:36:44     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:36:44     41s] {RT wc 0 5 5 0}
[12/04 17:36:44     41s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.271306 ; uaWl: 1.000000 ; uaWlH: 0.329780 ; aWlH: 0.000000 ; Pmax: 0.857700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:36:44     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.875M)
[12/04 17:36:44     41s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/04 17:36:44     41s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/04 17:36:44     41s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/04 17:36:44     41s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/04 17:36:44     41s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:44     41s] End AAE Lib Interpolated Model. (MEM=1671.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:44     42s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:44     42s]   Clock DAG stats after routing clock trees:
[12/04 17:36:44     42s]     cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:44     42s]     misc counts      : r=1, pp=0
[12/04 17:36:44     42s]     cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:44     42s]     cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:44     42s]     sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:44     42s]     wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
[12/04 17:36:44     42s]     wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
[12/04 17:36:44     42s]     hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
[12/04 17:36:44     42s]   Clock DAG net violations after routing clock trees:
[12/04 17:36:44     42s]     Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
[12/04 17:36:44     42s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:44     42s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/04 17:36:44     42s]     Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:44     42s]     Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:44     42s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/04 17:36:44     42s]      Bufs: BUFX1: 59 
[12/04 17:36:44     42s]    Logics: pad_in: 1 
[12/04 17:36:44     42s]   Primary reporting skew groups after routing clock trees:
[12/04 17:36:44     42s]     skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:44     42s]         min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:44     42s]         max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:44     42s]   Skew group summary after routing clock trees:
[12/04 17:36:44     42s]     skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:44     42s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.0 real=0:00:04.9)
[12/04 17:36:44     42s]   CCOpt::Phase::PostConditioning...
[12/04 17:36:44     42s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/04 17:36:44     42s]   Leaving CCOpt scope - Initializing placement interface...
[12/04 17:36:44     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.8M
[12/04 17:36:44     42s] z: 2, totalTracks: 1
[12/04 17:36:44     42s] z: 4, totalTracks: 1
[12/04 17:36:44     42s] z: 6, totalTracks: 1
[12/04 17:36:44     42s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:44     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.8M
[12/04 17:36:44     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1899.8M
[12/04 17:36:44     42s] Core basic site is core7T
[12/04 17:36:44     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1899.8M
[12/04 17:36:44     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.004, MEM:1899.8M
[12/04 17:36:44     42s] Fast DP-INIT is on for default
[12/04 17:36:44     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:44     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.022, MEM:1899.8M
[12/04 17:36:44     42s] OPERPROF:     Starting CMU at level 3, MEM:1899.8M
[12/04 17:36:44     42s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:1931.8M
[12/04 17:36:44     42s] 
[12/04 17:36:44     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:44     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.031, MEM:1931.8M
[12/04 17:36:44     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1931.8M
[12/04 17:36:44     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1931.8M
[12/04 17:36:44     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1931.8MB).
[12/04 17:36:44     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.057, MEM:1931.8M
[12/04 17:36:44     42s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:44     42s]   Removing CTS place status from clock tree and sinks.
[12/04 17:36:44     42s]   Removed CTS place status from 59 clock cells (out of 62 ) and 0 clock sinks (out of 0 ).
[12/04 17:36:44     42s]   Switching to inst based legalization.
[12/04 17:36:44     42s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:44     42s]   PostConditioning...
[12/04 17:36:44     42s]     PostConditioning active optimizations:
[12/04 17:36:44     42s]      - DRV fixing with initial upsizing, sizing and buffering
[12/04 17:36:44     42s]      - Skew fixing with sizing
[12/04 17:36:44     42s]     
[12/04 17:36:44     42s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/04 17:36:44     42s]     Currently running CTS, using active skew data
[12/04 17:36:44     42s]     Reset bufferability constraints...
[12/04 17:36:44     42s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/04 17:36:44     42s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:44     42s]     PostConditioning Upsizing To Fix DRVs...
[12/04 17:36:44     42s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% End AAE Lib Interpolated Model. (MEM=1810.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:44     42s] ...100% 
[12/04 17:36:44     42s]       CCOpt-PostConditioning: considered: 61, tested: 61, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
[12/04 17:36:44     42s]       
[12/04 17:36:44     42s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/04 17:36:44     42s]       ============================================
[12/04 17:36:44     42s]       
[12/04 17:36:44     42s]       Cell changes by Net Type:
[12/04 17:36:44     42s]       
[12/04 17:36:44     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:44     42s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/04 17:36:44     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:44     42s]       top                0                    0           0            0                    0                  0
[12/04 17:36:44     42s]       trunk              0                    0           0            0                    0                  0
[12/04 17:36:44     42s]       leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/04 17:36:44     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:44     42s]       Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/04 17:36:44     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:44     42s]       
[12/04 17:36:44     42s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[12/04 17:36:44     42s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/04 17:36:44     42s]       
[12/04 17:36:44     42s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/04 17:36:44     42s]         cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:44     42s]         misc counts      : r=1, pp=0
[12/04 17:36:44     42s]         cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:44     42s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:44     42s]         sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:44     42s]         wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
[12/04 17:36:44     42s]         wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
[12/04 17:36:44     42s]         hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
[12/04 17:36:44     42s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/04 17:36:44     42s]         Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
[12/04 17:36:44     42s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:44     42s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/04 17:36:44     42s]         Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:44     42s]         Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:44     42s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/04 17:36:44     42s]          Bufs: BUFX1: 59 
[12/04 17:36:44     42s]        Logics: pad_in: 1 
[12/04 17:36:44     42s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/04 17:36:44     42s]         skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:44     42s]             min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:44     42s]             max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:44     42s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/04 17:36:44     42s]         skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:44     42s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:44     42s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:44     42s]     Recomputing CTS skew targets...
[12/04 17:36:44     42s]     Resolving skew group constraints...
[12/04 17:36:44     42s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/04 17:36:44     42s]     Resolving skew group constraints done.
[12/04 17:36:44     42s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:44     42s]     PostConditioning Fixing DRVs...
[12/04 17:36:44     42s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:45     42s]       CCOpt-PostConditioning: considered: 61, tested: 61, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       PRO Statistics: Fix DRVs (cell sizing):
[12/04 17:36:45     42s]       =======================================
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Cell changes by Net Type:
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       top                0                    0           0            0                    0                  0
[12/04 17:36:45     42s]       trunk              0                    0           0            0                    0                  0
[12/04 17:36:45     42s]       leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[12/04 17:36:45     42s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/04 17:36:45     42s]         cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
[12/04 17:36:45     42s]         misc counts      : r=1, pp=0
[12/04 17:36:45     42s]         cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
[12/04 17:36:45     42s]         cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
[12/04 17:36:45     42s]         sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:45     42s]         wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
[12/04 17:36:45     42s]         wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
[12/04 17:36:45     42s]         hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
[12/04 17:36:45     42s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/04 17:36:45     42s]         Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
[12/04 17:36:45     42s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:45     42s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/04 17:36:45     42s]         Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:45     42s]         Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:45     42s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/04 17:36:45     42s]          Bufs: BUFX1: 59 
[12/04 17:36:45     42s]        Logics: pad_in: 1 
[12/04 17:36:45     42s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/04 17:36:45     42s]         skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:45     42s]             min path sink: cpu/datapath/regFile/RAM_reg[3][6]/CLK
[12/04 17:36:45     42s]             max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:45     42s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/04 17:36:45     42s]         skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
[12/04 17:36:45     42s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:45     42s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:45     42s]     Buffering to fix DRVs...
[12/04 17:36:45     42s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/04 17:36:45     42s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/04 17:36:45     42s]     Inserted 8 buffers and inverters.
[12/04 17:36:45     42s]     success count. Default: 0, QS: 0, QD: 4, FS: 0, MQS: 0
[12/04 17:36:45     42s]     CCOpt-PostConditioning: nets considered: 61, nets tested: 61, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 2, buffered: 4
[12/04 17:36:45     42s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/04 17:36:45     42s]       cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
[12/04 17:36:45     42s]       misc counts      : r=1, pp=0
[12/04 17:36:45     42s]       cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
[12/04 17:36:45     42s]       cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
[12/04 17:36:45     42s]       sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:45     42s]       wire capacitance : top=0.000pF, trunk=0.373pF, leaf=0.620pF, total=0.993pF
[12/04 17:36:45     42s]       wire lengths     : top=0.000um, trunk=2730.030um, leaf=3640.235um, total=6370.265um
[12/04 17:36:45     42s]       hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
[12/04 17:36:45     42s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/04 17:36:45     42s]       Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/04 17:36:45     42s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:45     42s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/04 17:36:45     42s]       Trunk : target=0.885ns count=16 avg=0.432ns sd=0.267ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:45     42s]       Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.179ns min=0.118ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:45     42s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/04 17:36:45     42s]        Bufs: BUFX1: 67 
[12/04 17:36:45     42s]      Logics: pad_in: 1 
[12/04 17:36:45     42s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/04 17:36:45     42s]       skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
[12/04 17:36:45     42s]           min path sink: cpu/datapath/regFile/RAM_reg[11][6]/CLK
[12/04 17:36:45     42s]           max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:45     42s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/04 17:36:45     42s]       skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
[12/04 17:36:45     42s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     Slew Diagnostics: After DRV fixing
[12/04 17:36:45     42s]     ==================================
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     Global Causes:
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     -----
[12/04 17:36:45     42s]     Cause
[12/04 17:36:45     42s]     -----
[12/04 17:36:45     42s]       (empty table)
[12/04 17:36:45     42s]     -----
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     Top 5 overslews:
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     -------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]     Overslew    Causes                                     Driving Pin
[12/04 17:36:45     42s]     -------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]     0.042ns     1. Inst already optimally sized (BUFX1)    cpu/datapath/regFile/CTS_ccl_a_buf_00348/Z
[12/04 17:36:45     42s]        -        2. Route buffering full search disabled                        -
[12/04 17:36:45     42s]     -------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     Slew diagnostics counts from the 1 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     Cause                                   Occurences
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     Inst already optimally sized                1
[12/04 17:36:45     42s]     Route buffering full search disabled        1
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     Violation diagnostics counts from the 2 nodes that have violations:
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     Cause                                   Occurences
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     Sizing not permitted                        1
[12/04 17:36:45     42s]     Inst already optimally sized                1
[12/04 17:36:45     42s]     Cannot buffer as net is dont touch          1
[12/04 17:36:45     42s]     Route buffering full search disabled        1
[12/04 17:36:45     42s]     --------------------------------------------------
[12/04 17:36:45     42s]     
[12/04 17:36:45     42s]     PostConditioning Fixing Skew by cell sizing...
[12/04 17:36:45     42s] **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[12/04 17:36:45     42s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/04 17:36:45     42s]       Path optimization required 0 stage delay updates 
[12/04 17:36:45     42s]       Resized 0 clock insts to decrease delay.
[12/04 17:36:45     42s]       Fixing short paths with downsize only
[12/04 17:36:45     42s]       Path optimization required 0 stage delay updates 
[12/04 17:36:45     42s]       Resized 0 clock insts to increase delay.
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       PRO Statistics: Fix Skew (cell sizing):
[12/04 17:36:45     42s]       =======================================
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Cell changes by Net Type:
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       top                0                    0           0            0                    0                  0
[12/04 17:36:45     42s]       trunk              3 [60.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[12/04 17:36:45     42s]       leaf               2 [40.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/04 17:36:45     42s]       -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[12/04 17:36:45     42s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/04 17:36:45     42s]       
[12/04 17:36:45     42s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/04 17:36:45     42s]         cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
[12/04 17:36:45     42s]         misc counts      : r=1, pp=0
[12/04 17:36:45     42s]         cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
[12/04 17:36:45     42s]         cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
[12/04 17:36:45     42s]         sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:45     42s]         wire capacitance : top=0.000pF, trunk=0.373pF, leaf=0.620pF, total=0.993pF
[12/04 17:36:45     42s]         wire lengths     : top=0.000um, trunk=2730.030um, leaf=3640.235um, total=6370.265um
[12/04 17:36:45     42s]         hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
[12/04 17:36:45     42s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/04 17:36:45     42s]         Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/04 17:36:45     42s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:45     42s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/04 17:36:45     42s]         Trunk : target=0.885ns count=16 avg=0.432ns sd=0.267ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:45     42s]         Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.179ns min=0.118ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:45     42s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/04 17:36:45     42s]          Bufs: BUFX1: 67 
[12/04 17:36:45     42s]        Logics: pad_in: 1 
[12/04 17:36:45     42s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/04 17:36:45     42s]         skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
[12/04 17:36:45     42s]             min path sink: cpu/datapath/regFile/RAM_reg[11][6]/CLK
[12/04 17:36:45     42s]             max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:45     42s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/04 17:36:45     42s]         skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
[12/04 17:36:45     42s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/04 17:36:45     42s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/04 17:36:45     42s]     Reconnecting optimized routes...
[12/04 17:36:45     42s]     Reset timing graph...
[12/04 17:36:45     42s] Ignoring AAE DB Resetting ...
[12/04 17:36:45     42s]     Reset timing graph done.
[12/04 17:36:45     42s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/04 17:36:45     42s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:45     42s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/04 17:36:45     42s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/04 17:36:45     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1810.7M
[12/04 17:36:45     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.009, MEM:1670.7M
[12/04 17:36:45     42s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:45     42s]     Leaving CCOpt scope - ClockRefiner...
[12/04 17:36:45     42s]     Assigned high priority to 8 instances.
[12/04 17:36:45     42s]     Performing Single Pass Refine Place.
[12/04 17:36:45     42s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/04 17:36:45     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1670.7M
[12/04 17:36:45     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1670.7M
[12/04 17:36:45     42s] z: 2, totalTracks: 1
[12/04 17:36:45     42s] z: 4, totalTracks: 1
[12/04 17:36:45     42s] z: 6, totalTracks: 1
[12/04 17:36:45     42s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:45     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1670.7M
[12/04 17:36:45     42s] Info: 68 insts are soft-fixed.
[12/04 17:36:45     42s] OPERPROF:       Starting CMU at level 4, MEM:1670.7M
[12/04 17:36:45     42s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1702.7M
[12/04 17:36:45     42s] 
[12/04 17:36:45     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:45     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.013, MEM:1670.7M
[12/04 17:36:45     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1670.7M
[12/04 17:36:45     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:1670.7M
[12/04 17:36:45     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1670.7MB).
[12/04 17:36:45     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.024, MEM:1670.7M
[12/04 17:36:45     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.029, MEM:1670.7M
[12/04 17:36:45     42s] TDRefine: refinePlace mode is spiral
[12/04 17:36:45     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3946083.5
[12/04 17:36:45     42s] OPERPROF: Starting RefinePlace at level 1, MEM:1670.7M
[12/04 17:36:45     42s] *** Starting refinePlace (0:00:42.2 mem=1670.7M) ***
[12/04 17:36:45     42s] Total net bbox length = 1.461e+05 (7.157e+04 7.452e+04) (ext = 4.288e+04)
[12/04 17:36:45     42s] Info: 68 insts are soft-fixed.
[12/04 17:36:45     42s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:45     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:45     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1670.7M
[12/04 17:36:45     42s] Starting refinePlace ...
[12/04 17:36:45     42s] One DDP V2 for no tweak run.
[12/04 17:36:45     42s]   Spread Effort: high, standalone mode, useDDP on.
[12/04 17:36:45     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1670.7MB) @(0:00:42.2 - 0:00:42.2).
[12/04 17:36:45     42s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:45     42s] wireLenOptFixPriorityInst 333 inst fixed
[12/04 17:36:45     42s] 
[12/04 17:36:45     42s] Running Spiral MT with 2 threads  fetchWidth=225 
[12/04 17:36:45     42s] Move report: legalization moves 9 insts, mean move: 5.60 um, max move: 24.64 um spiral
[12/04 17:36:45     42s] 	Max move on inst (cpu/datapath/regFile/U215): (643.44, 1014.16) --> (634.48, 1029.84)
[12/04 17:36:45     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1713.9MB) @(0:00:42.2 - 0:00:42.2).
[12/04 17:36:45     42s] Move report: Detail placement moves 9 insts, mean move: 5.60 um, max move: 24.64 um 
[12/04 17:36:45     42s] 	Max move on inst (cpu/datapath/regFile/U215): (643.44, 1014.16) --> (634.48, 1029.84)
[12/04 17:36:45     42s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.9MB
[12/04 17:36:45     42s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:45     42s]   maximum (X+Y) =        24.64 um
[12/04 17:36:45     42s]   inst (cpu/datapath/regFile/U215) with max move: (643.44, 1014.16) -> (634.48, 1029.84)
[12/04 17:36:45     42s]   mean    (X+Y) =         5.60 um
[12/04 17:36:45     42s] Summary Report:
[12/04 17:36:45     42s] Instances move: 9 (out of 4365 movable)
[12/04 17:36:45     42s] Instances flipped: 0
[12/04 17:36:45     42s] Mean displacement: 5.60 um
[12/04 17:36:45     42s] Max displacement: 24.64 um (Instance: cpu/datapath/regFile/U215) (643.44, 1014.16) -> (634.48, 1029.84)
[12/04 17:36:45     42s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 17:36:45     42s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:36:45     42s] Total instances moved : 9
[12/04 17:36:45     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.055, REAL:0.082, MEM:1713.9M
[12/04 17:36:45     42s] Total net bbox length = 1.461e+05 (7.158e+04 7.456e+04) (ext = 4.288e+04)
[12/04 17:36:45     42s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.9MB
[12/04 17:36:45     42s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1713.9MB) @(0:00:42.2 - 0:00:42.2).
[12/04 17:36:45     42s] *** Finished refinePlace (0:00:42.2 mem=1713.9M) ***
[12/04 17:36:45     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3946083.5
[12/04 17:36:45     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.062, REAL:0.106, MEM:1713.9M
[12/04 17:36:45     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1713.9M
[12/04 17:36:45     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.008, MEM:1670.9M
[12/04 17:36:45     42s]     ClockRefiner summary
[12/04 17:36:45     42s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 401).
[12/04 17:36:45     42s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 68).
[12/04 17:36:45     42s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 333).
[12/04 17:36:45     42s]     Revert refine place priority changes on 0 instances.
[12/04 17:36:45     42s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/04 17:36:45     42s]     Set dirty flag on 17 instances, 16 nets
[12/04 17:36:45     42s]   PostConditioning done.
[12/04 17:36:45     42s] Net route status summary:
[12/04 17:36:45     42s]   Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:45     42s]   Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/04 17:36:45     42s]   Update timing and DAG stats after post-conditioning...
[12/04 17:36:45     42s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:45     42s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/04 17:36:45     42s] End AAE Lib Interpolated Model. (MEM=1670.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:45     42s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 17:36:45     42s]   Clock DAG stats after post-conditioning:
[12/04 17:36:45     42s]     cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
[12/04 17:36:45     42s]     misc counts      : r=1, pp=0
[12/04 17:36:45     42s]     cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
[12/04 17:36:45     42s]     cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
[12/04 17:36:45     42s]     sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:45     42s]     wire capacitance : top=0.000pF, trunk=0.374pF, leaf=0.621pF, total=0.994pF
[12/04 17:36:45     42s]     wire lengths     : top=0.000um, trunk=2765.585um, leaf=3676.600um, total=6442.185um
[12/04 17:36:45     42s]     hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
[12/04 17:36:45     42s]   Clock DAG net violations after post-conditioning:
[12/04 17:36:45     42s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/04 17:36:45     42s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:45     42s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/04 17:36:45     42s]     Trunk : target=0.885ns count=16 avg=0.432ns sd=0.266ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:45     42s]     Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.178ns min=0.119ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:45     42s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/04 17:36:45     42s]      Bufs: BUFX1: 67 
[12/04 17:36:45     42s]    Logics: pad_in: 1 
[12/04 17:36:45     42s]   Primary reporting skew groups after post-conditioning:
[12/04 17:36:45     42s]     skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
[12/04 17:36:45     42s]         min path sink: cpu/datapath/regFile/RAM_reg[11][6]/CLK
[12/04 17:36:45     42s]         max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:45     42s]   Skew group summary after post-conditioning:
[12/04 17:36:45     42s]     skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
[12/04 17:36:45     42s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:01.0)
[12/04 17:36:45     42s]   Setting CTS place status to fixed for clock tree and sinks.
[12/04 17:36:45     42s]   numClockCells = 70, numClockCellsFixed = 70, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/04 17:36:45     42s]   Post-balance tidy up or trial balance steps...
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG stats at end of CTS:
[12/04 17:36:45     42s]   ==============================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   ---------------------------------------------------------------
[12/04 17:36:45     42s]   Cell type                     Count    Area         Capacitance
[12/04 17:36:45     42s]   ---------------------------------------------------------------
[12/04 17:36:45     42s]   Buffers                        67        735.392       0.077
[12/04 17:36:45     42s]   Inverters                       0          0.000       0.000
[12/04 17:36:45     42s]   Integrated Clock Gates          0          0.000       0.000
[12/04 17:36:45     42s]   Non-Integrated Clock Gates      0          0.000       0.000
[12/04 17:36:45     42s]   Clock Logic                     1      20988.000       1.019
[12/04 17:36:45     42s]   All                            68      21723.392       1.097
[12/04 17:36:45     42s]   ---------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG wire lengths at end of CTS:
[12/04 17:36:45     42s]   =====================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   --------------------
[12/04 17:36:45     42s]   Type     Wire Length
[12/04 17:36:45     42s]   --------------------
[12/04 17:36:45     42s]   Top          0.000
[12/04 17:36:45     42s]   Trunk     2765.585
[12/04 17:36:45     42s]   Leaf      3676.600
[12/04 17:36:45     42s]   Total     6442.185
[12/04 17:36:45     42s]   --------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG hp wire lengths at end of CTS:
[12/04 17:36:45     42s]   ========================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   -----------------------
[12/04 17:36:45     42s]   Type     hp Wire Length
[12/04 17:36:45     42s]   -----------------------
[12/04 17:36:45     42s]   Top            0.000
[12/04 17:36:45     42s]   Trunk       2492.160
[12/04 17:36:45     42s]   Leaf        2724.680
[12/04 17:36:45     42s]   Total       5216.840
[12/04 17:36:45     42s]   -----------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG capacitances at end of CTS:
[12/04 17:36:45     42s]   =====================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   --------------------------------
[12/04 17:36:45     42s]   Type     Gate     Wire     Total
[12/04 17:36:45     42s]   --------------------------------
[12/04 17:36:45     42s]   Top      0.000    0.000    0.000
[12/04 17:36:45     42s]   Trunk    1.097    0.374    1.470
[12/04 17:36:45     42s]   Leaf     1.079    0.621    1.700
[12/04 17:36:45     42s]   Total    2.176    0.994    3.170
[12/04 17:36:45     42s]   --------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG sink capacitances at end of CTS:
[12/04 17:36:45     42s]   ==========================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   --------------------------------------------------------
[12/04 17:36:45     42s]   Count    Total    Average    Std. Dev.    Min      Max
[12/04 17:36:45     42s]   --------------------------------------------------------
[12/04 17:36:45     42s]    333     1.079     0.003       0.000      0.003    0.003
[12/04 17:36:45     42s]   --------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG net violations at end of CTS:
[12/04 17:36:45     42s]   =======================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   --------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/04 17:36:45     42s]   --------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Remaining Transition    ns         1       0.042       0.000      0.042    [0.042]
[12/04 17:36:45     42s]   Capacitance             pF         1       1.020       0.000      1.020    [1.020]
[12/04 17:36:45     42s]   --------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/04 17:36:45     42s]   ====================================================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Trunk       0.885      16       0.432       0.266      0.000    0.815    {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}                                       -
[12/04 17:36:45     42s]   Leaf        0.885      53       0.708       0.178      0.119    0.927    {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns}    {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Clock DAG library cell distribution at end of CTS:
[12/04 17:36:45     42s]   ==================================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   ---------------------------------------
[12/04 17:36:45     42s]   Name      Type      Inst     Inst Area 
[12/04 17:36:45     42s]                       Count    (um^2)
[12/04 17:36:45     42s]   ---------------------------------------
[12/04 17:36:45     42s]   BUFX1     buffer     67        735.392
[12/04 17:36:45     42s]   pad_in    logic       1      20988.000
[12/04 17:36:45     42s]   ---------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Primary reporting skew groups summary at end of CTS:
[12/04 17:36:45     42s]   ====================================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   wc:setup.late    clk/constraint    0.905     1.363     0.458    0.221*           0.007           0.001           1.250        0.064     99.1% {1.167, 1.363}
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Skew group summary at end of CTS:
[12/04 17:36:45     42s]   =================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   wc:setup.late    clk/constraint    0.905     1.363     0.458    0.221*           0.007           0.001           1.250        0.064     99.1% {1.167, 1.363}
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Min/max skew group path pins for unmet skew targets:
[12/04 17:36:45     42s]   ====================================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Half-corner      Skew Group        Min/Max    Delay    Pin
[12/04 17:36:45     42s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   wc:setup.late    clk/constraint    Min        0.905    cpu/datapath/regFile/RAM_reg[11][6]/CLK
[12/04 17:36:45     42s]   wc:setup.late    clk/constraint    Max        1.363    cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:45     42s]   ----------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Found a total of 9 clock tree pins with a slew violation.
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Slew violation summary across all clock trees - Top 9 violating pins:
[12/04 17:36:45     42s]   =====================================================================
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Target and measured clock slews (in ns):
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/04 17:36:45     42s]                  amount     target  achieved  touch  net?   source         
[12/04 17:36:45     42s]                                               net?                         
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[12][5]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[12][2]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[10][14]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[8][14]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[2][14]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[2][2]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[0][14]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[0][2]/CLK
[12/04 17:36:45     42s]   wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/CTS_ccl_a_buf_00348/Z
[12/04 17:36:45     42s]   -------------------------------------------------------------------------------------------------------------------
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Target sources:
[12/04 17:36:45     42s]   auto extracted - target was extracted from SDC.
[12/04 17:36:45     42s]   auto computed - target was computed when balancing trees.
[12/04 17:36:45     42s]   explicit - target is explicitly set via target_max_trans property.
[12/04 17:36:45     42s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/04 17:36:45     42s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/04 17:36:45     42s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/04 17:36:45     42s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/04 17:36:45     42s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   
[12/04 17:36:45     42s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.2)
[12/04 17:36:45     42s] Synthesizing clock trees done.
[12/04 17:36:45     42s] Tidy Up And Update Timing...
[12/04 17:36:45     42s] External - Set all clocks to propagated mode...
[12/04 17:36:45     42s] Innovus updating I/O latencies
[12/04 17:36:46     42s] #################################################################################
[12/04 17:36:46     42s] # Design Stage: PreRoute
[12/04 17:36:46     42s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:36:46     42s] # Design Mode: 180nm
[12/04 17:36:46     42s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:36:46     42s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:36:46     42s] # Signoff Settings: SI Off 
[12/04 17:36:46     42s] #################################################################################
[12/04 17:36:46     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1930.2M, InitMEM = 1930.2M)
[12/04 17:36:46     42s] Start delay calculation (fullDC) (2 T). (MEM=1931.23)
[12/04 17:36:46     42s] End AAE Lib Interpolated Model. (MEM=1942.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:46     42s] Total number of fetched objects 4435
[12/04 17:36:46     42s] Total number of fetched objects 4435
[12/04 17:36:46     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:46     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:46     42s] End delay calculation. (MEM=2006.23 CPU=0:00:00.1 REAL=0:00:00.0)
[12/04 17:36:46     42s] End delay calculation (fullDC). (MEM=2006.23 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:36:46     42s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2006.2M) ***
[12/04 17:36:46     42s] Setting all clocks to propagated mode.
[12/04 17:36:46     42s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/04 17:36:46     42s] Clock DAG stats after update timingGraph:
[12/04 17:36:46     42s]   cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
[12/04 17:36:46     42s]   misc counts      : r=1, pp=0
[12/04 17:36:46     42s]   cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
[12/04 17:36:46     42s]   cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
[12/04 17:36:46     42s]   sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/04 17:36:46     42s]   wire capacitance : top=0.000pF, trunk=0.374pF, leaf=0.621pF, total=0.994pF
[12/04 17:36:46     42s]   wire lengths     : top=0.000um, trunk=2765.585um, leaf=3676.600um, total=6442.185um
[12/04 17:36:46     42s]   hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
[12/04 17:36:46     42s] Clock DAG net violations after update timingGraph:
[12/04 17:36:46     42s]   Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/04 17:36:46     42s]   Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/04 17:36:46     42s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/04 17:36:46     42s]   Trunk : target=0.885ns count=16 avg=0.432ns sd=0.266ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
[12/04 17:36:46     42s]   Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.178ns min=0.119ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/04 17:36:46     42s] Clock DAG library cell distribution after update timingGraph {count}:
[12/04 17:36:46     42s]    Bufs: BUFX1: 67 
[12/04 17:36:46     42s]  Logics: pad_in: 1 
[12/04 17:36:46     42s] Primary reporting skew groups after update timingGraph:
[12/04 17:36:46     42s]   skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
[12/04 17:36:46     42s]       min path sink: cpu/datapath/regFile/RAM_reg[11][6]/CLK
[12/04 17:36:46     42s]       max path sink: cpu/datapath/regFile/RAM_reg[5][3]/CLK
[12/04 17:36:46     42s] Skew group summary after update timingGraph:
[12/04 17:36:46     42s]   skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
[12/04 17:36:46     42s] Logging CTS constraint violations...
[12/04 17:36:46     42s]   Clock tree clk has 1 max_capacitance violation and 1 slew violation.
[12/04 17:36:46     42s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (368.200,1684.400), in power domain auto-default. Achieved capacitance of 1.020pF.
[12/04 17:36:46     42s] Type 'man IMPCCOPT-1033' for more detail.
[12/04 17:36:46     42s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell cpu/datapath/regFile/CTS_ccl_a_buf_00348 (a lib_cell BUFX1) at (733.040,943.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin cpu/datapath/regFile/CTS_ccl_a_buf_00348/Z with a slew time target of 0.885ns. Achieved a slew time of 0.927ns.
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] Type 'man IMPCCOPT-1007' for more detail.
[12/04 17:36:46     42s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.458ns.
[12/04 17:36:46     42s] Type 'man IMPCCOPT-1023' for more detail.
[12/04 17:36:46     42s] Logging CTS constraint violations done.
[12/04 17:36:46     42s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/04 17:36:46     42s] Runtime done. (took cpu=0:00:09.2 real=0:00:21.2)
[12/04 17:36:46     42s] Runtime Report Coverage % = 99.6
[12/04 17:36:46     42s] Runtime Summary
[12/04 17:36:46     42s] ===============
[12/04 17:36:46     42s] Clock Runtime:  (56%) Core CTS          11.90 (Init 1.37, Construction 2.04, Implementation 3.28, eGRPC 2.05, PostConditioning 0.84, Other 2.32)
[12/04 17:36:46     42s] Clock Runtime:  (21%) CTS services       4.56 (RefinePlace 0.74, EarlyGlobalClock 1.98, NanoRoute 1.42, ExtractRC 0.41, TimingAnalysis 0.00)
[12/04 17:36:46     42s] Clock Runtime:  (22%) Other CTS          4.66 (Init 1.52, CongRepair/EGR-DP 2.69, TimingUpdate 0.45, Other 0.00)
[12/04 17:36:46     42s] Clock Runtime: (100%) Total             21.12
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] Runtime Summary:
[12/04 17:36:46     42s] ================
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] ------------------------------------------------------------------------------------------------------------------
[12/04 17:36:46     42s] wall   % time  children  called  name
[12/04 17:36:46     42s] ------------------------------------------------------------------------------------------------------------------
[12/04 17:36:46     42s] 21.21  100.00   21.21      0       
[12/04 17:36:46     42s] 21.21  100.00   21.12      1     Runtime
[12/04 17:36:46     42s]  0.11    0.54    0.11      1     CCOpt::Phase::Initialization
[12/04 17:36:46     42s]  0.11    0.51    0.09      1       Check Prerequisites
[12/04 17:36:46     42s]  0.09    0.44    0.00      1         Leaving CCOpt scope - CheckPlace
[12/04 17:36:46     42s]  2.65   12.51    2.55      1     CCOpt::Phase::PreparingToBalance
[12/04 17:36:46     42s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/04 17:36:46     42s]  1.43    6.73    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/04 17:36:46     42s]  0.19    0.91    0.08      1       Legalization setup
[12/04 17:36:46     42s]  0.07    0.35    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/04 17:36:46     42s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.93    4.37    0.01      1       Validating CTS configuration
[12/04 17:36:46     42s]  0.00    0.00    0.00      1         Checking module port directions
[12/04 17:36:46     42s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/04 17:36:46     42s]  0.12    0.57    0.04      1     Preparing To Balance
[12/04 17:36:46     42s]  0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.03    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/04 17:36:46     42s]  5.72   26.96    5.70      1     CCOpt::Phase::Construction
[12/04 17:36:46     42s]  4.40   20.75    4.37      1       Stage::Clustering
[12/04 17:36:46     42s]  0.84    3.95    0.76      1         Clustering
[12/04 17:36:46     42s]  0.03    0.15    0.00      1           Initialize for clustering
[12/04 17:36:46     42s]  0.37    1.72    0.00      1           Bottom-up phase
[12/04 17:36:46     42s]  0.37    1.73    0.28      1           Legalizing clock trees
[12/04 17:36:46     42s]  0.24    1.12    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/04 17:36:46     42s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.03    0.12    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/04 17:36:46     42s]  0.01    0.05    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  3.54   16.67    3.45      1         CongRepair After Initial Clustering
[12/04 17:36:46     42s]  3.31   15.60    3.22      1           Leaving CCOpt scope - Early Global Route
[12/04 17:36:46     42s]  1.89    8.92    0.00      1             Early Global Route - eGR only step
[12/04 17:36:46     42s]  1.33    6.27    0.00      1             Congestion Repair
[12/04 17:36:46     42s]  0.13    0.62    0.00      1           Leaving CCOpt scope - extractRC
[12/04 17:36:46     42s]  0.01    0.05    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  0.23    1.07    0.22      1       Stage::DRV Fixing
[12/04 17:36:46     42s]  0.11    0.53    0.00      1         Fixing clock tree slew time and max cap violations
[12/04 17:36:46     42s]  0.11    0.50    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/04 17:36:46     42s]  1.07    5.06    1.05      1       Stage::Insertion Delay Reduction
[12/04 17:36:46     42s]  0.04    0.20    0.00      1         Removing unnecessary root buffering
[12/04 17:36:46     42s]  0.04    0.18    0.00      1         Removing unconstrained drivers
[12/04 17:36:46     42s]  0.05    0.22    0.00      1         Reducing insertion delay 1
[12/04 17:36:46     42s]  0.43    2.02    0.00      1         Removing longest path buffering
[12/04 17:36:46     42s]  0.50    2.34    0.00      1         Reducing insertion delay 2
[12/04 17:36:46     42s]  3.40   16.04    3.38      1     CCOpt::Phase::Implementation
[12/04 17:36:46     42s]  0.50    2.38    0.49      1       Stage::Reducing Power
[12/04 17:36:46     42s]  0.09    0.42    0.00      1         Improving clock tree routing
[12/04 17:36:46     42s]  0.10    0.47    0.00      1         Reducing clock tree power 1
[12/04 17:36:46     42s]  0.00    0.02    0.00      1           Legalizing clock trees
[12/04 17:36:46     42s]  0.30    1.40    0.00      1         Reducing clock tree power 2
[12/04 17:36:46     42s]  0.67    3.16    0.59      1       Stage::Balancing
[12/04 17:36:46     42s]  0.28    1.32    0.22      1         Approximately balancing fragments step
[12/04 17:36:46     42s]  0.03    0.12    0.00      1           Resolve constraints - Approximately balancing fragments
[12/04 17:36:46     42s]  0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/04 17:36:46     42s]  0.06    0.28    0.00      1           Moving gates to improve sub-tree skew
[12/04 17:36:46     42s]  0.08    0.37    0.00      1           Approximately balancing fragments bottom up
[12/04 17:36:46     42s]  0.04    0.21    0.00      1           Approximately balancing fragments, wire and cell delays
[12/04 17:36:46     42s]  0.06    0.27    0.00      1         Improving fragments clock skew
[12/04 17:36:46     42s]  0.10    0.47    0.05      1         Approximately balancing step
[12/04 17:36:46     42s]  0.01    0.06    0.00      1           Resolve constraints - Approximately balancing
[12/04 17:36:46     42s]  0.03    0.15    0.00      1           Approximately balancing, wire and cell delays
[12/04 17:36:46     42s]  0.10    0.49    0.00      1         Fixing clock tree overload
[12/04 17:36:46     42s]  0.05    0.25    0.00      1         Approximately balancing paths
[12/04 17:36:46     42s]  2.06    9.70    2.03      1       Stage::Polishing
[12/04 17:36:46     42s]  0.07    0.34    0.01      1         Merging balancing drivers for power
[12/04 17:36:46     42s]  0.01    0.04    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  0.05    0.23    0.00      1         Improving clock skew
[12/04 17:36:46     42s]  1.01    4.75    0.92      1         Moving gates to reduce wire capacitance
[12/04 17:36:46     42s]  0.02    0.07    0.00      2           Artificially removing short and long paths
[12/04 17:36:46     42s]  0.17    0.81    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/04 17:36:46     42s]  0.00    0.01    0.00      1             Legalizing clock trees
[12/04 17:36:46     42s]  0.34    1.62    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/04 17:36:46     42s]  0.01    0.04    0.00      1             Legalizing clock trees
[12/04 17:36:46     42s]  0.11    0.52    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/04 17:36:46     42s]  0.01    0.03    0.00      1             Legalizing clock trees
[12/04 17:36:46     42s]  0.28    1.34    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/04 17:36:46     42s]  0.01    0.05    0.00      1             Legalizing clock trees
[12/04 17:36:46     42s]  0.11    0.50    0.01      1         Reducing clock tree power 3
[12/04 17:36:46     42s]  0.00    0.02    0.00      1           Artificially removing short and long paths
[12/04 17:36:46     42s]  0.00    0.02    0.00      1           Legalizing clock trees
[12/04 17:36:46     42s]  0.04    0.21    0.00      1         Improving insertion delay
[12/04 17:36:46     42s]  0.75    3.52    0.67      1         Wire Opt OverFix
[12/04 17:36:46     42s]  0.63    2.96    0.57      1           Wire Reduction extra effort
[12/04 17:36:46     42s]  0.01    0.03    0.00      1             Artificially removing short and long paths
[12/04 17:36:46     42s]  0.03    0.12    0.00      1             Global shorten wires A0
[12/04 17:36:46     42s]  0.42    2.00    0.00      2             Move For Wirelength - core
[12/04 17:36:46     42s]  0.02    0.11    0.00      1             Global shorten wires A1
[12/04 17:36:46     42s]  0.05    0.25    0.00      1             Global shorten wires B
[12/04 17:36:46     42s]  0.03    0.16    0.00      1             Move For Wirelength - branch
[12/04 17:36:46     42s]  0.05    0.22    0.04      1           Optimizing orientation
[12/04 17:36:46     42s]  0.04    0.21    0.00      1             FlipOpt
[12/04 17:36:46     42s]  0.15    0.70    0.13      1       Stage::Updating netlist
[12/04 17:36:46     42s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.12    0.56    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/04 17:36:46     42s]  2.41   11.38    2.20      1     CCOpt::Phase::eGRPC
[12/04 17:36:46     42s]  1.32    6.21    1.30      1       Leaving CCOpt scope - Routing Tools
[12/04 17:36:46     42s]  1.30    6.11    0.00      1         Early Global Route - eGR only step
[12/04 17:36:46     42s]  0.14    0.68    0.00      1       Leaving CCOpt scope - extractRC
[12/04 17:36:46     42s]  0.03    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/04 17:36:46     42s]  0.02    0.11    0.02      1       Reset bufferability constraints
[12/04 17:36:46     42s]  0.02    0.09    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  0.13    0.62    0.00      1       eGRPC Moving buffers
[12/04 17:36:46     42s]  0.00    0.01    0.00      1         Violation analysis
[12/04 17:36:46     42s]  0.14    0.65    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/04 17:36:46     42s]  0.02    0.11    0.00      1         Artificially removing long paths
[12/04 17:36:46     42s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[12/04 17:36:46     42s]  0.15    0.72    0.00      1       eGRPC Fixing DRVs
[12/04 17:36:46     42s]  0.01    0.05    0.00      1       Reconnecting optimized routes
[12/04 17:36:46     42s]  0.01    0.03    0.00      1       Violation analysis
[12/04 17:36:46     42s]  0.01    0.04    0.00      1       Moving clock insts towards fanout
[12/04 17:36:46     42s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.22    1.06    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/04 17:36:46     42s]  4.94   23.31    4.89      1     CCOpt::Phase::Routing
[12/04 17:36:46     42s]  4.74   22.34    4.67      1       Leaving CCOpt scope - Routing Tools
[12/04 17:36:46     42s]  1.88    8.89    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/04 17:36:46     42s]  1.42    6.71    0.00      1         NanoRoute
[12/04 17:36:46     42s]  1.36    6.41    0.00      1         Route Remaining Unrouted Nets
[12/04 17:36:46     42s]  0.14    0.65    0.00      1       Leaving CCOpt scope - extractRC
[12/04 17:36:46     42s]  0.01    0.06    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  1.00    4.72    0.89      1     CCOpt::Phase::PostConditioning
[12/04 17:36:46     42s]  0.06    0.28    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/04 17:36:46     42s]  0.00    0.02    0.00      1       Reset bufferability constraints
[12/04 17:36:46     42s]  0.16    0.77    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/04 17:36:46     42s]  0.02    0.08    0.00      1       Recomputing CTS skew targets
[12/04 17:36:46     42s]  0.16    0.73    0.00      1       PostConditioning Fixing DRVs
[12/04 17:36:46     42s]  0.19    0.91    0.00      1       Buffering to fix DRVs
[12/04 17:36:46     42s]  0.10    0.48    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/04 17:36:46     42s]  0.01    0.06    0.00      1       Reconnecting optimized routes
[12/04 17:36:46     42s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/04 17:36:46     42s]  0.16    0.77    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/04 17:36:46     42s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/04 17:36:46     42s]  0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/04 17:36:46     42s]  0.20    0.96    0.00      1     Post-balance tidy up or trial balance steps
[12/04 17:36:46     42s]  0.55    2.58    0.45      1     Tidy Up And Update Timing
[12/04 17:36:46     42s]  0.45    2.13    0.00      1       External - Set all clocks to propagated mode
[12/04 17:36:46     42s] ------------------------------------------------------------------------------------------------------------------
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 17:36:46     42s] Synthesizing clock trees with CCOpt done.
[12/04 17:36:46     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:36:46     42s] Type 'man IMPSP-9025' for more detail.
[12/04 17:36:46     42s] Set place::cacheFPlanSiteMark to 0
[12/04 17:36:46     42s] All LLGs are deleted
[12/04 17:36:46     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1977.5M
[12/04 17:36:46     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1977.5M
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:36:46     42s] Severity  ID               Count  Summary                                  
[12/04 17:36:46     42s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:36:46     42s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. To...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/04 17:36:46     42s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/04 17:36:46     42s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/04 17:36:46     42s] *** Message Summary: 44 warning(s), 0 error(s)
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] *** ccopt_design #1 [finish] : cpu/real = 0:00:09.3/0:00:21.3 (0.4), totSession cpu/real = 0:00:43.0/0:02:58.0 (0.2), mem = 1977.5M
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] =============================================================================================
[12/04 17:36:46     42s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/04 17:36:46     42s] =============================================================================================
[12/04 17:36:46     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:36:46     42s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46     42s] [ IncrReplace            ]      1   0:00:01.3  (   6.2 % )     0:00:01.3 /  0:00:00.2    0.2
[12/04 17:36:46     42s] [ EarlyGlobalRoute       ]      5   0:00:07.6  (  35.9 % )     0:00:07.6 /  0:00:01.1    0.1
[12/04 17:36:46     42s] [ ExtractRC              ]      3   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.2    0.5
[12/04 17:36:46     42s] [ FullDelayCalc          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.6
[12/04 17:36:46     42s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46     42s] [ DetailRoute            ]      1   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.9    1.5
[12/04 17:36:46     42s] [ MISC                   ]          0:00:11.2  (  52.7 % )     0:00:11.2 /  0:00:06.6    0.6
[12/04 17:36:46     42s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46     42s]  ccopt_design #1 TOTAL              0:00:21.3  ( 100.0 % )     0:00:21.3 /  0:00:09.3    0.4
[12/04 17:36:46     42s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46     42s] 
[12/04 17:36:46     42s] <CMD> saveDesign DBS/16bitcpu-cts.enc
[12/04 17:36:46     42s] #% Begin save design ... (date=12/04 17:36:46, mem=1396.1M)
[12/04 17:36:46     43s] % Begin Save ccopt configuration ... (date=12/04 17:36:46, mem=1396.1M)
[12/04 17:36:46     43s] % End Save ccopt configuration ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.1M, current mem=1392.7M)
[12/04 17:36:46     43s] % Begin Save netlist data ... (date=12/04 17:36:46, mem=1392.7M)
[12/04 17:36:46     43s] Writing Binary DB to DBS/16bitcpu-cts.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
[12/04 17:36:46     43s] % End Save netlist data ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.3M, current mem=1393.3M)
[12/04 17:36:46     43s] Saving symbol-table file ...
[12/04 17:36:46     43s] Saving congestion map file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:36:46     43s] % Begin Save AAE data ... (date=12/04 17:36:46, mem=1393.8M)
[12/04 17:36:46     43s] Saving AAE Data ...
[12/04 17:36:47     43s] % End Save AAE data ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1393.8M, current mem=1393.8M)
[12/04 17:36:47     43s] Saving preference file DBS/16bitcpu-cts.enc.dat/gui.pref.tcl ...
[12/04 17:36:47     43s] Saving mode setting ...
[12/04 17:36:47     43s] Saving global file ...
[12/04 17:36:47     43s] % Begin Save floorplan data ... (date=12/04 17:36:47, mem=1394.0M)
[12/04 17:36:47     43s] Saving floorplan file ...
[12/04 17:36:47     43s] % End Save floorplan data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[12/04 17:36:47     43s] Saving PG file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:36:47 2022)
[12/04 17:36:47     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1648.1M) ***
[12/04 17:36:47     43s] Saving Drc markers ...
[12/04 17:36:47     43s] ... No Drc file written since there is no markers found.
[12/04 17:36:47     43s] % Begin Save placement data ... (date=12/04 17:36:47, mem=1394.0M)
[12/04 17:36:47     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:36:47     43s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:36:47     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1651.1M) ***
[12/04 17:36:47     43s] % End Save placement data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.1M, current mem=1394.1M)
[12/04 17:36:47     43s] % Begin Save routing data ... (date=12/04 17:36:47, mem=1394.1M)
[12/04 17:36:47     43s] Saving route file ...
[12/04 17:36:47     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1648.1M) ***
[12/04 17:36:47     43s] % End Save routing data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
[12/04 17:36:47     43s] Saving property file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:36:47     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1651.1M) ***
[12/04 17:36:47     43s] #Saving pin access data to file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.apa ...
[12/04 17:36:47     43s] #
[12/04 17:36:47     43s] % Begin Save power constraints data ... (date=12/04 17:36:47, mem=1394.3M)
[12/04 17:36:47     43s] % End Save power constraints data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.3M, current mem=1394.3M)
[12/04 17:36:48     43s] Generated self-contained design 16bitcpu-cts.enc.dat
[12/04 17:36:48     43s] #% End save design ... (date=12/04 17:36:48, total cpu=0:00:00.4, real=0:00:02.0, peak res=1396.1M, current mem=1395.1M)
[12/04 17:36:48     43s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:36:48     43s] 
[12/04 17:37:16     45s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[12/04 17:37:16     45s] Setting releaseMultiCpuLicenseMode to false.
[12/04 17:37:16     45s] <CMD> setDesignMode -topRoutingLayer 5
[12/04 17:37:16     45s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
[12/04 17:37:16     45s] <CMD> routeDesign -globalDetail -wireOpt -viaOpt
[12/04 17:37:16     45s] ### Time Record (routeDesign) is installed.
[12/04 17:37:16     45s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.96 (MB), peak = 1498.48 (MB)
[12/04 17:37:16     45s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/04 17:37:16     45s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/04 17:37:16     45s] **INFO: User settings:
[12/04 17:37:16     45s] setNanoRouteMode -drouteFixAntenna                              true
[12/04 17:37:16     45s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/04 17:37:16     45s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/04 17:37:16     45s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/04 17:37:16     45s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/04 17:37:16     45s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[12/04 17:37:16     45s] setNanoRouteMode -routeTdrEffort                                5
[12/04 17:37:16     45s] setNanoRouteMode -routeWithSiDriven                             true
[12/04 17:37:16     45s] setNanoRouteMode -routeWithTimingDriven                         true
[12/04 17:37:16     45s] setDesignMode -bottomRoutingLayer                               2
[12/04 17:37:16     45s] setDesignMode -process                                          180
[12/04 17:37:16     45s] setDesignMode -topRoutingLayer                                  5
[12/04 17:37:16     45s] setExtractRCMode -coupling_c_th                                 3
[12/04 17:37:16     45s] setExtractRCMode -engine                                        preRoute
[12/04 17:37:16     45s] setExtractRCMode -relative_c_th                                 0.03
[12/04 17:37:16     45s] setExtractRCMode -total_c_th                                    5
[12/04 17:37:16     45s] setDelayCalMode -engine                                         aae
[12/04 17:37:16     45s] setDelayCalMode -ignoreNetLoad                                  false
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] #wc has no qx tech file defined
[12/04 17:37:16     45s] #No active RC corner or QRC tech file is missing.
[12/04 17:37:16     45s] #**INFO: setDesignMode -flowEffort standard
[12/04 17:37:16     45s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/04 17:37:16     45s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/04 17:37:16     45s] OPERPROF: Starting checkPlace at level 1, MEM:1654.1M
[12/04 17:37:16     45s] z: 2, totalTracks: 1
[12/04 17:37:16     45s] z: 4, totalTracks: 1
[12/04 17:37:16     45s] z: 6, totalTracks: 1
[12/04 17:37:16     45s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:37:16     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1654.1M
[12/04 17:37:16     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1654.1M
[12/04 17:37:16     45s] Core basic site is core7T
[12/04 17:37:16     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1654.1M
[12/04 17:37:16     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.003, MEM:1686.1M
[12/04 17:37:16     45s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:37:16     45s] SiteArray: use 2,867,200 bytes
[12/04 17:37:16     45s] SiteArray: current memory after site array memory allocation 1686.1M
[12/04 17:37:16     45s] SiteArray: FP blocked sites are writable
[12/04 17:37:16     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.023, MEM:1686.1M
[12/04 17:37:16     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.027, MEM:1670.1M
[12/04 17:37:16     45s] Begin checking placement ... (start mem=1654.1M, init mem=1670.1M)
[12/04 17:37:16     45s] Begin checking exclusive groups violation ...
[12/04 17:37:16     45s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 17:37:16     45s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] Running CheckPlace using 2 threads!...
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] ...checkPlace MT is done!
[12/04 17:37:16     45s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1670.1M
[12/04 17:37:16     45s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:1670.1M
[12/04 17:37:16     45s] *info: Placed = 4365           (Fixed = 67)
[12/04 17:37:16     45s] *info: Unplaced = 0           
[12/04 17:37:16     45s] Placement Density:4.41%(65503/1486254)
[12/04 17:37:16     45s] Placement Density (including fixed std cells):4.41%(65503/1486254)
[12/04 17:37:16     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1670.1M
[12/04 17:37:16     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1670.1M
[12/04 17:37:16     45s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1670.1M)
[12/04 17:37:16     45s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.093, MEM:1670.1M
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/04 17:37:16     45s] *** Changed status on (68) nets in Clock.
[12/04 17:37:16     45s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1670.1M) ***
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] globalDetailRoute
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] ### Time Record (globalDetailRoute) is installed.
[12/04 17:37:16     45s] #Start globalDetailRoute on Sun Dec  4 17:37:16 2022
[12/04 17:37:16     45s] #
[12/04 17:37:16     45s] ### Time Record (Pre Callback) is installed.
[12/04 17:37:16     45s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:37:16     45s] ### Time Record (DB Import) is installed.
[12/04 17:37:16     45s] ### Time Record (Timing Data Generation) is installed.
[12/04 17:37:16     45s] #Generating timing data, please wait...
[12/04 17:37:16     45s] #4435 total nets, 4379 already routed, 4379 will ignore in trialRoute
[12/04 17:37:16     45s] ### run_trial_route starts on Sun Dec  4 17:37:16 2022 with memory = 1393.75 (MB), peak = 1498.48 (MB)
[12/04 17:37:16     45s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.01 [2]--
[12/04 17:37:16     45s] ### dump_timing_file starts on Sun Dec  4 17:37:16 2022 with memory = 1403.04 (MB), peak = 1498.48 (MB)
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:37:16     45s] 
[12/04 17:37:16     45s] TimeStamp Deleting Cell Server End ...
[12/04 17:37:16     45s] ### extractRC starts on Sun Dec  4 17:37:16 2022 with memory = 1403.05 (MB), peak = 1498.48 (MB)
[12/04 17:37:16     45s] {RT wc 0 5 5 0}
[12/04 17:37:16     45s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.96 [2]--
[12/04 17:37:16     45s] #Dump tif for version 2.1
[12/04 17:37:16     45s] End AAE Lib Interpolated Model. (MEM=1702.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:37:17     45s] Total number of fetched objects 4435
[12/04 17:37:17     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:37:17     45s] End delay calculation. (MEM=1765.79 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:37:17     46s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1398.80 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB --1.37 [2]--
[12/04 17:37:17     46s] #Done generating timing data.
[12/04 17:37:17     46s] ### Time Record (Timing Data Generation) is uninstalled.
[12/04 17:37:17     46s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:17     46s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/04 17:37:17     46s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:37:17     46s] ### Net info: total nets: 4467
[12/04 17:37:17     46s] ### Net info: dirty nets: 13
[12/04 17:37:17     46s] ### Net info: marked as disconnected nets: 0
[12/04 17:37:17     46s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1726.40000 1726.40000 ).
[12/04 17:37:17     46s] #WARNING (NRDB-856)   around ( 368.20050 1684.40000 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
[12/04 17:37:17     46s] #WARNING (NRDB-856)   around ( 368.20050 1684.40000 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
[12/04 17:37:17     46s] #num needed restored net=0
[12/04 17:37:17     46s] #need_extraction net=0 (total=4467)
[12/04 17:37:17     46s] ### Net info: fully routed nets: 69
[12/04 17:37:17     46s] ### Net info: trivial (< 2 pins) nets: 88
[12/04 17:37:17     46s] ### Net info: unrouted nets: 4310
[12/04 17:37:17     46s] ### Net info: re-extraction nets: 0
[12/04 17:37:17     46s] ### Net info: ignored nets: 0
[12/04 17:37:17     46s] ### Net info: skip routing nets: 0
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:17     46s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:37:17     46s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:37:17     46s] #Start reading timing information from file .timing_file_3946083.tif.gz ...
[12/04 17:37:17     46s] #Read in timing information for 52 ports, 4423 instances from timing file .timing_file_3946083.tif.gz.
[12/04 17:37:17     46s] ### import design signature (9): route=1114243794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1709925519 dirty_area=1235300300 del_dirty_area=0 cell=678497600 placement=121090595 pin_access=1581138661 inst_pattern=1 halo=0
[12/04 17:37:17     46s] ### Time Record (DB Import) is uninstalled.
[12/04 17:37:17     46s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/04 17:37:17     46s] #RTESIG:78da95d24f6bc2301806f09df7295ea2870e744bdee64f7b54f0da0d71bb4ab6c65aa829
[12/04 17:37:17     46s] #       24e9c16fbf802038b459cfef8f27cf9b6436ffda6c81207d6562e919157b06d516195528
[12/04 17:37:17     46s] #       972ce7ec0de93e8e3ed7e479367fffd8a19270d09d37907df77db780fa6cf5a9fd81da1c
[12/04 17:37:17     46s] #       f4d005f02684d6362f17ce118142d6da601ae3163078e3fe10a10a086eb806de21654e6f
[12/04 17:37:17     46s] #       0fbd6362f7fc2667bc58e47c12977212576c0ae7a54c2f28d43f6e412a016455ed3655b5
[12/04 17:37:17     46s] #       2290f9e0e2f0012d4a20c7b639269c8abb101fb4adb5aba33576383d9208c4f6d68caa52
[12/04 17:37:17     46s] #       b2d4834793a74dc1530629e320c6ff1f5251a473463b3ffd021d810328
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### Time Record (Data Preparation) is installed.
[12/04 17:37:17     46s] #RTESIG:78da95d23d6bc3301006e0ccfd158792c185a495cefab0c714b2ba252459835a2b8ec191
[12/04 17:37:17     46s] #       419287fefb8a160a298955cff7f0de07375f1c365b20489f98587946c59141b5454615ca
[12/04 17:37:17     46s] #       15cb397b467a8ca5fd0b79982f5edf76a8249c74e70d64ef7ddf2da1feb4fad27e406d4e
[12/04 17:37:17     46s] #       7ae8027813426b9bc71fce118142d6da601ae3963078e3fe10a10a086ef80dbc41ca9c5e
[12/04 17:37:17     46s] #       37bd61e2ecf955cef86091f3495cca495cb1299c9732bda050ffb8825402c8bada6daa6a
[12/04 17:37:17     46s] #       4d20f3c1c5e21d5a9440ce6d734e381577213e685b6b57476bec70b9271188edad195505
[12/04 17:37:17     46s] #       8b79df8b241a9792a53e239a3c6d0a9e3248190731fea8484591ce199d79f605990e0fd7
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:37:17     46s] ### Time Record (Global Routing) is installed.
[12/04 17:37:17     46s] ### Time Record (Global Routing) is uninstalled.
[12/04 17:37:17     46s] #Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
[12/04 17:37:17     46s] #Total number of routable nets = 4378.
[12/04 17:37:17     46s] #Total number of nets in the design = 4467.
[12/04 17:37:17     46s] #4322 routable nets do not have any wires.
[12/04 17:37:17     46s] #56 routable nets have routed wires.
[12/04 17:37:17     46s] #4322 nets will be global routed.
[12/04 17:37:17     46s] #12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/04 17:37:17     46s] #56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/04 17:37:17     46s] #Using multithreading with 2 threads.
[12/04 17:37:17     46s] ### Time Record (Data Preparation) is installed.
[12/04 17:37:17     46s] #Start routing data preparation on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Minimum voltage of a net in the design = 0.000.
[12/04 17:37:17     46s] #Maximum voltage of a net in the design = 1.980.
[12/04 17:37:17     46s] #Voltage range [0.000 - 1.980] has 4465 nets.
[12/04 17:37:17     46s] #Voltage range [1.620 - 1.980] has 1 net.
[12/04 17:37:17     46s] #Voltage range [0.000 - 0.000] has 1 net.
[12/04 17:37:17     46s] ### Time Record (Cell Pin Access) is installed.
[12/04 17:37:17     46s] #Rebuild pin access data for design.
[12/04 17:37:17     46s] #Initial pin access analysis.
[12/04 17:37:17     46s] #Detail pin access analysis.
[12/04 17:37:17     46s] ### Time Record (Cell Pin Access) is uninstalled.
[12/04 17:37:17     46s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/04 17:37:17     46s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:17     46s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:17     46s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:17     46s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:17     46s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/04 17:37:17     46s] #Monitoring time of adding inner blkg by smac
[12/04 17:37:17     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.68 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] #Regenerating Ggrids automatically.
[12/04 17:37:17     46s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/04 17:37:17     46s] #Using automatically generated G-grids.
[12/04 17:37:17     46s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/04 17:37:17     46s] #Done routing data preparation.
[12/04 17:37:17     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.73 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Finished routing data preparation on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Cpu time = 00:00:00
[12/04 17:37:17     46s] #Elapsed time = 00:00:00
[12/04 17:37:17     46s] #Increased memory = 6.81 (MB)
[12/04 17:37:17     46s] #Total memory = 1408.73 (MB)
[12/04 17:37:17     46s] #Peak memory = 1498.48 (MB)
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:37:17     46s] ### Time Record (Global Routing) is installed.
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Start global routing on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Start global routing initialization on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Number of eco nets is 13
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Start global routing data preparation on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### build_merged_routing_blockage_rect_list starts on Sun Dec  4 17:37:17 2022 with memory = 1408.97 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.97 [2]--
[12/04 17:37:17     46s] #Start routing resource analysis on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### init_is_bin_blocked starts on Sun Dec  4 17:37:17 2022 with memory = 1408.97 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.03 [2]--
[12/04 17:37:17     46s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec  4 17:37:17 2022 with memory = 1411.99 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.82 [2]--
[12/04 17:37:17     46s] ### adjust_flow_cap starts on Sun Dec  4 17:37:17 2022 with memory = 1412.97 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.15 [2]--
[12/04 17:37:17     46s] ### adjust_partial_route_blockage starts on Sun Dec  4 17:37:17 2022 with memory = 1415.08 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.02 [2]--
[12/04 17:37:17     46s] ### set_via_blocked starts on Sun Dec  4 17:37:17 2022 with memory = 1415.08 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.47 [2]--
[12/04 17:37:17     46s] ### copy_flow starts on Sun Dec  4 17:37:17 2022 with memory = 1415.08 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.51 [2]--
[12/04 17:37:17     46s] #Routing resource analysis is done on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### report_flow_cap starts on Sun Dec  4 17:37:17 2022 with memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] #  Resource Analysis:
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/04 17:37:17     46s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/04 17:37:17     46s] #  --------------------------------------------------------------
[12/04 17:37:17     46s] #  METAL1         H        1123        1960       42436    48.53%
[12/04 17:37:17     46s] #  METAL2         V        1583        1500       42436    45.67%
[12/04 17:37:17     46s] #  METAL3         H        1845        1238       42436    36.32%
[12/04 17:37:17     46s] #  METAL4         V        1604        1479       42436    45.60%
[12/04 17:37:17     46s] #  METAL5         H        1620        1463       42436    45.55%
[12/04 17:37:17     46s] #  --------------------------------------------------------------
[12/04 17:37:17     46s] #  Total                   7777      49.55%      212180    44.33%
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.68 [2]--
[12/04 17:37:17     46s] ### analyze_m2_tracks starts on Sun Dec  4 17:37:17 2022 with memory = 1415.20 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.23 [2]--
[12/04 17:37:17     46s] ### report_initial_resource starts on Sun Dec  4 17:37:17 2022 with memory = 1415.20 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --2.00 [2]--
[12/04 17:37:17     46s] ### mark_pg_pins_accessibility starts on Sun Dec  4 17:37:17 2022 with memory = 1415.20 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --2.00 [2]--
[12/04 17:37:17     46s] ### set_net_region starts on Sun Dec  4 17:37:17 2022 with memory = 1415.20 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --2.00 [2]--
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Global routing data preparation is done on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] ### prepare_level starts on Sun Dec  4 17:37:17 2022 with memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### init level 1 starts on Sun Dec  4 17:37:17 2022 with memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.62 [2]--
[12/04 17:37:17     46s] ### Level 1 hgrid = 206 X 206
[12/04 17:37:17     46s] ### prepare_level_flow starts on Sun Dec  4 17:37:17 2022 with memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.96 [2]--
[12/04 17:37:17     46s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.40 [2]--
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #Global routing initialization is done on Sun Dec  4 17:37:17 2022
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] #
[12/04 17:37:17     46s] #start global routing iteration 1...
[12/04 17:37:17     46s] ### init_flow_edge starts on Sun Dec  4 17:37:17 2022 with memory = 1415.14 (MB), peak = 1498.48 (MB)
[12/04 17:37:17     46s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.14 [2]--
[12/04 17:37:17     46s] ### routing at level 1 (topmost level) iter 0
[12/04 17:37:18     46s] ### measure_qor starts on Sun Dec  4 17:37:18 2022 with memory = 1426.54 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     46s] ### measure_congestion starts on Sun Dec  4 17:37:18 2022 with memory = 1426.54 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     46s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.59 [2]--
[12/04 17:37:18     46s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.57 [2]--
[12/04 17:37:18     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.58 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     46s] #
[12/04 17:37:18     46s] #start global routing iteration 2...
[12/04 17:37:18     46s] ### routing at level 1 (topmost level) iter 1
[12/04 17:37:18     47s] ### measure_qor starts on Sun Dec  4 17:37:18 2022 with memory = 1425.64 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     47s] ### measure_congestion starts on Sun Dec  4 17:37:18 2022 with memory = 1425.64 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     47s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.39 [2]--
[12/04 17:37:18     47s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.35 [2]--
[12/04 17:37:18     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     47s] #
[12/04 17:37:18     47s] ### route_end starts on Sun Dec  4 17:37:18 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:18     47s] #
[12/04 17:37:18     47s] #Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
[12/04 17:37:18     47s] #Total number of routable nets = 4378.
[12/04 17:37:18     47s] #Total number of nets in the design = 4467.
[12/04 17:37:18     47s] #
[12/04 17:37:18     47s] #4378 routable nets have routed wires.
[12/04 17:37:18     47s] #12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/04 17:37:18     47s] #56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/04 17:37:18     47s] #
[12/04 17:37:18     47s] #Routed nets constraints summary:
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #        Rules   Pref Layer   Unconstrained  
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #      Default           12            4310  
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #        Total           12            4310  
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #
[12/04 17:37:18     47s] #Routing constraints summary of the whole design:
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #        Rules   Pref Layer   Unconstrained  
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:18     47s] #      Default           68            4310  
[12/04 17:37:18     47s] #------------------------------------------
[12/04 17:37:19     47s] #        Total           68            4310  
[12/04 17:37:19     47s] #------------------------------------------
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] ### cal_base_flow starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### init_flow_edge starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.35 [2]--
[12/04 17:37:19     47s] ### cal_flow starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.98 [2]--
[12/04 17:37:19     47s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.72 [2]--
[12/04 17:37:19     47s] ### report_overcon starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #                 OverCon       OverCon       OverCon       OverCon          
[12/04 17:37:19     47s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/04 17:37:19     47s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[12/04 17:37:19     47s] #  ----------------------------------------------------------------------------------------
[12/04 17:37:19     47s] #  METAL2       90(0.39%)     50(0.22%)      7(0.03%)      2(0.01%)   (0.64%)     0.07  
[12/04 17:37:19     47s] #  METAL3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[12/04 17:37:19     47s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/04 17:37:19     47s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/04 17:37:19     47s] #  ----------------------------------------------------------------------------------------
[12/04 17:37:19     47s] #     Total     90(0.09%)     50(0.05%)      7(0.01%)      2(0.00%)   (0.15%)
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/04 17:37:19     47s] #  Overflow after GR: 0.00% H + 0.15% V
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.51 [2]--
[12/04 17:37:19     47s] ### cal_base_flow starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### init_flow_edge starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.98 [2]--
[12/04 17:37:19     47s] ### cal_flow starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.95 [2]--
[12/04 17:37:19     47s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.05 [2]--
[12/04 17:37:19     47s] ### export_cong_map starts on Sun Dec  4 17:37:19 2022 with memory = 1422.17 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### PDZT_Export::export_cong_map starts on Sun Dec  4 17:37:19 2022 with memory = 1422.68 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.69 [2]--
[12/04 17:37:19     47s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.34 [2]--
[12/04 17:37:19     47s] ### import_cong_map starts on Sun Dec  4 17:37:19 2022 with memory = 1422.68 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #Hotspot report including placement blocked areas
[12/04 17:37:19     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1702.6M
[12/04 17:37:19     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:37:19     47s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/04 17:37:19     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:37:19     47s] [hotspot] |   METAL1(H)    |              0.44 |              1.33 |   925.12   799.68   956.48   831.03 |
[12/04 17:37:19     47s] [hotspot] |   METAL2(V)    |              6.00 |             18.00 |   642.88  1003.51   689.91  1034.88 |
[12/04 17:37:19     47s] [hotspot] |   METAL3(H)    |              0.89 |              5.33 |   470.39   125.44   501.75   156.80 |
[12/04 17:37:19     47s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[12/04 17:37:19     47s] [hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[12/04 17:37:19     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:37:19     47s] [hotspot] |      worst     | (METAL2)     6.00 | (METAL2)    18.00 |                                     |
[12/04 17:37:19     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:37:19     47s] [hotspot] |   all layers   |              0.89 |              5.33 |                                     |
[12/04 17:37:19     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/04 17:37:19     47s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 5.33 (area is in unit of 4 std-cell row bins)
[12/04 17:37:19     47s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.89/5.33 (area is in unit of 4 std-cell row bins)
[12/04 17:37:19     47s] [hotspot] max/total 0.89/5.33, big hotspot (>10) total 0.00
[12/04 17:37:19     47s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] |  1  |   470.39   125.44   501.75   156.80 |        0.89   |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] |  2  |  1050.56   125.44  1081.91   156.80 |        0.89   |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] |  3  |   235.19  1568.00   266.56  1599.36 |        0.89   |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] |  4  |   721.27   125.44   752.63   156.80 |        0.44   |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] [hotspot] |  5  |  1301.43   125.44  1332.80   156.80 |        0.44   |
[12/04 17:37:19     47s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:37:19     47s] Top 5 hotspots total area: 3.56
[12/04 17:37:19     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.075, REAL:0.094, MEM:1702.6M
[12/04 17:37:19     47s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.79 [2]--
[12/04 17:37:19     47s] ### update starts on Sun Dec  4 17:37:19 2022 with memory = 1423.77 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #Complete Global Routing.
[12/04 17:37:19     47s] #Total wire length = 162307 um.
[12/04 17:37:19     47s] #Total half perimeter of net bounding box = 156085 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL1 = 0 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL2 = 42412 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL3 = 67178 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL4 = 41554 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL5 = 11163 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:19     47s] #Total number of vias = 22359
[12/04 17:37:19     47s] #Up-Via Summary (total 22359):
[12/04 17:37:19     47s] #           
[12/04 17:37:19     47s] #-----------------------
[12/04 17:37:19     47s] # METAL1          12177
[12/04 17:37:19     47s] # METAL2           7267
[12/04 17:37:19     47s] # METAL3           2545
[12/04 17:37:19     47s] # METAL4            370
[12/04 17:37:19     47s] #-----------------------
[12/04 17:37:19     47s] #                 22359 
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.08 [2]--
[12/04 17:37:19     47s] ### report_overcon starts on Sun Dec  4 17:37:19 2022 with memory = 1424.80 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.96 [2]--
[12/04 17:37:19     47s] ### report_overcon starts on Sun Dec  4 17:37:19 2022 with memory = 1424.80 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #Max overcon = 7 tracks.
[12/04 17:37:19     47s] #Total overcon = 0.15%.
[12/04 17:37:19     47s] #Worst layer Gcell overcon rate = 0.00%.
[12/04 17:37:19     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.43 [2]--
[12/04 17:37:19     47s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB --0.16 [2]--
[12/04 17:37:19     47s] ### global_route design signature (12): route=1631556552 net_attr=1436294231
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #Global routing statistics:
[12/04 17:37:19     47s] #Cpu time = 00:00:01
[12/04 17:37:19     47s] #Elapsed time = 00:00:02
[12/04 17:37:19     47s] #Increased memory = 11.62 (MB)
[12/04 17:37:19     47s] #Total memory = 1420.34 (MB)
[12/04 17:37:19     47s] #Peak memory = 1498.48 (MB)
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #Finished global routing on Sun Dec  4 17:37:19 2022
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] ### Time Record (Global Routing) is uninstalled.
[12/04 17:37:19     47s] ### Time Record (Data Preparation) is installed.
[12/04 17:37:19     47s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:37:19     47s] ### track-assign external-init starts on Sun Dec  4 17:37:19 2022 with memory = 1417.23 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### Time Record (Track Assignment) is installed.
[12/04 17:37:19     47s] ### Time Record (Track Assignment) is uninstalled.
[12/04 17:37:19     47s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.65 [2]--
[12/04 17:37:19     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.23 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### track-assign engine-init starts on Sun Dec  4 17:37:19 2022 with memory = 1417.23 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] ### Time Record (Track Assignment) is installed.
[12/04 17:37:19     47s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --0.96 [2]--
[12/04 17:37:19     47s] ### track-assign core-engine starts on Sun Dec  4 17:37:19 2022 with memory = 1417.23 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #Start Track Assignment.
[12/04 17:37:19     47s] #Done with 4332 horizontal wires in 7 hboxes and 4469 vertical wires in 7 hboxes.
[12/04 17:37:19     47s] #Done with 832 horizontal wires in 7 hboxes and 848 vertical wires in 7 hboxes.
[12/04 17:37:19     47s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #Track assignment summary:
[12/04 17:37:19     47s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/04 17:37:19     47s] #------------------------------------------------------------------------
[12/04 17:37:19     47s] # METAL2     41626.20 	  0.76%  	  0.61% 	  0.13%
[12/04 17:37:19     47s] # METAL3     64369.48 	  0.05%  	  0.00% 	  0.01%
[12/04 17:37:19     47s] # METAL4     38193.40 	  0.01%  	  0.00% 	  0.00%
[12/04 17:37:19     47s] # METAL5      9745.68 	  0.00%  	  0.00% 	  0.00%
[12/04 17:37:19     47s] #------------------------------------------------------------------------
[12/04 17:37:19     47s] # All      153934.77  	  0.23% 	  0.16% 	  0.00%
[12/04 17:37:19     47s] #Complete Track Assignment.
[12/04 17:37:19     47s] #Total wire length = 159059 um.
[12/04 17:37:19     47s] #Total half perimeter of net bounding box = 156085 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL1 = 0 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL2 = 41314 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL3 = 65584 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL4 = 41007 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL5 = 11155 um.
[12/04 17:37:19     47s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:19     47s] #Total number of vias = 22359
[12/04 17:37:19     47s] #Up-Via Summary (total 22359):
[12/04 17:37:19     47s] #           
[12/04 17:37:19     47s] #-----------------------
[12/04 17:37:19     47s] # METAL1          12177
[12/04 17:37:19     47s] # METAL2           7267
[12/04 17:37:19     47s] # METAL3           2545
[12/04 17:37:19     47s] # METAL4            370
[12/04 17:37:19     47s] #-----------------------
[12/04 17:37:19     47s] #                 22359 
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] ### track_assign design signature (15): route=886899195
[12/04 17:37:19     47s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB --0.96 [2]--
[12/04 17:37:19     47s] ### Time Record (Track Assignment) is uninstalled.
[12/04 17:37:19     47s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.46 (MB), peak = 1498.48 (MB)
[12/04 17:37:19     47s] #
[12/04 17:37:19     47s] #number of short segments in preferred routing layers
[12/04 17:37:19     47s] #	METAL4    METAL5    Total 
[12/04 17:37:20     47s] #	1         2         3         
[12/04 17:37:20     47s] #
[12/04 17:37:20     47s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/04 17:37:20     47s] #Cpu time = 00:00:02
[12/04 17:37:20     47s] #Elapsed time = 00:00:02
[12/04 17:37:20     47s] #Increased memory = 14.55 (MB)
[12/04 17:37:20     47s] #Total memory = 1416.46 (MB)
[12/04 17:37:20     47s] #Peak memory = 1498.48 (MB)
[12/04 17:37:20     47s] #Using multithreading with 2 threads.
[12/04 17:37:20     47s] ### Time Record (Detail Routing) is installed.
[12/04 17:37:20     47s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/04 17:37:20     47s] #
[12/04 17:37:20     47s] #Start Detail Routing..
[12/04 17:37:20     47s] #start initial detail routing ...
[12/04 17:37:20     47s] ### Design has 40 dirty nets, 2702 dirty-areas)
[12/04 17:37:25     59s] #   number of violations = 14
[12/04 17:37:25     59s] #
[12/04 17:37:25     59s] #    By Layer and Type :
[12/04 17:37:25     59s] #	         MetSpc    Short     Loop   Totals
[12/04 17:37:25     59s] #	METAL1        0        0        0        0
[12/04 17:37:25     59s] #	METAL2        2        9        1       12
[12/04 17:37:25     59s] #	METAL3        0        2        0        2
[12/04 17:37:25     59s] #	Totals        2       11        1       14
[12/04 17:37:25     59s] #17 out of 4423 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/04 17:37:25     59s] #0.3% of the total area is being checked for drcs
[12/04 17:37:25     59s] #0.3% of the total area was checked
[12/04 17:37:25     59s] #   number of violations = 14
[12/04 17:37:25     59s] #
[12/04 17:37:25     59s] #    By Layer and Type :
[12/04 17:37:25     59s] #	         MetSpc    Short     Loop   Totals
[12/04 17:37:25     59s] #	METAL1        0        0        0        0
[12/04 17:37:25     59s] #	METAL2        2        9        1       12
[12/04 17:37:25     59s] #	METAL3        0        2        0        2
[12/04 17:37:25     59s] #	Totals        2       11        1       14
[12/04 17:37:25     59s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1434.12 (MB), peak = 1663.83 (MB)
[12/04 17:37:25     59s] #start 1st optimization iteration ...
[12/04 17:37:26     59s] #   number of violations = 2
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #    By Layer and Type :
[12/04 17:37:26     59s] #	          Short   Totals
[12/04 17:37:26     59s] #	METAL1        0        0
[12/04 17:37:26     59s] #	METAL2        2        2
[12/04 17:37:26     59s] #	Totals        2        2
[12/04 17:37:26     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.31 (MB), peak = 1663.83 (MB)
[12/04 17:37:26     59s] #start 2nd optimization iteration ...
[12/04 17:37:26     59s] #   number of violations = 2
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #    By Layer and Type :
[12/04 17:37:26     59s] #	          Short   Totals
[12/04 17:37:26     59s] #	METAL1        0        0
[12/04 17:37:26     59s] #	METAL2        2        2
[12/04 17:37:26     59s] #	Totals        2        2
[12/04 17:37:26     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.20 (MB), peak = 1663.83 (MB)
[12/04 17:37:26     59s] #start 3rd optimization iteration ...
[12/04 17:37:26     59s] #   number of violations = 0
[12/04 17:37:26     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.07 (MB), peak = 1663.83 (MB)
[12/04 17:37:26     59s] #Complete Detail Routing.
[12/04 17:37:26     59s] #Total wire length = 169057 um.
[12/04 17:37:26     59s] #Total half perimeter of net bounding box = 156085 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:26     59s] #Total number of vias = 26104
[12/04 17:37:26     59s] #Up-Via Summary (total 26104):
[12/04 17:37:26     59s] #           
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] # METAL1          13342
[12/04 17:37:26     59s] # METAL2           9712
[12/04 17:37:26     59s] # METAL3           2683
[12/04 17:37:26     59s] # METAL4            367
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] #                 26104 
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #Total number of DRC violations = 0
[12/04 17:37:26     59s] ### Time Record (Detail Routing) is uninstalled.
[12/04 17:37:26     59s] #Cpu time = 00:00:12
[12/04 17:37:26     59s] #Elapsed time = 00:00:06
[12/04 17:37:26     59s] #Increased memory = 15.33 (MB)
[12/04 17:37:26     59s] #Total memory = 1431.79 (MB)
[12/04 17:37:26     59s] #Peak memory = 1663.83 (MB)
[12/04 17:37:26     59s] ### Time Record (Antenna Fixing) is installed.
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #start routing for process antenna violation fix ...
[12/04 17:37:26     59s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/04 17:37:26     59s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.85 (MB), peak = 1663.83 (MB)
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #Total wire length = 169057 um.
[12/04 17:37:26     59s] #Total half perimeter of net bounding box = 156085 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:26     59s] #Total number of vias = 26104
[12/04 17:37:26     59s] #Up-Via Summary (total 26104):
[12/04 17:37:26     59s] #           
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] # METAL1          13342
[12/04 17:37:26     59s] # METAL2           9712
[12/04 17:37:26     59s] # METAL3           2683
[12/04 17:37:26     59s] # METAL4            367
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] #                 26104 
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #Total number of DRC violations = 0
[12/04 17:37:26     59s] #Total number of process antenna violations = 0
[12/04 17:37:26     59s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:37:26     59s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #Total wire length = 169057 um.
[12/04 17:37:26     59s] #Total half perimeter of net bounding box = 156085 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:26     59s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:26     59s] #Total number of vias = 26104
[12/04 17:37:26     59s] #Up-Via Summary (total 26104):
[12/04 17:37:26     59s] #           
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] # METAL1          13342
[12/04 17:37:26     59s] # METAL2           9712
[12/04 17:37:26     59s] # METAL3           2683
[12/04 17:37:26     59s] # METAL4            367
[12/04 17:37:26     59s] #-----------------------
[12/04 17:37:26     59s] #                 26104 
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #Total number of DRC violations = 0
[12/04 17:37:26     59s] #Total number of process antenna violations = 0
[12/04 17:37:26     59s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] ### Time Record (Antenna Fixing) is uninstalled.
[12/04 17:37:26     59s] #detailRoute Statistics:
[12/04 17:37:26     59s] #Cpu time = 00:00:12
[12/04 17:37:26     59s] #Elapsed time = 00:00:07
[12/04 17:37:26     59s] #Increased memory = 15.33 (MB)
[12/04 17:37:26     59s] #Total memory = 1431.79 (MB)
[12/04 17:37:26     59s] #Peak memory = 1663.83 (MB)
[12/04 17:37:26     59s] ### global_detail_route design signature (32): route=408572624 flt_obj=0 vio=1905142130 shield_wire=1
[12/04 17:37:26     59s] ### Time Record (DB Export) is installed.
[12/04 17:37:26     59s] ### export design design signature (33): route=408572624 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1167812910 dirty_area=0 del_dirty_area=0 cell=678497600 placement=121090595 pin_access=1581138661 inst_pattern=1 halo=2031761210
[12/04 17:37:26     59s] ### Time Record (DB Export) is uninstalled.
[12/04 17:37:26     59s] ### Time Record (Post Callback) is installed.
[12/04 17:37:26     59s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] #globalDetailRoute statistics:
[12/04 17:37:26     59s] #Cpu time = 00:00:15
[12/04 17:37:26     59s] #Elapsed time = 00:00:10
[12/04 17:37:26     59s] #Increased memory = 27.34 (MB)
[12/04 17:37:26     59s] #Total memory = 1422.62 (MB)
[12/04 17:37:26     59s] #Peak memory = 1663.83 (MB)
[12/04 17:37:26     59s] #Number of warnings = 48
[12/04 17:37:26     59s] #Total number of warnings = 117
[12/04 17:37:26     59s] #Number of fails = 0
[12/04 17:37:26     59s] #Total number of fails = 0
[12/04 17:37:26     59s] #Complete globalDetailRoute on Sun Dec  4 17:37:26 2022
[12/04 17:37:26     59s] #
[12/04 17:37:26     59s] ### Time Record (globalDetailRoute) is uninstalled.
[12/04 17:37:26     59s] #Default setup view is reset to wc.
[12/04 17:37:26     60s] 
[12/04 17:37:26     60s] detailRoute
[12/04 17:37:26     60s] 
[12/04 17:37:26     60s] ### Time Record (detailRoute) is installed.
[12/04 17:37:26     60s] #Start detailRoute on Sun Dec  4 17:37:26 2022
[12/04 17:37:26     60s] #
[12/04 17:37:26     60s] ### Time Record (Pre Callback) is installed.
[12/04 17:37:26     60s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:37:26     60s] ### Time Record (DB Import) is installed.
[12/04 17:37:26     60s] ### Time Record (Timing Data Generation) is installed.
[12/04 17:37:26     60s] ### Time Record (Timing Data Generation) is uninstalled.
[12/04 17:37:26     60s] 
[12/04 17:37:26     60s] Trim Metal Layers:
[12/04 17:37:26     60s] LayerId::1 widthSet size::4
[12/04 17:37:26     60s] LayerId::2 widthSet size::4
[12/04 17:37:26     60s] LayerId::3 widthSet size::4
[12/04 17:37:26     60s] LayerId::4 widthSet size::4
[12/04 17:37:26     60s] LayerId::5 widthSet size::4
[12/04 17:37:26     60s] LayerId::6 widthSet size::3
[12/04 17:37:26     60s] Updating RC grid for preRoute extraction ...
[12/04 17:37:26     60s] eee: pegSigSF::1.070000
[12/04 17:37:26     60s] Initializing multi-corner capacitance tables ... 
[12/04 17:37:26     60s] Initializing multi-corner resistance tables ...
[12/04 17:37:26     60s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:37:26     60s] eee: l::2 avDens::0.052068 usedTrk::1363.139410 availTrk::26180.000000 sigTrk::1363.139410
[12/04 17:37:26     60s] eee: l::3 avDens::0.058887 usedTrk::1710.668119 availTrk::29050.000000 sigTrk::1710.668119
[12/04 17:37:26     60s] eee: l::4 avDens::0.060295 usedTrk::1230.144899 availTrk::20401.966377 sigTrk::1230.144899
[12/04 17:37:26     60s] eee: l::5 avDens::0.039727 usedTrk::392.108419 availTrk::9870.000000 sigTrk::392.108419
[12/04 17:37:26     60s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:37:26     60s] {RT wc 0 5 5 0}
[12/04 17:37:26     60s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.271542 ; uaWl: 1.000000 ; uaWlH: 0.268799 ; aWlH: 0.000000 ; Pmax: 0.843500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/04 17:37:26     60s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/04 17:37:26     60s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:37:26     60s] ### Net info: total nets: 4467
[12/04 17:37:26     60s] ### Net info: dirty nets: 0
[12/04 17:37:26     60s] ### Net info: marked as disconnected nets: 0
[12/04 17:37:26     60s] #num needed restored net=0
[12/04 17:37:26     60s] #need_extraction net=0 (total=4467)
[12/04 17:37:26     60s] ### Net info: fully routed nets: 4378
[12/04 17:37:26     60s] ### Net info: trivial (< 2 pins) nets: 89
[12/04 17:37:26     60s] ### Net info: unrouted nets: 0
[12/04 17:37:26     60s] ### Net info: re-extraction nets: 0
[12/04 17:37:26     60s] ### Net info: ignored nets: 0
[12/04 17:37:26     60s] ### Net info: skip routing nets: 0
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 17:37:26     60s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:37:26     60s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:37:26     60s] #Start reading timing information from file .timing_file_3946083.tif.gz ...
[12/04 17:37:26     60s] #Read in timing information for 52 ports, 4423 instances from timing file .timing_file_3946083.tif.gz.
[12/04 17:37:26     60s] ### import design signature (34): route=278278173 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2132617659 dirty_area=0 del_dirty_area=0 cell=678497600 placement=121090595 pin_access=1581138661 inst_pattern=1 halo=0
[12/04 17:37:26     60s] ### Time Record (DB Import) is uninstalled.
[12/04 17:37:26     60s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/04 17:37:26     60s] #RTESIG:78da95d24d6bc3300c06e09df72b84db43066d672bfe888f1df49a8dd2f55abcc64d03a9
[12/04 17:37:26     60s] #       03b173d8bf9f6130e868e3e6ac0759afa5d97cbfd90241ba6262e919150706e516195528
[12/04 17:37:26     60s] #       972ce7ec15e921963edfc8f36cfefeb14325e1645a6f21fbeaba7601d5b73397e608953d
[12/04 17:37:26     60s] #       99a10de06d088dab5f7e3947040a59e382ad6dbf80c1dbfe1f11aa80d00f7f0d6f109dd3
[12/04 17:37:26     60s] #       eb476f98387b7ed5677cb0c8f9242ee524aed814ceb54c0714ea815f904a005997bb4d59
[12/04 17:37:26     60s] #       ae09643ef4b17887161ac8b9a9cf09a76216e2837195e9ab68ad1b2ef72402719db3a34a
[12/04 17:37:26     60s] #       4b965a783479da143c6d347f242352c6418cdf2952913c54a4a3d99e7e008e3b0f78
[12/04 17:37:26     60s] #
[12/04 17:37:26     60s] #Using multithreading with 2 threads.
[12/04 17:37:26     60s] ### Time Record (Data Preparation) is installed.
[12/04 17:37:26     60s] #Start routing data preparation on Sun Dec  4 17:37:26 2022
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Minimum voltage of a net in the design = 0.000.
[12/04 17:37:27     60s] #Maximum voltage of a net in the design = 1.980.
[12/04 17:37:27     60s] #Voltage range [0.000 - 1.980] has 4465 nets.
[12/04 17:37:27     60s] #Voltage range [1.620 - 1.980] has 1 net.
[12/04 17:37:27     60s] #Voltage range [0.000 - 0.000] has 1 net.
[12/04 17:37:27     60s] ### Time Record (Cell Pin Access) is installed.
[12/04 17:37:27     60s] #Initial pin access analysis.
[12/04 17:37:27     60s] #Detail pin access analysis.
[12/04 17:37:27     60s] ### Time Record (Cell Pin Access) is uninstalled.
[12/04 17:37:27     60s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/04 17:37:27     60s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:27     60s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:27     60s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:27     60s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/04 17:37:27     60s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/04 17:37:27     60s] #Monitoring time of adding inner blkg by smac
[12/04 17:37:27     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.30 (MB), peak = 1663.83 (MB)
[12/04 17:37:27     60s] #Regenerating Ggrids automatically.
[12/04 17:37:27     60s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/04 17:37:27     60s] #Using automatically generated G-grids.
[12/04 17:37:27     60s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/04 17:37:27     60s] #Done routing data preparation.
[12/04 17:37:27     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.54 (MB), peak = 1663.83 (MB)
[12/04 17:37:27     60s] ### Time Record (Data Preparation) is uninstalled.
[12/04 17:37:27     60s] ### Time Record (Detail Routing) is installed.
[12/04 17:37:27     60s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Start Detail Routing..
[12/04 17:37:27     60s] #start 1st optimization iteration ...
[12/04 17:37:27     60s] #   number of violations = 0
[12/04 17:37:27     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.04 (MB), peak = 1663.83 (MB)
[12/04 17:37:27     60s] #Complete Detail Routing.
[12/04 17:37:27     60s] #Total wire length = 169057 um.
[12/04 17:37:27     60s] #Total half perimeter of net bounding box = 155917 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:27     60s] #Total number of vias = 26104
[12/04 17:37:27     60s] #Up-Via Summary (total 26104):
[12/04 17:37:27     60s] #           
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] # METAL1          13342
[12/04 17:37:27     60s] # METAL2           9712
[12/04 17:37:27     60s] # METAL3           2683
[12/04 17:37:27     60s] # METAL4            367
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] #                 26104 
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Total number of DRC violations = 0
[12/04 17:37:27     60s] ### Time Record (Detail Routing) is uninstalled.
[12/04 17:37:27     60s] #Cpu time = 00:00:00
[12/04 17:37:27     60s] #Elapsed time = 00:00:00
[12/04 17:37:27     60s] #Increased memory = 6.83 (MB)
[12/04 17:37:27     60s] #Total memory = 1397.76 (MB)
[12/04 17:37:27     60s] #Peak memory = 1663.83 (MB)
[12/04 17:37:27     60s] ### Time Record (Antenna Fixing) is installed.
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #start routing for process antenna violation fix ...
[12/04 17:37:27     60s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/04 17:37:27     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.01 (MB), peak = 1663.83 (MB)
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Total wire length = 169057 um.
[12/04 17:37:27     60s] #Total half perimeter of net bounding box = 155917 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:27     60s] #Total number of vias = 26104
[12/04 17:37:27     60s] #Up-Via Summary (total 26104):
[12/04 17:37:27     60s] #           
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] # METAL1          13342
[12/04 17:37:27     60s] # METAL2           9712
[12/04 17:37:27     60s] # METAL3           2683
[12/04 17:37:27     60s] # METAL4            367
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] #                 26104 
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Total number of DRC violations = 0
[12/04 17:37:27     60s] #Total number of process antenna violations = 0
[12/04 17:37:27     60s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:37:27     60s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Total wire length = 169057 um.
[12/04 17:37:27     60s] #Total half perimeter of net bounding box = 155917 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL1 = 1 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL2 = 53435 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL3 = 66991 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL4 = 38273 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL5 = 10357 um.
[12/04 17:37:27     60s] #Total wire length on LAYER METAL6 = 0 um.
[12/04 17:37:27     60s] #Total number of vias = 26104
[12/04 17:37:27     60s] #Up-Via Summary (total 26104):
[12/04 17:37:27     60s] #           
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] # METAL1          13342
[12/04 17:37:27     60s] # METAL2           9712
[12/04 17:37:27     60s] # METAL3           2683
[12/04 17:37:27     60s] # METAL4            367
[12/04 17:37:27     60s] #-----------------------
[12/04 17:37:27     60s] #                 26104 
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #Total number of DRC violations = 0
[12/04 17:37:27     60s] #Total number of process antenna violations = 0
[12/04 17:37:27     60s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] ### Time Record (Antenna Fixing) is uninstalled.
[12/04 17:37:27     60s] ### detail_route design signature (40): route=39396678 flt_obj=0 vio=1905142130 shield_wire=1
[12/04 17:37:27     60s] ### Time Record (DB Export) is installed.
[12/04 17:37:27     60s] ### export design design signature (41): route=39396678 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1822782390 dirty_area=0 del_dirty_area=0 cell=678497600 placement=121090595 pin_access=1581138661 inst_pattern=1 halo=2031761210
[12/04 17:37:27     60s] ### Time Record (DB Export) is uninstalled.
[12/04 17:37:27     60s] ### Time Record (Post Callback) is installed.
[12/04 17:37:27     60s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] #detailRoute statistics:
[12/04 17:37:27     60s] #Cpu time = 00:00:01
[12/04 17:37:27     60s] #Elapsed time = 00:00:01
[12/04 17:37:27     60s] #Increased memory = -26.36 (MB)
[12/04 17:37:27     60s] #Total memory = 1394.50 (MB)
[12/04 17:37:27     60s] #Peak memory = 1663.83 (MB)
[12/04 17:37:27     60s] #Number of warnings = 44
[12/04 17:37:27     60s] #Total number of warnings = 161
[12/04 17:37:27     60s] #Number of fails = 0
[12/04 17:37:27     60s] #Total number of fails = 0
[12/04 17:37:27     60s] #Complete detailRoute on Sun Dec  4 17:37:27 2022
[12/04 17:37:27     60s] #
[12/04 17:37:27     60s] ### Time Record (detailRoute) is uninstalled.
[12/04 17:37:27     60s] #Default setup view is reset to wc.
[12/04 17:37:27     60s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:11, memory = 1393.69 (MB), peak = 1663.83 (MB)
[12/04 17:37:27     60s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:37:27     60s] 
[12/04 17:37:27     60s] ### Time Record (routeDesign) is uninstalled.
[12/04 17:37:27     60s] ### 
[12/04 17:37:27     60s] ###   Scalability Statistics
[12/04 17:37:27     60s] ### 
[12/04 17:37:27     60s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:37:27     60s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/04 17:37:27     60s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:37:27     60s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:27     60s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:27     60s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[12/04 17:37:27     60s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:27     60s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:28     60s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:28     60s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/04 17:37:28     60s] ###   Global Routing                |        00:00:01|        00:00:02|             0.5|
[12/04 17:37:28     60s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/04 17:37:28     60s] ###   Detail Routing                |        00:00:12|        00:00:06|             1.9|
[12/04 17:37:28     60s] ###   Antenna Fixing                |        00:00:00|        00:00:01|             1.0|
[12/04 17:37:28     60s] ###   Entire Command                |        00:00:16|        00:00:11|             1.4|
[12/04 17:37:28     60s] ### --------------------------------+----------------+----------------+----------------+
[12/04 17:37:28     60s] ### 
[12/04 17:37:28     60s] All 4435 nets 13482 terms of cell sixteenbitcpu_top_pads are properly connected
[12/04 17:37:28     60s] <CMD> saveDesign DBS/16bitcpu-routed.enc
[12/04 17:37:28     60s] #% Begin save design ... (date=12/04 17:37:28, mem=1393.8M)
[12/04 17:37:28     60s] % Begin Save ccopt configuration ... (date=12/04 17:37:28, mem=1393.8M)
[12/04 17:37:28     60s] % End Save ccopt configuration ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.8M, current mem=1393.7M)
[12/04 17:37:28     60s] % Begin Save netlist data ... (date=12/04 17:37:28, mem=1393.7M)
[12/04 17:37:28     60s] Writing Binary DB to DBS/16bitcpu-routed.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
[12/04 17:37:28     60s] % End Save netlist data ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
[12/04 17:37:28     60s] Saving symbol-table file ...
[12/04 17:37:28     60s] Saving congestion map file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:37:28     60s] % Begin Save AAE data ... (date=12/04 17:37:28, mem=1394.0M)
[12/04 17:37:28     60s] Saving AAE Data ...
[12/04 17:37:28     60s] AAE DB initialization (MEM=1673.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:37:28     60s] % End Save AAE data ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.7M, current mem=1394.7M)
[12/04 17:37:29     60s] Saving preference file DBS/16bitcpu-routed.enc.dat/gui.pref.tcl ...
[12/04 17:37:29     60s] Saving mode setting ...
[12/04 17:37:29     60s] Saving global file ...
[12/04 17:37:29     60s] % Begin Save floorplan data ... (date=12/04 17:37:29, mem=1394.9M)
[12/04 17:37:29     60s] Saving floorplan file ...
[12/04 17:37:29     60s] % End Save floorplan data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.9M, current mem=1394.9M)
[12/04 17:37:29     60s] Saving PG file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:37:29 2022)
[12/04 17:37:29     60s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1672.8M) ***
[12/04 17:37:29     60s] Saving Drc markers ...
[12/04 17:37:29     60s] ... No Drc file written since there is no markers found.
[12/04 17:37:29     60s] % Begin Save placement data ... (date=12/04 17:37:29, mem=1394.9M)
[12/04 17:37:29     60s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:37:29     60s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:37:29     60s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1675.8M) ***
[12/04 17:37:29     60s] % End Save placement data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.9M, current mem=1394.9M)
[12/04 17:37:29     61s] % Begin Save routing data ... (date=12/04 17:37:29, mem=1394.9M)
[12/04 17:37:29     61s] Saving route file ...
[12/04 17:37:29     61s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1672.8M) ***
[12/04 17:37:29     61s] % End Save routing data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1395.0M)
[12/04 17:37:29     61s] Saving property file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:37:29     61s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1675.8M) ***
[12/04 17:37:29     61s] #Saving pin access data to file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.apa ...
[12/04 17:37:29     61s] #
[12/04 17:37:29     61s] % Begin Save power constraints data ... (date=12/04 17:37:29, mem=1395.0M)
[12/04 17:37:29     61s] % End Save power constraints data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1395.0M)
[12/04 17:37:30     61s] Generated self-contained design 16bitcpu-routed.enc.dat
[12/04 17:37:30     61s] #% End save design ... (date=12/04 17:37:30, total cpu=0:00:00.4, real=0:00:02.0, peak res=1395.0M, current mem=1390.6M)
[12/04 17:37:30     61s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:37:30     61s] 
[12/04 17:37:39     61s] <CMD> addFiller -cell {FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER
[12/04 17:37:39     61s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/04 17:37:39     61s] Type 'man IMPSP-5217' for more detail.
[12/04 17:37:39     61s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1672.8M
[12/04 17:37:39     61s] z: 2, totalTracks: 1
[12/04 17:37:39     61s] z: 4, totalTracks: 1
[12/04 17:37:39     61s] z: 6, totalTracks: 1
[12/04 17:37:39     61s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/04 17:37:39     61s] All LLGs are deleted
[12/04 17:37:39     61s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.003, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1672.8M
[12/04 17:37:39     61s] Core basic site is core7T
[12/04 17:37:39     61s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.021, REAL:0.014, MEM:1688.8M
[12/04 17:37:39     61s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 17:37:39     61s] SiteArray: use 2,867,200 bytes
[12/04 17:37:39     61s] SiteArray: current memory after site array memory allocation 1688.8M
[12/04 17:37:39     61s] SiteArray: FP blocked sites are writable
[12/04 17:37:39     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:37:39     61s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1688.8M
[12/04 17:37:39     61s] Process 62690 wires and vias for routing blockage analysis
[12/04 17:37:39     61s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.024, REAL:0.014, MEM:1688.8M
[12/04 17:37:39     61s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.052, REAL:0.043, MEM:1688.8M
[12/04 17:37:39     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.047, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1672.8M
[12/04 17:37:39     61s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1672.8MB).
[12/04 17:37:39     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.058, REAL:0.070, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1672.8M
[12/04 17:37:39     61s]   Signal wire search tree: 60056 elements. (cpu=0:00:00.0, mem=0.0M)
[12/04 17:37:39     61s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.011, REAL:0.016, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1672.8M
[12/04 17:37:39     61s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1672.8M
[12/04 17:37:39     61s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/04 17:37:39     62s] AddFiller main function time CPU:0.442, REAL:0.279
[12/04 17:37:39     62s] Filler instance commit time CPU:0.156, REAL:0.155
[12/04 17:37:39     62s] *INFO: Adding fillers to top-module.
[12/04 17:37:39     62s] *INFO:   Added 19685 filler insts (cell FILL32 / prefix FILLER).
[12/04 17:37:39     62s] *INFO:   Added 147 filler insts (cell FILL16 / prefix FILLER).
[12/04 17:37:39     62s] *INFO:   Added 349 filler insts (cell FILL8 / prefix FILLER).
[12/04 17:37:39     62s] *INFO:   Added 818 filler insts (cell FILL4 / prefix FILLER).
[12/04 17:37:39     62s] *INFO:   Added 3255 filler insts (cell FILL2 / prefix FILLER).
[12/04 17:37:39     62s] *INFO:   Added 2362 filler insts (cell FILL1 / prefix FILLER).
[12/04 17:37:39     62s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.444, REAL:0.283, MEM:1672.8M
[12/04 17:37:39     62s] *INFO: Total 26616 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[12/04 17:37:39     62s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.444, REAL:0.291, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1672.8M
[12/04 17:37:39     62s] For 26616 new insts, **WARN: (IMPDB-1261):	No PG pin 'VDD' in instances with basename '*' in the design.
[12/04 17:37:39     62s] **WARN: (IMPDB-1261):	No PG pin 'VSS' in instances with basename '*' in the design.
[12/04 17:37:39     62s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/04 17:37:39     62s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.003, REAL:0.014, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.448, REAL:0.309, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.448, REAL:0.311, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.004, REAL:0.004, MEM:1672.8M
[12/04 17:37:39     62s] All LLGs are deleted
[12/04 17:37:39     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1672.8M
[12/04 17:37:39     62s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.012, REAL:0.020, MEM:1668.8M
[12/04 17:37:39     62s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.536, REAL:0.433, MEM:1668.8M
[12/04 17:37:39     62s] <CMD> setDrawView place
[12/04 17:37:39     62s] <CMD> saveDesign DBS/16bitcpu-filled.enc
[12/04 17:37:39     62s] #% Begin save design ... (date=12/04 17:37:39, mem=1397.9M)
[12/04 17:37:39     62s] % Begin Save ccopt configuration ... (date=12/04 17:37:39, mem=1397.9M)
[12/04 17:37:39     62s] % End Save ccopt configuration ... (date=12/04 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
[12/04 17:37:39     62s] % Begin Save netlist data ... (date=12/04 17:37:39, mem=1398.2M)
[12/04 17:37:39     62s] Writing Binary DB to DBS/16bitcpu-filled.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
[12/04 17:37:39     62s] % End Save netlist data ... (date=12/04 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
[12/04 17:37:39     62s] Saving symbol-table file ...
[12/04 17:37:40     62s] Saving congestion map file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 17:37:40     62s] % Begin Save AAE data ... (date=12/04 17:37:40, mem=1398.2M)
[12/04 17:37:40     62s] Saving AAE Data ...
[12/04 17:37:40     62s] % End Save AAE data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
[12/04 17:37:40     62s] Saving preference file DBS/16bitcpu-filled.enc.dat/gui.pref.tcl ...
[12/04 17:37:40     62s] Saving mode setting ...
[12/04 17:37:40     62s] Saving global file ...
[12/04 17:37:40     62s] % Begin Save floorplan data ... (date=12/04 17:37:40, mem=1398.2M)
[12/04 17:37:40     62s] Saving floorplan file ...
[12/04 17:37:40     62s] % End Save floorplan data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
[12/04 17:37:40     62s] Saving PG file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:37:40 2022)
[12/04 17:37:40     62s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1669.3M) ***
[12/04 17:37:40     62s] Saving Drc markers ...
[12/04 17:37:40     62s] ... No Drc file written since there is no markers found.
[12/04 17:37:40     62s] % Begin Save placement data ... (date=12/04 17:37:40, mem=1398.2M)
[12/04 17:37:40     62s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 17:37:40     62s] Save Adaptive View Pruning View Names to Binary file
[12/04 17:37:40     62s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1672.3M) ***
[12/04 17:37:40     62s] % End Save placement data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
[12/04 17:37:40     62s] % Begin Save routing data ... (date=12/04 17:37:40, mem=1398.2M)
[12/04 17:37:40     62s] Saving route file ...
[12/04 17:37:40     62s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1669.3M) ***
[12/04 17:37:40     62s] % End Save routing data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
[12/04 17:37:40     62s] Saving property file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 17:37:40     62s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1672.3M) ***
[12/04 17:37:40     62s] #Saving pin access data to file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.apa ...
[12/04 17:37:40     62s] #
[12/04 17:37:40     62s] % Begin Save power constraints data ... (date=12/04 17:37:40, mem=1398.4M)
[12/04 17:37:40     62s] % End Save power constraints data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
[12/04 17:37:41     62s] Generated self-contained design 16bitcpu-filled.enc.dat
[12/04 17:37:41     62s] #% End save design ... (date=12/04 17:37:41, total cpu=0:00:00.4, real=0:00:02.0, peak res=1398.7M, current mem=1398.7M)
[12/04 17:37:41     62s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 17:37:41     62s] 
[12/04 17:37:53     63s] <CMD> verifyConnectivity -type all -report RPT/16bitcpu/connectivity.rpt
[12/04 17:37:53     63s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:37:53     63s] 
[12/04 17:37:53     63s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:37:53     63s] Start Time: Sun Dec  4 17:37:53 2022
[12/04 17:37:53     63s] 
[12/04 17:37:53     63s] Design Name: sixteenbitcpu_top_pads
[12/04 17:37:53     63s] Database Units: 2000
[12/04 17:37:53     63s] Design Boundary: (0.0000, 0.0000) (1726.4000, 1726.4000)
[12/04 17:37:53     63s] Error Limit = 1000; Warning Limit = 50
[12/04 17:37:53     63s] Check all nets
[12/04 17:37:53     63s] Use 2 pthreads
[12/04 17:37:54     63s] Net VSS: has an unconnected terminal, has special routes with opens.
[12/04 17:37:54     63s] Net VDD: has an unconnected terminal, has special routes with opens.
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] Begin Summary 
[12/04 17:37:54     63s]     54 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/04 17:37:54     63s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/04 17:37:54     63s]     56 total info(s) created.
[12/04 17:37:54     63s] End Summary
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] End Time: Sun Dec  4 17:37:54 2022
[12/04 17:37:54     63s] Time Elapsed: 0:00:01.0
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:37:54     63s]   Verification Complete : 56 Viols.  0 Wrngs.
[12/04 17:37:54     63s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] <CMD> set_verify_drc_mode -check_only regular
[12/04 17:37:54     63s] <CMD> verify_drc -report RPT/16bitcpu/geometry.rpt
[12/04 17:37:54     63s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[12/04 17:37:54     63s] #-report RPT/16bitcpu/geometry.rpt       # string, default="", user setting
[12/04 17:37:54     63s]  *** Starting Verify DRC (MEM: 1665.3) ***
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] ### import design signature (42): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1581138661 inst_pattern=1 halo=0
[12/04 17:37:54     63s]   VERIFY DRC ...... Starting Verification
[12/04 17:37:54     63s]   VERIFY DRC ...... Initializing
[12/04 17:37:54     63s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:37:54     63s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:37:54     63s]   VERIFY DRC ...... Using new threading
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 0.000 651.360 217.120} 3 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 0.000 868.480 217.120} 4 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 0.000 1085.600 217.120} 5 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 0.000 1302.720 217.120} 6 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 0.000 1519.840 217.120} 7 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 0.000 1726.400 217.120} 8 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 217.120 868.480 434.240} 12 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 0.000 434.240 217.120} 2 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 217.120 1085.600 434.240} 13 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 217.120 217.120 434.240} 9 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 217.120 651.360 434.240} 11 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 217.120 1302.720 434.240} 14 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 217.120 434.240 434.240} 10 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 434.240 217.120 651.360} 17 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 217.120 1519.840 434.240} 15 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 434.240 1085.600 651.360} 21 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 434.240 868.480 651.360} 20 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 651.360 217.120 868.480} 25 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 434.240 1726.400 651.360} 24 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 651.360 434.240 868.480} 26 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 651.360 1302.720 868.480} 30 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 651.360 1519.840 868.480} 31 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 651.360 1726.400 868.480} 32 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 868.480 217.120 1085.600} 33 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 868.480 434.240 1085.600} 34 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 868.480 1302.720 1085.600} 38 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 868.480 1519.840 1085.600} 39 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 868.480 1726.400 1085.600} 40 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 1085.600 217.120 1302.720} 41 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 1085.600 434.240 1302.720} 42 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 651.360 868.480 868.480} 28 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 651.360 651.360 868.480} 27 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 1085.600 651.360 1302.720} 43 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 651.360 1085.600 868.480} 29 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 868.480 651.360 1085.600} 35 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 1085.600 1519.840 1302.720} 47 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 1085.600 1726.400 1302.720} 48 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 1302.720 217.120 1519.840} 49 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 1302.720 434.240 1519.840} 50 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 1302.720 651.360 1519.840} 51 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 1302.720 868.480 1519.840} 52 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 1302.720 1085.600 1519.840} 53 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 1302.720 1302.720 1519.840} 54 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 1302.720 1519.840 1519.840} 55 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 1302.720 1726.400 1519.840} 56 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {0.000 1519.840 217.120 1726.400} 57 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {217.120 1519.840 434.240 1726.400} 58 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {434.240 1519.840 651.360 1726.400} 59 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 1519.840 868.480 1726.400} 60 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 1519.840 1085.600 1726.400} 61 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 1519.840 1302.720 1726.400} 62 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1302.720 1519.840 1519.840 1726.400} 63 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1085.600 1085.600 1302.720 1302.720} 46 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {1519.840 1519.840 1726.400 1726.400} 64 of 64  Thread : 1
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 868.480 868.480 1085.600} 36 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {651.360 1085.600 868.480 1302.720} 44 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Thread : 1 finished.
[12/04 17:37:54     63s]  VERIFY DRC ...... Sub-Area: {868.480 1085.600 1085.600 1302.720} 45 of 64  Thread : 0
[12/04 17:37:54     63s]  VERIFY DRC ...... Thread : 0 finished.
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s]   Verification Complete : 0 Viols.
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 20.0M) ***
[12/04 17:37:54     63s] 
[12/04 17:37:54     63s] <CMD> verifyProcessAntenna -report RPT/16bitcpu/antenna.rpt
[12/04 17:37:54     63s] **ERROR: (IMPVPA-22):	verifyProcessAntenna failed to run because no process antenna information found for this design. Import the process antenna library data and run verifyProcessAntenna again.
Type 'man IMPVPA-22' for more detail.
[12/04 17:38:11     64s] <CMD> reportNetStat > RPT/16bitcpu/netlist_stats_final.rpt
[12/04 17:38:11     64s] *** Statistics for net list sixteenbitcpu_top_pads ***
[12/04 17:38:11     64s] Number of cells      = 31039
[12/04 17:38:11     64s] Number of nets       = 4435
[12/04 17:38:11     64s] Number of tri-nets   = 0
[12/04 17:38:11     64s] Number of degen nets = 5
[12/04 17:38:11     64s] Number of pins       = 13477
[12/04 17:38:11     64s] Number of i/os       = 52
[12/04 17:38:11     64s] 
[12/04 17:38:11     64s] Number of nets with    1 terms = 5 (0.1%)
[12/04 17:38:11     64s] Number of nets with    2 terms = 3298 (74.4%)
[12/04 17:38:11     64s] Number of nets with    3 terms = 410 (9.2%)
[12/04 17:38:11     64s] Number of nets with    4 terms = 388 (8.7%)
[12/04 17:38:11     64s] Number of nets with    5 terms = 48 (1.1%)
[12/04 17:38:11     64s] Number of nets with    6 terms = 27 (0.6%)
[12/04 17:38:11     64s] Number of nets with    7 terms = 30 (0.7%)
[12/04 17:38:11     64s] Number of nets with    8 terms = 34 (0.8%)
[12/04 17:38:11     64s] Number of nets with    9 terms = 17 (0.4%)
[12/04 17:38:11     64s] Number of nets with >=10 terms = 178 (4.0%)
[12/04 17:38:11     64s] 
[12/04 17:38:11     64s] *** 26 Primitives used:
[12/04 17:38:11     64s] Primitive pad_in (20 insts)
[12/04 17:38:11     64s] Primitive pad_out (32 insts)
[12/04 17:38:11     64s] Primitive pad_vdd (1 insts)
[12/04 17:38:11     64s] Primitive pad_gnd (1 insts)
[12/04 17:38:11     64s] Primitive pad_corner (4 insts)
[12/04 17:38:11     64s] Primitive XOR2X1 (99 insts)
[12/04 17:38:11     64s] Primitive TIE1 (3 insts)
[12/04 17:38:11     64s] Primitive TIE0 (5 insts)
[12/04 17:38:11     64s] Primitive OR2X1 (106 insts)
[12/04 17:38:11     64s] Primitive NOR2X1 (310 insts)
[12/04 17:38:11     64s] Primitive NAND3X1 (311 insts)
[12/04 17:38:11     64s] Primitive NAND2X1 (2347 insts)
[12/04 17:38:11     64s] Primitive MUX2X1 (231 insts)
[12/04 17:38:11     64s] Primitive INVX4 (3 insts)
[12/04 17:38:11     64s] Primitive INVX2 (200 insts)
[12/04 17:38:11     64s] Primitive INVX1 (25 insts)
[12/04 17:38:11     64s] Primitive FILL8 (349 insts)
[12/04 17:38:11     64s] Primitive FILL4 (818 insts)
[12/04 17:38:11     64s] Primitive FILL32 (19685 insts)
[12/04 17:38:11     64s] Primitive FILL2 (3255 insts)
[12/04 17:38:11     64s] Primitive FILL16 (147 insts)
[12/04 17:38:11     64s] Primitive FILL1 (2362 insts)
[12/04 17:38:11     64s] Primitive DFFQX1 (329 insts)
[12/04 17:38:11     64s] Primitive DFFQBX1 (4 insts)
[12/04 17:38:11     64s] Primitive BUFX1 (67 insts)
[12/04 17:38:11     64s] Primitive AND2X1 (325 insts)
[12/04 17:38:11     64s] ************
[12/04 17:38:11     64s] <CMD> report_area > RPT/16bitcpu/area_final.rpt
[12/04 17:38:11     64s] <CMD> report_timing > ${rpt_dir}/timing_final.rpt
[12/04 17:38:11     65s] #################################################################################
[12/04 17:38:11     65s] # Design Stage: PostRoute
[12/04 17:38:11     65s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:38:11     65s] # Design Mode: 180nm
[12/04 17:38:11     65s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:38:11     65s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:38:11     65s] # Signoff Settings: SI Off 
[12/04 17:38:11     65s] #################################################################################
[12/04 17:38:11     65s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=31039 and nets=4467 using extraction engine 'preRoute' .
[12/04 17:38:11     65s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 17:38:11     65s] RC Extraction called in multi-corner(2) mode.
[12/04 17:38:11     65s] RCMode: PreRoute
[12/04 17:38:11     65s]       RC Corner Indexes            0       1   
[12/04 17:38:11     65s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 17:38:11     65s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 17:38:11     65s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 17:38:11     65s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 17:38:11     65s] Shrink Factor                : 1.00000
[12/04 17:38:11     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:38:11     65s] Using capacitance table file ...
[12/04 17:38:11     65s] 
[12/04 17:38:11     65s] Trim Metal Layers:
[12/04 17:38:11     65s] LayerId::1 widthSet size::4
[12/04 17:38:11     65s] LayerId::2 widthSet size::4
[12/04 17:38:11     65s] LayerId::3 widthSet size::4
[12/04 17:38:11     65s] LayerId::4 widthSet size::4
[12/04 17:38:11     65s] LayerId::5 widthSet size::4
[12/04 17:38:11     65s] LayerId::6 widthSet size::3
[12/04 17:38:11     65s] Updating RC grid for preRoute extraction ...
[12/04 17:38:11     65s] eee: pegSigSF::1.070000
[12/04 17:38:11     65s] Initializing multi-corner capacitance tables ... 
[12/04 17:38:11     65s] Initializing multi-corner resistance tables ...
[12/04 17:38:11     65s] eee: l::1 avDens::0.138069 usedTrk::9896.758153 availTrk::71680.000000 sigTrk::9896.758153
[12/04 17:38:11     65s] eee: l::2 avDens::0.052068 usedTrk::1363.139410 availTrk::26180.000000 sigTrk::1363.139410
[12/04 17:38:11     65s] eee: l::3 avDens::0.058887 usedTrk::1710.668119 availTrk::29050.000000 sigTrk::1710.668119
[12/04 17:38:11     65s] eee: l::4 avDens::0.060295 usedTrk::1230.144899 availTrk::20401.966377 sigTrk::1230.144899
[12/04 17:38:11     65s] eee: l::5 avDens::0.039727 usedTrk::392.108419 availTrk::9870.000000 sigTrk::392.108419
[12/04 17:38:11     65s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 17:38:11     65s] {RT wc 0 5 5 0}
[12/04 17:38:11     65s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.271542 ; uaWl: 1.000000 ; uaWlH: 0.268799 ; aWlH: 0.000000 ; Pmax: 0.843500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 17:38:11     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1675.312M)
[12/04 17:38:11     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1697.7M, InitMEM = 1696.7M)
[12/04 17:38:11     65s] Calculate delays in BcWc mode...
[12/04 17:38:11     65s] Start delay calculation (fullDC) (2 T). (MEM=1698.69)
[12/04 17:38:11     65s] Start AAE Lib Loading. (MEM=1710.2)
[12/04 17:38:11     65s] End AAE Lib Loading. (MEM=1729.28 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 17:38:11     65s] End AAE Lib Interpolated Model. (MEM=1729.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:11     65s] First Iteration Infinite Tw... 
[12/04 17:38:11     65s] Total number of fetched objects 4435
[12/04 17:38:11     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:11     65s] End delay calculation. (MEM=1843.75 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:38:12     65s] End delay calculation (fullDC). (MEM=1843.75 CPU=0:00:00.4 REAL=0:00:01.0)
[12/04 17:38:12     65s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1843.8M) ***
[12/04 17:38:12     65s] <CMD> summaryReport -noHtml -outfile RPT/16bitcpu/summary_report.rpt
[12/04 17:38:12     65s] Start to collect the design information.
[12/04 17:38:12     65s] Build netlist information for Cell sixteenbitcpu_top_pads.
[12/04 17:38:12     65s] Finished collecting the design information.
[12/04 17:38:12     65s] Generating standard cells used in the design report.
[12/04 17:38:12     65s] Generating IO cells used in the design report.
[12/04 17:38:12     65s] Analyze library ... 
[12/04 17:38:12     65s] Analyze netlist ... 
[12/04 17:38:12     65s] Generate no-driven nets information report.
[12/04 17:38:12     65s] Generate multi-driven nets information report.
[12/04 17:38:12     65s] Analyze timing ... 
[12/04 17:38:12     65s] Analyze floorplan/placement ... 
[12/04 17:38:12     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1827.8M
[12/04 17:38:12     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1827.8M
[12/04 17:38:12     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1827.8M
[12/04 17:38:12     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:1859.8M
[12/04 17:38:12     65s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1859.8M
[12/04 17:38:12     65s] Process 2812 wires and vias for routing blockage analysis
[12/04 17:38:12     65s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.004, REAL:0.004, MEM:1859.8M
[12/04 17:38:12     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1859.8M
[12/04 17:38:12     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.030, MEM:1859.8M
[12/04 17:38:12     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1859.8M
[12/04 17:38:12     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:1859.8M
[12/04 17:38:12     65s] Analysis Routing ...
[12/04 17:38:12     65s] Report saved in file RPT/16bitcpu/summary_report.rpt
[12/04 17:38:54     68s] <CMD> saveNetlist -excludeLeafCell -includePowerGround ../HDL/PLACED/16bitcpu_placed_virtuoso.v
[12/04 17:38:54     68s] ** NOTE: Created directory path '../HDL/PLACED' for file '../HDL/PLACED/16bitcpu_placed_virtuoso.v'.
[12/04 17:38:54     68s] Writing Netlist "../HDL/PLACED/16bitcpu_placed_virtuoso.v" ...
[12/04 17:38:54     68s] Pwr name (VDD).
[12/04 17:38:54     68s] Gnd name (VSS).
[12/04 17:38:54     68s] 1 Pwr names and 1 Gnd names.
[12/04 17:38:55     68s] <CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/16bitcpu_placed_modelsim.v
[12/04 17:38:55     68s] Writing Netlist "../HDL/PLACED/16bitcpu_placed_modelsim.v" ...
[12/04 17:38:55     68s] <CMD> write_sdf SDF/${design}_placed.sdf
[12/04 17:38:55     68s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/04 17:38:55     68s] #################################################################################
[12/04 17:38:55     68s] # Design Stage: PostRoute
[12/04 17:38:55     68s] # Design Name: sixteenbitcpu_top_pads
[12/04 17:38:55     68s] # Design Mode: 180nm
[12/04 17:38:55     68s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:38:55     68s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:38:55     68s] # Signoff Settings: SI Off 
[12/04 17:38:55     68s] #################################################################################
[12/04 17:38:55     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1848.2M, InitMEM = 1848.2M)
[12/04 17:38:55     68s] Start delay calculation (fullDC) (2 T). (MEM=1848.23)
[12/04 17:38:55     68s] End AAE Lib Interpolated Model. (MEM=1859.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:55     69s] Total number of fetched objects 4435
[12/04 17:38:55     69s] Total number of fetched objects 4435
[12/04 17:38:55     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:55     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:55     69s] End delay calculation. (MEM=1836.89 CPU=0:00:00.7 REAL=0:00:00.0)
[12/04 17:38:55     69s] End delay calculation (fullDC). (MEM=1836.89 CPU=0:00:00.8 REAL=0:00:00.0)
[12/04 17:38:55     69s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 1836.9M) ***
[12/04 17:38:55     69s] <CMD> streamOut GDS/16bitcpu.gds -mapFile GDS/gds2.map -libName DesignLib -structureName 16bitcpu -units 2000 -mode ALL
[12/04 17:38:55     69s] Parse flat map file...
[12/04 17:38:55     69s] Writing GDSII file ...
[12/04 17:38:55     69s] 	****** db unit per micron = 2000 ******
[12/04 17:38:55     69s] 	****** output gds2 file unit per micron = 2000 ******
[12/04 17:38:55     69s] 	****** unit scaling factor = 1 ******
[12/04 17:38:55     69s] Output for instance
[12/04 17:38:55     69s] Output for bump
[12/04 17:38:55     69s] Output for physical terminals
[12/04 17:38:55     69s] Output for logical terminals
[12/04 17:38:55     69s] Output for regular nets
[12/04 17:38:55     69s] Output for special nets and metal fills
[12/04 17:38:55     69s] Output for via structure generation total number 26
[12/04 17:38:55     69s] Statistics for GDS generated (version 3)
[12/04 17:38:55     69s] ----------------------------------------
[12/04 17:38:55     69s] Stream Out Layer Mapping Information:
[12/04 17:38:55     69s] GDS Layer Number          GDS Layer Name
[12/04 17:38:55     69s] ----------------------------------------
[12/04 17:38:55     69s]     59                              COMP
[12/04 17:38:55     69s]     62                           DIEAREA
[12/04 17:38:55     69s]     39                             VIA56
[12/04 17:38:55     69s]     45                            METAL6
[12/04 17:38:55     69s]     32                             VIA45
[12/04 17:38:55     69s]     38                            METAL6
[12/04 17:38:55     69s]     44                            METAL5
[12/04 17:38:55     69s]     29                             VIA34
[12/04 17:38:55     69s]     33                            METAL5
[12/04 17:38:55     69s]     43                            METAL4
[12/04 17:38:55     69s]     31                            METAL4
[12/04 17:38:55     69s]     28                            METAL3
[12/04 17:38:55     69s]     16                            METAL1
[12/04 17:38:55     69s]     18                            METAL2
[12/04 17:38:55     69s]     13                             POLY1
[12/04 17:38:55     69s]     15                              CONT
[12/04 17:38:55     69s]     17                             VIA12
[12/04 17:38:55     69s]     27                             VIA23
[12/04 17:38:55     69s]     42                            METAL3
[12/04 17:38:55     69s]     40                            METAL1
[12/04 17:38:55     69s]     41                            METAL2
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Stream Out Information Processed for GDS version 3:
[12/04 17:38:55     69s] Units: 2000 DBU
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Object                             Count
[12/04 17:38:55     69s] ----------------------------------------
[12/04 17:38:55     69s] Instances                          31039
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Ports/Pins                             0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Nets                               33952
[12/04 17:38:55     69s]     metal layer METAL2             23204
[12/04 17:38:55     69s]     metal layer METAL3              8695
[12/04 17:38:55     69s]     metal layer METAL4              1848
[12/04 17:38:55     69s]     metal layer METAL5               205
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s]     Via Instances                  26104
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Special Nets                         953
[12/04 17:38:55     69s]     metal layer METAL1               936
[12/04 17:38:55     69s]     metal layer METAL3                 2
[12/04 17:38:55     69s]     metal layer METAL4                 8
[12/04 17:38:55     69s]     metal layer METAL5                 7
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s]     Via Instances                   3766
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Metal Fills                            0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s]     Via Instances                      0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Metal FillOPCs                         0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s]     Via Instances                      0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Metal FillDRCs                         0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s]     Via Instances                      0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Text                                  52
[12/04 17:38:55     69s]     metal layer METAL6                52
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Blockages                              0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Custom Text                            0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Custom Box                             0
[12/04 17:38:55     69s] 
[12/04 17:38:55     69s] Trim Metal                             0
[12/04 17:38:55     69s] 
[12/04 17:38:56     69s] ######Streamout is finished!
[12/04 17:39:07     70s] <CMD> selectInst FILLER_T_7_1391
[12/04 17:39:08     70s] <CMD> fit
[12/04 17:40:30     76s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec  4 17:40:30 2022
  Total CPU time:     0:01:18
  Total real time:    0:06:44
  Peak memory (main): 1505.59MB

[12/04 17:40:30     76s] 
[12/04 17:40:30     76s] *** Memory Usage v#1 (Current mem = 1835.281M, initial mem = 290.164M) ***
[12/04 17:40:30     76s] 
[12/04 17:40:30     76s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:40:30     76s] Severity  ID               Count  Summary                                  
[12/04 17:40:30     76s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 17:40:30     76s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 17:40:30     76s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 17:40:30     76s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 17:40:30     76s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/04 17:40:30     76s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/04 17:40:30     76s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 17:40:30     76s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 17:40:30     76s] WARNING   IMPDB-1261           2  No PG pin '%s' in instances with basenam...
[12/04 17:40:30     76s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:40:30     76s] ERROR     IMPVPA-22            1  verifyProcessAntenna failed to run becau...
[12/04 17:40:30     76s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 17:40:30     76s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/04 17:40:30     76s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/04 17:40:30     76s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. To...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/04 17:40:30     76s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/04 17:40:30     76s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/04 17:40:30     76s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[12/04 17:40:30     76s] WARNING   SDF-808              1  The software is currently operating in a...
[12/04 17:40:30     76s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 17:40:30     76s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 17:40:30     76s] *** Message Summary: 148 warning(s), 1 error(s)
[12/04 17:40:30     76s] 
[12/04 17:40:30     76s] --- Ending "Innovus" (totcpu=0:01:16, real=0:06:43, mem=1835.3M) ---
