library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Entity declaration
entity notGate is
    port (
        A : in std_logic;     -- NOT gate input
        Y : out std_logic     -- NOT gate output
    );
end notGate;

-- Architecture
architecture notLogic of notGate is
begin
    Y <= not A;
end notLogic;
