#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 17 21:43:05 2020
# Process ID: 24462
# Current directory: /home/wg/vivado_prj/CPU/lab2
# Command line: vivado
# Log file: /home/wg/vivado_prj/CPU/lab2/vivado.log
# Journal file: /home/wg/vivado_prj/CPU/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 . -part xc7a35tfgg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/wg/vivado_prj/CPU/lab2/rtl/display.v /home/wg/vivado_prj/CPU/lab2/rtl/seg7.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../rtl/prgmip32.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../rtl/prgmip32.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../rtl/prgmip32.coe'
generate_target {instantiation_template} [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Thu Dec 17 22:52:26 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/wg/vivado_prj/CPU/lab2/lab2.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/sim_scripts -ip_user_files_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files -ipstatic_source_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/modelsim} {questa=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/questa} {ies=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/ies} {xcelium=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/xcelium} {vcs=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/vcs} {riviera=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 41efd9173d8f4362a710abfb21f63418 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addra [/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net addr_next is not permitted [/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 41efd9173d8f4362a710abfb21f63418 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addra [/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 17 23:05:21 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7812.141 ; gain = 57.812 ; free physical = 7900 ; free virtual = 20230
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/rtl/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wg/vivado_prj/CPU/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 41efd9173d8f4362a710abfb21f63418 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addra [/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7821.391 ; gain = 0.000 ; free physical = 7884 ; free virtual = 20207
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7821.391 ; gain = 0.000 ; free physical = 7459 ; free virtual = 20129
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 23:08:13 2020...
