// Seed: 2269075992
module module_0 ();
  logic id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output supply1 id_2,
    output wand id_3
    , id_7,
    input supply0 id_4,
    input wor id_5
);
  localparam id_8 = 1;
  bit id_9;
  module_0 modCall_1 ();
  always
    if (id_8) id_9 = 1'b0;
    else begin : LABEL_0
      id_7 = -1;
      begin : LABEL_1
        if (1) id_1 = id_0;
        else #1 id_7 <= id_7;
      end
    end
  logic id_10;
endmodule
