<profile>

<section name = "Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_273_1'" level="0">
<item name = "Date">Fri Jun 21 12:02:50 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">_hdc_hls_xilinx</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 0 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_273_1">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_nbreadreq_fu_44_p9">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="sdata_i_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hdv_engine_Pipeline_VITIS_LOOP_273_1, return value</column>
<column name="sdata_i_TVALID">in, 1, axis, sdata_i_V_data_V, pointer</column>
<column name="sdata_i_TDATA">in, 8, axis, sdata_i_V_data_V, pointer</column>
<column name="sdata_i_TREADY">out, 1, axis, sdata_i_V_dest_V, pointer</column>
<column name="sdata_i_TDEST">in, 1, axis, sdata_i_V_dest_V, pointer</column>
<column name="sdata_i_TKEEP">in, 1, axis, sdata_i_V_keep_V, pointer</column>
<column name="sdata_i_TSTRB">in, 1, axis, sdata_i_V_strb_V, pointer</column>
<column name="sdata_i_TUSER">in, 1, axis, sdata_i_V_user_V, pointer</column>
<column name="sdata_i_TLAST">in, 1, axis, sdata_i_V_last_V, pointer</column>
<column name="sdata_i_TID">in, 1, axis, sdata_i_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
