# Asynchronous-FIFO-Memory-System

This project is done by Adithya H Nair -2021AAPS3020H

The following has been covered in the project -

 ∗ Developed a full FIFO system in Verilog, including the Write Control module, Read Control module, Synchronizer and Dual-Ported RAM
 
 
 ∗ Implementation of binary to gray code conversion and 2-FF synchronizing techniques to optimize and preventmetastability issues in asynchronous scenarios
