-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity two_mm_stream_jki_jki_mm2_stage_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v13_ce0 : OUT STD_LOGIC;
    v13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v14_ce0 : OUT STD_LOGIC;
    v14_we0 : OUT STD_LOGIC;
    v14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v611_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    v611_empty_n : IN STD_LOGIC;
    v611_read : OUT STD_LOGIC );
end;


architecture behav of two_mm_stream_jki_jki_mm2_stage_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln54_fu_122_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln54_reg_170 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln53_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln66_fu_151_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln66_reg_185 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln65_fu_139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal C_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal C_buffer_ce0 : STD_LOGIC;
    signal C_buffer_we0 : STD_LOGIC;
    signal C_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal v18_ce0 : STD_LOGIC;
    signal v18_we0 : STD_LOGIC;
    signal v18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_col_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_col_ce0 : STD_LOGIC;
    signal d_col_we0 : STD_LOGIC;
    signal d_col_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_col_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_col_ce1 : STD_LOGIC;
    signal d_col_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_idle : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_ready : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v611_read : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_we0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_idle : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_ready : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_we0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_idle : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_ready : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_we0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_idle : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_ready : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_we0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce1 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_idle : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_ready : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_we0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_ce0 : STD_LOGIC;
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal j1_fu_46 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln53_fu_116_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal j2_fu_62 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln65_fu_145_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v611_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        v611_empty_n : IN STD_LOGIC;
        v611_read : OUT STD_LOGIC;
        v18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v18_ce0 : OUT STD_LOGIC;
        v18_we0 : OUT STD_LOGIC;
        v18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_i_0_i1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln53 : IN STD_LOGIC_VECTOR (5 downto 0);
        C_buffer_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        C_buffer_ce0 : OUT STD_LOGIC;
        C_buffer_we0 : OUT STD_LOGIC;
        C_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v18_ce0 : OUT STD_LOGIC;
        v18_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_col_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_col_ce0 : OUT STD_LOGIC;
        d_col_we0 : OUT STD_LOGIC;
        d_col_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln65 : IN STD_LOGIC_VECTOR (5 downto 0);
        v13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v13_ce0 : OUT STD_LOGIC;
        v13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_buffer_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        C_buffer_ce0 : OUT STD_LOGIC;
        C_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        d_col_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_col_ce0 : OUT STD_LOGIC;
        d_col_we0 : OUT STD_LOGIC;
        d_col_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_col_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_col_ce1 : OUT STD_LOGIC;
        d_col_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_i_4_i3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln65 : IN STD_LOGIC_VECTOR (5 downto 0);
        v14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v14_ce0 : OUT STD_LOGIC;
        v14_we0 : OUT STD_LOGIC;
        v14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_col_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_col_ce0 : OUT STD_LOGIC;
        d_col_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_C_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_v18 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component two_mm_stream_jki_jki_mm2_stage_0_1_d_col IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    C_buffer_U : component two_mm_stream_jki_jki_mm2_stage_0_1_C_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_buffer_address0,
        ce0 => C_buffer_ce0,
        we0 => C_buffer_we0,
        d0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_d0,
        q0 => C_buffer_q0);

    v18_U : component two_mm_stream_jki_jki_mm2_stage_0_1_v18
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v18_address0,
        ce0 => v18_ce0,
        we0 => v18_we0,
        d0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_d0,
        q0 => v18_q0);

    d_col_U : component two_mm_stream_jki_jki_mm2_stage_0_1_d_col
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => d_col_address0,
        ce0 => d_col_ce0,
        we0 => d_col_we0,
        d0 => d_col_d0,
        q0 => d_col_q0,
        address1 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address1,
        ce1 => d_col_ce1,
        q1 => d_col_q1);

    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66 : component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start,
        ap_done => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done,
        ap_idle => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_idle,
        ap_ready => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_ready,
        v611_dout => v611_dout,
        v611_empty_n => v611_empty_n,
        v611_read => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v611_read,
        v18_address0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_address0,
        v18_ce0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_ce0,
        v18_we0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_we0,
        v18_d0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_d0);

    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73 : component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_i_0_i1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start,
        ap_done => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done,
        ap_idle => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_idle,
        ap_ready => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_ready,
        zext_ln53 => trunc_ln54_reg_170,
        C_buffer_address0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_address0,
        C_buffer_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_ce0,
        C_buffer_we0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_we0,
        C_buffer_d0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_d0,
        v18_address0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_address0,
        v18_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_ce0,
        v18_q0 => v18_q0);

    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80 : component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start,
        ap_done => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done,
        ap_idle => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_idle,
        ap_ready => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_ready,
        d_col_address0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_address0,
        d_col_ce0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_ce0,
        d_col_we0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_we0,
        d_col_d0 => grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_d0);

    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85 : component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start,
        ap_done => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done,
        ap_idle => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_idle,
        ap_ready => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_ready,
        zext_ln65 => trunc_ln66_reg_185,
        v13_address0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_address0,
        v13_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_ce0,
        v13_q0 => v13_q0,
        C_buffer_address0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_address0,
        C_buffer_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_ce0,
        C_buffer_q0 => C_buffer_q0,
        d_col_address0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address0,
        d_col_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce0,
        d_col_we0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_we0,
        d_col_d0 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_d0,
        d_col_address1 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address1,
        d_col_ce1 => grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce1,
        d_col_q1 => d_col_q1);

    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94 : component two_mm_stream_jki_jki_mm2_stage_0_1_Pipeline_l_S_i_4_i3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start,
        ap_done => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done,
        ap_idle => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_idle,
        ap_ready => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_ready,
        zext_ln65 => trunc_ln66_reg_185,
        v14_address0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_address0,
        v14_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_ce0,
        v14_we0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_we0,
        v14_d0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_d0,
        d_col_address0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_address0,
        d_col_ce0 => grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_ce0,
        d_col_q0 => d_col_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln65_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln53_fu_110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_ready = ap_const_logic_1)) then 
                    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln65_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_ready = ap_const_logic_1)) then 
                    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_ready = ap_const_logic_1)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_ready = ap_const_logic_1)) then 
                    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j1_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j1_fu_46 <= ap_const_lv7_0;
            elsif (((icmp_ln53_fu_110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j1_fu_46 <= add_ln53_fu_116_p2;
            end if; 
        end if;
    end process;

    j2_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j2_fu_62 <= ap_const_lv7_0;
            elsif (((icmp_ln65_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j2_fu_62 <= add_ln65_fu_145_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_110_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln54_reg_170 <= trunc_ln54_fu_122_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trunc_ln66_reg_185 <= trunc_ln66_fu_151_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln53_fu_110_p2, ap_CS_fsm_state6, icmp_ln65_fu_139_p2, grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done, grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done, grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done, grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln53_fu_110_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln65_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    C_buffer_address0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_address0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_buffer_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_buffer_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_address0;
        else 
            C_buffer_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    C_buffer_ce0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_ce0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_buffer_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_C_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_buffer_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_ce0;
        else 
            C_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_buffer_we0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_buffer_we0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_C_buffer_we0;
        else 
            C_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln53_fu_116_p2 <= std_logic_vector(unsigned(j1_fu_46) + unsigned(ap_const_lv7_1));
    add_ln65_fu_145_p2 <= std_logic_vector(unsigned(j2_fu_62) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done)
    begin
        if ((grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done)
    begin
        if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done)
    begin
        if ((grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done)
    begin
        if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done)
    begin
        if ((grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, icmp_ln65_fu_139_p2)
    begin
        if (((icmp_ln65_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, icmp_ln65_fu_139_p2)
    begin
        if (((icmp_ln65_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    d_col_address0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_address0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address0, grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            d_col_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            d_col_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            d_col_address0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_address0;
        else 
            d_col_address0 <= "XXXXXX";
        end if; 
    end process;


    d_col_ce0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_ce0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce0, grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            d_col_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_d_col_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            d_col_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            d_col_ce0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_ce0;
        else 
            d_col_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    d_col_ce1_assign_proc : process(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            d_col_ce1 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_ce1;
        else 
            d_col_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    d_col_d0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_d0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            d_col_d0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            d_col_d0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_d0;
        else 
            d_col_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    d_col_we0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_we0, grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            d_col_we0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_d_col_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            d_col_we0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_d_col_we0;
        else 
            d_col_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg;
    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg;
    grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg;
    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg;
    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg;
    icmp_ln53_fu_110_p2 <= "1" when (j1_fu_46 = ap_const_lv7_40) else "0";
    icmp_ln65_fu_139_p2 <= "1" when (j2_fu_62 = ap_const_lv7_40) else "0";
    trunc_ln54_fu_122_p1 <= j1_fu_46(6 - 1 downto 0);
    trunc_ln66_fu_151_p1 <= j2_fu_62(6 - 1 downto 0);
    v13_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_address0;
    v13_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_v13_ce0;
    v14_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_address0;
    v14_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_ce0;
    v14_d0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_d0;
    v14_we0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_v14_we0;

    v18_address0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_address0, grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v18_address0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_address0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_address0;
        else 
            v18_address0 <= "XXXXXX";
        end if; 
    end process;


    v18_ce0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_ce0, grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v18_ce0 <= grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_v18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_ce0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_ce0;
        else 
            v18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v18_we0_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_we0 <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v18_we0;
        else 
            v18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v611_read_assign_proc : process(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v611_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v611_read <= grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_v611_read;
        else 
            v611_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
