// Seed: 2317048335
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
endmodule
module module_1;
  assign id_2 = id_3 + id_3;
  function id_3;
    reg id_4;
    begin
      #1;
      id_3 <= 1;
    end
  endfunction
  logic id_5;
  always @(*) begin
    id_4 <= 1;
  end
endmodule
