
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176082                       # Simulator instruction rate (inst/s)
host_mem_usage                              201523876                       # Number of bytes of host memory used
host_op_rate                                   203775                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 60453.00                       # Real time elapsed on the host
host_tick_rate                               17312450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 10644702315                       # Number of instructions simulated
sim_ops                                   12318781579                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589601376                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  119                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  209                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2295554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4590937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.048756                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      364499296                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    383486658                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1877234                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    563111639                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13336143                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13665697                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       329554                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      767974631                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       83998013                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1408168919                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1388595079                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1868965                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         752022598                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    280317500                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17565953                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     95754510                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3809632777                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4449073169                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2497268313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.781576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.665485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1362117313     54.54%     54.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    239750774      9.60%     64.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    299198703     11.98%     76.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54322157      2.18%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    170702637      6.84%     85.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47080072      1.89%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19246489      0.77%     87.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     24532668      0.98%     88.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    280317500     11.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2497268313                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     82251358                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3814992238                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            794591708                       # Number of loads committed
system.switch_cpus0.commit.membars           19517395                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2749369455     61.80%     61.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    221957791      4.99%     66.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     32450671      0.73%     67.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21469350      0.48%     68.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8833925      0.20%     68.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     29276176      0.66%     68.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     35229254      0.79%     69.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4928745      0.11%     69.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30559632      0.69%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1951680      0.04%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    794591708     17.86%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    518454782     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4449073169                       # Class of committed instruction
system.switch_cpus0.commit.refs            1313046490                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        270010097                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3809632777                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4449073169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.658806                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.658806                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1427105509                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    363570813                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4564208063                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       311330091                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        655168520                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1930938                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        59426                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    114270946                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          767974631                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        484535868                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2022435768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       975822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3940324761                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3878414                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.305989                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    485430922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    461833452                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.569971                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2509806005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.829108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.882313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1611037725     64.19%     64.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       108224308      4.31%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       103375059      4.12%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        52169771      2.08%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       110977837      4.42%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        66953403      2.67%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       147302542      5.87%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        21394982      0.85%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       288370378     11.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2509806005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2505898                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       759989785                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.801370                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1349694933                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         521779970                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       88789529                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    809738168                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17627287                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        35041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    524607426                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4544805779                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    827914963                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3238053                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4521091788                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        988158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     55177701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1930938                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     57178922                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        69873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    223667541                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4586                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        92303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18925169                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15146443                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6152638                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        92303                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1097891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1408007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4534214068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4500745913                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.581940                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2638641149                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.793264                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4501039352                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5403669917                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3198002301                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.517899                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.517899                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2774619965     61.33%     61.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    222000841      4.91%     66.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     34414162      0.76%     66.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21470017      0.47%     67.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9639578      0.21%     67.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     30225726      0.67%     68.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     35229265      0.78%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5899654      0.13%     69.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37780485      0.84%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1951680      0.04%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            5      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    828146361     18.30%     88.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    522952107     11.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4524329846                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           83631254                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8450891     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3888225      4.65%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           67      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3469721      4.15%     18.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2446540      2.93%     21.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1865874      2.23%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28029550     33.52%     57.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     35480386     42.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4288441307                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11016263181                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4208059733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4257657668                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4527178491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4524329846                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17627288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     95732493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9711                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        61335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    186536833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2509806005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.802661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.119806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1042867082     41.55%     41.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    410164334     16.34%     57.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    290512023     11.58%     69.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    210841593      8.40%     77.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    192892333      7.69%     85.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    171752301      6.84%     92.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    106580104      4.25%     96.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     42764654      1.70%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     41431581      1.65%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2509806005                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.802660                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     319519793                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    625843476                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    292686180                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    382972783                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     37626116                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     40479449                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    809738168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    524607426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5060339784                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     202451460                       # number of misc regfile writes
system.switch_cpus0.numCycles              2509807197                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      189844874                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4933575647                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      86222167                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       365479262                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     181636187                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents      7461643                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8094515546                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4553535409                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5064855752                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        713808500                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29807855                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1930938                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    350766948                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       131279945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5406373050                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    887975482                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26577344                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        638131951                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17627300                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    434013623                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6761776945                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9102196406                       # The number of ROB writes
system.switch_cpus0.timesIdled                     15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       357004297                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      226734271                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    38.138290                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      179385657                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    470355796                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3125658                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    406974972                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     23372149                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     23377012                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         4863                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      524668440                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       33547304                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        820018833                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       795621841                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3124653                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         499352157                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    203116111                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     30786071                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    174787251                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2895725524                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3297492159                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2487054047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.325863                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.420122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1523459620     61.26%     61.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    411887005     16.56%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    125678747      5.05%     82.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     75791070      3.05%     85.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     47235051      1.90%     87.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     36463538      1.47%     89.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     33272667      1.34%     90.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     30150238      1.21%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    203116111      8.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2487054047                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     30903066                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2738058697                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            648324157                       # Number of loads committed
system.switch_cpus1.commit.membars           37626676                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1809722591     54.88%     54.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     61737512      1.87%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     56884057      1.73%     58.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     37627402      1.14%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     15485043      0.47%     60.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     51309700      1.56%     61.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     61747158      1.87%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      8640314      0.26%     63.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     53569714      1.62%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3420512      0.10%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    648324157     19.66%     85.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    489023999     14.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3297492159                       # Class of committed instruction
system.switch_cpus1.commit.refs            1137348156                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        507997159                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2895725524                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3297492159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.866728                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866728                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1842769681                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1017                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    177939864                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3502364544                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       155975800                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        379996179                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3168111                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2488                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    127896975                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          524668440                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        375245505                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2130002308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      1662464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3123781541                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6338232                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.209047                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    376635197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    236305110                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.244630                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2509806750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.413618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.746709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1857149184     74.00%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        81199397      3.24%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        41420838      1.65%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        69978997      2.79%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        84544483      3.37%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        29128027      1.16%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        19364281      0.77%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        42246581      1.68%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       284774962     11.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2509806750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4222110                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       513333159                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.374833                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1226696678                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         495982002                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      113774374                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    678158573                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     30895536                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        31631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    502887891                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3471839011                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    730714676                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5397110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3450564653                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1460775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     74587815                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3168111                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     76279275                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          853                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     49596604                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4658                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        74460                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     55827019                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     29834389                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     13863865                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        74460                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1728770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2493340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3356186247                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3392852242                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600292                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2014690804                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.351838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3393453542                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3521028824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2110122087                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.153764                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.153764                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1855609521     53.69%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     61767500      1.79%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     60332037      1.75%     57.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     37628688      1.09%     58.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     16883318      0.49%     58.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     52970182      1.53%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     61747175      1.79%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     10343048      0.30%     62.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     66250164      1.92%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3420512      0.10%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           50      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    731106579     21.15%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    497902893     14.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3455961763                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           87759311                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025394                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4975474      5.67%      5.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11609      0.01%      5.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          149      0.00%      5.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6654988      7.58%     13.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4280298      4.88%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      3219499      3.67%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     21.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      34878117     39.74%     61.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     33739177     38.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2915627839                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8280549234                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2843796173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2930623046                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3440943474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3455961763                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     30895537                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    174346752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        41696                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       109466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    336491613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2509806750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.376983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.991700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1318928740     52.55%     52.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    402546112     16.04%     68.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    237852756      9.48%     78.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    155136270      6.18%     84.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    143240136      5.71%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     89618565      3.57%     93.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     81391786      3.24%     96.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     45841836      1.83%     98.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     35250549      1.40%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2509806750                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.376983                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     628093139                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1228982049                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    549056069                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    715636800                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     46749192                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     53499873                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    678158573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    502887891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5468409341                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     354837127                       # number of misc regfile writes
system.switch_cpus1.numCycles              2509807197                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      206834337                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3521043898                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      42972798                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       215917335                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     107992603                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        21621                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6655879697                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3484496394                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3752514745                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        447097856                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      58845873                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3168111                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    277515444                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       231470753                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3501799102                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1359273663                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     42095076                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        644713774                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     30895746                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    787170141                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5756214629                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6967316324                       # The number of ROB writes
system.switch_cpus1.timesIdled                     10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       649641536                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      409571448                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        26045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     20882914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     41765823                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2284062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       902327                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1393055                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11492                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2284063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3442802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3443689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6886491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6886491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    204626048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    204702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    409328768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               409328768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2295555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2295555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2295555                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6971836957                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6974746443                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21824729201                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     81714688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     65172736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         146893952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     57732096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       57732096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       638396                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       509162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1147609                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       451032                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            451032                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     78077107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     62271530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            140354874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            6237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      55162115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            55162115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      55162115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     78077107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     62271530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           195516989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    902064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1276406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1017772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000458593218                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        50284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        50284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4139197                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            852544                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1147609                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    451032                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2295218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  902064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   938                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           136053                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           132597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           142245                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           131466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           137576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           139763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           150262                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           141119                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           138336                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           150035                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          142488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          140565                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          159233                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          155051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          152657                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          144834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            49724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            47414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            55386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            50370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            58466                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            60448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            62642                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            57180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            54706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            58344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           55288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           53734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           61462                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           58262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           60536                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           58085                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 58202727565                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11471400000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           101220477565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25368.62                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44118.62                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1151542                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 412236                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.70                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2295218                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              902064                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1094800                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1097691                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  51193                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  48389                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   1170                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1027                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 45525                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 46284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 50139                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 50290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 50422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 50408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 50423                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 50432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 50420                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 50442                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 50490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 50642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 51021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 51895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 51438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 50325                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 50294                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 50289                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   852                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1632547                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.304002                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.648769                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.228785                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        93930      5.75%      5.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1527423     93.56%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        10919      0.67%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          212      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1632547                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        50284                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.626084                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.242823                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.803191                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           144      0.29%      0.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1754      3.49%      3.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         5941     11.81%     15.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        10153     20.19%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        11119     22.11%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         9045     17.99%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5905     11.74%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3328      6.62%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1624      3.23%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          776      1.54%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          313      0.62%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          124      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           34      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           19      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        50284                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        50284                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.939046                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.923598                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.740500                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3977      7.91%      7.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             717      1.43%      9.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           42502     84.52%     93.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             746      1.48%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2233      4.44%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              44      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              64      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        50284                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             146833920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  60032                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               57731008                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              146893952                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            57732096                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      140.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       55.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   140.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    55.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.53                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589215007                       # Total gap between requests
system.mem_ctrls0.avgGap                    654674.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     81689984                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     65137408                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     57731008                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3791.361957717796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 78053502.435528099537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2446.039972721159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 62237774.877908989787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 55161075.481830082834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1276792                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1018324                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       902064                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2492160                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  56995200367                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1559858                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  44221225180                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24174636041914                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     40196.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     44639.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     38996.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43425.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  26799247.11                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5987875320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3182627415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8448040860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2403376740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    357149054160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    101133039840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      560920849935                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       535.951102                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 259491787376                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 752149914000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5668524540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3012888450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7933118340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2305308600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    347450424930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    109300571040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558287671500                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       533.435141                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 280794127362                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 730847574014                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     81689984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     65240448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         146936960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     57765760                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       57765760                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       638203                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       509691                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1147945                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       451295                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            451295                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     78053502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     62336228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            140395968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            6237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      55194280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            55194280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      55194280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     78053502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     62336228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           195590248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    902590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1276014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1018710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000400788682                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        50320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        50320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4140372                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            853005                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1147946                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    451295                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2295892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  902590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1066                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           137664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           133306                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           141888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           128991                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           141120                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           137903                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           150140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           140858                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           137651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           150138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          143339                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          139859                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          159876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          154282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          153988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          143823                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            49592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            47482                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            55250                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            49084                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            58496                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            59474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            62682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            57070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            54458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            59540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           56311                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           53540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           61596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           58436                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           57686                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 58237717229                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11474130000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           101265704729                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25377.84                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44127.84                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1151951                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 412556                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.20                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.71                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2295892                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              902590                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1094962                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1097941                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  51363                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  48476                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1103                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    969                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 45527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 46283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 50198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 50309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 50468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 50463                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 50468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 50469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 50445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 50481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 50538                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 50682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 51070                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 51897                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 51432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 50361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 50330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 50324                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   811                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1632878                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.320148                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.653631                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.432009                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        94081      5.76%      5.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1527414     93.54%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        11079      0.68%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          235      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1632878                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        50320                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.604173                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.222715                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.814276                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           128      0.25%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1746      3.47%      3.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         6056     12.03%     15.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        10146     20.16%     35.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        11158     22.17%     58.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         8976     17.84%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5966     11.86%     87.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3246      6.45%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1634      3.25%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          773      1.54%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          297      0.59%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          126      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           41      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           17      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        50320                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        50320                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.936427                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.920909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.741971                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4027      8.00%      8.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             718      1.43%      9.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           42517     84.49%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             713      1.42%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2242      4.46%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              37      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              65      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        50320                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             146868864                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  68224                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               57763904                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              146937088                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            57765760                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      140.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       55.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   140.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    55.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589552777                       # Total gap between requests
system.mem_ctrls1.avgGap                    654428.92                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     81664896                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     65197440                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     57763904                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2935.247967265391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 78029531.243795424700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3302.153963173565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 62295134.515269301832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 55192507.095479547977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1276406                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1019384                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       902590                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2588286                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  56982500088                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1929098                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  44278687257                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24188704669322                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     53922.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     44642.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     35724.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43436.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  26799216.33                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5995864980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3186870225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8446291560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2419109820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    357401961450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    100920318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      560987252355                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       536.014548                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 258940327823                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 752701373553                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5662898220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3009901785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7938751800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2292258600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    347823915150                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    108985977600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      558330538755                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.476100                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 279979852967                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 731661848409                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   953410398624                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1046589601376                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1939633306                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    484535782                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2424169088                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1939633306                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    484535782                       # number of overall hits
system.cpu0.icache.overall_hits::total     2424169088                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           85                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           85                       # number of overall misses
system.cpu0.icache.overall_misses::total         1011                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7713666                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7713666                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7713666                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7713666                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1939634232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    484535867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2424170099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1939634232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    484535867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2424170099                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 90749.011765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7629.738872                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 90749.011765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7629.738872                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          359                       # number of writebacks
system.cpu0.icache.writebacks::total              359                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           57                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5453109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5453109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5453109                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5453109                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95668.578947                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95668.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95668.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95668.578947                       # average overall mshr miss latency
system.cpu0.icache.replacements                   359                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1939633306                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    484535782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2424169088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           85                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1011                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7713666                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7713666                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1939634232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    484535867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2424170099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 90749.011765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7629.738872                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5453109                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5453109                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 95668.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95668.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.369020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2424170071                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              983                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2466093.663276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   595.188599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.180420                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.953828                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.045161                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      94542634844                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     94542634844                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    646041688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1035252610                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1681294298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    646041688                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1035252610                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1681294298                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5438180                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     37590865                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      43029045                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5438180                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37590865                       # number of overall misses
system.cpu0.dcache.overall_misses::total     43029045                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 960747528955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 960747528955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 960747528955                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 960747528955                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    651479868                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1072843475                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1724323343                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    651479868                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1072843475                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1724323343                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.035039                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035039                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024954                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 25558.005355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22327.884083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 25558.005355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22327.884083                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       803921                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            85295                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.425183                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   138.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9363942                       # number of writebacks
system.cpu0.dcache.writebacks::total          9363942                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25820713                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25820713                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25820713                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25820713                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11770152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11770152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11770152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11770152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 232287700364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 232287700364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 232287700364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 232287700364                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006826                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006826                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19735.318657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19735.318657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19735.318657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19735.318657                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17220335                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    390032972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    534569154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      924602126                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5077493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     37383885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42461378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 952369700898                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 952369700898                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    395110465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    571953039                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    967063504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012851                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065362                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 25475.407409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22429.081338                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25707099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25707099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11676786                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11676786                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 230407798062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 230407798062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012074                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 19732.124753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19732.124753                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    256008716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    500683456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     756692172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       360687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       206980                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       567667                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8377828057                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8377828057                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    256369403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    500890436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    757259839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001407                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000413                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000750                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 40476.510083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14758.349626                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       113614                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       113614                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        93366                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93366                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1879902302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1879902302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20134.763211                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20134.763211                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5730962                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17551024                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23281986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4782                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        14986                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    157433763                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    157433763                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5735744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17566010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23301754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000834                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000848                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10505.389230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7964.071378                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7479                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7479                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     74960754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     74960754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000426                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10022.831127                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10022.831127                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5735744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17565834                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23301578                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5735744                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17565834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23301578                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1745098464                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17220591                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.337896                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   124.131478                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   131.867834                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.484889                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.515109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56686874191                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56686874191                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   953410398624                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1046589601376                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    375245434                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2375449825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204391                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    375245434                       # number of overall hits
system.cpu1.icache.overall_hits::total     2375449825                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           957                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          886                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total          957                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5853429                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5853429                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5853429                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5853429                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    375245505                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2375450782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    375245505                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2375450782                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 82442.661972                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6116.435737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 82442.661972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6116.435737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          476                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          310                       # number of writebacks
system.cpu1.icache.writebacks::total              310                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4247145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4247145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4247145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4247145                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88482.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88482.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88482.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88482.187500                       # average overall mshr miss latency
system.cpu1.icache.replacements                   310                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    375245434                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2375449825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          957                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5853429                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5853429                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    375245505                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2375450782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 82442.661972                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6116.435737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4247145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4247145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88482.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88482.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.968748                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2375450759                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              934                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2543309.163812                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   599.012916                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    24.955832                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.959957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.039993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      92642581432                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     92642581432                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    748609083                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1035913618                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1784522701                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    748609083                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1035913618                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1784522701                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6982355                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     24143331                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31125686                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6982355                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     24143331                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31125686                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 633860118086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 633860118086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 633860118086                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 633860118086                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    755591438                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1060056949                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1815648387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    755591438                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1060056949                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1815648387                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.022776                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.022776                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017143                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 26254.045810                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20364.534876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 26254.045810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20364.534876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        36123                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              843                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.850534                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   157.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7550863                       # number of writebacks
system.cpu1.dcache.writebacks::total          7550863                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     15038494                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15038494                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     15038494                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15038494                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9104837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9104837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9104837                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9104837                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 180139843343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 180139843343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 180139843343                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 180139843343                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008589                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008589                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 19785.070655                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19785.070655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19785.070655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19785.070655                       # average overall mshr miss latency
system.cpu1.dcache.replacements              16089298                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    426282914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    577687806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1003970720                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6314425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     24131007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30445432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 633430093587                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 633430093587                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    432597339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    601818813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1034416152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.040097                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26249.633660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20805.423079                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     15031612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     15031612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9099395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9099395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 180025858479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 180025858479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 19784.376706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19784.376706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    322326169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    458225812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     780551981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       667930                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        12324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       680254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    430024499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    430024499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    322994099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    458238136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    781232235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002068                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000871                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 34893.256978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   632.152841                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6882                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6882                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         5442                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5442                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    113984864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    113984864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 20945.399485                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20945.399485                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20261045                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     30786020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     51047065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2023                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          340                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2363                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4355982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4355982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     30786360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     51049428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000046                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12811.711765                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  1843.411765                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          340                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          340                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      4072422                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4072422                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11977.711765                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11977.711765                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20263068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     30785862                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     51048930                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     30785862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     51048930                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1902708250                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         16089554                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.257364                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   146.183689                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   109.815630                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.571030                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.428967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      61383985394                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     61383985394                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     10501030                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8086323                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18587354                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     10501030                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8086323                       # number of overall hits
system.l2.overall_hits::total                18587354                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1276599                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1018854                       # number of demand (read+write) misses
system.l2.demand_misses::total                2295555                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1276599                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1018854                       # number of overall misses
system.l2.overall_misses::total               2295555                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5373879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 123231218670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4173753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  96537699258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     219778465560                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5373879                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 123231218670                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4173753                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  96537699258                       # number of overall miss cycles
system.l2.overall_miss_latency::total    219778465560                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11777629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9105177                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20882909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11777629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9105177                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20882909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.108392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.111898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109925                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.108392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.111898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109925                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 97706.890909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 96530.875138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 88803.255319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94751.259020                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95740.884257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 97706.890909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 96530.875138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 88803.255319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94751.259020                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95740.884257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              902327                       # number of writebacks
system.l2.writebacks::total                    902327                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1276599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1018854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2295555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1276599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1018854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2295555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4905060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 112314530416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3771979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  87822726273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 200145933728                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4905060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 112314530416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3771979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  87822726273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 200145933728                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.108392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.111898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.108392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.111898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89182.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 87979.491145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80254.872340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 86197.557523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87188.472386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89182.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 87979.491145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80254.872340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 86197.557523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87188.472386                       # average overall mshr miss latency
system.l2.replacements                        2295858                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9928232                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9928232                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9928232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9928232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              105                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          105                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           91                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            91                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        82617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         4704                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87321                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        10747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1009233408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     65495271                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1074728679                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        93364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         5449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             98813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.115109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.136722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 93908.384479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 87913.115436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93519.724939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        10747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    917312202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     59130311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    976442513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.115109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.136722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85355.187680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79369.544966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84967.152193                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5373879                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4173753                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9547632                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 97706.890909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 88803.255319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93604.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4905060                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3771979                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8677039                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 89182.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 80254.872340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85069.009804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10418413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      8081619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18500032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1265852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1018109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2283961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 122221985262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  96472203987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 218694189249                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11684265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9099728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20783993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.108338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.111883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96553.139911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94756.262824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95752.155684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1265852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1018109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2283961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 111397218214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  87763595962                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199160814176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.108338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.111883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 88001.771308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86202.553913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87199.743856                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58974789                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2328626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.326003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.930352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1719.663486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1877.934682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.576720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 15880.530661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.503625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 13279.860474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.052480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.484635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.405269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12508                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 670301762                       # Number of tag accesses
system.l2.tags.data_accesses                670301762                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20784097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10830559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12348104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            98813                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           98813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20783993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35332891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27315529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              62648733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2274681344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1669131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3943839360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2295860                       # Total snoops (count)
system.tol2bus.snoopTraffic                 115498112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23178771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23152155     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26616      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23178771                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33976814307                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18993718104                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24563433043                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            118845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
