<?xml version="1.0" encoding="utf-8"?>
<platform name="apf51" version="0.1" >
    <description>
        Armadeus apf51 card
    </description>

    <fpga family="spartan6" device="XC6SLX9" speed="-2" package="CSG225" main_clock="83333"/>

    <simulation>
         <simlib filename="apf51_test_pkg.vhd">
             <description>
                 Defines communication functions between imx51 and spartan6:
             </description>
         </simlib>
    </simulation>

    <components>
        <component name="wrappers/imx51_wb16_wrapper"/>
        <component name="syscons/rstgen_syscon"/>
        <component name="components/irq_mngr"/>
    </components>

    <interfaces>
        <interface name="fpga">
            <ports>
                <port size="1" standard="LVCMOS18" position="B14" name="IO_L1P_A25_1"                 dir="inout"/>
                <port size="1" standard="LVCMOS18" position="B15" name="IO_L1N_A24_VREF_1"            dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G11" name="IO_L30P_A21_M1RESET_1_NOTLX4" dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G12" name="IO_L30N_A20_M1A11_1_NOTLX4"   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F11" name="IO_L31P_A19_M1CKE_1_NOTLX4"   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F12" name="IO_L31N_A18_M1A12_1_NOTLX4"   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H10" name="IO_L32P_A17_M1A8_1_NOTLX4"    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H11" name="IO_L32N_A16_M1A9_1_NOTLX4"    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="C14" name="IO_L33P_A15_M1A10_1"          dir="inout"/>
                <port size="1" standard="LVCMOS18" position="C15" name="IO_L33N_A14_M1A4_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H12" name="IO_L34P_A13_M1WE_1_NOTLX4"    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G13" name="IO_L34N_A12_M1BA2_1_NOTLX4"   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="D13" name="IO_L35P_A11_M1A7_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="D15" name="IO_L35N_A10_M1A2_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J11" name="IO_L36P_A9_M1BA0_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J13" name="IO_L36N_A8_M1BA1_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="E14" name="IO_L37P_A7_M1A0_1"            dir="inout"/>
                <port size="1" standard="LVCMOS18" position="E15" name="IO_L37N_A6_M1A1_1"            dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K10" name="IO_L38P_A5_M1CLK_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K11" name="IO_L38N_A4_M1CLKN_1"          dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F13" name="IO_L39P_M1A3_1"               dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F15" name="IO_L39N_M1ODT_1"              dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K12" name="IO_L40P_GCLK11_M1A5_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L12" name="IO_L40N_GCLK10_M1A6_1"        dir="inout"/>

                <port size="1" standard="LVCMOS18" position="G14" name="IO_L41P_GCLK9_IRDY1_M1RASN_1" dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G15" name="IO_L41N_GCLK8_M1CASN_1"       dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H13" name="IO_L42P_GCLK7_M1UDM_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H15" name="IO_L42N_GCLK6_TRDY1_M1LDM"    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J14" name="IO_L43P_GCLK5_M1DQ4_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J15" name="IO_L43N_GCLK4_M1DQ5_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K13" name="IO_L44P_A3_M1DQ6_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K15" name="IO_L44N_A2_M1DQ7_1"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L14" name="IO_L45P_A1_M1LDQS_1"          dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L15" name="IO_L45N_A0_M1LDQSN_1"         dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M13" name="IO_L46P_FCS_B_M1DQS2_1"       dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M15" name="IO_L46N_FOE_B_M1DQ3_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N14" name="IO_L47P_FWE_B_M1DQ0_1"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N15" name="IO_L47N_LDC_M1DQ1_1"          dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P14" name="IO_L74P_AWAKE_1"              dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P15" name="IO_L74N_DOUT_BUSY_1"          dir="inout"/>

                <port size="1" standard="LVCMOS18" position="L2"  name="IO_L39P_M3LDQS_3"              dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L1"  name="IO_L39N_M3LDQSN_3"             dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K3"  name="IO_L40P_M3DQ6_3"               dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K1"  name="IO_L40N_M3DQ7_3"               dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J2"  name="IO_L41P_GCLK27_M3DQ4_3"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J1"  name="IO_L41N_GCLK26_M3DQ5_3"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H3"  name="IO_L42P_GCLK25_TRDY2_M3UDM_3"  dir="inout"/>
                <port size="1" standard="LVCMOS18" position="H1"  name="IO_L42N_GCLK24_M3LDM_3"        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K4"  name="IO_L43P_GCLK23_M3RASN_3"       dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J3"  name="IO_L43N_GCLK22_IRDY2_M3CASN_3" dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G2"  name="IO_L44P_GCLK21_M3A5_3"         dir="inout"/>
                <port size="1" standard="LVCMOS18" position="G1"  name="IO_L44N_GCLK20_M3A6_3"         dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K5"  name="IO_L45P_M3A3_3"                dir="inout"/>
                <port size="1" standard="LVCMOS18" position="J4"  name="IO_L45N_M3ODT_3"               dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F3"  name="IO_L46P_M3CLK_3"               dir="inout"/>
                <port size="1" standard="LVCMOS18" position="F1"  name="IO_L46N_M3CLKN_3"              dir="inout"/>

                <port size="1" standard="LVCMOS18" position="E2"  name="IO_L52P_M3A8_3"              dir="inout"/>
                <port size="1" standard="LVCMOS18" position="E1"  name="IO_L52N_M3A9_3"              dir="inout"/>
                <port size="1" standard="LVCMOS18" position="D4"  name="IO_L53P_M3CKE_3"             dir="inout"/>
                <port size="1" standard="LVCMOS18" position="E3"  name="IO_L53N_M3A12_3"             dir="inout"/>
                <port size="1" standard="LVCMOS18" position="D3"  name="IO_L54P_M3RESET_3"           dir="inout"/>
                <port size="1" standard="LVCMOS18" position="D1"  name="IO_L54N_M3A11_3"             dir="inout"/>
                <port size="1" standard="LVCMOS18" position="C2"  name="IO_L83P_3"                   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="C1"  name="IO_L83N_VREF_3"              dir="inout"/>

                <port size="1" standard="LVCMOS18" position="N12" name="EIM_BCLK"          dir="inout" freq="83"/>
                <port size="1" standard="LVCMOS18" position="P13" name="EIM_EB1"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P11" name="EIM_DA7"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R9"  name="EIM_LBA"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N8"  name="IO_L29P_GCLK3_2"             dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M11" name="EIM_DA6"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N11" name="EIM_DA5"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R10" name="EIM_DA13"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L9"  name="EIM_DA12"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M10" name="EIM_DA11"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P9"  name="EIM_CS1"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R6"  name="EIM_RW"                      dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M8"  name="EIM_DA10"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N7"  name="CLKO"                        dir="inout"/>
                <port size="1" standard="LVCMOS18" position="K8"  name="EIM_DA9"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L8"  name="EIM_DA8"                     dir="inout"/>

                <port size="1" standard="LVCMOS18" position="P7"  name="EIM_EB0"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R7"  name="EIM_OE"                      dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N6"  name="EIM_DA0"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R11" name="EIM_CS0"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P5"  name="EIM_DA4"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R5"  name="EIM_DA3"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L6"  name="EIM_DA2"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="L5"  name="EIM_DA1"                     dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N4"  name="EIM_DTACK"                   dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R4"  name="EIM_WAIT"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="M5"  name="EIM_DA15"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="N5"  name="EIM_DA14"                    dir="inout"/>
                <port size="1" standard="LVCMOS18" position="P3"  name="FPGA_INITB"                  dir="inout"/>
                <port size="1" standard="LVCMOS18" position="R2"  name="FPGA_PROGRAM"                dir="inout"/>

            </ports>
        </interface>
    </interfaces>

</platform>
