Analysis & Synthesis report for orpsoc_top
Fri Jan 23 21:57:37 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|state
 11. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state
 12. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|state
 13. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size
 14. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state
 15. State Machine - |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate
 16. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state
 17. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state
 18. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state
 19. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state
 20. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state
 21. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state
 22. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state
 23. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state
 24. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state
 25. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state
 26. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state
 27. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state
 28. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state
 29. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state
 30. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg
 31. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state
 32. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state
 33. Registers Protected by Synthesis
 34. Registers Removed During Synthesis
 35. Removed Registers Triggering Further Register Optimizations
 36. General Register Statistics
 37. Inverted Register Statistics
 38. Registers Added for RAM Pass-Through Logic
 39. Registers Packed Into Inferred Megafunctions
 40. Multiplexer Restructuring Statistics (Restructuring Performed)
 41. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 42. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 43. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 44. Source assignments for ethmac:ethmac0|eth_wishbone:wishbone
 45. Source assignments for sld_signaltap:auto_signaltap_0
 46. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated
 47. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated
 48. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated
 49. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated
 50. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated
 51. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated
 52. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated
 53. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated
 54. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated
 55. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated
 56. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated
 57. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated
 58. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_j9e1:auto_generated
 59. Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated
 60. Source assignments for aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated
 61. Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated
 62. Source assignments for ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated
 63. Source assignments for sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated
 64. Source assignments for sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated
 65. Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top
 66. Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component
 67. Parameter Settings for User Entity Instance: arbiter_ibus:arbiter_ibus0
 68. Parameter Settings for User Entity Instance: arbiter_dbus:arbiter_dbus0
 69. Parameter Settings for User Entity Instance: arbiter_bytebus:arbiter_bytebus0
 70. Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component
 71. Parameter Settings for User Entity Instance: or1200_top:or1200_top0
 72. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu
 73. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu
 74. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top
 75. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb
 76. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram
 77. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram
 78. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top
 79. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram
 80. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0
 81. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag
 82. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0
 83. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu
 84. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc
 85. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf
 86. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a
 87. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b
 88. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes
 89. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu
 90. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu
 91. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac
 92. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs
 93. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu
 94. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg
 95. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem
 96. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux
 97. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top
 98. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb
 99. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram
100. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram
101. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top
102. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram
103. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram
104. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag
105. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0
106. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top
107. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb
108. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du
109. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0
110. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl
111. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter
112. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port
113. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
114. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
115. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
116. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
117. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port
118. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram
119. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
120. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
122. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port
123. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram
124. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
125. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo
127. Parameter Settings for User Entity Instance: rom:rom0
128. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0
129. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1
130. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2
131. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0
132. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0
133. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0
134. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR2_0
135. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0
136. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1
137. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2
138. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_3
139. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0
140. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2
141. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
142. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0
143. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0
144. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_1
145. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND0
146. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND1
147. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND2
148. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0
149. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_1
150. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0
151. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_1
152. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA
153. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
154. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
155. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
156. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
157. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
158. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
159. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_0
160. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_1
161. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_2
162. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_3
163. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_0
164. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_1
165. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_2
166. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_3
167. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_0
168. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_1
169. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2
170. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram
171. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo
172. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0
173. Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1
174. Parameter Settings for User Entity Instance: uart16550:uart16550_0
175. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter
176. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
177. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
178. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
179. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver
180. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
181. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
182. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1
183. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1
184. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_master:data_master_1
185. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1
186. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0
187. Parameter Settings for User Entity Instance: gpio:gpio0
188. Parameter Settings for User Entity Instance: aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb
189. Parameter Settings for User Entity Instance: aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb
190. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
191. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0
192. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0
193. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0
194. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0
195. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0
196. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0
197. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0
198. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0
199. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0
200. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0
201. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0
202. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0
203. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0
204. Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
205. Parameter Settings for Inferred Entity Instance: aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0
206. Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
207. Parameter Settings for Inferred Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0
208. Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0
209. Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0
210. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0
211. altpll Parameter Settings by Entity Instance
212. altsyncram Parameter Settings by Entity Instance
213. lpm_mult Parameter Settings by Entity Instance
214. Port Connectivity Checks: "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128"
215. Port Connectivity Checks: "aes_dec_128:aes_dec_128_0"
216. Port Connectivity Checks: "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128"
217. Port Connectivity Checks: "aes_enc_128:aes_enc_128_0"
218. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"
219. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo"
220. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"
221. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo"
222. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"
223. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"
224. Port Connectivity Checks: "sdc_controller:sdc_controller_0"
225. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"
226. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
227. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
228. Port Connectivity Checks: "uart16550:uart16550_0|uart_wb:wb_interface"
229. Port Connectivity Checks: "uart16550:uart16550_0"
230. Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1"
231. Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0"
232. Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram"
233. Port Connectivity Checks: "ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_crc:crcrx"
234. Port Connectivity Checks: "ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc"
235. Port Connectivity Checks: "ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"
236. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_1"
237. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_0"
238. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_3"
239. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_2"
240. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_1"
241. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_0"
242. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_3"
243. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_2"
244. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_1"
245. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_0"
246. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1"
247. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0"
248. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3"
249. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2"
250. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1"
251. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0"
252. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA"
253. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_1"
254. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0"
255. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_1"
256. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0"
257. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND0"
258. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_1"
259. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0"
260. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0"
261. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0"
262. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2"
263. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0"
264. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_3"
265. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2"
266. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1"
267. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0"
268. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR2_0"
269. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0"
270. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0"
271. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0"
272. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2"
273. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1"
274. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0"
275. Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1"
276. Port Connectivity Checks: "ethmac:ethmac0"
277. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
278. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
279. Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo"
280. Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff"
281. Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff"
282. Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff"
283. Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff"
284. Port Connectivity Checks: "adv_dbg_if:dbg_if0"
285. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
286. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
287. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
288. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"
289. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
290. Port Connectivity Checks: "or1200_top:or1200_top0"
291. Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"
292. Port Connectivity Checks: "arbiter_bytebus:arbiter_bytebus0"
293. Port Connectivity Checks: "arbiter_dbus:arbiter_dbus0"
294. Port Connectivity Checks: "arbiter_ibus:arbiter_ibus0"
295. SignalTap II Logic Analyzer Settings
296. Virtual JTAG Settings
297. Post-Synthesis Netlist Statistics for Top Partition
298. Elapsed Time Per Partition
299. Connections to In-System Debugging Instance "auto_signaltap_0"
300. Analysis & Synthesis Messages
301. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 23 21:57:35 2015       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; orpsoc_top                                  ;
; Top-level Entity Name              ; orpsoc_top                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 48,765                                      ;
;     Total combinational functions  ; 28,243                                      ;
;     Dedicated logic registers      ; 28,821                                      ;
; Total registers                    ; 28821                                       ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,374,208                                   ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; orpsoc_top         ; orpsoc_top         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+-----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                        ; Library ;
+-----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/verilog/or1200/or1200_wbmux.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wbmux.v                ;         ;
; ../rtl/verilog/or1200/or1200_wb_biu.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v               ;         ;
; ../rtl/verilog/or1200/or1200_tt.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tt.v                   ;         ;
; ../rtl/verilog/or1200/or1200_top.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v                  ;         ;
; ../rtl/verilog/or1200/or1200_sprs.v                 ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sprs.v                 ;         ;
; ../rtl/verilog/or1200/or1200_spram_32_bw.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32_bw.v          ;         ;
; ../rtl/verilog/or1200/or1200_spram.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram.v                ;         ;
; ../rtl/verilog/or1200/or1200_sb.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb.v                   ;         ;
; ../rtl/verilog/or1200/or1200_rf.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v                   ;         ;
; ../rtl/verilog/or1200/or1200_reg2mem.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_reg2mem.v              ;         ;
; ../rtl/verilog/or1200/or1200_qmem_top.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_qmem_top.v             ;         ;
; ../rtl/verilog/or1200/or1200_pm.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pm.v                   ;         ;
; ../rtl/verilog/or1200/or1200_pic.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pic.v                  ;         ;
; ../rtl/verilog/or1200/or1200_operandmuxes.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_operandmuxes.v         ;         ;
; ../rtl/verilog/or1200/or1200_mult_mac.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v             ;         ;
; ../rtl/verilog/or1200/or1200_mem2reg.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mem2reg.v              ;         ;
; ../rtl/verilog/or1200/or1200_lsu.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v                  ;         ;
; ../rtl/verilog/or1200/or1200_immu_top.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v             ;         ;
; ../rtl/verilog/or1200/or1200_immu_tlb.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v             ;         ;
; ../rtl/verilog/or1200/or1200_if.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_if.v                   ;         ;
; ../rtl/verilog/or1200/or1200_ic_top.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v               ;         ;
; ../rtl/verilog/or1200/or1200_ic_tag.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v               ;         ;
; ../rtl/verilog/or1200/or1200_ic_ram.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v               ;         ;
; ../rtl/verilog/or1200/or1200_ic_fsm.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v               ;         ;
; ../rtl/verilog/or1200/or1200_gmultp2_32x32.v        ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_gmultp2_32x32.v        ;         ;
; ../rtl/verilog/or1200/or1200_genpc.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v                ;         ;
; ../rtl/verilog/or1200/or1200_freeze.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_freeze.v               ;         ;
; ../rtl/verilog/or1200/or1200_fpu.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu.v                  ;         ;
; ../rtl/verilog/or1200/or1200_except.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v               ;         ;
; ../rtl/verilog/or1200/or1200_du.v                   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v                   ;         ;
; ../rtl/verilog/or1200/or1200_dpram.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram.v                ;         ;
; ../rtl/verilog/or1200/or1200_dmmu_top.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v             ;         ;
; ../rtl/verilog/or1200/or1200_dmmu_tlb.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v             ;         ;
; ../rtl/verilog/or1200/or1200_dc_top.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v               ;         ;
; ../rtl/verilog/or1200/or1200_dc_tag.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v               ;         ;
; ../rtl/verilog/or1200/or1200_dc_ram.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v               ;         ;
; ../rtl/verilog/or1200/or1200_dc_fsm.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v               ;         ;
; ../rtl/verilog/or1200/or1200_ctrl.v                 ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v                 ;         ;
; ../rtl/verilog/or1200/or1200_cpu.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v                  ;         ;
; ../rtl/verilog/or1200/or1200_cfgr.v                 ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v                 ;         ;
; ../rtl/verilog/or1200/or1200_alu.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v                  ;         ;
; ../rtl/verilog/aes_engines/aes_sbox.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_sbox.v               ;         ;
; ../rtl/verilog/aes_engines/aes_rcon.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_rcon.v               ;         ;
; ../rtl/verilog/aes_engines/aes_key_expand_128.v     ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v     ;         ;
; ../rtl/verilog/aes_engines/aes_inv_sbox.v           ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_sbox.v           ;         ;
; ../rtl/verilog/aes_engines/aes_inv_cipher_top.v     ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_cipher_top.v     ;         ;
; ../rtl/verilog/aes_engines/aes_enc_wb.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v             ;         ;
; ../rtl/verilog/aes_engines/aes_enc_128.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v            ;         ;
; ../rtl/verilog/aes_engines/aes_dec_wb.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_wb.v             ;         ;
; ../rtl/verilog/aes_engines/aes_dec_128.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_128.v            ;         ;
; ../rtl/verilog/aes_engines/aes_cipher_top.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v         ;         ;
; ../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v        ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v        ;         ;
; ../rtl/verilog/wb_sdram_ctrl/wb_port.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v              ;         ;
; ../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v           ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v           ;         ;
; ../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v      ;         ;
; ../rtl/verilog/wb_sdram_ctrl/dpram_altera.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v         ;         ;
; ../rtl/verilog/wb_sdram_ctrl/bufram.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v               ;         ;
; ../rtl/verilog/wb_sdram_ctrl/arbiter.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v              ;         ;
; ../rtl/verilog/sdc_controller/sdc_controller.v      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v      ;         ;
; ../rtl/verilog/sdc_controller/sd_tx_fifo.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_rx_fifo.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v   ;         ;
; ../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v   ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v   ;         ;
; ../rtl/verilog/sdc_controller/sd_defines.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_data_serial_host.v ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v ;         ;
; ../rtl/verilog/sdc_controller/sd_data_master.v      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v      ;         ;
; ../rtl/verilog/sdc_controller/sd_crc_16.v           ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_16.v           ;         ;
; ../rtl/verilog/sdc_controller/sd_crc_7.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_7.v            ;         ;
; ../rtl/verilog/sdc_controller/sd_controller_wb.v    ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v    ;         ;
; ../rtl/verilog/sdc_controller/sd_cmd_serial_host.v  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v  ;         ;
; ../rtl/verilog/sdc_controller/sd_cmd_master.v       ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v       ;         ;
; ../rtl/verilog/sdc_controller/sd_clock_divider.v    ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v    ;         ;
; ../rtl/verilog/sdc_controller/sd_bd.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v               ;         ;
; ../rtl/verilog/uart16550/uart_wb.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v                  ;         ;
; ../rtl/verilog/uart16550/uart_transmitter.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v         ;         ;
; ../rtl/verilog/uart16550/uart_tfifo.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v               ;         ;
; ../rtl/verilog/uart16550/uart_sync_flops.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_sync_flops.v          ;         ;
; ../rtl/verilog/uart16550/uart_rfifo.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_rfifo.v               ;         ;
; ../rtl/verilog/uart16550/uart_regs.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v                ;         ;
; ../rtl/verilog/uart16550/uart_receiver.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v            ;         ;
; ../rtl/verilog/uart16550/uart16550.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v                ;         ;
; ../rtl/verilog/uart16550/raminfr.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/raminfr.v                  ;         ;
; ../rtl/verilog/rom/rom.v                            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/rom/rom.v                            ;         ;
; ../rtl/verilog/orpsoc_top/orpsoc_top.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v              ;         ;
; ../rtl/verilog/gpio/gpio.v                          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/gpio/gpio.v                          ;         ;
; ../rtl/verilog/ethmac/ethmac.v                      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v                      ;         ;
; ../rtl/verilog/ethmac/eth_wishbone.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v                ;         ;
; ../rtl/verilog/ethmac/eth_txstatem.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txstatem.v                ;         ;
; ../rtl/verilog/ethmac/eth_txethmac.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v                ;         ;
; ../rtl/verilog/ethmac/eth_txcounters.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v              ;         ;
; ../rtl/verilog/ethmac/eth_transmitcontrol.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_transmitcontrol.v         ;         ;
; ../rtl/verilog/ethmac/eth_spram_256x32.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_spram_256x32.v            ;         ;
; ../rtl/verilog/ethmac/eth_shiftreg.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v                ;         ;
; ../rtl/verilog/ethmac/eth_rxstatem.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxstatem.v                ;         ;
; ../rtl/verilog/ethmac/eth_rxethmac.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v                ;         ;
; ../rtl/verilog/ethmac/eth_rxcounters.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxcounters.v              ;         ;
; ../rtl/verilog/ethmac/eth_rxaddrcheck.v             ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxaddrcheck.v             ;         ;
; ../rtl/verilog/ethmac/eth_registers.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v               ;         ;
; ../rtl/verilog/ethmac/eth_register.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_register.v                ;         ;
; ../rtl/verilog/ethmac/eth_receivecontrol.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_receivecontrol.v          ;         ;
; ../rtl/verilog/ethmac/eth_random.v                  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_random.v                  ;         ;
; ../rtl/verilog/ethmac/eth_outputcontrol.v           ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_outputcontrol.v           ;         ;
; ../rtl/verilog/ethmac/eth_miim.v                    ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v                    ;         ;
; ../rtl/verilog/ethmac/eth_macstatus.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_macstatus.v               ;         ;
; ../rtl/verilog/ethmac/eth_maccontrol.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v              ;         ;
; ../rtl/verilog/ethmac/eth_fifo.v                    ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v                    ;         ;
; ../rtl/verilog/ethmac/eth_crc.v                     ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_crc.v                     ;         ;
; ../rtl/verilog/ethmac/eth_clockgen.v                ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_clockgen.v                ;         ;
; ../rtl/verilog/clkgen/clkgen.v                      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v                      ;         ;
; ../rtl/verilog/arbiter/arbiter_ibus.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v               ;         ;
; ../rtl/verilog/arbiter/arbiter_dbus.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v               ;         ;
; ../rtl/verilog/arbiter/arbiter_bytebus.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_bytebus.v            ;         ;
; ../rtl/verilog/adv_debugsys/syncreg.v               ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncreg.v               ;         ;
; ../rtl/verilog/adv_debugsys/syncflop.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncflop.v              ;         ;
; ../rtl/verilog/adv_debugsys/bytefifo.v              ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/bytefifo.v              ;         ;
; ../rtl/verilog/adv_debugsys/adv_dbg_if.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v            ;         ;
; ../rtl/verilog/adv_debugsys/adbg_wb_module.v        ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v        ;         ;
; ../rtl/verilog/adv_debugsys/adbg_wb_biu.v           ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v           ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v  ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v  ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_module.v      ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v      ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_biu.v         ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_biu.v         ;         ;
; ../rtl/verilog/adv_debugsys/adbg_jsp_module.v       ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v       ;         ;
; ../rtl/verilog/adv_debugsys/adbg_jsp_biu.v          ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v          ;         ;
; ../rtl/verilog/adv_debugsys/adbg_crc32.v            ; yes             ; User Verilog HDL File        ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_crc32.v            ;         ;
; ../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd    ; yes             ; User VHDL File               ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd    ;         ;
; ../backend/rtl/verilog/pll.v                        ; yes             ; User Wizard-Generated File   ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v                        ;         ;
; timescale.v                                         ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/timescale.v                                  ;         ;
; dbg_defines.v                                       ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/dbg_defines.v                ;         ;
; or1200_defines.v                                    ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/or1200_defines.v             ;         ;
; adbg_defines.v                                      ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v               ;         ;
; sd_defines.v                                        ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v                 ;         ;
; orpsoc-defines.v                                    ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/orpsoc-defines.v             ;         ;
; synthesis-defines.v                                 ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/synthesis-defines.v                          ;         ;
; orpsoc-params.v                                     ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/orpsoc-params.v              ;         ;
; ethmac_defines.v                                    ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/ethmac_defines.v             ;         ;
; uart_defines.v                                      ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/uart_defines.v               ;         ;
; adbg_or1k_defines.v                                 ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_or1k_defines.v          ;         ;
; adbg_wb_defines.v                                   ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_wb_defines.v            ;         ;
; bootrom.v                                           ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/sw/bootrom/bootrom.v                             ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; aglobal140.inc                                      ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                               ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; db/pll_altpll.v                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/pll_altpll.v                              ;         ;
; sld_virtual_jtag.v                                  ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v                                           ;         ;
; sld_virtual_jtag_basic.v                            ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                     ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_jti2.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_jti2.tdf                       ;         ;
; sld_signaltap.vhd                                   ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;         ;
; sld_signaltap_impl.vhd                              ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;         ;
; sld_ela_control.vhd                                 ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;         ;
; lpm_shiftreg.tdf                                    ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;         ;
; lpm_constant.inc                                    ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                             ;         ;
; dffeea.inc                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                   ;         ;
; sld_mbpmg.vhd                                       ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;         ;
; sld_ela_trigger_flow_mgr.vhd                        ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                 ;         ;
; sld_buffer_manager.vhd                              ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;         ;
; db/altsyncram_p824.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_p824.tdf                       ;         ;
; altdpram.tdf                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                 ;         ;
; memmodes.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                               ;         ;
; a_hdffe.inc                                         ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;         ;
; alt_le_rden_reg.inc                                 ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;         ;
; altsyncram.inc                                      ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                               ;         ;
; lpm_mux.tdf                                         ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;         ;
; muxlut.inc                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                   ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mux_q0d.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/mux_q0d.tdf                               ;         ;
; lpm_decode.tdf                                      ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;         ;
; declut.inc                                          ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                   ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                              ;         ;
; db/decode_73g.tdf                                   ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/decode_73g.tdf                            ;         ;
; lpm_counter.tdf                                     ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; cmpconst.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                 ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                              ;         ;
; alt_counter_stratix.inc                             ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;         ;
; db/cntr_toi.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cntr_toi.tdf                              ;         ;
; db/cmpr_2mc.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cmpr_2mc.tdf                              ;         ;
; db/cntr_baj.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cntr_baj.tdf                              ;         ;
; db/cntr_dki.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cntr_dki.tdf                              ;         ;
; db/cmpr_lkc.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cmpr_lkc.tdf                              ;         ;
; db/cntr_s6j.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cntr_s6j.tdf                              ;         ;
; db/cmpr_hkc.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/cmpr_hkc.tdf                              ;         ;
; sld_rom_sr.vhd                                      ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;         ;
; sld_hub.vhd                                         ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                  ;         ;
; sld_jtag_hub.vhd                                    ; yes             ; Encrypted Megafunction       ; /home/bony/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;         ;
; db/altsyncram_p6e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_p6e1.tdf                       ;         ;
; db/altsyncram_50e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_50e1.tdf                       ;         ;
; db/altsyncram_r8e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_r8e1.tdf                       ;         ;
; db/altsyncram_30e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_30e1.tdf                       ;         ;
; db/altsyncram_10e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_10e1.tdf                       ;         ;
; db/altsyncram_nvd1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_nvd1.tdf                       ;         ;
; db/altsyncram_j9e1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_j9e1.tdf                       ;         ;
; db/altsyncram_odc1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_odc1.tdf                       ;         ;
; db/altsyncram_c3h1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_c3h1.tdf                       ;         ;
; db/altsyncram_6j41.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_6j41.tdf                       ;         ;
; db/altsyncram_jfi1.tdf                              ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_jfi1.tdf                       ;         ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; multcore.inc                                        ; yes             ; Megafunction                 ; /home/bony/altera/14.0/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; db/mult_u9t.tdf                                     ; yes             ; Auto-Generated Megafunction  ; /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/mult_u9t.tdf                              ;         ;
+-----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+--------------------------+--------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                      ;
+--------------------------+--------------------------------------------------------------------------------------------+
; I/O pins                 ; 77                                                                                         ;
; Total memory bits        ; 1374208                                                                                    ;
; DSP block 9-bit elements ; 8                                                                                          ;
; Total PLLs               ; 1                                                                                          ;
;     -- PLLs              ; 1                                                                                          ;
;                          ;                                                                                            ;
; Maximum fan-out node     ; clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 22457                                                                                      ;
; Total fan-out            ; 227167                                                                                     ;
; Average fan-out          ; 3.83                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |orpsoc_top                                                                                             ; 28243 (4)         ; 28821 (0)    ; 1374208     ; 8            ; 0       ; 4         ; 0         ; 77   ; 0            ; |orpsoc_top                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |adv_dbg_if:dbg_if0|                                                                                 ; 694 (54)          ; 668 (55)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |adbg_jsp_module:i_dbg_jsp|                                                                       ; 110 (71)          ; 86 (34)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp                                                                                                                                                                                                                                                                                           ; work         ;
;          |adbg_jsp_biu:jsp_biu_i|                                                                       ; 39 (7)            ; 52 (6)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i                                                                                                                                                                                                                                                                    ; work         ;
;             |bytefifo:rd_fifo|                                                                          ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo                                                                                                                                                                                                                                                   ; work         ;
;             |bytefifo:wr_fifo|                                                                          ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo                                                                                                                                                                                                                                                   ; work         ;
;             |syncflop:ren_sff|                                                                          ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff                                                                                                                                                                                                                                                   ; work         ;
;             |syncflop:wen_sff|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff                                                                                                                                                                                                                                                   ; work         ;
;             |syncreg:bytesavail_syncreg|                                                                ; 8 (5)             ; 15 (8)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg                                                                                                                                                                                                                                         ; work         ;
;                |syncflop:ack_sff|                                                                       ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff                                                                                                                                                                                                                        ; work         ;
;                |syncflop:strobe_sff|                                                                    ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff                                                                                                                                                                                                                     ; work         ;
;             |syncreg:freespace_syncreg|                                                                 ; 9 (6)             ; 17 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg                                                                                                                                                                                                                                          ; work         ;
;                |syncflop:ack_sff|                                                                       ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff                                                                                                                                                                                                                         ; work         ;
;                |syncflop:strobe_sff|                                                                    ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff                                                                                                                                                                                                                      ; work         ;
;       |adbg_or1k_module:i_dbg_cpu_or1k|                                                                 ; 218 (167)         ; 244 (98)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k                                                                                                                                                                                                                                                                                     ; work         ;
;          |adbg_crc32:or1k_crc_i|                                                                        ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i                                                                                                                                                                                                                                                               ; work         ;
;          |adbg_or1k_biu:or1k_biu_i|                                                                     ; 12 (12)           ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i                                                                                                                                                                                                                                                            ; work         ;
;          |adbg_or1k_status_reg:or1k_statusreg_i|                                                        ; 4 (4)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i                                                                                                                                                                                                                                               ; work         ;
;       |adbg_wb_module:i_dbg_wb|                                                                         ; 312 (176)         ; 283 (135)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb                                                                                                                                                                                                                                                                                             ; work         ;
;          |adbg_crc32:wb_crc_i|                                                                          ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i                                                                                                                                                                                                                                                                         ; work         ;
;          |adbg_wb_biu:wb_biu_i|                                                                         ; 101 (101)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i                                                                                                                                                                                                                                                                        ; work         ;
;    |aes_dec_128:aes_dec_128_0|                                                                          ; 5074 (0)          ; 955 (0)      ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0                                                                                                                                                                                                                                                                                                              ; work         ;
;       |aes_dec_wb:aes_dec_128_wb|                                                                       ; 171 (171)         ; 419 (419)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb                                                                                                                                                                                                                                                                                    ; work         ;
;       |aes_inv_cipher_top:aes_decipher_128|                                                             ; 4903 (603)        ; 536 (396)    ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128                                                                                                                                                                                                                                                                          ; work         ;
;          |aes_inv_sbox:us00|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us00                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us01|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us01                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us02|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us02                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us03|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us03                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us10|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us10                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us11|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us11                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us12|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us12                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us13|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us13                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us20|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us20                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us21|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us21                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us22|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us22                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us23|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us23                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us30|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us30                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us31|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us31                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us32|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us32                                                                                                                                                                                                                                                        ; work         ;
;          |aes_inv_sbox:us33|                                                                            ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us33                                                                                                                                                                                                                                                        ; work         ;
;          |aes_key_expand_128:u0|                                                                        ; 972 (128)         ; 140 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0                                                                                                                                                                                                                                                    ; work         ;
;             |aes_rcon:r0|                                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0                                                                                                                                                                                                                                        ; work         ;
;             |aes_sbox:u0|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_sbox:u0                                                                                                                                                                                                                                        ; work         ;
;             |aes_sbox:u1|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_sbox:u1                                                                                                                                                                                                                                        ; work         ;
;             |aes_sbox:u2|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_sbox:u2                                                                                                                                                                                                                                        ; work         ;
;             |aes_sbox:u3|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_sbox:u3                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram:kb_rtl_0|                                                                          ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_c3h1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated                                                                                                                                                                                                                       ; work         ;
;    |aes_enc_128:aes_enc_128_0|                                                                          ; 4986 (0)          ; 949 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0                                                                                                                                                                                                                                                                                                              ; work         ;
;       |aes_cipher_top:aes_cipher_128|                                                                   ; 4816 (516)        ; 530 (390)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128                                                                                                                                                                                                                                                                                ; work         ;
;          |aes_key_expand_128:u0|                                                                        ; 972 (128)         ; 140 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0                                                                                                                                                                                                                                                          ; work         ;
;             |aes_rcon:r0|                                                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0                                                                                                                                                                                                                                              ; work         ;
;             |aes_sbox:u0|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_sbox:u0                                                                                                                                                                                                                                              ; work         ;
;             |aes_sbox:u1|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_sbox:u1                                                                                                                                                                                                                                              ; work         ;
;             |aes_sbox:u2|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_sbox:u2                                                                                                                                                                                                                                              ; work         ;
;             |aes_sbox:u3|                                                                               ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_sbox:u3                                                                                                                                                                                                                                              ; work         ;
;          |aes_sbox:us00|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us00                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us01|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us01                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us02|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us02                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us03|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us03                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us10|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us10                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us11|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us11                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us12|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us12                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us13|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us13                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us20|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us20                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us21|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us21                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us22|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us22                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us23|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us23                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us30|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us30                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us31|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us31                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us32|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us32                                                                                                                                                                                                                                                                  ; work         ;
;          |aes_sbox:us33|                                                                                ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_sbox:us33                                                                                                                                                                                                                                                                  ; work         ;
;       |aes_enc_wb:aes_enc_128_wb|                                                                       ; 170 (170)         ; 419 (419)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb                                                                                                                                                                                                                                                                                    ; work         ;
;    |altera_virtual_jtag:jtag_tap0|                                                                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_virtual_jtag:sld_virtual_jtag_component|                                                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                                              ; work         ;
;          |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                           ; work         ;
;    |arbiter_bytebus:arbiter_bytebus0|                                                                   ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0                                                                                                                                                                                                                                                                                                       ; work         ;
;    |arbiter_dbus:arbiter_dbus0|                                                                         ; 254 (254)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_dbus:arbiter_dbus0                                                                                                                                                                                                                                                                                                             ; work         ;
;    |arbiter_ibus:arbiter_ibus0|                                                                         ; 71 (71)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_ibus:arbiter_ibus0                                                                                                                                                                                                                                                                                                             ; work         ;
;    |clkgen:clkgen0|                                                                                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |pll:pll0|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                        ; work         ;
;             |pll_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |ethmac:ethmac0|                                                                                     ; 1755 (218)        ; 1040 (54)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |eth_maccontrol:maccontrol1|                                                                      ; 207 (12)          ; 97 (5)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1                                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_receivecontrol:receivecontrol1|                                                           ; 105 (105)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1                                                                                                                                                                                                                                                           ; work         ;
;          |eth_transmitcontrol:transmitcontrol1|                                                         ; 90 (90)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1                                                                                                                                                                                                                                                         ; work         ;
;       |eth_macstatus:macstatus1|                                                                        ; 56 (56)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_macstatus:macstatus1                                                                                                                                                                                                                                                                                                ; work         ;
;       |eth_miim:miim1|                                                                                  ; 95 (34)           ; 76 (36)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1                                                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_clockgen:clkgen|                                                                          ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_clockgen:clkgen                                                                                                                                                                                                                                                                                      ; work         ;
;          |eth_outputcontrol:outctrl|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_outputcontrol:outctrl                                                                                                                                                                                                                                                                                ; work         ;
;          |eth_shiftreg:shftrg|                                                                          ; 30 (30)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg                                                                                                                                                                                                                                                                                      ; work         ;
;       |eth_registers:ethreg1|                                                                           ; 220 (187)         ; 302 (21)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1                                                                                                                                                                                                                                                                                                   ; work         ;
;          |eth_register:COLLCONF_0|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:COLLCONF_2|                                                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:CTRLMODER_0|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:INT_MASK_0|                                                                      ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:IPGR1_0|                                                                         ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_register:IPGR2_0|                                                                         ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR2_0                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_register:IPGT_0|                                                                          ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0                                                                                                                                                                                                                                                                               ; work         ;
;          |eth_register:MAC_ADDR0_0|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MAC_ADDR0_1|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MAC_ADDR0_2|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MAC_ADDR0_3|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MAC_ADDR1_0|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MAC_ADDR1_1|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MIIADDRESS_0|                                                                    ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0                                                                                                                                                                                                                                                                         ; work         ;
;          |eth_register:MIIADDRESS_1|                                                                    ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_1                                                                                                                                                                                                                                                                         ; work         ;
;          |eth_register:MIICOMMAND0|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND0                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MIICOMMAND1|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND1                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MIICOMMAND2|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND2                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:MIIMODER_0|                                                                      ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:MIIMODER_1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_1                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:MIIRX_DATA|                                                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA                                                                                                                                                                                                                                                                           ; work         ;
;          |eth_register:MIITX_DATA_0|                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0                                                                                                                                                                                                                                                                         ; work         ;
;          |eth_register:MIITX_DATA_1|                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_1                                                                                                                                                                                                                                                                         ; work         ;
;          |eth_register:MODER_0|                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_register:MODER_1|                                                                         ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_register:MODER_2|                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2                                                                                                                                                                                                                                                                              ; work         ;
;          |eth_register:PACKETLEN_0|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:PACKETLEN_1|                                                                     ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:PACKETLEN_2|                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:PACKETLEN_3|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_3                                                                                                                                                                                                                                                                          ; work         ;
;          |eth_register:RXHASH0_0|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_0                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH0_1|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_1                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH0_2|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_2                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH0_3|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_3                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH1_0|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_0                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH1_1|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_1                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH1_2|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_2                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:RXHASH1_3|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_3                                                                                                                                                                                                                                                                            ; work         ;
;          |eth_register:TXCTRL_0|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_0                                                                                                                                                                                                                                                                             ; work         ;
;          |eth_register:TXCTRL_1|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_1                                                                                                                                                                                                                                                                             ; work         ;
;          |eth_register:TXCTRL_2|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2                                                                                                                                                                                                                                                                             ; work         ;
;          |eth_register:TX_BD_NUM_0|                                                                     ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0                                                                                                                                                                                                                                                                          ; work         ;
;       |eth_rxethmac:rxethmac1|                                                                          ; 258 (31)          ; 103 (40)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1                                                                                                                                                                                                                                                                                                  ; work         ;
;          |eth_crc:crcrx|                                                                                ; 55 (55)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_crc:crcrx                                                                                                                                                                                                                                                                                    ; work         ;
;          |eth_rxaddrcheck:rxaddrcheck1|                                                                 ; 98 (98)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1                                                                                                                                                                                                                                                                     ; work         ;
;          |eth_rxcounters:rxcounters1|                                                                   ; 57 (57)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1                                                                                                                                                                                                                                                                       ; work         ;
;          |eth_rxstatem:rxstatem1|                                                                       ; 17 (17)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1                                                                                                                                                                                                                                                                           ; work         ;
;       |eth_txethmac:txethmac1|                                                                          ; 318 (61)          ; 116 (20)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1                                                                                                                                                                                                                                                                                                  ; work         ;
;          |eth_crc:txcrc|                                                                                ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc                                                                                                                                                                                                                                                                                    ; work         ;
;          |eth_random:random1|                                                                           ; 24 (24)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_random:random1                                                                                                                                                                                                                                                                               ; work         ;
;          |eth_txcounters:txcounters1|                                                                   ; 133 (133)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1                                                                                                                                                                                                                                                                       ; work         ;
;          |eth_txstatem:txstatem1|                                                                       ; 56 (56)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txstatem:txstatem1                                                                                                                                                                                                                                                                           ; work         ;
;       |eth_wishbone:wishbone|                                                                           ; 383 (296)         ; 274 (250)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone                                                                                                                                                                                                                                                                                                   ; work         ;
;          |eth_fifo:rx_fifo0|                                                                            ; 23 (23)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0                                                                                                                                                                                                                                                                                 ; work         ;
;          |eth_fifo:rx_fifo1|                                                                            ; 23 (23)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1                                                                                                                                                                                                                                                                                 ; work         ;
;          |eth_fifo:tx_fifo|                                                                             ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo                                                                                                                                                                                                                                                                                  ; work         ;
;          |eth_spram_256x32:bd_ram|                                                                      ; 22 (22)           ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_6j41:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated                                                                                                                                                                                                                       ; work         ;
;    |gpio:gpio0|                                                                                         ; 31 (31)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|gpio:gpio0                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |or1200_top:or1200_top0|                                                                             ; 4618 (0)          ; 1765 (0)     ; 567936      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |or1200_cpu:or1200_cpu|                                                                           ; 3523 (7)          ; 942 (0)      ; 2048        ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu                                                                                                                                                                                                                                                                                           ; work         ;
;          |or1200_alu:or1200_alu|                                                                        ; 699 (699)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu                                                                                                                                                                                                                                                                     ; work         ;
;          |or1200_cfgr:or1200_cfgr|                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr                                                                                                                                                                                                                                                                   ; work         ;
;          |or1200_ctrl:or1200_ctrl|                                                                      ; 204 (204)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl                                                                                                                                                                                                                                                                   ; work         ;
;          |or1200_except:or1200_except|                                                                  ; 432 (432)         ; 233 (233)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except                                                                                                                                                                                                                                                               ; work         ;
;          |or1200_freeze:or1200_freeze|                                                                  ; 26 (26)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze                                                                                                                                                                                                                                                               ; work         ;
;          |or1200_genpc:or1200_genpc|                                                                    ; 227 (227)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc                                                                                                                                                                                                                                                                 ; work         ;
;          |or1200_if:or1200_if|                                                                          ; 170 (170)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if                                                                                                                                                                                                                                                                       ; work         ;
;          |or1200_lsu:or1200_lsu|                                                                        ; 160 (74)          ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu                                                                                                                                                                                                                                                                     ; work         ;
;             |or1200_mem2reg:or1200_mem2reg|                                                             ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg                                                                                                                                                                                                                                       ; work         ;
;             |or1200_reg2mem:or1200_reg2mem|                                                             ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem                                                                                                                                                                                                                                       ; work         ;
;          |or1200_mult_mac:or1200_mult_mac|                                                              ; 386 (294)         ; 266 (138)    ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac                                                                                                                                                                                                                                                           ; work         ;
;             |or1200_gmultp2_32x32:or1200_gmultp2_32x32|                                                 ; 92 (46)           ; 128 (128)    ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32                                                                                                                                                                                                                 ; work         ;
;                |lpm_mult:Mult0|                                                                         ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0                                                                                                                                                                                                  ; work         ;
;                   |mult_u9t:auto_generated|                                                             ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0|mult_u9t:auto_generated                                                                                                                                                                          ; work         ;
;          |or1200_operandmuxes:or1200_operandmuxes|                                                      ; 146 (146)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes                                                                                                                                                                                                                                                   ; work         ;
;          |or1200_rf:or1200_rf|                                                                          ; 98 (64)           ; 93 (7)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf                                                                                                                                                                                                                                                                       ; work         ;
;             |or1200_dpram:rf_a|                                                                         ; 34 (34)           ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                                                                                                                                                                                                ; work         ;
;                   |altsyncram_nvd1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated                                                                                                                                                                                                 ; work         ;
;             |or1200_dpram:rf_b|                                                                         ; 0 (0)             ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                                                                                                                                                                                                ; work         ;
;                   |altsyncram_nvd1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated                                                                                                                                                                                                 ; work         ;
;          |or1200_sprs:or1200_sprs|                                                                      ; 486 (486)         ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs                                                                                                                                                                                                                                                                   ; work         ;
;          |or1200_wbmux:or1200_wbmux|                                                                    ; 472 (472)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux                                                                                                                                                                                                                                                                 ; work         ;
;       |or1200_dc_top:or1200_dc_top|                                                                     ; 291 (122)         ; 225 (0)      ; 280576      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top                                                                                                                                                                                                                                                                                     ; work         ;
;          |or1200_dc_fsm:or1200_dc_fsm|                                                                  ; 96 (96)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm                                                                                                                                                                                                                                                         ; work         ;
;          |or1200_dc_ram:or1200_dc_ram|                                                                  ; 48 (0)            ; 140 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram                                                                                                                                                                                                                                                         ; work         ;
;             |or1200_spram_32_bw:dc_ram|                                                                 ; 48 (48)           ; 140 (140)    ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram:mem0_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_p6e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated                                                                                                                                                                          ; work         ;
;                |altsyncram:mem1_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_p6e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated                                                                                                                                                                          ; work         ;
;                |altsyncram:mem2_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_p6e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated                                                                                                                                                                          ; work         ;
;                |altsyncram:mem3_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_p6e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated                                                                                                                                                                          ; work         ;
;          |or1200_dc_tag:or1200_dc_tag|                                                                  ; 25 (0)            ; 39 (0)       ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag                                                                                                                                                                                                                                                         ; work         ;
;             |or1200_spram:dc_tag0|                                                                      ; 25 (25)           ; 39 (39)      ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_r8e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated                                                                                                                                                                                ; work         ;
;       |or1200_dmmu_top:or1200_dmmu_top|                                                                 ; 101 (38)          ; 65 (1)       ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top                                                                                                                                                                                                                                                                                 ; work         ;
;          |or1200_dmmu_tlb:or1200_dmmu_tlb|                                                              ; 63 (19)           ; 64 (0)       ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb                                                                                                                                                                                                                                                 ; work         ;
;             |or1200_spram:dtlb_ram|                                                                     ; 20 (20)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_30e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated                                                                                                                                                                       ; work         ;
;             |or1200_spram:dtlb_tr_ram|                                                                  ; 24 (24)           ; 37 (37)      ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_50e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated                                                                                                                                                                    ; work         ;
;       |or1200_du:or1200_du|                                                                             ; 91 (91)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du                                                                                                                                                                                                                                                                                             ; work         ;
;       |or1200_ic_top:or1200_ic_top|                                                                     ; 256 (158)         ; 138 (0)      ; 280576      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top                                                                                                                                                                                                                                                                                     ; work         ;
;          |or1200_ic_fsm:or1200_ic_fsm|                                                                  ; 80 (80)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm                                                                                                                                                                                                                                                         ; work         ;
;          |or1200_ic_ram:or1200_ic_ram|                                                                  ; 9 (0)             ; 59 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram                                                                                                                                                                                                                                                         ; work         ;
;             |or1200_spram:ic_ram0|                                                                      ; 9 (9)             ; 59 (59)      ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_j9e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_j9e1:auto_generated                                                                                                                                                                                ; work         ;
;          |or1200_ic_tag:or1200_ic_tag|                                                                  ; 9 (0)             ; 39 (0)       ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag                                                                                                                                                                                                                                                         ; work         ;
;             |or1200_spram:ic_tag0|                                                                      ; 9 (9)             ; 39 (39)      ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_r8e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated                                                                                                                                                                                ; work         ;
;       |or1200_immu_top:or1200_immu_top|                                                                 ; 196 (150)         ; 138 (76)     ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top                                                                                                                                                                                                                                                                                 ; work         ;
;          |or1200_immu_tlb:or1200_immu_tlb|                                                              ; 46 (21)           ; 62 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb                                                                                                                                                                                                                                                 ; work         ;
;             |or1200_spram:itlb_mr_ram|                                                                  ; 19 (19)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_30e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated                                                                                                                                                                    ; work         ;
;             |or1200_spram:itlb_tr_ram|                                                                  ; 6 (6)             ; 35 (35)      ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_10e1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated                                                                                                                                                                    ; work         ;
;       |or1200_pic:or1200_pic|                                                                           ; 24 (24)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_pic:or1200_pic                                                                                                                                                                                                                                                                                           ; work         ;
;       |or1200_tt:or1200_tt|                                                                             ; 58 (58)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt                                                                                                                                                                                                                                                                                             ; work         ;
;       |or1200_wb_biu:dwb_biu|                                                                           ; 42 (42)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu                                                                                                                                                                                                                                                                                           ; work         ;
;       |or1200_wb_biu:iwb_biu|                                                                           ; 36 (36)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu                                                                                                                                                                                                                                                                                           ; work         ;
;    |rom:rom0|                                                                                           ; 119 (119)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|rom:rom0                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sdc_controller:sdc_controller_0|                                                                    ; 1914 (32)         ; 1703 (56)    ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sd_bd:rx_bd|                                                                                     ; 50 (50)           ; 78 (78)      ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:bd_mem_rtl_0|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_jfi1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |sd_bd:tx_bd|                                                                                     ; 50 (50)           ; 78 (78)      ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:tx_bd                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:bd_mem_rtl_0|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_jfi1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |sd_clock_divider:clock_divider_1|                                                                ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1                                                                                                                                                                                                                                                                       ; work         ;
;       |sd_cmd_master:cmd_master_1|                                                                      ; 86 (86)           ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1                                                                                                                                                                                                                                                                             ; work         ;
;       |sd_cmd_serial_host:cmd_serial_host_1|                                                            ; 603 (601)         ; 184 (177)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1                                                                                                                                                                                                                                                                   ; work         ;
;          |sd_crc_7:CRC_7|                                                                               ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|sd_crc_7:CRC_7                                                                                                                                                                                                                                                    ; work         ;
;       |sd_controller_wb:sd_controller_wb0|                                                              ; 285 (285)         ; 196 (196)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0                                                                                                                                                                                                                                                                     ; work         ;
;       |sd_data_master:data_master_1|                                                                    ; 117 (117)         ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1                                                                                                                                                                                                                                                                           ; work         ;
;       |sd_data_serial_host:sd_data_serial_host_1|                                                       ; 242 (230)         ; 221 (157)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1                                                                                                                                                                                                                                                              ; work         ;
;          |sd_crc_16:CRC_16_gen[0].CRC_16_i|                                                             ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|sd_crc_16:CRC_16_gen[0].CRC_16_i                                                                                                                                                                                                                             ; work         ;
;          |sd_crc_16:CRC_16_gen[1].CRC_16_i|                                                             ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|sd_crc_16:CRC_16_gen[1].CRC_16_i                                                                                                                                                                                                                             ; work         ;
;          |sd_crc_16:CRC_16_gen[2].CRC_16_i|                                                             ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|sd_crc_16:CRC_16_gen[2].CRC_16_i                                                                                                                                                                                                                             ; work         ;
;          |sd_crc_16:CRC_16_gen[3].CRC_16_i|                                                             ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|sd_crc_16:CRC_16_gen[3].CRC_16_i                                                                                                                                                                                                                             ; work         ;
;       |sd_fifo_rx_filler:fifo_filer_rx|                                                                 ; 241 (49)          ; 348 (43)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx                                                                                                                                                                                                                                                                        ; work         ;
;          |sd_rx_fifo:Rx_Fifo|                                                                           ; 192 (192)         ; 305 (305)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo                                                                                                                                                                                                                                                     ; work         ;
;       |sd_fifo_tx_filler:fifo_filer_tx|                                                                 ; 194 (12)          ; 307 (43)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx                                                                                                                                                                                                                                                                        ; work         ;
;          |sd_tx_fifo:Tx_Fifo|                                                                           ; 182 (182)         ; 264 (264)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 183 (1)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 182 (141)         ; 122 (94)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 5504 (2)          ; 18941 (3104) ; 794624      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 5502 (0)          ; 15837 (0)    ; 794624      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 5502 (88)         ; 15837 (6286) ; 794624      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                         ; work         ;
;                   |decode_73g:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_73g:auto_generated                                                                                                               ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                 ; work         ;
;                   |mux_q0d:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_q0d:auto_generated                                                                                                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 794624      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                            ; work         ;
;                |altsyncram_p824:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 794624      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated                                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3625 (1)          ; 7776 (1)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 3104 (0)          ; 7760 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 4656 (4656)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 3104 (0)          ; 3104 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1000:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1000:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1001:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1001:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1002:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1002:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1003:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1003:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1004:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1004:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1005:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1005:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1006:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1006:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1007:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1007:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1008:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1008:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1009:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1009:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1010:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1010:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1011:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1011:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1012:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1012:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1013:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1013:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1015:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1015:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1016:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1016:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1017:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1017:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1018:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1018:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1019:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1019:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1020:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1020:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1021:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1021:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1022:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1022:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1023:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1023:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1024:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1024:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1025:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1025:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1026:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1026:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1027:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1027:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1028:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1028:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1029:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1029:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1030:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1030:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1031:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1031:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1032:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1032:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1033:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1033:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1034:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1034:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1035:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1035:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1036:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1036:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1037:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1037:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1038:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1038:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1039:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1039:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1040:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1040:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1041:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1041:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1042:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1042:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1043:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1043:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1044:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1044:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1045:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1045:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1046:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1046:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1047:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1047:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1048:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1048:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1049:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1049:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1050:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1050:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1051:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1051:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1052:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1052:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1053:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1053:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1054:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1054:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1055:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1055:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1056:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1056:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1057:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1057:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1058:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1058:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1059:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1059:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1060:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1060:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1061:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1061:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1062:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1062:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1063:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1063:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1064:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1064:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1065:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1065:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1066:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1066:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1067:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1067:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1068:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1068:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1069:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1069:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1070:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1070:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1071:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1071:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1072:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1072:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1073:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1073:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1074:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1074:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1075:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1075:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1076:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1076:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1077:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1077:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1078:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1078:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1079:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1079:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1080:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1080:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1081:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1081:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1082:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1082:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1083:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1083:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1084:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1084:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1085:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1085:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1086:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1086:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1087:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1087:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1088:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1088:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1089:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1089:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1090:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1090:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1091:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1091:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1092:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1092:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1093:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1093:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1094:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1094:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1095:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1095:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1096:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1096:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1097:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1097:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1098:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1098:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1099:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1099:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1100:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1101:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1102:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1103:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1104:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1105:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1106:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1107:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1108:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1109:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1110:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1111:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1112:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1113:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1114:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1115:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1116:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1117:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1118:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1119:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1120:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1121:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1122:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1123:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1124:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1125:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1126:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1127:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1128:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1129:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1130:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1131:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1132:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1133:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1134:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1135:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1136:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1137:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1138:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1139:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1140:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1141:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1142:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1143:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1144:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1145:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1146:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1147:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1148:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1149:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1150:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1151:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1152:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1153:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1154:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1155:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1156:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1157:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1158:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1159:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1160:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1161:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1162:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1163:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1164:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1165:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1166:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1167:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1168:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1169:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1170:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1171:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1172:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1173:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1174:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1175:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1176:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1177:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1178:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1179:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1180:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1181:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1182:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1183:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1184:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1185:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1186:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1187:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1188:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1189:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1190:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1191:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1192:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1193:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1194:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1195:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1196:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1197:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1198:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1199:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1200:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1201:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1202:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1203:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1204:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1205:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1206:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1207:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1208:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1209:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1210:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1211:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1212:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1213:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1214:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1215:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1216:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1217:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1218:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1219:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1220:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1221:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1222:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1223:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1224:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1225:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1226:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1227:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1228:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1229:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1230:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1231:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1232:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1233:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1234:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1235:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1236:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1237:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1238:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1239:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1240:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1241:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1242:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1243:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1244:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1245:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1246:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1247:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1248:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1249:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1250:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1251:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1252:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1253:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1254:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1255:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1256:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1257:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1258:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1259:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1260:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1261:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1262:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1263:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1264:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1265:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1266:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1267:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1268:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1269:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1270:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1271:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1272:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1273:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1274:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1275:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1276:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1277:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1278:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1279:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1280:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1281:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1281:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1282:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1282:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1283:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1283:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1284:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1284:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1285:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1285:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1286:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1286:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1287:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1287:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1288:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1288:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1289:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1289:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1290:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1290:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1291:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1291:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1292:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1292:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1293:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1293:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1294:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1294:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1295:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1295:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1296:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1296:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1297:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1297:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1298:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1298:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1299:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1299:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1300:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1300:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1301:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1301:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1302:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1302:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1303:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1303:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1304:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1304:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1305:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1305:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1306:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1306:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1307:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1307:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1308:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1308:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1309:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1309:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1310:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1310:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1311:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1311:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1312:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1312:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1313:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1313:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1314:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1314:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1315:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1315:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1316:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1316:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1317:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1317:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1318:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1318:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1319:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1319:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1320:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1320:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1321:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1321:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1322:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1322:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1323:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1323:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1324:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1324:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1325:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1325:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1326:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1326:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1327:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1327:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1328:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1328:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1329:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1329:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1330:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1330:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1331:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1331:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1332:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1332:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1333:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1333:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1334:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1334:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1335:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1335:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1336:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1336:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1337:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1337:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1338:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1338:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1339:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1339:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1340:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1340:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1341:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1341:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1342:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1342:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1343:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1343:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1344:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1344:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1345:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1345:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1346:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1346:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1347:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1347:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1348:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1348:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1349:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1349:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1350:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1350:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1351:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1351:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1352:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1352:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1353:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1353:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1354:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1354:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1355:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1355:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1356:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1356:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1357:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1357:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1358:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1358:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1359:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1359:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1360:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1360:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1361:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1361:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1362:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1362:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1363:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1363:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1364:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1364:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1365:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1365:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1366:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1366:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1367:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1367:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1368:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1368:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1369:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1369:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1370:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1370:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1371:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1371:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1372:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1372:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1373:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1373:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1374:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1374:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1375:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1375:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1376:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1376:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1377:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1377:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1378:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1378:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1379:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1379:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1380:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1380:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1381:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1381:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1382:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1382:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1383:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1383:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1384:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1384:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1385:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1385:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1386:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1386:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1387:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1387:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1388:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1388:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1389:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1389:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1390:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1390:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1391:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1391:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1392:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1392:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1393:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1393:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1394:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1394:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1395:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1395:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1396:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1396:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1397:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1397:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1398:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1398:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1399:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1399:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1400:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1400:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1401:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1401:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1402:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1402:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1403:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1403:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1404:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1404:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1405:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1405:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1406:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1406:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1407:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1407:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1408:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1408:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1409:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1409:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1410:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1410:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1411:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1411:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1412:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1412:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1413:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1413:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1414:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1414:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1415:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1415:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1416:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1416:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1417:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1417:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1418:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1418:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1419:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1419:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1420:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1420:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1421:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1421:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1422:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1422:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1423:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1423:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1424:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1424:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1425:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1425:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1426:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1426:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1427:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1427:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1428:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1428:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1429:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1429:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1430:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1430:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1431:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1431:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1432:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1432:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1433:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1433:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1434:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1434:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1435:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1435:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1436:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1436:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1437:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1437:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1438:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1438:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1439:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1439:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1440:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1440:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1441:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1441:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1442:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1442:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1443:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1443:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1444:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1444:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1445:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1445:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1446:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1446:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1447:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1447:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1448:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1448:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1449:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1449:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1450:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1450:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1451:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1451:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1452:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1452:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1453:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1453:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1454:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1454:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1455:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1455:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1456:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1456:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1457:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1457:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1458:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1458:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1459:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1459:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1460:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1460:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1461:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1461:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1462:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1462:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1463:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1463:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1464:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1464:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1465:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1465:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1466:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1466:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1467:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1467:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1468:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1468:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1469:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1469:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1470:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1470:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1471:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1471:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1472:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1472:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1473:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1473:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1474:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1474:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1475:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1475:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1476:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1476:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1477:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1477:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1478:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1478:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1479:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1479:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1480:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1480:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1481:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1481:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1482:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1482:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1483:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1483:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1484:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1484:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1485:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1485:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1486:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1486:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1487:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1487:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1488:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1488:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1489:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1489:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1490:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1490:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1491:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1491:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1492:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1492:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1493:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1493:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1494:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1494:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1495:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1495:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1496:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1496:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1497:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1497:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1498:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1498:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1499:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1499:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1500:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1500:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1501:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1501:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1502:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1502:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1503:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1503:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1504:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1504:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1505:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1505:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1506:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1506:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1507:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1507:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1508:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1508:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1509:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1509:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1510:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1510:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1511:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1511:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1512:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1512:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1513:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1513:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1514:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1514:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1515:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1515:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1516:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1516:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1517:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1517:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1518:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1518:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1519:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1519:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1520:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1520:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1521:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1521:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1522:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1522:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1523:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1523:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1524:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1524:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1525:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1525:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1526:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1526:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1527:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1527:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1528:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1528:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1529:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1529:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1530:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1530:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1531:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1531:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1532:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1532:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1533:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1533:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1534:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1534:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1535:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1535:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1536:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1536:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1537:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1537:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1538:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1538:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1539:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1539:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1540:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1540:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1541:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1541:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1542:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1542:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1543:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1543:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1544:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1544:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1545:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1545:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1546:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1546:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1547:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1547:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1548:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1548:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1549:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1549:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1550:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1550:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1551:sm1|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1551:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:682:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:682:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:683:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:683:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:684:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:684:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:685:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:685:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:686:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:686:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:687:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:687:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:688:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:688:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:689:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:689:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:690:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:690:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:691:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:691:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:692:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:692:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:693:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:693:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:694:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:694:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:695:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:695:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:696:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:696:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:697:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:697:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:698:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:698:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:699:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:699:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:700:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:700:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:701:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:701:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:702:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:702:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:703:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:703:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:704:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:704:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:705:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:705:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:706:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:706:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:707:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:707:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:708:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:708:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:709:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:709:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:710:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:710:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:711:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:711:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:712:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:712:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:713:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:713:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:714:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:714:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:715:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:715:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:716:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:716:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:717:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:717:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:718:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:718:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:719:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:719:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:720:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:720:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:721:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:721:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:722:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:722:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:723:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:723:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:724:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:724:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:725:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:725:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:726:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:726:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:727:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:727:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:728:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:728:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:729:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:729:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:730:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:730:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:731:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:731:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:732:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:732:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:733:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:733:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:734:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:734:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:735:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:735:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:736:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:736:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:737:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:737:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:738:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:738:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:739:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:739:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:740:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:740:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:741:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:741:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:742:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:742:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:743:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:743:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:744:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:744:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:745:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:745:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:746:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:746:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:747:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:747:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:748:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:748:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:749:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:749:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:750:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:750:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:751:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:751:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:752:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:752:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:753:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:753:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:754:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:754:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:755:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:755:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:756:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:756:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:757:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:757:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:758:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:758:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:759:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:759:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:760:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:760:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:761:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:761:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:762:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:762:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:763:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:763:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:764:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:764:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:765:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:765:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:766:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:766:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:767:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:767:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:768:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:768:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:769:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:769:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:770:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:770:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:771:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:771:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:772:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:772:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:773:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:773:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:774:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:774:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:775:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:775:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:776:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:776:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:777:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:777:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:778:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:778:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:779:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:779:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:780:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:780:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:781:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:781:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:782:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:782:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:783:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:783:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:784:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:784:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:785:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:785:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:786:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:786:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:787:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:787:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:788:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:788:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:789:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:789:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:790:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:790:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:791:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:791:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:792:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:792:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:793:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:793:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:794:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:794:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:795:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:795:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:796:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:796:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:797:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:797:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:798:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:798:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:799:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:799:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:800:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:800:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:801:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:801:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:802:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:802:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:803:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:803:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:804:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:804:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:805:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:805:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:806:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:806:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:807:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:807:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:808:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:808:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:809:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:809:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:810:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:810:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:811:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:811:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:812:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:812:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:813:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:813:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:814:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:814:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:815:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:815:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:816:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:816:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:817:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:817:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:818:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:818:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:819:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:819:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:820:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:820:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:822:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:822:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:823:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:823:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:824:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:824:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:825:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:825:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:826:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:826:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:827:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:827:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:828:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:828:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:829:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:829:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:830:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:830:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:831:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:831:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:832:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:832:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:833:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:833:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:834:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:834:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:835:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:835:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:836:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:836:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:837:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:837:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:838:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:838:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:839:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:839:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:840:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:840:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:841:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:841:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:842:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:842:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:843:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:843:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:844:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:844:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:845:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:845:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:846:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:846:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:847:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:847:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:848:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:848:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:849:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:849:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:850:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:850:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:851:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:851:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:852:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:852:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:853:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:853:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:854:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:854:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:855:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:855:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:856:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:856:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:857:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:857:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:858:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:858:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:859:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:859:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:860:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:860:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:861:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:861:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:862:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:862:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:863:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:863:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:864:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:864:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:865:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:865:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:866:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:866:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:867:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:867:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:868:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:868:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:869:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:869:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:870:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:870:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:871:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:871:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:872:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:872:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:873:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:873:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:874:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:874:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:875:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:875:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:876:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:876:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:877:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:877:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:878:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:878:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:879:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:879:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:880:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:880:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:881:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:881:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:882:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:882:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:883:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:883:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:884:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:884:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:885:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:885:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:886:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:886:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:888:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:888:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:889:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:889:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:890:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:890:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:891:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:891:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:892:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:892:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:893:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:893:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:894:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:894:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:895:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:895:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:896:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:896:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:897:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:897:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:898:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:898:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:899:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:899:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:900:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:900:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:901:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:901:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:902:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:902:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:903:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:903:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:904:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:904:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:905:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:905:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:906:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:906:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:907:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:907:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:908:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:908:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:909:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:909:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:910:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:910:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:911:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:911:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:912:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:912:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:913:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:913:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:914:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:914:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:915:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:915:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:916:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:916:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:917:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:917:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:918:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:918:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:919:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:919:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:920:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:920:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:921:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:921:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:922:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:922:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:923:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:923:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:924:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:924:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:925:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:925:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:926:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:926:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:927:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:927:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:928:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:928:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:929:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:929:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:930:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:930:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:931:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:931:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:932:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:932:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:933:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:933:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:934:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:934:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:935:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:935:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:936:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:936:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:937:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:937:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:938:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:938:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:939:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:939:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:940:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:940:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:941:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:941:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:942:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:942:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:943:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:943:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:944:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:944:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:945:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:945:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:946:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:946:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:947:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:947:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:948:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:948:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:949:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:949:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:950:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:950:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:951:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:951:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:952:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:952:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:953:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:953:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:954:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:954:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:955:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:955:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:956:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:956:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:957:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:957:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:958:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:958:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:959:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:959:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:960:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:960:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:961:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:961:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:962:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:962:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:963:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:963:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:964:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:964:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:965:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:965:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:966:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:966:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:967:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:967:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:968:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:968:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:969:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:969:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:970:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:970:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:971:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:971:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:972:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:972:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:973:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:973:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:974:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:974:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:975:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:975:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:976:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:976:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:977:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:977:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:978:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:978:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:979:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:979:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:980:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:980:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:981:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:981:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:982:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:982:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:983:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:983:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:984:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:984:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:985:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:985:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:986:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:986:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:987:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:987:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:988:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:988:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:989:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:989:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:990:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:990:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:991:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:991:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:992:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:992:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:993:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:993:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:994:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:994:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:995:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:995:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:996:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:996:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:997:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:997:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:998:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:998:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:999:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:999:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1    ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 520 (520)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 1633 (11)         ; 1616 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 13 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                 ; work         ;
;                   |cntr_toi:auto_generated|                                                             ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_toi:auto_generated                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                          ; work         ;
;                   |cntr_baj:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_baj:auto_generated                                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                ; work         ;
;                   |cntr_dki:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dki:auto_generated                                                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                   ; work         ;
;                   |cntr_s6j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated                                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1552 (1552)       ; 1552 (1552)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                      ; work         ;
;    |uart16550:uart16550_0|                                                                              ; 598 (0)           ; 342 (0)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |uart_regs:regs|                                                                                  ; 576 (200)         ; 317 (112)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs                                                                                                                                                                                                                                                                                                   ; work         ;
;          |uart_receiver:receiver|                                                                       ; 273 (125)         ; 142 (54)     ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver                                                                                                                                                                                                                                                                            ; work         ;
;             |uart_rfifo:fifo_rx|                                                                        ; 148 (146)         ; 88 (62)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                                                                                                                                         ; work         ;
;                |raminfr:rfifo|                                                                          ; 2 (2)             ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                                                                                                                                           ; work         ;
;                   |altsyncram:ram_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                                                                                                                                                                                      ; work         ;
;                      |altsyncram_odc1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated                                                                                                                                                                                       ; work         ;
;          |uart_sync_flops:i_uart_sync_flops|                                                            ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                                                                                                                                                 ; work         ;
;          |uart_transmitter:transmitter|                                                                 ; 102 (56)          ; 61 (22)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                                                                                                                                                      ; work         ;
;             |uart_tfifo:fifo_tx|                                                                        ; 46 (32)           ; 39 (13)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                                                                                                                                                   ; work         ;
;                |raminfr:tfifo|                                                                          ; 14 (14)           ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram:ram_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                                                                                                                                                                                ; work         ;
;                      |altsyncram_odc1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated                                                                                                                                                                                 ; work         ;
;       |uart_wb:wb_interface|                                                                            ; 22 (22)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface                                                                                                                                                                                                                                                                                             ; work         ;
;    |wb_sdram_ctrl:wb_sdram_ctrl0|                                                                       ; 2397 (0)          ; 2210 (0)     ; 768         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0                                                                                                                                                                                                                                                                                                           ; work         ;
;       |arbiter:arbiter|                                                                                 ; 1870 (277)        ; 1978 (204)   ; 768         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter                                                                                                                                                                                                                                                                                           ; work         ;
;          |wb_port:wbports[0].wb_port|                                                                   ; 629 (317)         ; 765 (237)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                                                                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 311 (311)         ; 528 (528)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                         ; work         ;
;          |wb_port:wbports[1].wb_port|                                                                   ; 677 (345)         ; 804 (240)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port                                                                                                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                                                                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 331 (331)         ; 564 (564)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                         ; work         ;
;          |wb_port:wbports[2].wb_port|                                                                   ; 287 (280)         ; 205 (201)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port                                                                                                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram                                                                                                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                                                                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                         ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                           ; 527 (527)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 11           ; 128          ; 11           ; 128          ; 1408   ; None ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432  ; None ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536   ; None ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_j9e1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432  ; None ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408   ; None ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512    ; None ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 1552         ; 512          ; 1552         ; 794624 ; None ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|state                            ;
+------------------+--------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; Name             ; state.000000 ; state.READ_DAT ; state.READ_WAIT ; state.WRITE_BUSY ; state.WRITE_CRC ; state.WRITE_DAT ; state.IDLE ;
+------------------+--------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; state.IDLE       ; 0            ; 0              ; 0               ; 0                ; 0               ; 0               ; 0          ;
; state.000000     ; 1            ; 0              ; 0               ; 0                ; 0               ; 0               ; 1          ;
; state.WRITE_DAT  ; 0            ; 0              ; 0               ; 0                ; 0               ; 1               ; 1          ;
; state.WRITE_CRC  ; 0            ; 0              ; 0               ; 0                ; 1               ; 0               ; 1          ;
; state.WRITE_BUSY ; 0            ; 0              ; 0               ; 1                ; 0               ; 0               ; 1          ;
; state.READ_WAIT  ; 0            ; 0              ; 1               ; 0                ; 0               ; 0               ; 1          ;
; state.READ_DAT   ; 0            ; 1              ; 0               ; 0                ; 0               ; 0               ; 1          ;
+------------------+--------------+----------------+-----------------+------------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state                                                                                                            ;
+-----------------------+-----------------+-----------------------+-----------------+------------+---------------------+------------------+----------------+-----------------+-----------------+------------+
; Name                  ; state.000000000 ; state.STOP_RECIVE_CMD ; state.STOP_SEND ; state.STOP ; state.DATA_TRANSFER ; state.RECIVE_CMD ; state.SEND_CMD ; state.GET_RX_BD ; state.GET_TX_BD ; state.IDLE ;
+-----------------------+-----------------+-----------------------+-----------------+------------+---------------------+------------------+----------------+-----------------+-----------------+------------+
; state.IDLE            ; 0               ; 0                     ; 0               ; 0          ; 0                   ; 0                ; 0              ; 0               ; 0               ; 0          ;
; state.000000000       ; 1               ; 0                     ; 0               ; 0          ; 0                   ; 0                ; 0              ; 0               ; 0               ; 1          ;
; state.GET_TX_BD       ; 0               ; 0                     ; 0               ; 0          ; 0                   ; 0                ; 0              ; 0               ; 1               ; 1          ;
; state.GET_RX_BD       ; 0               ; 0                     ; 0               ; 0          ; 0                   ; 0                ; 0              ; 1               ; 0               ; 1          ;
; state.SEND_CMD        ; 0               ; 0                     ; 0               ; 0          ; 0                   ; 0                ; 1              ; 0               ; 0               ; 1          ;
; state.RECIVE_CMD      ; 0               ; 0                     ; 0               ; 0          ; 0                   ; 1                ; 0              ; 0               ; 0               ; 1          ;
; state.DATA_TRANSFER   ; 0               ; 0                     ; 0               ; 0          ; 1                   ; 0                ; 0              ; 0               ; 0               ; 1          ;
; state.STOP            ; 0               ; 0                     ; 0               ; 1          ; 0                   ; 0                ; 0              ; 0               ; 0               ; 1          ;
; state.STOP_SEND       ; 0               ; 0                     ; 1               ; 0          ; 0                   ; 0                ; 0              ; 0               ; 0               ; 1          ;
; state.STOP_RECIVE_CMD ; 0               ; 1                     ; 0               ; 0          ; 0                   ; 0                ; 0              ; 0               ; 0               ; 1          ;
+-----------------------+-----------------+-----------------------+-----------------+------------+---------------------+------------------+----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|state                                                                                       ;
+------------------+------------------+--------------+--------------+----------------+--------------+----------------+---------------+--------------+----------------+------------+------------+
; Name             ; state.0000000000 ; state.ACK_WO ; state.DLY_WO ; state.WRITE_WO ; state.ACK_WR ; state.DLY_READ ; state.READ_WR ; state.DLY_WR ; state.WRITE_WR ; state.IDLE ; state.INIT ;
+------------------+------------------+--------------+--------------+----------------+--------------+----------------+---------------+--------------+----------------+------------+------------+
; state.INIT       ; 0                ; 0            ; 0            ; 0              ; 0            ; 0              ; 0             ; 0            ; 0              ; 0          ; 0          ;
; state.0000000000 ; 1                ; 0            ; 0            ; 0              ; 0            ; 0              ; 0             ; 0            ; 0              ; 0          ; 1          ;
; state.IDLE       ; 0                ; 0            ; 0            ; 0              ; 0            ; 0              ; 0             ; 0            ; 0              ; 1          ; 1          ;
; state.WRITE_WR   ; 0                ; 0            ; 0            ; 0              ; 0            ; 0              ; 0             ; 0            ; 1              ; 0          ; 1          ;
; state.DLY_WR     ; 0                ; 0            ; 0            ; 0              ; 0            ; 0              ; 0             ; 1            ; 0              ; 0          ; 1          ;
; state.READ_WR    ; 0                ; 0            ; 0            ; 0              ; 0            ; 0              ; 1             ; 0            ; 0              ; 0          ; 1          ;
; state.DLY_READ   ; 0                ; 0            ; 0            ; 0              ; 0            ; 1              ; 0             ; 0            ; 0              ; 0          ; 1          ;
; state.ACK_WR     ; 0                ; 0            ; 0            ; 0              ; 1            ; 0              ; 0             ; 0            ; 0              ; 0          ; 1          ;
; state.WRITE_WO   ; 0                ; 0            ; 0            ; 1              ; 0            ; 0              ; 0             ; 0            ; 0              ; 0          ; 1          ;
; state.DLY_WO     ; 0                ; 0            ; 1            ; 0              ; 0            ; 0              ; 0             ; 0            ; 0              ; 0          ; 1          ;
; state.ACK_WO     ; 0                ; 1            ; 0            ; 0              ; 0            ; 0              ; 0             ; 0            ; 0              ; 0          ; 1          ;
+------------------+------------------+--------------+--------------+----------------+--------------+----------------+---------------+--------------+----------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size ;
+-----------------------+-----------------------+-----------------------+------------------------------+
; Name                  ; response_size.0101000 ; response_size.0000000 ; response_size.1111111        ;
+-----------------------+-----------------------+-----------------------+------------------------------+
; response_size.0000000 ; 0                     ; 0                     ; 0                            ;
; response_size.0101000 ; 1                     ; 1                     ; 0                            ;
; response_size.1111111 ; 0                     ; 1                     ; 1                            ;
+-----------------------+-----------------------+-----------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state ;
+---------------+-----------+---------------+-------------+------------------------------------+
; Name          ; state.000 ; state.EXECUTE ; state.SETUP ; state.IDLE                         ;
+---------------+-----------+---------------+-------------+------------------------------------+
; state.IDLE    ; 0         ; 0             ; 0           ; 0                                  ;
; state.000     ; 1         ; 0             ; 0           ; 1                                  ;
; state.SETUP   ; 0         ; 0             ; 1           ; 1                                  ;
; state.EXECUTE ; 0         ; 1             ; 0           ; 1                                  ;
+---------------+-----------+---------------+-------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+----------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00                 ;
+------------+------------+------------+------------+----------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                          ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                          ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                          ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                          ;
+------------+------------+------------+------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state      ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                   ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                   ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                   ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                                                              ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state                    ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; rd_module_state.011 ; rd_module_state.010 ; rd_module_state.001 ; rd_module_state.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; rd_module_state.000 ; 0                   ; 0                   ; 0                   ; 0                   ;
; rd_module_state.001 ; 0                   ; 0                   ; 1                   ; 1                   ;
; rd_module_state.010 ; 0                   ; 1                   ; 0                   ; 1                   ;
; rd_module_state.011 ; 1                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state                    ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; wr_module_state.011 ; wr_module_state.010 ; wr_module_state.001 ; wr_module_state.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; wr_module_state.000 ; 0                   ; 0                   ; 0                   ; 0                   ;
; wr_module_state.001 ; 0                   ; 0                   ; 1                   ; 1                   ;
; wr_module_state.010 ; 0                   ; 1                   ; 0                   ; 1                   ;
; wr_module_state.011 ; 1                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------------+
; Name            ; wr_fsm_state.00 ; wr_fsm_state.10 ; wr_fsm_state.01                                        ;
+-----------------+-----------------+-----------------+--------------------------------------------------------+
; wr_fsm_state.00 ; 0               ; 0               ; 0                                                      ;
; wr_fsm_state.01 ; 1               ; 0               ; 1                                                      ;
; wr_fsm_state.10 ; 1               ; 1               ; 0                                                      ;
+-----------------+-----------------+-----------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state ;
+-----------------+-----------------+-----------------+-----------------+--------------------------------------+
; Name            ; rd_fsm_state.11 ; rd_fsm_state.10 ; rd_fsm_state.01 ; rd_fsm_state.00                      ;
+-----------------+-----------------+-----------------+-----------------+--------------------------------------+
; rd_fsm_state.00 ; 0               ; 0               ; 0               ; 0                                    ;
; rd_fsm_state.01 ; 0               ; 0               ; 1               ; 1                                    ;
; rd_fsm_state.10 ; 0               ; 1               ; 0               ; 1                                    ;
; rd_fsm_state.11 ; 1               ; 0               ; 0               ; 1                                    ;
+-----------------+-----------------+-----------------+-----------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state                                                                                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state                                                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg                                  ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sel_reg.1111 ; sel_reg.1100 ; sel_reg.1000 ; sel_reg.0100 ; sel_reg.0011 ; sel_reg.0010 ; sel_reg.0001 ; sel_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sel_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sel_reg.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sel_reg.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sel_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sel_reg.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+
; Name      ; state.111 ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0                ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1                ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1                ;
; state.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1                ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1                ;
; state.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1                ;
; state.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                ;
; state.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                        ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                               ;
; state.01 ; 1        ; 0        ; 1                                                                               ;
; state.10 ; 1        ; 1        ; 0                                                                               ;
+----------+----------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                               ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ethmac:ethmac0|eth_wishbone:wishbone|RxBDOK                    ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerRead             ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|rx_wbside_fifo_sel        ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|rx_ethside_fifo_sel       ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory      ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|BlockReadTxDataFromMemory ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxEn_q                    ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxEn                      ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|RxEn                      ; no                                                               ; yes                                        ;
; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_q                    ; no                                                               ; yes                                        ;
+----------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[0..23]                ; Stuck at GND due to stuck port data_in                                                                                     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[0..23]                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|status_reg[2..15]                                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|error_int_status_reg[5..15]                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|Bd_Status_reg[5..7,13..15]                                                                ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[3,6,7]                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[2,5..7,14,15]                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[39]                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[0]                                            ; Stuck at GND due to stuck port clock_enable                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[1..7]                                         ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg0[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg1[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg2[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg3[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg4[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg5[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg6[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg7[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_du:or1200_du|dmr1[0..21,24]                                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[1]                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_err_cnt                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_err_cnt                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[1]                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[1]                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[0..3]                                                               ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_err_cnt                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; arbiter_bytebus:arbiter_bytebus0|watchdog_err                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|Bd_isr_reg[3,6,7]                                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[39]                                          ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxDataLatched[0..31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[2]                                                                ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wrfifo_wrreq                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_write_bufram                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..65]           ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerLSB_rst[0,1]                                                                ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerMSB[4..31]                                                                  ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[1..4]                                                         ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[0]                                                            ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr_reg[7]                                                        ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[0]                                                            ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|clear_reg                                                           ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr_reg[0..6]                                                     ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[5..7]                                                         ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[1..7]                                                         ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[0..3]                            ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|DlyCrcCnt[0..2]                              ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[0..3]                                      ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]       ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|full_o                     ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]         ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2]     ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]      ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]              ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|reg_dlab_bit                                          ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[0]                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[1..3]                                          ; Stuck at GND due to stuck port clock_enable                                                                                ;
; ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1|DlyCrcCnt[0..2]                                          ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[1]                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]            ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]         ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]          ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[1]                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0,1]                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]       ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]       ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2]     ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[60..65]          ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[60..65]          ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[1]                                                   ; Merged with sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[3]                                        ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[3]                                                   ; Merged with sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]                                        ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[8]                                                    ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[9]                                         ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[9]                                                    ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[10]                                        ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[10]                                                   ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[38]                                         ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|done_reg                                                              ; Merged with aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|state                                                      ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                                              ; Merged with aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|state                                                      ;
; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_int_busy                                           ; Merged with sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|we_ack                                      ;
; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_cyc_o                                                ; Merged with sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_we_o                                      ;
; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_stb_o                                                ; Merged with sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_we_o                                      ;
; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|m_wb_stb_o                                                ; Merged with sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|m_wb_cyc_o                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[7]                                                    ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|CRC_check_enable                                    ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[2]                                                 ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[4]                                      ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[3..13]                                          ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[14]                                  ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[0..2,4]                                               ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[6]                                         ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[3]                                                    ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[5]                                         ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[15]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[15]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[14]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[14]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[13]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[13]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[12]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[12]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[11]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[11]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[10]                                                                  ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[10]                                                              ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[9]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[9]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[8]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[8]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[7]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[7]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[6]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[6]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[5]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[5]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[4]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[4]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[3]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[3]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[2]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[2]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[1]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[1]                                                               ;
; ethmac:ethmac0|eth_wishbone:wishbone|LatchedTxLength[0]                                                                   ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxLength[0]                                                               ;
; rom:rom0|wb_dat_o[20]                                                                                                     ; Merged with rom:rom0|wb_dat_o[25]                                                                                          ;
; rom:rom0|wb_dat_o[7]                                                                                                      ; Merged with rom:rom0|wb_dat_o[10]                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[1]                                                                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][3]                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][2]                                                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][3]                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][1]                                                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][3]                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][0]                                                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[1][3]                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[4,8,12,15..31]                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[0]                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[2,3,5..7,9..11,13,14]                      ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[1]                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[1..3]                                      ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[0]                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_b                              ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                   ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[2..5,8..11]                                            ; Merged with or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                         ;
; sdc_controller:sdc_controller_0|error_int_status_reg[4]                                                                   ; Merged with sdc_controller:sdc_controller_0|error_int_status_reg[2]                                                        ;
; sdc_controller:sdc_controller_0|normal_int_status_reg[4..14]                                                              ; Merged with sdc_controller:sdc_controller_0|normal_int_status_reg[3]                                                       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[0]                                            ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                 ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[1]                                         ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[0]                              ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Response_Size[1,2,4,6]                               ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Response_Size[0]                          ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Response_Size[5]                                     ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Response_Size[3]                          ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cycler[1,2]                                    ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cycler[0]                           ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[38]                                          ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cycler[0]                           ;
; uart16550:uart16550_0|uart_wb:wb_interface|wb_stb_is                                                                      ; Merged with uart16550:uart16550_0|uart_wb:wb_interface|wb_cyc_is                                                           ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[17..31]                                      ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                               ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[1]                                     ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg_bit_eph_select                                ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                            ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_select                                                    ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                            ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxData[1..7]                                                                         ; Merged with ethmac:ethmac0|eth_wishbone:wishbone|TxData[0]                                                                 ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[1]                                         ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[1]                                         ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[1]                                   ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                        ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[1..7]                                           ; Merged with adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                   ;
; uart16550:uart16550_0|uart_regs:regs|msr[1..3]                                                                            ; Merged with uart16550:uart16550_0|uart_regs:regs|msr[0]                                                                    ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[1]                                         ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                              ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[9]                                                   ; Merged with sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]                                       ;
; uart16550:uart16550_0|uart_regs:regs|delayed_modem_signals[1..3]                                                          ; Merged with uart16550:uart16550_0|uart_regs:regs|delayed_modem_signals[0]                                                  ;
; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|m_wb_we_o                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[4]                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[14]                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[0]                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rfwb_op[3]                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|error_int_status_reg[2]                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|normal_int_status_reg[3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|cyc_cleared                                                                          ; Stuck at GND due to stuck port data_in                                                                                     ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxData[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|write_cnt[0]                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[0]                                                        ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|write_cnt[0]                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                                        ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[0]                                                                  ; Merged with or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                                                       ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[0]                                                                  ; Merged with or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[2]                                                       ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|write_cnt[1]                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[1]                                                        ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|write_cnt[1]                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                                                        ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_spr_block_writeback                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_spr_block_flush                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|srflop  ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|srflop ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_dirty_needs_writeback                ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|delay                                                     ; Merged with sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|wr_tx                                          ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.10                                       ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.WRITE                                    ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.00                                       ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.01                                       ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~8                                                ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~9                                                ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~11                                               ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~12                                               ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~13                                               ; Lost fanout                                                                                                                ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate~8                                                                      ; Lost fanout                                                                                                                ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate~9                                                                      ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state~5                                     ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~6                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~7                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~8                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state~5                                     ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~6                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~7                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~8                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state~5                                     ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~6                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~7                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~8                                        ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~6                                                           ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~9                                                           ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~10                                                               ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~11                                                               ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~12                                                               ; Lost fanout                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~13                                                               ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~4                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~5                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~6                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~4                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~5                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~6                                                            ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state~4                                        ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state~5                                        ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~4                                                         ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~5                                                         ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~6                                                         ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~7                                                         ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~4                                                                 ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~5                                                                 ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~6                                                                 ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~7                                                                 ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~12                                                ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~13                                                ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~14                                                ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~15                                                ; Lost fanout                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~6                                    ; Lost fanout                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~7                                    ; Lost fanout                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~8                                    ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.000000000                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|state.0000000000                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.000                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate.11                                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1000                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1000                                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size.1111111                                          ; Lost fanout                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size.0101000                                          ; Lost fanout                                                                                                                ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.000                                                          ; Merged with adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                               ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.101                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|state.000000                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.110                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.STOP_RECIVE_CMD                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate.01                                                                     ; Merged with uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                            ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff|srflop                               ; Merged with adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.01                            ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[0,1]                                                 ; Lost fanout                                                                                                                ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerMSB[4..31]                                                                  ; Lost fanout                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.111                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~120                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~60                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~0                      ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~180                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~300                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~360                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~240                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~420                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~122                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~62                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~2                      ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~182                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~302                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~362                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~242                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~422                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~121                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~61                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~1                      ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~181                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~301                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~361                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~241                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~421                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~123                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~63                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~3                      ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~183                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~303                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~363                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~243                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~423                    ; Stuck at VCC due to stuck port data_in                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size.0000000                                          ; Merged with sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[5]                                         ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..3]            ; Stuck at VCC due to stuck port data_in                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                                ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[3]                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[3]                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[3]                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[7]                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; Total Number of Removed Registers = 761                                                                                   ;                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read                                                    ; Stuck at GND                   ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[7],                                      ;
;                                                                                                                           ; due to stuck port data_in      ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[6],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[5],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[4],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[3],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[2],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[1],                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[4],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[3],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[2],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[1],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[0],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|clear_reg,                                                     ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[5],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[6],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|raddr[7],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[1],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[2],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[3],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[4],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[5],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[6],                                                      ;
;                                                                                                                           ;                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[7]                                                       ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                                      ; Stuck at GND                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wrfifo_wrreq,                                ;
;                                                                                                                           ; due to stuck port data_in      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_write_bufram,                             ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[0],                                   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[1],                                   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[2],                                   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[3],                                   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0], ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1], ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2], ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[0],           ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],           ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],      ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],      ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],      ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0], ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],   ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1], ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]  ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[3]                                                                  ; Stuck at VCC                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],         ;
;                                                                                                                           ; due to stuck port data_in      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],         ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],         ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],         ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36],        ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[37],        ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[38],        ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[39],        ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]         ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                                   ; Stuck at GND                   ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt,                                                            ;
;                                                                                                                           ; due to stuck port data_in      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0],                                   ;
;                                                                                                                           ;                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0],                             ;
;                                                                                                                           ;                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0],                                   ;
;                                                                                                                           ;                                ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                ;
; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[1]                                                 ; Stuck at GND                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],         ;
;                                                                                                                           ; due to stuck port data_in      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],         ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],         ;
;                                                                                                                           ;                                ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                                   ; Stuck at GND                   ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt,                                                            ;
;                                                                                                                           ; due to stuck port data_in      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[1],                               ;
;                                                                                                                           ;                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0]                                ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_err_cnt                                                                   ; Stuck at GND                   ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_dirty_needs_writeback,          ;
;                                                                                                                           ; due to stuck port data_in      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                         ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|srflop ; Stuck at GND                   ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[3],              ;
;                                                                                                                           ; due to stuck port data_in      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[7]                                                   ;
; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[1]                                                 ; Stuck at GND                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[2]                                                           ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[7]                                            ; Stuck at GND                   ; sdc_controller:sdc_controller_0|Bd_isr_reg[7]                                                                        ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[6]                                            ; Stuck at GND                   ; sdc_controller:sdc_controller_0|Bd_isr_reg[6]                                                                        ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[3]                                            ; Stuck at GND                   ; sdc_controller:sdc_controller_0|Bd_isr_reg[3]                                                                        ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[39]                                                    ; Stuck at GND                   ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[39]                                     ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|fallthrough_read_addr[0]                                            ; Stuck at GND                   ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|waddr[0]                                                       ;
;                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                      ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg0[0]                              ; Stuck at GND                   ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                         ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[1]                                                                  ; Stuck at VCC                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|full_o                ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                                   ; Stuck at GND                   ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                       ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; ethmac:ethmac0|eth_wishbone:wishbone|TxDataLatched[24]                                                                    ; Stuck at GND                   ; ethmac:ethmac0|eth_wishbone:wishbone|TxData[0]                                                                       ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[4]                                                 ; Stuck at GND                   ; sdc_controller:sdc_controller_0|error_int_status_reg[2]                                                              ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[14]                                             ; Stuck at GND                   ; sdc_controller:sdc_controller_0|normal_int_status_reg[3]                                                             ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size~8                                                ; Lost Fanouts                   ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size.1111111                                     ;
; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[3]                           ; Stuck at GND                   ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[3]               ;
;                                                                                                                           ; due to stuck port data_in      ;                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28821 ;
; Number of registers using Synchronous Clear  ; 872   ;
; Number of registers using Synchronous Load   ; 838   ;
; Number of registers using Asynchronous Clear ; 10647 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11230 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                ;
+-----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------+---------+
; ethmac:ethmac0|eth_miim:miim1|eth_clockgen:clkgen|Counter[0]                      ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[0]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[3]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[4]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[6]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[1]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[2]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp       ; 4       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o             ; 7       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]             ; 3       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]            ; 3       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o ; 5       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]   ; 3       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]  ; 3       ;
; clkgen:clkgen0|sdram_rst_shr[15]                                                  ; 182     ;
; clkgen:clkgen0|wb_rst_shr[15]                                                     ; 3051    ;
; uart16550:uart16550_0|uart_wb:wb_interface|wre                                    ; 2       ;
; ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[31]                       ; 2       ;
; ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[30]                       ; 2       ;
; ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[29]                       ; 2       ;
; ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[28]                       ; 2       ;
; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[1]          ; 4       ;
; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[2]          ; 4       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                          ; 10      ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg[0]    ; 8       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.00                  ; 6       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                          ; 3       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                          ; 3       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                          ; 3       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[0]   ; 2       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[2]    ; 57      ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.00                  ; 7       ;
; Total number of inverted registers = 297*                                         ;         ;
+-----------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                        ; RAM Name                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[35] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[36] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[0]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[1]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[2]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[3]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[4]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[5]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[6]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[7]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[8]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[9]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[10]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[11]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[12]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[13]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[14]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[15]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[16]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[17]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[18]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[19]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[20]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[21]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[22]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[23]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[24]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[25]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[26]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[39]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[40]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[41]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[42]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[43]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[44]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[45]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[46]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[47]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[48]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[49]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[50]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[51]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[52]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[53]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[54]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[55]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[56]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[57]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[58]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[0]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[1]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[2]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[3]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[4]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[5]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[6]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[7]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[9]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[10]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[11]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[12]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[13]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[14]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[15]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[16]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[17]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[18]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[19]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[20]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[21]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[22]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[23]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[24]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[25]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[26]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[0]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[1]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[2]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[3]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[4]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[5]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[6]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[7]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[8]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[9]                                                                   ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[10]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[11]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[12]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[13]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[14]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[15]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[16]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[17]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[18]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[19]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[20]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[21]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[22]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[23]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[24]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[25]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[26]                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                  ; Megafunction                                                                                                              ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|addr_reg[0..12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ; RAM  ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|addr_reg[0..9]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ; RAM  ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|addr_reg[0..5]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|addr_reg[0..9]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|addr_a_reg[0..4]                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|addr_a_reg[0..4]                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|addr_reg[0..12]            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ; RAM  ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|w0[0..31]                                                        ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_rtl_0                                                    ; RAM  ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|w1[0..31]                                                        ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_rtl_0                                                    ; RAM  ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|w2[0..31]                                                        ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_rtl_0                                                    ; RAM  ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|w3[0..31]                                                        ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_rtl_0                                                    ; RAM  ;
; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|raddr[0..7]                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|mem_rtl_0                                                    ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[2]                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[26]                             ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[4]                              ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[23]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sig_trap                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[4]                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[2]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[0]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_sel[2]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[0]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[2]                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[8]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[11]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|iir[2]                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|TxBDAddress[3]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|RetryCnt[0]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0|cnt[1]                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1|cnt[3]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|TxPointerMSB[17]                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[2]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|BitCounter[4]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|block_cnt[0]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|block_cnt[7]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_macstatus:macstatus1|ShortFrame                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[13]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[15]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[0]            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|CrcHash[1]                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[6]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:tx_bd|dat_out_s[9]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_branch_op[0]                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[6]                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[30]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[1]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[0]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_rxethmac:rxethmac1|RxData_d[0]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|dcnt[1]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[3]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[18]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[5]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[30]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[7]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[12]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[21]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[1]                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[26]                                              ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[1]                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[0]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[1]                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[1]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|dcnt[0]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[0]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[20]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[4]                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|TxValidBytesLatched[0]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[2]                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[6]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_dslot                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed2_ex_dslot                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt|ttcr[27]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[6]                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[1]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|MTxD[2]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[5]                          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[14]                               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[34]                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|watchdog_timer[2]                                                                   ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |orpsoc_top|arbiter_ibus:arbiter_ibus0|watchdog_timer[10]                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[32]                                              ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[0]                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rf_addrw[2]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[0]                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[23]                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[1]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[6]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]                                                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[1]                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|TxEn                                                                      ;
; 32:1               ; 3 bits    ; 63 LEs        ; 3 LEs                ; 60 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                ;
; 32:1               ; 34 bits   ; 714 LEs       ; 68 LEs               ; 646 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_b[28]             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[25]             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|except_type[1]                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[3]                                   ;
; 64:1               ; 8 bits    ; 336 LEs       ; 96 LEs               ; 240 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[5]                  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[1]                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cnt[0]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|shift_out[5]                                 ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|transf_cnt[8]                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[4]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Cmd_Cnt[5]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[2]                                         ;
; 65:1               ; 3 bits    ; 129 LEs       ; 6 LEs                ; 123 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][1]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                      ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                      ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_o[6]                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|crc_in[1]                            ;
; 19:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|last_din[0]                          ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 32 LEs               ; 2688 LEs               ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[30]                                ;
; 256:1              ; 2 bits    ; 340 LEs       ; 12 LEs               ; 328 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[14]                                ;
; 256:1              ; 5 bits    ; 850 LEs       ; 35 LEs               ; 815 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[10]                                ;
; 256:1              ; 2 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[7]                                 ;
; 256:1              ; 2 bits    ; 340 LEs       ; 22 LEs               ; 318 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[1]                                 ;
; 256:1              ; 62 bits   ; 10540 LEs     ; 372 LEs              ; 10168 LEs              ; Yes        ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|wb_dat_o[31]                                               ;
; 256:1              ; 2 bits    ; 340 LEs       ; 12 LEs               ; 328 LEs                ; Yes        ; |orpsoc_top|aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|wb_dat_o[0]                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                              ;
; 66:1               ; 3 bits    ; 132 LEs       ; 45 LEs               ; 87 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[3]                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[8]                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]                                       ;
; 257:1              ; 2 bits    ; 342 LEs       ; 8 LEs                ; 334 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[27]                                                                           ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 40 LEs               ; 1670 LEs               ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[23]                                                                           ;
; 257:1              ; 3 bits    ; 513 LEs       ; 18 LEs               ; 495 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[19]                                                                           ;
; 257:1              ; 3 bits    ; 513 LEs       ; 30 LEs               ; 483 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[14]                                                                           ;
; 257:1              ; 4 bits    ; 684 LEs       ; 32 LEs               ; 652 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[10]                                                                           ;
; 257:1              ; 2 bits    ; 342 LEs       ; 32 LEs               ; 310 LEs                ; Yes        ; |orpsoc_top|ethmac:ethmac0|temp_wb_dat_o_reg[0]                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[3]                          ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]                      ;
; 9:1                ; 30 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[13]                              ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_o[1]                                                         ;
; 10:1               ; 19 bits   ; 114 LEs       ; 0 LEs                ; 114 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[21]                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[16]                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[3]                       ;
; 11:1               ; 10 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|crc_c[4]                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]                                                       ;
; 9:1                ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ;
; 15:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[28]                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|st_dat_t[0]                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                    ;
; 21:1               ; 30 bits   ; 420 LEs       ; 120 LEs              ; 300 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[31]                              ;
; 21:1               ; 6 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                        ;
; 21:1               ; 6 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[26]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[26]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|crc_status[2]                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[7]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|gpio:gpio0|gpio_o[6]                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|gpio:gpio0|gpio_dir[0]                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[26]                                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|DAT_dat_o[3]                         ;
; 15:1               ; 16 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbs0_dat_i[2]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|m_wb_adr_o[26]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|Mux51                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_tag_o[3]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|Data_Crc[0]                                                              ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux1          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_b[0]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_bufram_we[0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|y[9]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|x[13]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_bufram_addr[0]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_tag_o[1]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|rf_addra[0]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr[2]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|icqmem_dat_o[31]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|data_send_index                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|if_insn[31]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[1]                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[14]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux6          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0|wbs0_dat_i[2]                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr[0]                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|Mux2                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem|Selector3     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|Selector31                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux62                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_o[15]                                           ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|Mux14                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|Selector0                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[28]                                                                      ;
; 34:1               ; 7 bits    ; 154 LEs       ; 42 LEs               ; 112 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux21                                     ;
; 34:1               ; 2 bits    ; 44 LEs        ; 10 LEs               ; 34 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux23                                     ;
; 34:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux25                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 16 LEs               ; 672 LEs                ; No         ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0|wbm_dat_byte_i[5]                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[23]                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[9]                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[7]                                                                       ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|word_select_counter                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux1                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|Selector0                       ;
; 36:1               ; 10 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux0                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux8                                      ;
; 37:1               ; 6 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux16                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state                               ;
; 13:1               ; 22 bits   ; 176 LEs       ; 88 LEs               ; 88 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux11                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux20                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector4                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector10                      ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                       ;
; 72:1               ; 2 bits    ; 96 LEs        ; 26 LEs               ; 70 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux24                                   ;
; 76:1               ; 7 bits    ; 350 LEs       ; 98 LEs               ; 252 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux14                                   ;
; 77:1               ; 4 bits    ; 204 LEs       ; 60 LEs               ; 144 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux7                                    ;
; 78:1               ; 2 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux3                                    ;
; 77:1               ; 8 bits    ; 408 LEs       ; 112 LEs              ; 296 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux21                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for ethmac:ethmac0|eth_wishbone:wishbone              ;
+-------------------------+-------------+------+---------------------------+
; Assignment              ; Value       ; From ; To                        ;
+-------------------------+-------------+------+---------------------------+
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; RxEn                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; TxEn                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; RxEn_q                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; TxEn_q                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ReadTxDataFromMemory      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; BlockReadTxDataFromMemory ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; RxBDOK                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; RxPointerRead             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; rx_ethside_fifo_sel       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; rx_wbside_fifo_sel        ;
+-------------------------+-------------+------+---------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_j9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top            ;
+----------------------------------+----------------------------------+-----------------+
; Parameter Name                   ; Value                            ; Type            ;
+----------------------------------+----------------------------------+-----------------+
; spi0_ss_width                    ; 1                                ; Signed Integer  ;
; spi0_wb_adr                      ; 10110000                         ; Unsigned Binary ;
; wbs_d_spi0_data_width            ; 8                                ; Signed Integer  ;
; spi0_wb_adr_width                ; 3                                ; Signed Integer  ;
; spi1_ss_width                    ; 1                                ; Signed Integer  ;
; spi1_wb_adr                      ; 10110001                         ; Unsigned Binary ;
; spi1_wb_adr_width                ; 3                                ; Signed Integer  ;
; wbs_d_spi1_data_width            ; 8                                ; Signed Integer  ;
; spi2_ss_width                    ; 1                                ; Signed Integer  ;
; spi2_wb_adr                      ; 10110010                         ; Unsigned Binary ;
; spi2_wb_adr_width                ; 3                                ; Signed Integer  ;
; wbs_d_spi2_data_width            ; 8                                ; Signed Integer  ;
; HV0_SADR                         ; 01000100                         ; Unsigned Binary ;
; HV1_SADR                         ; 01000101                         ; Unsigned Binary ;
; HV2_SADR                         ; 01000110                         ; Unsigned Binary ;
; HV3_SADR                         ; 01000111                         ; Unsigned Binary ;
; i2c_0_wb_adr                     ; 10100000                         ; Unsigned Binary ;
; i2c_0_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c0_data_width            ; 8                                ; Signed Integer  ;
; i2c_1_wb_adr                     ; 10100001                         ; Unsigned Binary ;
; i2c_1_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c1_data_width            ; 8                                ; Signed Integer  ;
; i2c_2_wb_adr                     ; 10100010                         ; Unsigned Binary ;
; i2c_2_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c2_data_width            ; 8                                ; Signed Integer  ;
; i2c_3_wb_adr                     ; 10100011                         ; Unsigned Binary ;
; i2c_3_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c3_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_gpio0_data_width           ; 8                                ; Signed Integer  ;
; gpio0_wb_adr_width               ; 3                                ; Signed Integer  ;
; gpio0_io_width                   ; 8                                ; Signed Integer  ;
; gpio0_wb_adr                     ; 10010001                         ; Unsigned Binary ;
; gpio0_dir_reset_val              ; 0                                ; Signed Integer  ;
; gpio0_o_reset_val                ; 0                                ; Signed Integer  ;
; wbs_d_uart0_data_width           ; 8                                ; Signed Integer  ;
; uart0_wb_adr                     ; 10010000                         ; Unsigned Binary ;
; uart0_data_width                 ; 8                                ; Signed Integer  ;
; uart0_addr_width                 ; 3                                ; Signed Integer  ;
; wbs_d_usb0_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_usb0_adr_width             ; 8                                ; Signed Integer  ;
; usb0_wb_adr                      ; 10011100                         ; Unsigned Binary ;
; wbs_d_usb1_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_usb1_adr_width             ; 8                                ; Signed Integer  ;
; usb1_wb_adr                      ; 10011101                         ; Unsigned Binary ;
; flashrom_wb_data_width           ; 8                                ; Signed Integer  ;
; flashrom_wb_adr_width            ; 7                                ; Signed Integer  ;
; flashrom_wb_adr                  ; 11001111                         ; Unsigned Binary ;
; wbs_i_rom0_data_width            ; 32                               ; Signed Integer  ;
; wbs_i_rom0_addr_width            ; 6                                ; Signed Integer  ;
; rom0_wb_adr                      ; 1111                             ; Unsigned Binary ;
; wbs_i_mc0_data_width             ; 32                               ; Signed Integer  ;
; wbs_d_mc0_data_width             ; 32                               ; Signed Integer  ;
; eth0_wb_adr                      ; 10010010                         ; Unsigned Binary ;
; wbs_d_eth0_data_width            ; 32                               ; Signed Integer  ;
; wbs_d_eth0_addr_width            ; 12                               ; Signed Integer  ;
; wbm_eth0_data_width              ; 32                               ; Signed Integer  ;
; wbm_eth0_addr_width              ; 32                               ; Signed Integer  ;
; sdc_wb_adr                       ; 10011110                         ; Unsigned Binary ;
; wbs_d_sdc_data_width             ; 32                               ; Signed Integer  ;
; wbm_sdc_data_width               ; 32                               ; Signed Integer  ;
; wbm_sdc_addr_width               ; 32                               ; Signed Integer  ;
; vga0_wb_adr                      ; 10010111                         ; Unsigned Binary ;
; wbs_d_vga0_data_width            ; 32                               ; Signed Integer  ;
; wbs_d_vga0_addr_width            ; 12                               ; Signed Integer  ;
; wbm_vga0_data_width              ; 32                               ; Signed Integer  ;
; wbm_vga0_addr_width              ; 32                               ; Signed Integer  ;
; aes_enc_wb_adr                   ; 10011010                         ; Unsigned Binary ;
; aes_dec_wb_adr                   ; 10011011                         ; Unsigned Binary ;
; wbs_d_aes_data_width             ; 32                               ; Signed Integer  ;
; wbm_aes_data_width               ; 32                               ; Signed Integer  ;
; wbm_aes_addr_width               ; 32                               ; Signed Integer  ;
; internal_sram_mem_span           ; 00000000100000000000000000000000 ; Unsigned Binary ;
; internal_sram_adr_width_for_span ; 23                               ; Signed Integer  ;
; wb_dw                            ; 32                               ; Signed Integer  ;
; wb_aw                            ; 32                               ; Signed Integer  ;
; ibus_arb_addr_match_width        ; 4                                ; Signed Integer  ;
; ibus_arb_slave0_adr              ; 1111                             ; Unsigned Binary ;
; ibus_arb_slave1_adr              ; 0000                             ; Unsigned Binary ;
; dbus_arb_wb_addr_match_width     ; 8                                ; Signed Integer  ;
; dbus_arb_wb_num_slaves           ; 6                                ; Signed Integer  ;
; dbus_arb_slave0_adr              ; 0000                             ; Unsigned Binary ;
; dbus_arb_slave1_adr              ; 10010010                         ; Unsigned Binary ;
; dbus_arb_slave2_adr              ; 10011110                         ; Unsigned Binary ;
; dbus_arb_slave3_adr              ; 10011010                         ; Unsigned Binary ;
; dbus_arb_slave4_adr              ; 10011011                         ; Unsigned Binary ;
; bbus_arb_wb_addr_match_width     ; 8                                ; Signed Integer  ;
; bbus_arb_wb_num_slaves           ; 12                               ; Signed Integer  ;
; bbus_arb_slave0_adr              ; 10010000                         ; Unsigned Binary ;
; bbus_arb_slave1_adr              ; 10010001                         ; Unsigned Binary ;
; bbus_arb_slave2_adr              ; 10011100                         ; Unsigned Binary ;
; bbus_arb_slave3_adr              ; 10100000                         ; Unsigned Binary ;
; bbus_arb_slave4_adr              ; 10100001                         ; Unsigned Binary ;
; bbus_arb_slave5_adr              ; 10100010                         ; Unsigned Binary ;
; bbus_arb_slave6_adr              ; 10100011                         ; Unsigned Binary ;
; bbus_arb_slave7_adr              ; 10110000                         ; Unsigned Binary ;
; bbus_arb_slave8_adr              ; 10110001                         ; Unsigned Binary ;
; bbus_arb_slave9_adr              ; 10110010                         ; Unsigned Binary ;
; bbus_arb_slave10_adr             ; 11001111                         ; Unsigned Binary ;
; bbus_arb_slave11_adr             ; 10011101                         ; Unsigned Binary ;
; bbus_arb_slave12_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave13_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave14_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave15_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave16_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave17_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave18_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave19_adr             ; 0                                ; Signed Integer  ;
+----------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------+
; Parameter Name                ; Value                 ; Type                                 ;
+-------------------------------+-----------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                              ;
; PLL_TYPE                      ; AUTO                  ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK1                  ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                              ;
; LOCK_HIGH                     ; 1                     ; Untyped                              ;
; LOCK_LOW                      ; 1                     ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                              ;
; SKIP_VCO                      ; OFF                   ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                              ;
; BANDWIDTH                     ; 0                     ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                              ;
; DOWN_SPREAD                   ; 0                     ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                              ;
; DPA_DIVIDER                   ; 0                     ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; VCO_MIN                       ; 0                     ; Untyped                              ;
; VCO_MAX                       ; 0                     ; Untyped                              ;
; VCO_CENTER                    ; 0                     ; Untyped                              ;
; PFD_MIN                       ; 0                     ; Untyped                              ;
; PFD_MAX                       ; 0                     ; Untyped                              ;
; M_INITIAL                     ; 0                     ; Untyped                              ;
; M                             ; 0                     ; Untyped                              ;
; N                             ; 1                     ; Untyped                              ;
; M2                            ; 1                     ; Untyped                              ;
; N2                            ; 1                     ; Untyped                              ;
; SS                            ; 1                     ; Untyped                              ;
; C0_HIGH                       ; 0                     ; Untyped                              ;
; C1_HIGH                       ; 0                     ; Untyped                              ;
; C2_HIGH                       ; 0                     ; Untyped                              ;
; C3_HIGH                       ; 0                     ; Untyped                              ;
; C4_HIGH                       ; 0                     ; Untyped                              ;
; C5_HIGH                       ; 0                     ; Untyped                              ;
; C6_HIGH                       ; 0                     ; Untyped                              ;
; C7_HIGH                       ; 0                     ; Untyped                              ;
; C8_HIGH                       ; 0                     ; Untyped                              ;
; C9_HIGH                       ; 0                     ; Untyped                              ;
; C0_LOW                        ; 0                     ; Untyped                              ;
; C1_LOW                        ; 0                     ; Untyped                              ;
; C2_LOW                        ; 0                     ; Untyped                              ;
; C3_LOW                        ; 0                     ; Untyped                              ;
; C4_LOW                        ; 0                     ; Untyped                              ;
; C5_LOW                        ; 0                     ; Untyped                              ;
; C6_LOW                        ; 0                     ; Untyped                              ;
; C7_LOW                        ; 0                     ; Untyped                              ;
; C8_LOW                        ; 0                     ; Untyped                              ;
; C9_LOW                        ; 0                     ; Untyped                              ;
; C0_INITIAL                    ; 0                     ; Untyped                              ;
; C1_INITIAL                    ; 0                     ; Untyped                              ;
; C2_INITIAL                    ; 0                     ; Untyped                              ;
; C3_INITIAL                    ; 0                     ; Untyped                              ;
; C4_INITIAL                    ; 0                     ; Untyped                              ;
; C5_INITIAL                    ; 0                     ; Untyped                              ;
; C6_INITIAL                    ; 0                     ; Untyped                              ;
; C7_INITIAL                    ; 0                     ; Untyped                              ;
; C8_INITIAL                    ; 0                     ; Untyped                              ;
; C9_INITIAL                    ; 0                     ; Untyped                              ;
; C0_MODE                       ; BYPASS                ; Untyped                              ;
; C1_MODE                       ; BYPASS                ; Untyped                              ;
; C2_MODE                       ; BYPASS                ; Untyped                              ;
; C3_MODE                       ; BYPASS                ; Untyped                              ;
; C4_MODE                       ; BYPASS                ; Untyped                              ;
; C5_MODE                       ; BYPASS                ; Untyped                              ;
; C6_MODE                       ; BYPASS                ; Untyped                              ;
; C7_MODE                       ; BYPASS                ; Untyped                              ;
; C8_MODE                       ; BYPASS                ; Untyped                              ;
; C9_MODE                       ; BYPASS                ; Untyped                              ;
; C0_PH                         ; 0                     ; Untyped                              ;
; C1_PH                         ; 0                     ; Untyped                              ;
; C2_PH                         ; 0                     ; Untyped                              ;
; C3_PH                         ; 0                     ; Untyped                              ;
; C4_PH                         ; 0                     ; Untyped                              ;
; C5_PH                         ; 0                     ; Untyped                              ;
; C6_PH                         ; 0                     ; Untyped                              ;
; C7_PH                         ; 0                     ; Untyped                              ;
; C8_PH                         ; 0                     ; Untyped                              ;
; C9_PH                         ; 0                     ; Untyped                              ;
; L0_HIGH                       ; 1                     ; Untyped                              ;
; L1_HIGH                       ; 1                     ; Untyped                              ;
; G0_HIGH                       ; 1                     ; Untyped                              ;
; G1_HIGH                       ; 1                     ; Untyped                              ;
; G2_HIGH                       ; 1                     ; Untyped                              ;
; G3_HIGH                       ; 1                     ; Untyped                              ;
; E0_HIGH                       ; 1                     ; Untyped                              ;
; E1_HIGH                       ; 1                     ; Untyped                              ;
; E2_HIGH                       ; 1                     ; Untyped                              ;
; E3_HIGH                       ; 1                     ; Untyped                              ;
; L0_LOW                        ; 1                     ; Untyped                              ;
; L1_LOW                        ; 1                     ; Untyped                              ;
; G0_LOW                        ; 1                     ; Untyped                              ;
; G1_LOW                        ; 1                     ; Untyped                              ;
; G2_LOW                        ; 1                     ; Untyped                              ;
; G3_LOW                        ; 1                     ; Untyped                              ;
; E0_LOW                        ; 1                     ; Untyped                              ;
; E1_LOW                        ; 1                     ; Untyped                              ;
; E2_LOW                        ; 1                     ; Untyped                              ;
; E3_LOW                        ; 1                     ; Untyped                              ;
; L0_INITIAL                    ; 1                     ; Untyped                              ;
; L1_INITIAL                    ; 1                     ; Untyped                              ;
; G0_INITIAL                    ; 1                     ; Untyped                              ;
; G1_INITIAL                    ; 1                     ; Untyped                              ;
; G2_INITIAL                    ; 1                     ; Untyped                              ;
; G3_INITIAL                    ; 1                     ; Untyped                              ;
; E0_INITIAL                    ; 1                     ; Untyped                              ;
; E1_INITIAL                    ; 1                     ; Untyped                              ;
; E2_INITIAL                    ; 1                     ; Untyped                              ;
; E3_INITIAL                    ; 1                     ; Untyped                              ;
; L0_MODE                       ; BYPASS                ; Untyped                              ;
; L1_MODE                       ; BYPASS                ; Untyped                              ;
; G0_MODE                       ; BYPASS                ; Untyped                              ;
; G1_MODE                       ; BYPASS                ; Untyped                              ;
; G2_MODE                       ; BYPASS                ; Untyped                              ;
; G3_MODE                       ; BYPASS                ; Untyped                              ;
; E0_MODE                       ; BYPASS                ; Untyped                              ;
; E1_MODE                       ; BYPASS                ; Untyped                              ;
; E2_MODE                       ; BYPASS                ; Untyped                              ;
; E3_MODE                       ; BYPASS                ; Untyped                              ;
; L0_PH                         ; 0                     ; Untyped                              ;
; L1_PH                         ; 0                     ; Untyped                              ;
; G0_PH                         ; 0                     ; Untyped                              ;
; G1_PH                         ; 0                     ; Untyped                              ;
; G2_PH                         ; 0                     ; Untyped                              ;
; G3_PH                         ; 0                     ; Untyped                              ;
; E0_PH                         ; 0                     ; Untyped                              ;
; E1_PH                         ; 0                     ; Untyped                              ;
; E2_PH                         ; 0                     ; Untyped                              ;
; E3_PH                         ; 0                     ; Untyped                              ;
; M_PH                          ; 0                     ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; CLK0_COUNTER                  ; G0                    ; Untyped                              ;
; CLK1_COUNTER                  ; G0                    ; Untyped                              ;
; CLK2_COUNTER                  ; G0                    ; Untyped                              ;
; CLK3_COUNTER                  ; G0                    ; Untyped                              ;
; CLK4_COUNTER                  ; G0                    ; Untyped                              ;
; CLK5_COUNTER                  ; G0                    ; Untyped                              ;
; CLK6_COUNTER                  ; E0                    ; Untyped                              ;
; CLK7_COUNTER                  ; E1                    ; Untyped                              ;
; CLK8_COUNTER                  ; E2                    ; Untyped                              ;
; CLK9_COUNTER                  ; E3                    ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; M_TIME_DELAY                  ; 0                     ; Untyped                              ;
; N_TIME_DELAY                  ; 0                     ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                              ;
; VCO_POST_SCALE                ; 0                     ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_ibus:arbiter_ibus0 ;
+---------------------+-------+-------------------------------------------+
; Parameter Name      ; Value ; Type                                      ;
+---------------------+-------+-------------------------------------------+
; wb_dat_width        ; 32    ; Signed Integer                            ;
; wb_adr_width        ; 32    ; Signed Integer                            ;
; wb_addr_match_width ; 4     ; Signed Integer                            ;
; slave0_adr          ; 1111  ; Unsigned Binary                           ;
; slave1_adr          ; 0000  ; Unsigned Binary                           ;
+---------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_dbus:arbiter_dbus0 ;
+---------------------+----------+----------------------------------------+
; Parameter Name      ; Value    ; Type                                   ;
+---------------------+----------+----------------------------------------+
; wb_dat_width        ; 32       ; Signed Integer                         ;
; wb_adr_width        ; 32       ; Signed Integer                         ;
; wb_addr_match_width ; 8        ; Signed Integer                         ;
; wb_num_slaves       ; 6        ; Signed Integer                         ;
; slave0_adr          ; 0000     ; Unsigned Binary                        ;
; slave1_adr          ; 10010010 ; Unsigned Binary                        ;
; slave2_adr          ; 10011110 ; Unsigned Binary                        ;
; slave3_adr          ; 10011010 ; Unsigned Binary                        ;
; slave4_adr          ; 10011011 ; Unsigned Binary                        ;
; slave5_adr          ; 0        ; Signed Integer                         ;
; slave6_adr          ; 0        ; Signed Integer                         ;
; slave7_adr          ; 0        ; Signed Integer                         ;
; slave8_adr          ; 0        ; Signed Integer                         ;
; slave9_adr          ; 0        ; Signed Integer                         ;
; slave10_adr         ; 0        ; Signed Integer                         ;
; slave11_adr         ; 0        ; Signed Integer                         ;
; slave12_adr         ; 0        ; Signed Integer                         ;
+---------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_bytebus:arbiter_bytebus0 ;
+---------------------+----------+----------------------------------------------+
; Parameter Name      ; Value    ; Type                                         ;
+---------------------+----------+----------------------------------------------+
; wb_dat_width        ; 32       ; Signed Integer                               ;
; wbs_dat_width       ; 8        ; Signed Integer                               ;
; wb_adr_width        ; 32       ; Signed Integer                               ;
; wb_addr_match_width ; 8        ; Signed Integer                               ;
; wb_num_slaves       ; 12       ; Signed Integer                               ;
; slave0_adr          ; 10010000 ; Unsigned Binary                              ;
; slave1_adr          ; 10010001 ; Unsigned Binary                              ;
; slave2_adr          ; 10011100 ; Unsigned Binary                              ;
; slave3_adr          ; 10100000 ; Unsigned Binary                              ;
; slave4_adr          ; 10100001 ; Unsigned Binary                              ;
; slave5_adr          ; 10100010 ; Unsigned Binary                              ;
; slave6_adr          ; 10100011 ; Unsigned Binary                              ;
; slave7_adr          ; 10110000 ; Unsigned Binary                              ;
; slave8_adr          ; 10110001 ; Unsigned Binary                              ;
; slave9_adr          ; 10110010 ; Unsigned Binary                              ;
; slave10_adr         ; 11001111 ; Unsigned Binary                              ;
; slave11_adr         ; 10011101 ; Unsigned Binary                              ;
; slave12_adr         ; 00000000 ; Unsigned Binary                              ;
; slave13_adr         ; 00000000 ; Unsigned Binary                              ;
; slave14_adr         ; 00000000 ; Unsigned Binary                              ;
; slave15_adr         ; 00000000 ; Unsigned Binary                              ;
; slave16_adr         ; 00000000 ; Unsigned Binary                              ;
; slave17_adr         ; 00000000 ; Unsigned Binary                              ;
; slave18_adr         ; 00000000 ; Unsigned Binary                              ;
; slave19_adr         ; 00000000 ; Unsigned Binary                              ;
+---------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                      ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                    ;
; sld_instance_index      ; 0                ; Signed Integer                                                            ;
; sld_ir_width            ; 4                ; Signed Integer                                                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                            ;
; sld_sim_action          ;                  ; String                                                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                            ;
; lpm_type                ; sld_virtual_jtag ; String                                                                    ;
; lpm_hint                ; UNUSED           ; String                                                                    ;
+-------------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; dw             ; 32                               ; Signed Integer  ;
; aw             ; 32                               ; Signed Integer  ;
; ppic_ints      ; 20                               ; Signed Integer  ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
; bl             ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
; bl             ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; dw             ; 32                               ; Signed Integer                                  ;
; aw             ; 32                               ; Signed Integer                                  ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 14    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 22    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 13    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 13    ; Signed Integer                                                                                                          ;
; dw             ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 18    ; Signed Integer                                                                                     ;
; aw             ; 10    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 10    ; Signed Integer                                                                                                          ;
; dw             ; 18    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; dw             ; 32                               ; Signed Integer                        ;
; aw             ; 5                                ; Signed Integer                        ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                       ;
; aw             ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                         ;
; aw             ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
; aw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                   ;
; dw             ; 14    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 24    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
; aw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 13    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 13    ; Signed Integer                                                                                                               ;
; dw             ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 19    ; Signed Integer                                                                                     ;
; aw             ; 10    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 10    ; Signed Integer                                                                                                          ;
; dw             ; 19    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                          ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                  ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                  ;
; BURST_LENGTH   ; 8      ; Signed Integer                                  ;
; WB_PORTS       ; 3      ; Signed Integer                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                  ;
; ROW_WIDTH      ; 13     ; Signed Integer                                  ;
; COL_WIDTH      ; 10     ; Signed Integer                                  ;
; BA_WIDTH       ; 2      ; Signed Integer                                  ;
; tCAC           ; 2      ; Signed Integer                                  ;
; tRAC           ; 4      ; Signed Integer                                  ;
; tRP            ; 2      ; Signed Integer                                  ;
; tRC            ; 8      ; Signed Integer                                  ;
; tMRD           ; 2      ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                         ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                         ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                         ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                         ;
; COL_WIDTH      ; 10    ; Signed Integer                                                         ;
; BA_WIDTH       ; 2     ; Signed Integer                                                         ;
; tCAC           ; 2     ; Signed Integer                                                         ;
; tRAC           ; 4     ; Signed Integer                                                         ;
; tRP            ; 2     ; Signed Integer                                                         ;
; tRC            ; 8     ; Signed Integer                                                         ;
; tMRD           ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                          ;
; WB_PORTS       ; 3      ; Signed Integer                                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; addr_width     ; 6     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                             ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                             ;
; RESET_VALUE    ; 10100000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0 ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                                 ;
; RESET_VALUE    ; 0000000 ; Unsigned Binary                                                                ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0 ;
+----------------+---------+----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                       ;
+----------------+---------+----------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                             ;
; RESET_VALUE    ; 0010010 ; Unsigned Binary                                                            ;
+----------------+---------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0 ;
+----------------+---------+-----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                        ;
+----------------+---------+-----------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                              ;
; RESET_VALUE    ; 0001100 ; Unsigned Binary                                                             ;
+----------------+---------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR2_0 ;
+----------------+---------+-----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                        ;
+----------------+---------+-----------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                              ;
; RESET_VALUE    ; 0010010 ; Unsigned Binary                                                             ;
+----------------+---------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000110 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 01000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_3 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0 ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; WIDTH          ; 6      ; Signed Integer                                                                  ;
; RESET_VALUE    ; 111111 ; Unsigned Binary                                                                 ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                   ;
; RESET_VALUE    ; 1111  ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 01000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                    ;
; RESET_VALUE    ; 000   ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0 ;
+----------------+----------+-------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                          ;
+----------------+----------+-------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                ;
; RESET_VALUE    ; 01100100 ; Unsigned Binary                                                               ;
+----------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                    ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                    ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                    ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                     ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                     ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0 ;
+----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                            ;
+----------------+----------+---------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                  ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                 ;
+----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_1 ;
+----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                            ;
+----------------+----------+---------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                  ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                 ;
+----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA ;
+----------------+------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                  ;
+----------------+------------------+-----------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                        ;
; RESET_VALUE    ; 0000000000000000 ; Unsigned Binary                                                       ;
+----------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                 ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_0 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_1 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_2 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_3 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_0 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_1 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_2 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_3 ;
+----------------+----------+------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                         ;
+----------------+----------+------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                               ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                              ;
+----------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_0 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                              ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                             ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                              ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                             ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                 ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; we_width       ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
; DEPTH          ; 256   ; Signed Integer                                                            ;
; CNT_WIDTH      ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                             ;
; DEPTH          ; 256   ; Signed Integer                                                             ;
; CNT_WIDTH      ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                             ;
; DEPTH          ; 256   ; Signed Integer                                                             ;
; CNT_WIDTH      ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; uart_data_width ; 8     ; Signed Integer                           ;
; uart_addr_width ; 3     ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                                       ;
; s_send_start   ; 001   ; Unsigned Binary                                                                       ;
; s_send_byte    ; 010   ; Unsigned Binary                                                                       ;
; s_send_parity  ; 011   ; Unsigned Binary                                                                       ;
; s_send_stop    ; 100   ; Unsigned Binary                                                                       ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                           ;
; fifo_depth     ; 16    ; Signed Integer                                                                                           ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                           ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                         ;
; data_width     ; 8     ; Signed Integer                                                                                                         ;
; depth          ; 16    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                             ;
; width          ; 1     ; Signed Integer                                                                             ;
; init_value     ; 1     ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                                ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                                ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                                ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                                ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                                ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                                ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                                ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                                ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                                ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                                ;
; sr_push         ; 1010  ; Unsigned Binary                                                                ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                                     ;
; fifo_depth     ; 16    ; Signed Integer                                                                                     ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                     ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                   ;
; data_width     ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; SIZE           ; 3     ; Signed Integer                                                                 ;
; IDLE           ; 001   ; Unsigned Binary                                                                ;
; SETUP          ; 010   ; Unsigned Binary                                                                ;
; EXECUTE        ; 100   ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1 ;
+----------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                ;
+----------------+------------+-------------------------------------------------------------------------------------+
; SEND_SIZE      ; 48         ; Signed Integer                                                                      ;
; SIZE           ; 10         ; Signed Integer                                                                      ;
; CONTENT_SIZE   ; 40         ; Signed Integer                                                                      ;
; INIT           ; 0000000001 ; Unsigned Binary                                                                     ;
; IDLE           ; 0000000010 ; Unsigned Binary                                                                     ;
; WRITE_WR       ; 0000000100 ; Unsigned Binary                                                                     ;
; DLY_WR         ; 0000001000 ; Unsigned Binary                                                                     ;
; READ_WR        ; 0000010000 ; Unsigned Binary                                                                     ;
; DLY_READ       ; 0000100000 ; Unsigned Binary                                                                     ;
; ACK_WR         ; 0001000000 ; Unsigned Binary                                                                     ;
; WRITE_WO       ; 0010000000 ; Unsigned Binary                                                                     ;
; DLY_WO         ; 0100000000 ; Unsigned Binary                                                                     ;
; ACK_WO         ; 1000000000 ; Unsigned Binary                                                                     ;
; Read_Delay     ; 7          ; Signed Integer                                                                      ;
; EIGHT_PAD      ; 8          ; Signed Integer                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_master:data_master_1 ;
+-----------------+------------------+----------------------------------------------------------------------+
; Parameter Name  ; Value            ; Type                                                                 ;
+-----------------+------------------+----------------------------------------------------------------------+
; CMD24           ; 0001100000011010 ; Unsigned Binary                                                      ;
; CMD17           ; 0001000100011010 ; Unsigned Binary                                                      ;
; CMD12           ; 0000110000011010 ; Unsigned Binary                                                      ;
; ACMD13          ; 0000110100011010 ; Unsigned Binary                                                      ;
; ACMD51          ; 0011001100011010 ; Unsigned Binary                                                      ;
; SIZE            ; 9                ; Signed Integer                                                       ;
; IDLE            ; 000000001        ; Unsigned Binary                                                      ;
; GET_TX_BD       ; 000000010        ; Unsigned Binary                                                      ;
; GET_RX_BD       ; 000000100        ; Unsigned Binary                                                      ;
; SEND_CMD        ; 000001000        ; Unsigned Binary                                                      ;
; RECIVE_CMD      ; 000010000        ; Unsigned Binary                                                      ;
; DATA_TRANSFER   ; 000100000        ; Unsigned Binary                                                      ;
; STOP            ; 001000000        ; Unsigned Binary                                                      ;
; STOP_SEND       ; 010000000        ; Unsigned Binary                                                      ;
; STOP_RECIVE_CMD ; 100000000        ; Unsigned Binary                                                      ;
+-----------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1 ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; SIZE           ; 6      ; Signed Integer                                                                               ;
; IDLE           ; 000001 ; Unsigned Binary                                                                              ;
; WRITE_DAT      ; 000010 ; Unsigned Binary                                                                              ;
; WRITE_CRC      ; 000100 ; Unsigned Binary                                                                              ;
; WRITE_BUSY     ; 001000 ; Unsigned Binary                                                                              ;
; READ_WAIT      ; 010000 ; Unsigned Binary                                                                              ;
; READ_DAT       ; 100000 ; Unsigned Binary                                                                              ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0 ;
+----------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                                  ;
+----------------------+------------------+-----------------------------------------------------------------------+
; power_controll_reg   ; 00001111         ; Unsigned Binary                                                       ;
; block_size_reg       ; 512              ; Signed Integer                                                        ;
; controll_setting_reg ; 0000000000000010 ; Unsigned Binary                                                       ;
; capabilies_reg       ; 0000000000000000 ; Unsigned Binary                                                       ;
+----------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio:gpio0 ;
+--------------------+-------+----------------------------+
; Parameter Name     ; Value ; Type                       ;
+--------------------+-------+----------------------------+
; gpio_io_width      ; 8     ; Signed Integer             ;
; gpio_dir_reset_val ; 0     ; Signed Integer             ;
; gpio_o_reset_val   ; 0     ; Signed Integer             ;
; wb_dat_width       ; 8     ; Signed Integer             ;
; wb_adr_width       ; 3     ; Signed Integer             ;
+--------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; IDLE             ; 0     ; Unsigned Binary                                                       ;
; WAIT_FOR_CS_HIGH ; 1     ; Unsigned Binary                                                       ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; IDLE             ; 0     ; Unsigned Binary                                                       ;
; WAIT_FOR_CS_HIGH ; 1     ; Unsigned Binary                                                       ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 1552                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 1552                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 4679                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1552                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_50e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_r8e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_30e1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_r8e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_30e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_10e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nvd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nvd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_j9e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_odc1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 128                  ; Untyped                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 11                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 128                  ; Untyped                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 11                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_odc1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6j41      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_jfi1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_jfi1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                  ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 32            ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 32            ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 64            ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 64            ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                                               ;
; LATENCY                                        ; 0             ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_u9t      ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                               ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 22                                                                                                                                                           ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 24                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 18                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 18                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 18                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 18                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 22                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 22                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 128                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 11                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 128                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 11                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                     ;
; Entity Instance                           ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                     ;
; Entity Instance                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                 ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                     ;
; Entity Instance                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128" ;
+---------------+-------+----------+--------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                ;
+---------------+-------+----------+--------------------------------------------------------+
; key[113..112] ; Input ; Info     ; Stuck at VCC                                           ;
; key[102..101] ; Input ; Info     ; Stuck at VCC                                           ;
; key[98..95]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[88..87]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[81..78]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[75..74]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[72..69]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[67..64]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[49..48]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[38..37]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[34..31]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[24..23]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[17..14]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[11..10]   ; Input ; Info     ; Stuck at VCC                                           ;
; key[8..5]     ; Input ; Info     ; Stuck at VCC                                           ;
; key[3..0]     ; Input ; Info     ; Stuck at VCC                                           ;
; key[127..121] ; Input ; Info     ; Stuck at GND                                           ;
; key[119..118] ; Input ; Info     ; Stuck at GND                                           ;
; key[116..114] ; Input ; Info     ; Stuck at GND                                           ;
; key[109..107] ; Input ; Info     ; Stuck at GND                                           ;
; key[100..99]  ; Input ; Info     ; Stuck at GND                                           ;
; key[94..92]   ; Input ; Info     ; Stuck at GND                                           ;
; key[90..89]   ; Input ; Info     ; Stuck at GND                                           ;
; key[77..76]   ; Input ; Info     ; Stuck at GND                                           ;
; key[63..57]   ; Input ; Info     ; Stuck at GND                                           ;
; key[55..54]   ; Input ; Info     ; Stuck at GND                                           ;
; key[52..50]   ; Input ; Info     ; Stuck at GND                                           ;
; key[45..43]   ; Input ; Info     ; Stuck at GND                                           ;
; key[36..35]   ; Input ; Info     ; Stuck at GND                                           ;
; key[30..28]   ; Input ; Info     ; Stuck at GND                                           ;
; key[26..25]   ; Input ; Info     ; Stuck at GND                                           ;
; key[13..12]   ; Input ; Info     ; Stuck at GND                                           ;
; key[120]      ; Input ; Info     ; Stuck at VCC                                           ;
; key[117]      ; Input ; Info     ; Stuck at VCC                                           ;
; key[111]      ; Input ; Info     ; Stuck at GND                                           ;
; key[110]      ; Input ; Info     ; Stuck at VCC                                           ;
; key[106]      ; Input ; Info     ; Stuck at VCC                                           ;
; key[105]      ; Input ; Info     ; Stuck at GND                                           ;
; key[104]      ; Input ; Info     ; Stuck at VCC                                           ;
; key[103]      ; Input ; Info     ; Stuck at GND                                           ;
; key[91]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[86]       ; Input ; Info     ; Stuck at GND                                           ;
; key[85]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[84]       ; Input ; Info     ; Stuck at GND                                           ;
; key[83]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[82]       ; Input ; Info     ; Stuck at GND                                           ;
; key[73]       ; Input ; Info     ; Stuck at GND                                           ;
; key[68]       ; Input ; Info     ; Stuck at GND                                           ;
; key[56]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[53]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[47]       ; Input ; Info     ; Stuck at GND                                           ;
; key[46]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[42]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[41]       ; Input ; Info     ; Stuck at GND                                           ;
; key[40]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[39]       ; Input ; Info     ; Stuck at GND                                           ;
; key[27]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[22]       ; Input ; Info     ; Stuck at GND                                           ;
; key[21]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[20]       ; Input ; Info     ; Stuck at GND                                           ;
; key[19]       ; Input ; Info     ; Stuck at VCC                                           ;
; key[18]       ; Input ; Info     ; Stuck at GND                                           ;
; key[9]        ; Input ; Info     ; Stuck at GND                                           ;
; key[4]        ; Input ; Info     ; Stuck at GND                                           ;
+---------------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_dec_128:aes_dec_128_0"                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_adr_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wb_sel_i ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128" ;
+---------------+-------+----------+--------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                          ;
+---------------+-------+----------+--------------------------------------------------+
; key[113..112] ; Input ; Info     ; Stuck at VCC                                     ;
; key[102..101] ; Input ; Info     ; Stuck at VCC                                     ;
; key[98..95]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[88..87]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[81..78]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[75..74]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[72..69]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[67..64]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[49..48]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[38..37]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[34..31]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[24..23]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[17..14]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[11..10]   ; Input ; Info     ; Stuck at VCC                                     ;
; key[8..5]     ; Input ; Info     ; Stuck at VCC                                     ;
; key[3..0]     ; Input ; Info     ; Stuck at VCC                                     ;
; key[127..121] ; Input ; Info     ; Stuck at GND                                     ;
; key[119..118] ; Input ; Info     ; Stuck at GND                                     ;
; key[116..114] ; Input ; Info     ; Stuck at GND                                     ;
; key[109..107] ; Input ; Info     ; Stuck at GND                                     ;
; key[100..99]  ; Input ; Info     ; Stuck at GND                                     ;
; key[94..92]   ; Input ; Info     ; Stuck at GND                                     ;
; key[90..89]   ; Input ; Info     ; Stuck at GND                                     ;
; key[77..76]   ; Input ; Info     ; Stuck at GND                                     ;
; key[63..57]   ; Input ; Info     ; Stuck at GND                                     ;
; key[55..54]   ; Input ; Info     ; Stuck at GND                                     ;
; key[52..50]   ; Input ; Info     ; Stuck at GND                                     ;
; key[45..43]   ; Input ; Info     ; Stuck at GND                                     ;
; key[36..35]   ; Input ; Info     ; Stuck at GND                                     ;
; key[30..28]   ; Input ; Info     ; Stuck at GND                                     ;
; key[26..25]   ; Input ; Info     ; Stuck at GND                                     ;
; key[13..12]   ; Input ; Info     ; Stuck at GND                                     ;
; key[120]      ; Input ; Info     ; Stuck at VCC                                     ;
; key[117]      ; Input ; Info     ; Stuck at VCC                                     ;
; key[111]      ; Input ; Info     ; Stuck at GND                                     ;
; key[110]      ; Input ; Info     ; Stuck at VCC                                     ;
; key[106]      ; Input ; Info     ; Stuck at VCC                                     ;
; key[105]      ; Input ; Info     ; Stuck at GND                                     ;
; key[104]      ; Input ; Info     ; Stuck at VCC                                     ;
; key[103]      ; Input ; Info     ; Stuck at GND                                     ;
; key[91]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[86]       ; Input ; Info     ; Stuck at GND                                     ;
; key[85]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[84]       ; Input ; Info     ; Stuck at GND                                     ;
; key[83]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[82]       ; Input ; Info     ; Stuck at GND                                     ;
; key[73]       ; Input ; Info     ; Stuck at GND                                     ;
; key[68]       ; Input ; Info     ; Stuck at GND                                     ;
; key[56]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[53]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[47]       ; Input ; Info     ; Stuck at GND                                     ;
; key[46]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[42]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[41]       ; Input ; Info     ; Stuck at GND                                     ;
; key[40]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[39]       ; Input ; Info     ; Stuck at GND                                     ;
; key[27]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[22]       ; Input ; Info     ; Stuck at GND                                     ;
; key[21]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[20]       ; Input ; Info     ; Stuck at GND                                     ;
; key[19]       ; Input ; Info     ; Stuck at VCC                                     ;
; key[18]       ; Input ; Info     ; Stuck at GND                                     ;
; key[9]        ; Input ; Info     ; Stuck at GND                                     ;
; key[4]        ; Input ; Info     ; Stuck at GND                                     ;
+---------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aes_enc_128:aes_enc_128_0"                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_adr_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wb_sel_i ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; int_ack                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; software_reset_reg[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo" ;
+----------+--------+----------+---------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------+
; mem_empt ; Output ; Info     ; Explicitly unconnected                                                          ;
+----------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m_wb_cti_o ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "m_wb_cti_o[2..1]" have no fanouts ;
; m_wb_bte_o ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "m_wb_bte_o[1..1]" have no fanouts ;
; m_wb_bte_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_empt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m_wb_cti_o ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "m_wb_cti_o[2..1]" have no fanouts ;
; m_wb_bte_o ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "m_wb_bte_o[1..1]" have no fanouts ;
; m_wb_bte_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; STATUS_REG[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; wb_sel_i ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+---------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                                  ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_wb:wb_interface" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                           ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; rts_pad_o ; Output ; Info     ; Explicitly unconnected ;
; dtr_pad_o ; Output ; Info     ; Explicitly unconnected ;
; cts_pad_i ; Input  ; Info     ; Stuck at GND           ;
; dsr_pad_i ; Input  ; Info     ; Stuck at GND           ;
; ri_pad_i  ; Input  ; Info     ; Stuck at GND           ;
; dcd_pad_i ; Input  ; Info     ; Stuck at GND           ;
+-----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo1"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_crc:crcrx"                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Crc[25..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc"                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Crc[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CrcError   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ByteCnt[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_1" ;
+-----------+-------+----------+---------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                 ;
+-----------+-------+----------+---------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                            ;
+-----------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_0" ;
+-----------+-------+----------+---------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                 ;
+-----------+-------+----------+---------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                            ;
+-----------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_3" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_2" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_1" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH1_0" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_3" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_2" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_1" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:RXHASH0_0" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_1" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_1" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIICOMMAND0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_1" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_3" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR2_0" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0|eth_registers:ethreg1"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; r_Iam   ; Output ; Info     ; Explicitly unconnected                                                              ;
; r_NoPre ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethmac:ethmac0"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; m_wb_adr_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_sel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_we_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_cyc_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_stb_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_cti_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_bte_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_wb_err_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_a ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; do_b   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo" ;
+------------+--------+----------+---------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------+
; BYTES_FREE ; Output ; Info     ; Explicitly unconnected                                                          ;
+------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                            ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0"                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cpu0_rst_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; wb_rst_i     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_cab_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wb_jsp_adr_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_dat_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wb_jsp_dat_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_cyc_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_stb_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_sel_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_we_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_ack_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wb_jsp_cab_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_err_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wb_jsp_cti_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_jsp_bte_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; int_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm" ;
+--------------------+-------+----------+--------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                            ;
+--------------------+-------+----------+--------------------------------------------------------------------+
; dc_block_flush     ; Input ; Info     ; Stuck at GND                                                       ;
; dc_block_writeback ; Input ; Info     ; Stuck at GND                                                       ;
+--------------------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; id_mac_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; id_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; id_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_freeze        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_flushpipe     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_except_trig   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_hwbkpt_ls_r   ; Input  ; Info     ; Stuck at GND                                                                        ;
; du_lsu_store_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_lsu_load_dat  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_mvspr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_ex         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[31..11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[8..7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[5]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; icbiu_adr_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu" ;
+-----------------+-------+----------+-------------------------------------+
; Port            ; Type  ; Severity ; Details                             ;
+-----------------+-------+----------+-------------------------------------+
; biu_adr_i[1..0] ; Input ; Info     ; Stuck at GND                        ;
+-----------------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0"                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbg_ewt_i          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dbg_lss_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; dbg_is_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; dbg_wp_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; pm_clksd_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_dc_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_ic_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_dmmu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_immu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_tt_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_cpu_gate_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_wakeup_o        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_lvolt_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; clmode_i           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i         ; Input  ; Warning  ; Input port expression (31 bits) is wider than the input port (20 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pic_ints_i[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[13..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[3]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sig_tick           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; pm_cpustall_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; run_test_idle_o ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_bytebus:arbiter_bytebus0"                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs0_adr_i[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_adr_i[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs10_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_stb_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_ack_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_err_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_rty_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_dbus:arbiter_dbus0"                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm1_rty_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_adr_i[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_adr_i[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_cti_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_bte_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_rty_o         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_adr_i[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_sel_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cti_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_bte_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_err_o         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_rty_o         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_adr_i[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_sel_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cti_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_bte_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_adr_i[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_sel_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cti_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_bte_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_ibus:arbiter_ibus0"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs0_adr_i[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_adr_i[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1552                ; 1552             ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                       ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 4        ; 0x400   ; 12              ; 0x00B                   ; altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 1660                        ;
; cycloneiii_ff         ; 9758                        ;
;     CLR               ; 1294                        ;
;     CLR SCLR          ; 29                          ;
;     CLR SCLR SLD      ; 10                          ;
;     CLR SLD           ; 25                          ;
;     ENA               ; 3070                        ;
;     ENA CLR           ; 2357                        ;
;     ENA CLR SCLR      ; 107                         ;
;     ENA CLR SCLR SLD  ; 82                          ;
;     ENA CLR SLD       ; 347                         ;
;     ENA SCLR          ; 227                         ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 36                          ;
;     SCLR              ; 307                         ;
;     SCLR SLD          ; 38                          ;
;     SLD               ; 196                         ;
;     plain             ; 1609                        ;
; cycloneiii_io_obuf    ; 30                          ;
; cycloneiii_lcell_comb ; 22555                       ;
;     arith             ; 1373                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 971                         ;
;         3 data inputs ; 399                         ;
;     normal            ; 21182                       ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 131                         ;
;         2 data inputs ; 1297                        ;
;         3 data inputs ; 3007                        ;
;         4 data inputs ; 16738                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 542                         ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 7.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:19     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                   ; Details ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[0]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[0]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[100]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[100]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[100]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[100]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[101]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[101]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[101]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[101]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[102]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[102]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[102]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[102]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[103]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[103]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[103]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[103]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[104]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[104]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[104]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[104]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[105]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[105]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[105]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[105]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[106]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[106]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[106]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[106]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[107]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[107]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[107]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[107]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[108]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[108]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[108]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[108]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[109]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[109]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[109]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[109]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[10]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[10]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[110]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[110]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[110]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[110]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[111]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[111]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[111]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[111]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[112]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[112]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[112]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[112]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[113]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[113]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[113]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[113]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[114]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[114]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[114]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[114]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[115]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[115]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[115]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[115]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[116]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[116]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[116]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[116]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[117]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[117]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[117]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[117]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[118]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[118]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[118]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[118]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[119]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[119]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[119]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[119]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[11]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[11]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[120]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[120]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[120]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[120]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[121]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[121]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[121]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[121]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[122]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[122]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[122]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[122]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[123]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[123]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[123]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[123]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[124]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[124]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[124]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[124]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[125]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[125]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[125]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[125]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[126]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[126]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[126]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[126]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[127]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[127]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[127]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[127]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[12]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[12]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[13]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[13]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[14]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[14]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[15]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[15]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[16]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[16]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[17]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[17]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[18]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[18]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[19]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[19]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[1]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[1]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[20]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[20]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[21]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[21]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[22]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[22]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[23]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[23]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[24]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[24]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[25]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[25]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[26]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[26]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[27]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[27]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[28]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[28]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[29]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[29]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[2]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[2]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[30]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[30]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[31]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[31]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[32]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[32]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[33]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[33]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[34]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[34]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[35]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[35]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[36]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[36]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[37]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[37]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[38]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[38]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[39]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[39]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[3]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[3]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[40]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[40]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[40]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[40]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[41]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[41]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[41]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[41]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[42]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[42]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[42]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[42]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[43]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[43]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[43]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[43]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[44]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[44]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[44]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[44]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[45]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[45]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[45]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[45]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[46]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[46]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[46]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[46]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[47]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[47]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[47]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[47]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[48]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[48]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[48]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[48]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[49]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[49]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[49]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[49]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[4]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[4]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[50]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[50]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[50]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[50]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[51]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[51]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[51]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[51]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[52]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[52]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[52]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[52]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[53]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[53]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[53]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[53]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[54]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[54]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[54]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[54]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[55]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[55]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[55]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[55]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[56]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[56]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[56]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[56]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[57]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[57]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[57]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[57]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[58]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[58]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[58]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[58]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[59]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[59]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[59]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[59]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[5]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[5]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[60]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[60]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[60]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[60]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[61]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[61]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[61]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[61]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[62]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[62]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[62]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[62]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[63]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[63]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[63]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[63]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[64]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[64]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[64]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[64]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[65]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[65]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[65]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[65]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[66]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[66]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[66]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[66]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[67]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[67]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[67]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[67]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[68]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[68]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[68]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[68]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[69]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[69]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[69]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[69]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[6]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[6]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[70]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[70]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[70]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[70]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[71]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[71]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[71]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[71]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[72]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[72]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[72]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[72]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[73]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[73]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[73]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[73]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[74]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[74]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[74]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[74]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[75]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[75]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[75]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[75]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[76]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[76]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[76]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[76]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[77]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[77]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[77]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[77]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[78]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[78]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[78]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[78]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[79]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[79]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[79]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[79]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[7]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[7]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[80]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[80]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[80]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[80]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[81]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[81]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[81]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[81]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[82]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[82]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[82]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[82]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[83]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[83]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[83]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[83]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[84]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[84]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[84]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[84]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[85]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[85]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[85]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[85]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[86]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[86]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[86]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[86]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[87]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[87]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[87]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[87]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[88]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[88]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[88]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[88]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[89]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[89]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[89]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[89]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[90]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[90]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[90]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[90]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[91]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[91]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[91]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[91]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[92]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[92]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[92]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[92]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[93]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[93]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[93]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[93]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[94]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[94]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[94]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[94]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[95]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[95]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[95]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[95]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[96]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[96]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[96]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[96]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[97]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[97]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[97]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[97]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[98]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[98]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[98]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[98]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[99]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[99]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[99]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[99]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[9]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[9]                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[0]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[0]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[100]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[100]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[100]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[100]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[101]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[101]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[101]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[101]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[102]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[102]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[102]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[102]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[103]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[103]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[103]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[103]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[104]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[104]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[104]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[104]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[105]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[105]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[105]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[105]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[106]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[106]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[106]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[106]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[107]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[107]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[107]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[107]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[108]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[108]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[108]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[108]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[109]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[109]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[109]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[109]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[10]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[10]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[110]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[110]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[110]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[110]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[111]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[111]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[111]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[111]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[112]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[112]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[112]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[112]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[113]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[113]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[113]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[113]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[114]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[114]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[114]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[114]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[115]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[115]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[115]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[115]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[117]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[117]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[117]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[117]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[118]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[118]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[118]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[118]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[119]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[119]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[119]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[119]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[11]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[11]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[120]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[120]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[120]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[120]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[121]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[121]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[121]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[121]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[122]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[122]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[122]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[122]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[123]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[123]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[123]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[123]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[124]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[124]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[124]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[124]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[125]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[125]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[125]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[125]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[126]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[126]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[126]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[126]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[127]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[127]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[127]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[127]                                                                                                                             ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[12]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[12]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[13]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[13]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[14]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[14]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[15]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[15]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[16]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[16]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[17]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[17]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[18]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[18]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[19]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[19]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[1]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[1]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[20]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[20]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[21]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[21]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[22]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[22]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[23]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[23]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[24]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[24]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[25]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[25]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[26]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[26]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[27]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[27]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[28]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[28]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[29]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[29]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[2]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[2]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[32]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[32]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[32]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[32]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[33]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[33]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[33]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[33]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[34]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[34]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[34]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[34]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[35]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[35]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[35]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[35]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[36]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[36]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[36]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[36]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[37]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[37]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[37]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[37]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[38]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[38]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[38]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[38]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[39]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[39]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[39]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[39]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[3]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[3]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[41]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[41]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[41]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[41]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[42]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[42]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[42]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[42]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[43]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[43]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[43]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[43]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[44]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[44]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[44]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[44]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[45]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[45]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[45]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[45]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[46]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[46]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[46]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[46]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[47]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[47]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[47]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[47]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[48]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[48]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[48]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[48]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[49]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[49]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[49]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[49]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[4]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[4]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[50]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[50]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[50]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[50]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[51]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[51]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[51]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[51]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[52]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[52]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[52]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[52]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[53]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[53]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[53]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[53]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[55]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[55]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[55]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[55]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[56]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[56]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[56]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[56]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[57]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[57]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[57]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[57]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[58]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[58]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[58]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[58]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[59]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[59]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[59]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[59]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[5]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[5]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[60]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[60]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[60]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[60]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[61]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[61]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[61]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[61]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[62]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[62]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[62]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[62]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[63]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[63]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[63]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[63]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[64]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[64]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[64]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[64]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[65]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[65]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[65]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[65]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[66]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[66]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[66]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[66]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[67]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[67]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[67]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[67]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[68]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[68]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[68]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[68]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[69]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[69]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[69]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[69]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[6]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[6]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[70]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[70]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[70]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[70]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[71]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[71]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[71]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[71]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[72]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[72]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[72]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[72]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[73]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[73]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[73]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[73]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[74]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[74]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[74]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[74]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[75]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[75]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[75]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[75]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[76]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[76]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[76]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[76]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[77]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[77]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[77]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[77]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[78]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[78]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[78]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[78]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[79]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[79]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[79]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[79]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[7]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[7]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[80]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[80]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[80]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[80]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[81]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[81]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[81]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[81]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[82]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[82]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[82]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[82]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[83]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[83]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[83]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[83]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[84]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[84]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[84]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[84]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[85]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[85]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[85]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[85]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[86]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[86]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[86]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[86]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[87]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[87]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[87]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[87]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[88]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[88]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[88]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[88]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[89]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[89]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[89]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[89]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[8]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[8]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[90]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[90]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[90]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[90]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[91]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[91]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[91]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[91]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[92]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[92]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[92]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[92]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[93]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[93]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[93]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[93]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[94]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[94]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[94]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[94]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[95]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[95]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[95]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[95]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[96]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[96]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[96]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[96]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[97]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[97]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[97]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[97]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[98]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[98]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[98]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[98]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[99]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[99]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[99]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[99]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[9]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[9]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_done                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|done                                                                                                                                  ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_done                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|done                                                                                                                                  ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|done_reg                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|state                                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|done_reg                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|state                                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[0]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[0]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[100]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[100]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[100]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[100]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[101]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[101]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[101]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[101]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[102]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[102]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[102]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[102]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[103]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[103]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[103]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[103]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[104]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[104]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[104]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[104]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[105]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[105]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[105]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[105]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[106]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[106]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[106]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[106]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[107]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[107]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[107]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[107]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[108]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[108]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[108]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[108]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[109]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[109]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[109]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[109]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[10]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[10]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[110]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[110]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[110]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[110]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[111]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[111]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[111]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[111]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[112]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[112]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[112]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[112]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[113]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[113]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[113]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[113]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[114]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[114]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[114]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[114]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[115]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[115]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[115]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[115]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[116]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[116]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[116]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[116]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[117]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[117]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[117]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[117]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[118]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[118]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[118]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[118]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[119]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[119]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[119]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[119]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[11]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[11]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[120]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[120]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[120]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[120]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[121]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[121]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[121]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[121]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[122]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[122]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[122]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[122]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[123]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[123]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[123]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[123]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[124]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[124]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[124]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[124]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[125]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[125]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[125]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[125]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[126]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[126]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[126]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[126]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[127]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[127]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[127]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[127]                                                                                                                         ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[12]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[12]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[13]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[13]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[14]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[14]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[15]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[15]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[16]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[16]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[17]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[17]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[18]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[18]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[19]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[19]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[1]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[1]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[20]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[20]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[21]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[21]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[22]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[22]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[23]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[23]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[24]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[24]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[25]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[25]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[26]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[26]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[27]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[27]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[28]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[28]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[29]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[29]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[2]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[2]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[30]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[30]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[31]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[31]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[32]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[32]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[32]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[32]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[33]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[33]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[33]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[33]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[34]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[34]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[34]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[34]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[35]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[35]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[35]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[35]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[36]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[36]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[36]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[36]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[37]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[37]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[37]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[37]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[38]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[38]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[38]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[38]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[39]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[39]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[39]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[39]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[3]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[3]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[40]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[40]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[40]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[40]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[41]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[41]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[41]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[41]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[42]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[42]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[42]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[42]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[43]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[43]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[43]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[43]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[44]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[44]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[44]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[44]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[45]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[45]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[45]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[45]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[46]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[46]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[46]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[46]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[47]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[47]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[47]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[47]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[48]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[48]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[48]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[48]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[49]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[49]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[49]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[49]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[4]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[4]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[50]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[50]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[50]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[50]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[51]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[51]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[51]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[51]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[52]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[52]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[52]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[52]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[53]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[53]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[53]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[53]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[54]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[54]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[54]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[54]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[55]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[55]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[55]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[55]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[56]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[56]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[56]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[56]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[57]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[57]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[57]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[57]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[58]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[58]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[58]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[58]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[59]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[59]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[59]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[59]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[5]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[5]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[60]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[60]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[60]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[60]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[61]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[61]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[61]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[61]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[62]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[62]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[62]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[62]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[63]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[63]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[63]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[63]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[64]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[64]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[64]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[64]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[65]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[65]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[65]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[65]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[66]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[66]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[66]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[66]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[67]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[67]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[67]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[67]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[68]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[68]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[68]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[68]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[69]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[69]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[69]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[69]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[6]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[6]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[70]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[70]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[70]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[70]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[71]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[71]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[71]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[71]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[72]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[72]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[72]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[72]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[73]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[73]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[73]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[73]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[74]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[74]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[74]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[74]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[75]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[75]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[75]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[75]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[76]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[76]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[76]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[76]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[77]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[77]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[77]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[77]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[78]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[78]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[78]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[78]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[79]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[79]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[79]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[79]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[7]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[7]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[80]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[80]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[80]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[80]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[81]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[81]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[81]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[81]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[82]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[82]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[82]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[82]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[83]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[83]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[83]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[83]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[84]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[84]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[84]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[84]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[85]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[85]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[85]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[85]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[86]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[86]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[86]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[86]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[87]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[87]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[87]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[87]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[88]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[88]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[88]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[88]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[89]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[89]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[89]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[89]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[8]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[8]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[90]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[90]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[90]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[90]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[91]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[91]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[91]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[91]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[92]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[92]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[92]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[92]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[93]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[93]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[93]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[93]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[94]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[94]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[94]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[94]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[95]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[95]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[95]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[95]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[96]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[96]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[96]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[96]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[97]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[97]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[97]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[97]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[98]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[98]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[98]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[98]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[99]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[99]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[99]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[99]                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[9]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_i[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[9]                                                                                                                           ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[0]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[0]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[100]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[100]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[101]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[101]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[102]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[102]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[103]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[103]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[105]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[105]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[106]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[106]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[107]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[107]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[108]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[108]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[109]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[109]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[10]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[10]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[110]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[110]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[111]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[111]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[113]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[113]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[114]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[114]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[117]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[117]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[118]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[118]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[119]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[119]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[11]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[11]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[120]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[120]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[121]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[121]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[122]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[122]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[123]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[123]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[124]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[124]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[125]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[125]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[126]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[126]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[12]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[12]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[13]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[13]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[15]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[15]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[16]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[16]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[17]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[17]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[18]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[18]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[20]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[20]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[21]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[21]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[22]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[22]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[24]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[24]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[25]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[25]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[26]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[26]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[28]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[28]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[29]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[29]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[2]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[2]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[30]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[30]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[31]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[31]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[32]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[32]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[33]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[33]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[34]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[34]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[35]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[35]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[36]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[36]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[37]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[37]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[38]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[38]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[39]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[39]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[3]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[3]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[40]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[40]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[41]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[41]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[43]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[43]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[44]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[44]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[45]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[45]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[46]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[46]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[47]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[47]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[49]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[49]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[4]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[4]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[50]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[50]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[51]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[51]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[52]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[52]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[53]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[53]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[54]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[54]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[55]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[55]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[56]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[56]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[57]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[57]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[58]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[58]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[5]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[5]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[60]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[60]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[61]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[61]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[64]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[64]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[65]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[65]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[66]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[66]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[67]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[67]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[68]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[68]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[69]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[69]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[6]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[6]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[70]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[70]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[71]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[71]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[72]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[72]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[73]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[73]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[74]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[74]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[76]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[76]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[77]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[77]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[78]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[78]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[79]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[79]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[7]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[7]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[80]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[80]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[81]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[81]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[82]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[82]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[83]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[83]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[84]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[84]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[85]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[85]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[86]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[86]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[87]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[87]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[89]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[89]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[8]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[8]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[90]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[90]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[91]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[91]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[92]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[92]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[93]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[93]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[95]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[95]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[96]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[96]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[98]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[98]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                                                                               ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[9]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[9]                                                                                                                                ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_ld                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_ld                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_ld                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_ld                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|key[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kld                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_key_load~_wirecell                                                                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kld                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_key_load~_wirecell                                                                                                                                                                              ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|ld                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                                                                                                                          ; N/A     ;
; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|ld                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|dec_cs                                                                                                                                          ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[100]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[100]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[101]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[101]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[102]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[102]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[103]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[103]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[104]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[104]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[105]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[105]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[106]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[106]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[107]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[107]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[108]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[108]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[109]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[109]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[10]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[10]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[110]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[110]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[111]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[111]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[112]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[112]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[113]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[113]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[114]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[114]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[115]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[115]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[116]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[116]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[117]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[117]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[118]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[118]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[119]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[119]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[11]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[11]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[120]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[120]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[121]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[121]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[122]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[122]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[123]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[123]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[124]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[124]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[125]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[125]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[126]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[126]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[127]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[127]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[12]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[12]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[13]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[13]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[14]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[14]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[15]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[15]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[16]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[16]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[17]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[17]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[18]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[18]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[19]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[19]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[1]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[1]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[20]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[20]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[21]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[21]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[22]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[22]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[23]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[23]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[24]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[24]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[25]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[25]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[26]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[26]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[27]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[27]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[28]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[28]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[29]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[29]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[2]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[2]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[30]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[30]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[31]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[31]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[32]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[32]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[33]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[33]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[34]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[34]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[35]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[35]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[36]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[36]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[37]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[37]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[38]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[38]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[39]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[39]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[3]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[3]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[40]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[40]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[41]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[41]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[42]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[42]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[43]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[43]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[44]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[44]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[45]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[45]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[46]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[46]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[47]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[47]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[48]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[48]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[49]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[49]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[4]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[4]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[50]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[50]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[51]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[51]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[52]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[52]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[53]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[53]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[54]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[54]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[55]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[55]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[56]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[56]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[57]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[57]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[58]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[58]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[59]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[59]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[5]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[5]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[60]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[60]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[61]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[61]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[62]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[62]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[63]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[63]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[64]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[64]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[65]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[65]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[66]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[66]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[67]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[67]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[68]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[68]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[69]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[69]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[6]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[6]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[70]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[70]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[71]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[71]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[72]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[72]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[73]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[73]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[74]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[74]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[75]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[75]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[76]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[76]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[77]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[77]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[78]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[78]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[79]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[79]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[7]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[7]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[80]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[80]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[81]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[81]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[82]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[82]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[83]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[83]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[84]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[84]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[85]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[85]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[86]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[86]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[87]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[87]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[88]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[88]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[89]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[89]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[8]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[8]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[90]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[90]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[91]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[91]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[92]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[92]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[93]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[93]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[94]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[94]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[95]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[95]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[96]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[96]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[97]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[97]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[98]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[98]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[99]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[99]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[9]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|key[9]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[0]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[0]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[100]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[100]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[100]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[100]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[101]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[101]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[101]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[101]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[102]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[102]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[102]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[102]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[103]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[103]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[103]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[103]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[104]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[104]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[104]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[104]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[105]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[105]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[105]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[105]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[106]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[106]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[106]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[106]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[107]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[107]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[107]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[107]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[108]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[108]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[108]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[108]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[109]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[109]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[109]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[109]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[10]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[10]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[110]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[110]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[110]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[110]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[111]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[111]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[111]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[111]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[112]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[112]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[112]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[112]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[113]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[113]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[113]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[113]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[114]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[114]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[114]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[114]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[115]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[115]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[115]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[115]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[116]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[116]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[116]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[116]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[117]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[117]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[117]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[117]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[118]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[118]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[118]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[118]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[119]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[119]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[119]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[119]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[11]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[11]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[120]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[120]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[120]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[120]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[121]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[121]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[121]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[121]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[122]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[122]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[122]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[122]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[123]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[123]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[123]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[123]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[124]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[124]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[124]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[124]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[125]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[125]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[125]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[125]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[126]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[126]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[126]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[126]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[127]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[127]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[127]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[127]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[12]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[12]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[13]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[13]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[14]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[14]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[15]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[15]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[16]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[16]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[17]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[17]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[18]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[18]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[19]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[19]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[1]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[1]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[20]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[20]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[21]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[21]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[22]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[22]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[23]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[23]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[24]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[24]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[25]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[25]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[26]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[26]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[27]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[27]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[28]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[28]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[29]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[29]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[2]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[2]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[30]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[30]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[31]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[31]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[32]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[32]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[33]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[33]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[34]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[34]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[35]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[35]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[36]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[36]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[37]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[37]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[38]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[38]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[39]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[39]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[3]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[3]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[40]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[40]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[40]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[40]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[41]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[41]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[41]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[41]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[42]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[42]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[42]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[42]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[43]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[43]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[43]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[43]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[44]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[44]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[44]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[44]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[45]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[45]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[45]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[45]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[46]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[46]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[46]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[46]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[47]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[47]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[47]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[47]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[48]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[48]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[48]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[48]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[49]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[49]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[49]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[49]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[4]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[4]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[50]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[50]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[50]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[50]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[51]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[51]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[51]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[51]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[52]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[52]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[52]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[52]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[53]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[53]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[53]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[53]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[54]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[54]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[54]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[54]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[55]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[55]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[55]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[55]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[56]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[56]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[56]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[56]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[57]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[57]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[57]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[57]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[58]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[58]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[58]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[58]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[59]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[59]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[59]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[59]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[5]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[5]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[60]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[60]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[60]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[60]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[61]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[61]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[61]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[61]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[62]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[62]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[62]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[62]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[63]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[63]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[63]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[63]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[64]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[64]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[64]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[64]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[65]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[65]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[65]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[65]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[66]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[66]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[66]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[66]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[67]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[67]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[67]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[67]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[68]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[68]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[68]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[68]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[69]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[69]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[69]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[69]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[6]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[6]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[70]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[70]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[70]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[70]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[71]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[71]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[71]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[71]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[72]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[72]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[72]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[72]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[73]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[73]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[73]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[73]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[74]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[74]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[74]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[74]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[75]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[75]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[75]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[75]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[76]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[76]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[76]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[76]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[77]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[77]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[77]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[77]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[78]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[78]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[78]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[78]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[79]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[79]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[79]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[79]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[7]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[7]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[80]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[80]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[80]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[80]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[81]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[81]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[81]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[81]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[82]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[82]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[82]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[82]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[83]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[83]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[83]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[83]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[84]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[84]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[84]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[84]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[85]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[85]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[85]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[85]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[86]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[86]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[86]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[86]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[87]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[87]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[87]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[87]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[88]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[88]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[88]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[88]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[89]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[89]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[89]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[89]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[8]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[8]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[90]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[90]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[90]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[90]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[91]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[91]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[91]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[91]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[92]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[92]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[92]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[92]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[93]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[93]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[93]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[93]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[94]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[94]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[94]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[94]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[95]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[95]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[95]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[95]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[96]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[96]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[96]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[96]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[97]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[97]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[97]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[97]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[98]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[98]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[98]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[98]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[99]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[99]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[99]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[99]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[9]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_i[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[9]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[0]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[0]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[100]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[100]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[100]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[100]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[102]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[102]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[102]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[102]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[103]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[103]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[103]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[103]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[104]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[104]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[104]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[104]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[105]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[105]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[105]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[105]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[106]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[106]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[106]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[106]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[107]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[107]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[107]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[107]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[108]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[108]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[108]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[108]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[109]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[109]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[109]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[109]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[10]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[10]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[110]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[110]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[110]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[110]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[111]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[111]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[111]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[111]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[112]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[112]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[112]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[112]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[113]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[113]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[113]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[113]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[114]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[114]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[114]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[114]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[115]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[115]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[115]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[115]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[116]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[116]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[116]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[116]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[117]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[117]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[117]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[117]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[118]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[118]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[118]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[118]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[119]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[119]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[119]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[119]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[11]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[11]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[120]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[120]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[120]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[120]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[121]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[121]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[121]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[121]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[122]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[122]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[122]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[122]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[123]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[123]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[123]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[123]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[124]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[124]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[124]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[124]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[125]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[125]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[125]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[125]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[126]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[126]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[126]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[126]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[127]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[127]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[127]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[127]                                                                                                                             ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[12]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[12]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[13]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[13]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[14]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[14]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[15]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[15]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[16]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[16]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[17]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[17]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[18]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[18]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[19]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[19]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[1]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[1]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[20]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[20]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[22]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[22]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[23]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[23]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[24]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[24]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[25]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[25]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[26]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[26]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[27]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[27]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[27]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[28]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[28]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[28]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[29]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[29]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[29]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[2]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[2]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[30]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[30]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[30]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[31]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[31]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[31]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[32]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[32]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[32]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[32]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[33]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[33]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[33]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[33]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[34]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[34]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[34]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[34]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[35]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[35]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[35]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[35]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[36]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[36]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[36]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[36]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[37]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[37]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[37]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[37]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[39]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[39]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[39]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[39]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[3]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[3]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[40]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[40]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[40]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[40]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[41]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[41]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[41]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[41]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[42]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[42]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[42]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[42]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[43]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[43]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[43]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[43]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[44]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[44]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[44]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[44]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[45]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[45]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[45]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[45]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[46]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[46]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[46]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[46]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[47]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[47]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[47]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[47]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[48]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[48]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[48]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[48]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[49]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[49]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[49]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[49]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[4]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[4]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[50]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[50]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[50]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[50]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[51]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[51]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[51]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[51]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[52]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[52]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[52]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[52]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[53]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[53]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[53]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[53]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[54]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[54]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[54]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[54]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[55]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[55]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[55]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[55]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[56]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[56]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[56]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[56]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[57]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[57]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[57]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[57]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[58]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[58]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[58]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[58]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[59]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[59]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[59]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[59]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[5]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[5]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[60]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[60]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[60]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[60]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[61]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[61]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[61]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[61]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[62]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[62]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[62]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[62]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[63]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[63]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[63]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[63]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[64]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[64]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[64]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[64]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[65]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[65]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[65]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[65]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[66]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[66]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[66]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[66]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[67]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[67]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[67]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[67]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[68]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[68]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[68]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[68]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[69]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[69]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[69]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[69]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[6]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[6]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[70]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[70]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[70]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[70]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[71]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[71]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[71]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[71]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[72]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[72]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[72]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[72]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[73]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[73]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[73]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[73]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[74]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[74]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[74]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[74]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[75]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[75]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[75]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[75]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[76]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[76]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[76]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[76]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[77]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[77]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[77]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[77]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[78]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[78]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[78]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[78]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[79]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[79]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[79]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[79]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[7]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[7]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[80]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[80]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[80]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[80]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[81]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[81]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[81]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[81]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[82]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[82]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[82]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[82]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[83]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[83]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[83]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[83]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[84]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[84]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[84]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[84]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[85]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[85]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[85]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[85]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[86]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[86]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[86]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[86]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[87]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[87]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[87]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[87]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[88]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[88]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[88]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[88]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[89]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[89]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[89]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[89]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[8]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[8]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[90]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[90]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[90]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[90]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[91]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[91]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[91]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[91]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[92]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[92]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[92]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[92]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[93]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[93]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[93]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[93]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[94]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[94]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[94]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[94]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[95]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[95]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[95]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[95]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[96]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[96]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[96]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[96]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[97]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[97]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[97]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[97]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[98]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[98]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[98]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[98]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[99]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[99]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[99]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[99]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[9]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[9]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|state                                                                                                                                           ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|state                                                                                                                                           ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_cs                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_cs                                                                                                                                          ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_cs                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_cs                                                                                                                                          ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_done                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|done                                                                                                                                        ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|enc_done                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|done                                                                                                                                        ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[0]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[0]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[100]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[100]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[100]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[100]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[101]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[101]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[101]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[101]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[102]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[102]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[102]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[102]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[103]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[103]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[103]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[103]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[104]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[104]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[104]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[104]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[105]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[105]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[105]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[105]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[106]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[106]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[106]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[106]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[107]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[107]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[107]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[107]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[108]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[108]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[108]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[108]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[109]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[109]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[109]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[109]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[10]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[10]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[110]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[110]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[110]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[110]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[111]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[111]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[111]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[111]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[112]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[112]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[112]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[112]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[113]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[113]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[113]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[113]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[114]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[114]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[114]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[114]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[115]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[115]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[115]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[115]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[116]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[116]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[116]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[116]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[117]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[117]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[117]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[117]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[118]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[118]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[118]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[118]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[119]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[119]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[119]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[119]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[11]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[11]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[120]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[120]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[120]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[120]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[121]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[121]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[121]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[121]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[122]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[122]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[122]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[122]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[123]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[123]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[123]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[123]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[124]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[124]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[124]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[124]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[125]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[125]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[125]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[125]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[126]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[126]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[126]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[126]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[127]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[127]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[127]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[127]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[12]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[12]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[13]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[13]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[14]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[14]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[15]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[15]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[16]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[16]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[17]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[17]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[18]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[18]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[19]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[19]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[1]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[1]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[20]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[20]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[21]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[21]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[22]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[22]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[23]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[23]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[24]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[24]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[25]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[25]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[26]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[26]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[27]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[27]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[28]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[28]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[29]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[29]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[2]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[2]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[30]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[30]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[31]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[31]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[32]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[32]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[32]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[32]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[33]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[33]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[33]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[33]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[34]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[34]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[34]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[34]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[35]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[35]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[35]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[35]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[36]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[36]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[36]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[36]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[37]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[37]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[37]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[37]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[38]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[38]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[38]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[38]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[39]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[39]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[39]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[39]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[3]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[3]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[40]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[40]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[40]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[40]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[41]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[41]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[41]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[41]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[42]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[42]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[42]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[42]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[43]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[43]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[43]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[43]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[44]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[44]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[44]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[44]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[45]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[45]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[45]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[45]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[46]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[46]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[46]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[46]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[47]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[47]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[47]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[47]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[48]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[48]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[48]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[48]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[49]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[49]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[49]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[49]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[4]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[4]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[50]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[50]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[50]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[50]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[51]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[51]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[51]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[51]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[52]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[52]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[52]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[52]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[53]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[53]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[53]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[53]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[54]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[54]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[54]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[54]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[55]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[55]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[55]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[55]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[56]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[56]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[56]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[56]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[57]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[57]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[57]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[57]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[58]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[58]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[58]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[58]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[59]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[59]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[59]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[59]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[5]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[5]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[60]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[60]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[60]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[60]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[61]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[61]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[61]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[61]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[62]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[62]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[62]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[62]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[63]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[63]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[63]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[63]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[64]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[64]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[64]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[64]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[65]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[65]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[65]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[65]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[66]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[66]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[66]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[66]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[67]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[67]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[67]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[67]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[68]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[68]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[68]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[68]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[69]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[69]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[69]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[69]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[6]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[6]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[70]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[70]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[70]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[70]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[71]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[71]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[71]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[71]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[72]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[72]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[72]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[72]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[74]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[74]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[74]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[74]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[75]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[75]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[75]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[75]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[76]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[76]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[76]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[76]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[77]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[77]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[77]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[77]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[78]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[78]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[78]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[78]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[79]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[79]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[79]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[79]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[7]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[7]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[80]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[80]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[80]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[80]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[81]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[81]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[81]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[81]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[82]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[82]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[82]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[82]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[83]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[83]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[83]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[83]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[84]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[84]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[84]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[84]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[85]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[85]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[85]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[85]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[86]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[86]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[86]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[86]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[87]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[87]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[87]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[87]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[88]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[88]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[88]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[88]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[89]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[89]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[89]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[89]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[8]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[8]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[90]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[90]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[90]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[90]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[91]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[91]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[91]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[91]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[92]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[92]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[92]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[92]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[93]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[93]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[93]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[93]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[94]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[94]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[94]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[94]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[95]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[95]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[95]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[95]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[96]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[96]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[96]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[96]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[97]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[97]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[97]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[97]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[98]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[98]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[98]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[98]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[99]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[99]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[99]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[99]                                                                                                                                 ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[9]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[9]                                                                                                                                  ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[0]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[0]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[100]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[100]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[100]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[101]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[101]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[101]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[102]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[102]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[102]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[103]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[103]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[103]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[104]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[104]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[104]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[105]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[105]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[105]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[106]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[106]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[106]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[107]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[107]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[107]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[108]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[108]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[108]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[109]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[109]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[109]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[10]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[10]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[110]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[110]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[110]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[111]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[111]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[111]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[112]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[112]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[112]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[113]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[113]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[113]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[114]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[114]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[114]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[115]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[115]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[115]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[116]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[116]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[116]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[117]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[117]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[117]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[118]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[118]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[118]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[119]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[119]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[119]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[11]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[11]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[120]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[120]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[120]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[121]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[121]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[121]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[122]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[122]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[122]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[123]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[123]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[123]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[124]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[124]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[124]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[125]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[125]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[125]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[126]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[126]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[126]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[127]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[127]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[127]                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[13]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[13]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[14]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[14]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[15]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[15]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[16]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[16]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[17]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[17]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[18]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[18]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[19]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[19]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[1]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[1]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[20]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[20]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[21]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[21]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[22]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[22]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[23]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[23]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[24]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[24]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[25]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[25]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[26]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[26]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[27]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[27]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[28]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[28]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[29]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[29]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[2]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[2]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[30]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[30]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[31]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[31]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[32]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[32]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[33]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[33]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[34]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[34]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[35]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[35]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[35]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[36]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[36]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[36]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[37]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[37]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[37]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[38]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[38]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[38]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[39]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[39]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[39]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[3]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[3]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[40]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[40]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[40]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[41]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[41]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[41]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[42]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[42]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[42]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[43]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[43]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[43]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[44]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[44]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[44]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[45]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[45]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[45]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[46]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[46]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[46]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[47]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[47]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[47]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[48]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[48]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[48]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[49]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[49]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[49]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[4]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[4]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[50]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[50]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[50]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[51]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[51]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[51]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[52]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[52]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[52]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[53]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[53]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[53]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[54]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[54]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[54]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[55]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[55]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[55]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[56]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[56]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[56]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[57]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[57]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[57]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[58]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[58]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[58]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[59]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[59]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[59]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[5]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[5]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[60]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[60]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[60]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[61]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[61]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[61]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[62]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[62]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[62]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[63]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[63]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[63]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[64]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[64]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[64]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[65]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[65]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[65]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[66]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[66]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[66]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[67]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[67]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[67]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[68]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[68]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[68]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[69]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[69]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[69]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[6]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[6]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[70]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[70]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[70]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[71]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[71]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[71]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[72]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[72]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[72]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[73]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[73]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[73]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[74]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[74]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[74]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[75]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[75]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[75]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[76]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[76]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[76]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[77]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[77]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[77]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[78]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[78]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[78]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[79]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[79]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[79]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[7]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[7]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[80]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[80]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[80]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[81]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[81]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[81]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[82]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[82]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[82]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[83]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[83]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[83]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[84]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[84]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[84]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[85]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[85]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[85]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[86]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[86]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[86]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[87]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[87]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[87]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[88]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[88]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[88]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[89]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[89]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[89]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[8]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[8]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[90]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[90]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[90]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[91]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[91]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[91]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[92]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[92]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[92]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[93]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[93]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[93]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[94]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[94]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[94]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[95]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[95]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[95]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[96]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[96]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[96]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[97]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[97]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[97]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[98]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[98]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[98]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[99]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[99]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[99]                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[9]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[9]                                                                                                                                ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_cyc_i                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs3_cyc_i                                                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_cyc_i                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs3_cyc_i                                                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_stb_i                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs3_stb_i                                                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_stb_i                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs3_stb_i                                                                                                                                                               ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_we_i                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_we_i~0                                                                                                                                                              ; N/A     ;
; aes_enc_128:aes_enc_128_0|wb_we_i                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_we_i~0                                                                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]~0                                                                                                                                                          ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]~0                                                                                                                                                          ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][10]~5                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][10]~5                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][11]~6                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][11]~6                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][12]~7                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][12]~7                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][13]~8                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][13]~8                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][14]~9                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][14]~9                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][15]~10                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][15]~10                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][16]~11                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][16]~11                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][17]~12                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][17]~12                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][18]~13                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][18]~13                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][19]~14                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][19]~14                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]~1                                                                                                                                                          ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]~1                                                                                                                                                          ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][20]~15                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][20]~15                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][21]~16                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][21]~16                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][22]~17                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][22]~17                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][23]~18                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][23]~18                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][24]~19                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][24]~19                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][25]~20                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][25]~20                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][26]~21                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][26]~21                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][27]~22                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][27]~22                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][28]~23                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][28]~23                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][29]~24                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][29]~24                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2]~27                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2]~27                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][30]~25                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][30]~25                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][31]~26                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][31]~26                                                                                                                                   ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3]~28                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3]~28                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]~29                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]~29                                                                                                                                    ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][5]~0                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][5]~0                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][6]~1                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][6]~1                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][7]~2                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][7]~2                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][8]~3                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][8]~3                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][9]~4                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][9]~4                                                                                                                                     ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_cyc_i                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_cyc_i                                                                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_cyc_i                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_cyc_i                                                                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]~0                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]~0                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[10]~3                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[10]~3                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[11]~4                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[11]~4                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[12]~5                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[12]~5                                                                                                            ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[13]~7                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[13]~7                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[14]~8                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[14]~8                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]~9                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]~9                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[16]~10                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[16]~10                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[17]~11                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[17]~11                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[18]~12                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[18]~12                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[19]~13                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[19]~13                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]~0                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]~0                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[20]~14                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[20]~14                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[21]~15                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[21]~15                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[22]~16                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[22]~16                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[23]~17                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[23]~17                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[24]~18                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[24]~18                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[25]~19                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[25]~19                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[26]~20                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[26]~20                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[27]~21                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[27]~21                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[28]~22                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[28]~22                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[29]~23                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[29]~23                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]~1                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]~1                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[30]~24                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[30]~24                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[31]~25                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[31]~25                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[3]~2                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[3]~2                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[4]~3                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[4]~3                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[5]~4                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[5]~4                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[6]~5                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[6]~5                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[7]~6                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[7]~6                                                                                                                ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[8]~1                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[8]~1                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[9]~2                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_i[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[9]~2                                                                                                             ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[0]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[0]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[0]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[10] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[10]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[10] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[11] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[11]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[11] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[12] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[12]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[12] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[13] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[13]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[13] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[14] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[14]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[14] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[15] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[15]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[15] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[16] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[16]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[16] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[17] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[17]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[17] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[18] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[18]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[18] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[19] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[19]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[19] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[1]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[1]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[1]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[20] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[20]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[20] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[21] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[21]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[21] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[22] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[22]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[22] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[23] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[23]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[23] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[24] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[24]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[24] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[25] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[25]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[25] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[26] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[26]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[26] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[27] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[27]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[27] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[28] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[28]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[28] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[29] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[29]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[29] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[2]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[2]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[2]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[30] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[30]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[30] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[31] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[31]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[31] ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[3]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[3]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[3]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[4]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[4]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[4]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[5]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[5]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[5]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[6]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[6]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[6]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[7]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[7]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[7]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[8]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[8]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[8]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[9]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_dat_o[9]                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[9]  ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_stb_i                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_stb_i                                                                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_stb_i                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_stb_i                                                                                                                                                               ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_we_i                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_we_i~0                                                                                                                                                              ; N/A     ;
; arbiter_dbus:arbiter_dbus0|wbs0_we_i                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_we_i~0                                                                                                                                                              ; N/A     ;
; clkgen:clkgen0|sdram_clk_o                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                          ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_inhibit_with_eval ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_inhibit_with_eval~1                                                                                            ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_inhibit_with_eval ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_inhibit_with_eval~1                                                                                            ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dcqmem_ci_i             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o~1                                                                                                                              ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dcqmem_ci_i             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o~1                                                                                                                              ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|tagcomp_miss                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|tagcomp_miss                                                                                                                                     ; N/A     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|tagcomp_miss                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|tagcomp_miss                                                                                                                                     ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[0]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[0]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[10]~16                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[10]~16                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[11]~18                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[11]~18                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[12]~20                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[12]~20                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[13]~22                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[13]~22                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[14]~24                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[14]~24                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[15]~26                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[15]~26                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[16]~28                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[16]~28                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[17]~30                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[17]~30                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[18]~32                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[18]~32                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[19]~34                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[19]~34                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[1]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[1]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[20]~36                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[20]~36                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[21]~38                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[21]~38                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[22]~40                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[22]~40                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[23]~42                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[23]~42                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[24]~44                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[24]~44                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[25]~46                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[25]~46                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[26]~48                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[26]~48                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[27]~50                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[27]~50                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[28]~52                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[28]~52                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[29]~54                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[29]~54                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[2]~0                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[2]~0                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[30]~56                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[30]~56                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[31]~58                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[31]~58                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[3]~2                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[3]~2                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[4]~4                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[4]~4                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[5]~6                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[5]~6                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[6]~8                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[6]~8                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[7]~10                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[7]~10                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[8]~12                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[8]~12                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[9]~14                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_adr_i[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[9]~14                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o~1                                                                                                                              ; N/A     ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_ci_o~1                                                                                                                              ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[0]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[0]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[10]~16                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[10]~16                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[11]~18                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[11]~18                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[12]~20                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[12]~20                                                                                                                ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[13]~7                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[13]~7                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[14]~8                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[14]~8                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[15]~9                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[15]~9                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[16]~0                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[16]~0                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[17]~1                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[17]~1                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[18]~2                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[18]~2                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[19]~3                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[19]~3                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[1]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[1]                                                                                                                    ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[20]~4                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[20]~4                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[21]~5                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[21]~5                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[22]~6                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[22]~6                                                                                                                         ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[23]~10                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[23]~10                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[24]~11                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[24]~11                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[25]~12                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[25]~12                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[26]~13                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[26]~13                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[27]~14                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[27]~14                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[28]~15                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[28]~15                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[29]~16                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[29]~16                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[2]~0                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[2]~0                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[30]~18                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[30]~18                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[31]~19                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|qmemdmmu_adr_o[31]~19                                                                                                                        ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[3]~2                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[3]~2                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[4]~4                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[4]~4                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[5]~6                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[5]~6                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[6]~8                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[6]~8                                                                                                                  ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[7]~10                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[7]~10                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[8]~12                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[8]~12                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[9]~14                                                                                                                 ; N/A     ;
; or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top|qmemdmmu_adr_i[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_o[9]~14                                                                                                                 ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[0]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[0]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[10]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[10]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[11]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[11]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[12]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[12]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[13]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[13]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[14]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[14]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[15]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[15]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[16]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[16]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[17]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[17]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[18]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[18]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[19]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[19]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[1]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[1]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[20]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[20]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[21]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[21]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[22]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[22]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[23]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[23]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[24]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[24]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[25]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[25]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[26]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[26]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[27]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[27]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[28]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[28]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[29]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[29]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[2]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[2]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[30]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[30]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[31]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[31]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[32]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[32]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[32]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[32]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[33]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[33]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[33]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[33]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[34]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[34]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[34]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[34]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[35]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[35]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[35]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[35]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[36]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[36]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[36]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[36]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[37]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[37]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[37]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[37]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[38]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cycler[0]                                                                                                                ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[38]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Delay_Cycler[0]                                                                                                                ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[39]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[39]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                 ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[3]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[3]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[4]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[4]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[5]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[5]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[6]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[6]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[7]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[7]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[8]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[8]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[9]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|In_Buff[9]                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[0]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[0]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[10]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[10]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[11]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[11]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[12]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[12]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[13]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[13]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[14]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[14]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[15]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[15]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[16]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[16]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[17]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[17]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[18]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[18]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[19]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[19]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[1]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[1]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[20]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[20]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[21]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[21]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[22]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[22]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[23]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[23]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[24]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[24]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[25]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[25]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[26]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[26]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[27]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[27]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[28]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[28]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[29]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[29]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[2]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[2]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[30]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[30]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[31]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[31]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[32]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[32]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[32]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[32]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[33]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[33]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[33]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[33]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[34]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[34]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[34]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[34]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[35]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[35]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[35]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[35]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[36]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[36]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[36]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[36]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[37]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[37]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[37]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[37]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[38]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[38]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[38]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[38]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[39]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[39]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[39]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[39]                                                                                                                   ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[3]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[3]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[4]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[4]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[5]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[5]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[6]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[6]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[7]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[7]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[8]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[8]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[9]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Out_Buff[9]                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]~0                                                                                                                                                          ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[0]~0                                                                                                                                                          ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]~1                                                                                                                                                          ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs0_adr_i[1]~1                                                                                                                                                          ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2]~27                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2]~27                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3]~28                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3]~28                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]~29                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]~29                                                                                                                                    ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][5]~0                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][5]~0                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][6]~1                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][6]~1                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][7]~2                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_adr_i[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][7]~2                                                                                                                                     ; N/A     ;
; sdc_controller:sdc_controller_0|wb_cyc_i                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs2_cyc_i                                                                                                                                                               ; N/A     ;
; sdc_controller:sdc_controller_0|wb_cyc_i                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs2_cyc_i                                                                                                                                                               ; N/A     ;
; sdc_controller:sdc_controller_0|wb_stb_i                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs2_stb_i                                                                                                                                                               ; N/A     ;
; sdc_controller:sdc_controller_0|wb_stb_i                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arbiter_dbus:arbiter_dbus0|wbs2_stb_i                                                                                                                                                               ; N/A     ;
; sdram_cas_pad_o                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                           ; N/A     ;
; sdram_cas_pad_o                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                 ; N/A     ;
+--------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jan 23 21:54:41 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_xcv_ram32x8d.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wbmux.v
    Info (12023): Found entity 1: or1200_wbmux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v
    Info (12023): Found entity 1: or1200_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tt.v
    Info (12023): Found entity 1: or1200_tt
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tpram_32x32.v
    Info (12023): Found entity 1: or1200_tpram_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v
    Info (12023): Found entity 1: or1200_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sprs.v
    Info (12023): Found entity 1: or1200_sprs
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32_bw.v
    Info (12023): Found entity 1: or1200_spram_2048x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32.v
    Info (12023): Found entity 1: or1200_spram_2048x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x8.v
    Info (12023): Found entity 1: or1200_spram_2048x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32_bw.v
    Info (12023): Found entity 1: or1200_spram_1024x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32.v
    Info (12023): Found entity 1: or1200_spram_1024x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x8.v
    Info (12023): Found entity 1: or1200_spram_1024x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_512x20.v
    Info (12023): Found entity 1: or1200_spram_512x20
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_256x21.v
    Info (12023): Found entity 1: or1200_spram_256x21
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_128x32.v
    Info (12023): Found entity 1: or1200_spram_128x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x24.v
    Info (12023): Found entity 1: or1200_spram_64x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x22.v
    Info (12023): Found entity 1: or1200_spram_64x22
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x14.v
    Info (12023): Found entity 1: or1200_spram_64x14
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32x24.v
    Info (12023): Found entity 1: or1200_spram_32x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32_bw.v
    Info (12023): Found entity 1: or1200_spram_32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram.v
    Info (12023): Found entity 1: or1200_spram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb_fifo.v
    Info (12023): Found entity 1: or1200_sb_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb.v
    Info (12023): Found entity 1: or1200_sb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rfram_generic.v
    Info (12023): Found entity 1: or1200_rfram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v
    Info (12023): Found entity 1: or1200_rf
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_reg2mem.v
    Info (12023): Found entity 1: or1200_reg2mem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_qmem_top.v
    Info (12023): Found entity 1: or1200_qmem_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pm.v
    Info (12023): Found entity 1: or1200_pm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pic.v
    Info (12023): Found entity 1: or1200_pic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_operandmuxes.v
    Info (12023): Found entity 1: or1200_operandmuxes
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v
    Info (12023): Found entity 1: or1200_mult_mac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mem2reg.v
    Info (12023): Found entity 1: or1200_mem2reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v
    Info (12023): Found entity 1: or1200_lsu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_iwb_biu.v
    Info (12023): Found entity 1: or1200_iwb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v
    Info (12023): Found entity 1: or1200_immu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v
    Info (12023): Found entity 1: or1200_immu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_if.v
    Info (12023): Found entity 1: or1200_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v
    Info (12023): Found entity 1: or1200_ic_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v
    Info (12023): Found entity 1: or1200_ic_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v
    Info (12023): Found entity 1: or1200_ic_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v
    Info (12023): Found entity 1: or1200_ic_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_gmultp2_32x32.v
    Info (12023): Found entity 1: or1200_gmultp2_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v
    Info (12023): Found entity 1: or1200_genpc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_freeze.v
    Info (12023): Found entity 1: or1200_freeze
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_mul.v
    Info (12023): Found entity 1: or1200_fpu_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_fcmp.v
    Info (12023): Found entity 1: or1200_fpu_fcmp
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_div.v
    Info (12023): Found entity 1: or1200_fpu_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_arith.v
    Info (12023): Found entity 1: or1200_fpu_arith
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_addsub.v
    Info (12023): Found entity 1: or1200_fpu_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu.v
    Info (12023): Found entity 1: or1200_fpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v
    Info (12023): Found entity 1: or1200_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v
    Info (12023): Found entity 1: or1200_du
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_256x32.v
    Info (12023): Found entity 1: or1200_dpram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_32x32.v
    Info (12023): Found entity 1: or1200_dpram_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram.v
    Info (12023): Found entity 1: or1200_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v
    Info (12023): Found entity 1: or1200_dmmu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v
    Info (12023): Found entity 1: or1200_dmmu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v
    Info (12023): Found entity 1: or1200_dc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v
    Info (12023): Found entity 1: or1200_dc_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v
    Info (12023): Found entity 1: or1200_dc_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v
    Info (12023): Found entity 1: or1200_dc_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v
    Info (12023): Found entity 1: or1200_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v
    Info (12023): Found entity 1: or1200_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v
    Info (12023): Found entity 1: or1200_cfgr
Info (12021): Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_amultp2_32x32.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v
    Info (12023): Found entity 1: or1200_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_sbox.v
    Info (12023): Found entity 1: aes_sbox
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_rcon.v
    Info (12023): Found entity 1: aes_rcon
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v
    Info (12023): Found entity 1: aes_key_expand_128
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_sbox.v
    Info (12023): Found entity 1: aes_inv_sbox
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_cipher_top.v
    Info (12023): Found entity 1: aes_inv_cipher_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v
    Info (12023): Found entity 1: aes_enc_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v
    Info (12023): Found entity 1: aes_enc_128
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_wb.v
    Info (12023): Found entity 1: aes_dec_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_128.v
    Info (12023): Found entity 1: aes_dec_128
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v
    Info (12023): Found entity 1: aes_cipher_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v
    Info (12023): Found entity 1: wb_port
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v
    Info (12023): Found entity 1: bufram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v
    Info (12023): Found entity 1: sdc_controller
Warning (10885): Verilog HDL Attribute warning at sd_tx_fifo.v(18): synthesis attribute "syn_ramstyle" with value ""no_rw_check"" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v
    Info (12023): Found entity 1: sd_tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v
    Info (12023): Found entity 1: sd_rx_fifo_tb
Warning (10885): Verilog HDL Attribute warning at sd_rx_fifo.v(16): synthesis attribute "syn_ramstyle" with value "1" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v
    Info (12023): Found entity 1: sd_rx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v
    Info (12023): Found entity 1: sd_fifo_tx_filler
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v
    Info (12023): Found entity 1: sd_fifo_rx_filler
Warning (10274): Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro "RESEND_MAX_CNT", which was defined in "sd_defines.v", line 19
Warning (10274): Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro "BD_WIDTH", which was defined in "sd_defines.v", line 25
Warning (10274): Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro "BD_SIZE", which was defined in "sd_defines.v", line 26
Warning (10274): Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro "RAM_MEM_WIDTH", which was defined in "sd_defines.v", line 28
Warning (10274): Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro "RESET_CLK_DIV", which was defined in "sd_defines.v", line 43
Warning (10274): Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro "MEM_OFFSET", which was defined in "sd_defines.v", line 44
Warning (10274): Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro "BLOCK_SIZE", which was defined in "sd_defines.v", line 63
Warning (10274): Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro "SD_BUS_W", which was defined in "sd_defines.v", line 65
Warning (10274): Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro "BIT_BLOCK", which was defined in "sd_defines.v", line 69
Warning (10274): Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro "CRC_OFF", which was defined in "sd_defines.v", line 70
Warning (10274): Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro "BIT_BLOCK_REC", which was defined in "sd_defines.v", line 71
Warning (10274): Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro "BIT_CRC_CYCLE", which was defined in "sd_defines.v", line 72
Warning (10274): Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro "FIFO_RX_MEM_DEPTH", which was defined in "sd_defines.v", line 76
Warning (10274): Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro "FIFO_RX_MEM_ADR_SIZE", which was defined in "sd_defines.v", line 77
Warning (10274): Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro "FIFO_TX_MEM_DEPTH", which was defined in "sd_defines.v", line 79
Warning (10274): Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro "FIFO_TX_MEM_ADR_SIZE", which was defined in "sd_defines.v", line 80
Info (12021): Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v
Warning (10274): Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro "RESEND_MAX_CNT", which was defined in "sd_defines.v", line 19
Warning (10274): Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro "BD_WIDTH", which was defined in "sd_defines.v", line 25
Warning (10274): Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro "BD_SIZE", which was defined in "sd_defines.v", line 26
Warning (10274): Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro "RAM_MEM_WIDTH", which was defined in "sd_defines.v", line 28
Warning (10274): Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro "RESET_CLK_DIV", which was defined in "sd_defines.v", line 43
Warning (10274): Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro "MEM_OFFSET", which was defined in "sd_defines.v", line 44
Warning (10274): Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro "BLOCK_SIZE", which was defined in "sd_defines.v", line 63
Warning (10274): Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro "SD_BUS_W", which was defined in "sd_defines.v", line 65
Warning (10274): Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro "BIT_BLOCK", which was defined in "sd_defines.v", line 69
Warning (10274): Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro "CRC_OFF", which was defined in "sd_defines.v", line 70
Warning (10274): Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro "BIT_BLOCK_REC", which was defined in "sd_defines.v", line 71
Warning (10274): Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro "BIT_CRC_CYCLE", which was defined in "sd_defines.v", line 72
Warning (10274): Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro "FIFO_RX_MEM_DEPTH", which was defined in "sd_defines.v", line 76
Warning (10274): Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro "FIFO_RX_MEM_ADR_SIZE", which was defined in "sd_defines.v", line 77
Warning (10274): Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro "FIFO_TX_MEM_DEPTH", which was defined in "sd_defines.v", line 79
Warning (10274): Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro "FIFO_TX_MEM_ADR_SIZE", which was defined in "sd_defines.v", line 80
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v
    Info (12023): Found entity 1: sd_data_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v
    Info (12023): Found entity 1: sd_data_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_16.v
    Info (12023): Found entity 1: sd_crc_16
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_7.v
    Info (12023): Found entity 1: sd_crc_7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v
    Info (12023): Found entity 1: sd_controller_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v
    Info (12023): Found entity 1: sd_cmd_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v
    Info (12023): Found entity 1: sd_cmd_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v
    Info (12023): Found entity 1: sd_clock_divider
Warning (10885): Verilog HDL Attribute warning at sd_bd.v(115): synthesis attribute "syn_ramstyle" with value ""no_rw_check"" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v
    Info (12023): Found entity 1: sd_bd
Info (12021): Found 5 design units, including 5 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v
    Info (12023): Found entity 1: wb_switch_b3
    Info (12023): Found entity 2: wb_b3_switch_slave_sel
    Info (12023): Found entity 3: wb_b3_switch_master_detect_slave_sel
    Info (12023): Found entity 4: wb_b3_switch_slave_out_mux
    Info (12023): Found entity 5: wb_b3_switch_master_out_mux
Warning (10335): Unrecognized synthesis attribute "attribute" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "of" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "mem" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "is" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "block" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v
    Info (12023): Found entity 1: wb_ram_b3
Info (12021): Found 14 design units, including 14 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v
    Info (12023): Found entity 1: fsm_wb
    Info (12023): Found entity 2: versatile_fifo_async_cmp
    Info (12023): Found entity 3: async_fifo_mq
    Info (12023): Found entity 4: delay
    Info (12023): Found entity 5: encode
    Info (12023): Found entity 6: decode
    Info (12023): Found entity 7: gray_counter
    Info (12023): Found entity 8: egress_fifo
    Info (12023): Found entity 9: vfifo_dual_port_ram_dc_sw
    Info (12023): Found entity 10: dff_sr
    Info (12023): Found entity 11: ref_counter
    Info (12023): Found entity 12: fsm_sdr_16
    Info (12023): Found entity 13: versatile_mem_ctrl_wb
    Info (12023): Found entity 14: versatile_mem_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/writeUSBWireData.v
    Info (12023): Found entity 1: writeUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/wishBoneBI.v
    Info (12023): Found entity 1: wishBoneBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBTxWireArbiter.v
    Info (12023): Found entity 1: USBTxWireArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBSlaveControlBI.v
    Info (12023): Found entity 1: USBSlaveControlBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSlaveControl.v
    Info (12023): Found entity 1: usbSlaveControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbslave.v
    Info (12023): Found entity 1: usbslave
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v
    Info (12023): Found entity 1: usbSerialInterfaceEngine
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhostslave.v
    Info (12023): Found entity 1: usbhostslave
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBHostControlBI.v
    Info (12023): Found entity 1: USBHostControlBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbHostControl.v
    Info (12023): Found entity 1: usbHostControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhost.v
    Info (12023): Found entity 1: usbhost
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC16.v
    Info (12023): Found entity 1: updateCRC16
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC5.v
    Info (12023): Found entity 1: updateCRC5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxfifoBI.v
    Info (12023): Found entity 1: TxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxFifo.v
    Info (12023): Found entity 1: TxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/speedCtrlMux.v
    Info (12023): Found entity 1: speedCtrlMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFTransmit.v
    Info (12023): Found entity 1: SOFTransmit
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFController.v
    Info (12023): Found entity 1: SOFController
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveSendPacket.v
    Info (12023): Found entity 1: slaveSendPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v
    Info (12023): Found entity 1: slaveRxStatusMonitor
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveGetPacket.v
    Info (12023): Found entity 1: slaveGetPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveDirectControl.v
    Info (12023): Found entity 1: slaveDirectControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slavecontroller.v
    Info (12023): Found entity 1: slavecontroller
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIETransmitter.v
    Info (12023): Found entity 1: SIETransmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIEReceiver.v
    Info (12023): Found entity 1: SIEReceiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v
    Info (12023): Found entity 1: sendPacketCheckPreamble
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketArbiter.v
    Info (12023): Found entity 1: sendPacketArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacket.v
    Info (12023): Found entity 1: sendPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SCTxPortArbiter.v
    Info (12023): Found entity 1: SCTxPortArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/rxStatusMonitor.v
    Info (12023): Found entity 1: rxStatusMonitor
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxfifoBI.v
    Info (12023): Found entity 1: RxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxFifo.v
    Info (12023): Found entity 1: RxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/readUSBWireData.v
    Info (12023): Found entity 1: readUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processTxByte.v
    Info (12023): Found entity 1: processTxByte
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxByte.v
    Info (12023): Found entity 1: processRxByte
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxBit.v
    Info (12023): Found entity 1: processRxBit
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/lineControlUpdate.v
    Info (12023): Found entity 1: lineControlUpdate
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMuxBI.v
    Info (12023): Found entity 1: hostSlaveMuxBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMux.v
    Info (12023): Found entity 1: hostSlaveMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostcontroller.v
    Info (12023): Found entity 1: hostcontroller
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/HCTxPortArbiter.v
    Info (12023): Found entity 1: HCTxPortArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/getPacket.v
    Info (12023): Found entity 1: getPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoRTL.v
    Info (12023): Found entity 1: fifoRTL
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoMux.v
    Info (12023): Found entity 1: fifoMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/endpMux.v
    Info (12023): Found entity 1: endpMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/dpMem_dc.v
    Info (12023): Found entity 1: dpMem_dc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/directControl.v
    Info (12023): Found entity 1: directControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v
    Info (12023): Found entity 1: uart_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v
    Info (12023): Found entity 1: uart_regs
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_debug_if.v
    Info (12023): Found entity 1: uart_debug_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v
    Info (12023): Found entity 1: uart16550
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/raminfr.v
    Info (12023): Found entity 1: raminfr
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_sync.v
    Info (12023): Found entity 1: smii_sync
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_if.v
    Info (12023): Found entity 1: smii_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii.v
    Info (12023): Found entity 1: smii
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/simple_spi.v
    Info (12023): Found entity 1: simple_spi
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/fifo4.v
    Info (12023): Found entity 1: fifo4
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/rom/rom.v
    Info (12023): Found entity 1: rom
Warning (10335): Unrecognized synthesis attribute "attribute" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "of" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "mem" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "is" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "block" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/ram_wb/ram_wb_b3.v(39)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v
    Info (12023): Found entity 1: ram_wb_b3
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb.v
    Info (12023): Found entity 1: ram_wb
Warning (10335): Unrecognized synthesis attribute "syn_global_buffers" at ../rtl/verilog/orpsoc_top/orpsoc_top.v(120)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v
    Info (12023): Found entity 1: orpsoc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/jtag_tap/jtag_tap.v
    Info (12023): Found entity 1: jtag_tap
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/intgen/intgen.v
    Info (12023): Found entity 1: intgen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v
    Info (12023): Found entity 1: i2c_master_slave
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/gpio/gpio.v
    Info (12023): Found entity 1: gpio
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/flashrom/flashrom.v
    Info (12023): Found entity 1: flashrom
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v
    Info (12023): Found entity 1: xilinx_dist_ram_16x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v
    Info (12023): Found entity 1: ethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v
    Info (12023): Found entity 1: eth_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txstatem.v
    Info (12023): Found entity 1: eth_txstatem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v
    Info (12023): Found entity 1: eth_txethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v
    Info (12023): Found entity 1: eth_txcounters
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_transmitcontrol.v
    Info (12023): Found entity 1: eth_transmitcontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_spram_256x32.v
    Info (12023): Found entity 1: eth_spram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v
    Info (12023): Found entity 1: eth_shiftreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxstatem.v
    Info (12023): Found entity 1: eth_rxstatem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v
    Info (12023): Found entity 1: eth_rxethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxcounters.v
    Info (12023): Found entity 1: eth_rxcounters
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxaddrcheck.v
    Info (12023): Found entity 1: eth_rxaddrcheck
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v
    Info (12023): Found entity 1: eth_registers
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_register.v
    Info (12023): Found entity 1: eth_register
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_receivecontrol.v
    Info (12023): Found entity 1: eth_receivecontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_random.v
    Info (12023): Found entity 1: eth_random
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_outputcontrol.v
    Info (12023): Found entity 1: eth_outputcontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v
    Info (12023): Found entity 1: eth_miim
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_macstatus.v
    Info (12023): Found entity 1: eth_macstatus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v
    Info (12023): Found entity 1: eth_maccontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v
    Info (12023): Found entity 1: eth_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_crc.v
    Info (12023): Found entity 1: eth_crc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_clockgen.v
    Info (12023): Found entity 1: eth_clockgen
Warning (10463): Verilog HDL Declaration warning at dbg_wb.v(154): "byte" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_wb.v
    Info (12023): Found entity 1: dbg_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_register.v
    Info (12023): Found entity 1: dbg_register
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_if.v
    Info (12023): Found entity 1: dbg_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_crc32_d1.v
    Info (12023): Found entity 1: dbg_crc32_d1
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu_registers.v
    Info (12023): Found entity 1: dbg_cpu_registers
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu.v
    Info (12023): Found entity 1: dbg_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v
    Info (12023): Found entity 1: clkgen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v
    Info (12023): Found entity 1: cfi_ctrl_engine
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v
    Info (12023): Found entity 1: cfi_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v
    Info (12023): Found entity 1: arbiter_ibus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v
    Info (12023): Found entity 1: arbiter_dbus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_bytebus.v
    Info (12023): Found entity 1: arbiter_bytebus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncreg.v
    Info (12023): Found entity 1: syncreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncflop.v
    Info (12023): Found entity 1: syncflop
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/bytefifo.v
    Info (12023): Found entity 1: bytefifo
Warning (10274): Verilog HDL macro warning at adbg_defines.v(43): overriding existing definition for macro "DBG_TOP_MODULE_ID_LENGTH", which was defined in "dbg_defines.v", line 124
Warning (10274): Verilog HDL macro warning at adbg_defines.v(49): overriding existing definition for macro "DBG_TOP_WISHBONE_DEBUG_MODULE", which was defined in "dbg_defines.v", line 139
Warning (10274): Verilog HDL macro warning at adbg_defines.v(50): overriding existing definition for macro "DBG_TOP_CPU0_DEBUG_MODULE", which was defined in "dbg_defines.v", line 140
Warning (10274): Verilog HDL macro warning at adbg_defines.v(51): overriding existing definition for macro "DBG_TOP_CPU1_DEBUG_MODULE", which was defined in "dbg_defines.v", line 141
Warning (10274): Verilog HDL macro warning at adbg_defines.v(55): overriding existing definition for macro "DBG_TOP_MODULE_DATA_LEN", which was defined in "dbg_defines.v", line 127
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v
    Info (12023): Found entity 1: adv_dbg_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v
    Info (12023): Found entity 1: adbg_wb_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v
    Info (12023): Found entity 1: adbg_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v
    Info (12023): Found entity 1: adbg_or1k_status_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v
    Info (12023): Found entity 1: adbg_or1k_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_biu.v
    Info (12023): Found entity 1: adbg_or1k_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v
    Info (12023): Found entity 1: adbg_jsp_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v
    Info (12023): Found entity 1: adbg_jsp_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_crc32.v
    Info (12023): Found entity 1: adbg_crc32
Info (12021): Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd
    Info (12022): Found design unit 1: altera_virtual_jtag-OC
    Info (12023): Found entity 1: altera_virtual_jtag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v
    Info (12023): Found entity 1: pll
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(222): created implicit net for "new_cmd"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(223): created implicit net for "d_write"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(224): created implicit net for "d_read"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(232): created implicit net for "error_isr_reset"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(233): created implicit net for "normal_isr_reset"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(235): created implicit net for "go_idle"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(237): created implicit net for "req_out_master"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(238): created implicit net for "ack_out_master"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(239): created implicit net for "req_in_host"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(240): created implicit net for "ack_in_host"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(271): created implicit net for "ack_o_s_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(276): created implicit net for "ack_o_s_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(281): created implicit net for "we_ack"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(288): created implicit net for "start_tx_fifo"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(289): created implicit net for "start_rx_fifo"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(291): created implicit net for "tx_e"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(292): created implicit net for "tx_f"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(293): created implicit net for "full_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(294): created implicit net for "busy_n"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(295): created implicit net for "trans_complete"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(296): created implicit net for "crc_ok"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(297): created implicit net for "ack_transfer"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(299): created implicit net for "Bd_isr_reset"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(300): created implicit net for "cidat_w"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(309): created implicit net for "rd"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(311): created implicit net for "we_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(327): created implicit net for "we_m_rx_bd"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(341): created implicit net for "we_m_tx_bd"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(355): created implicit net for "m_wb_we_o_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(357): created implicit net for "m_wb_cyc_o_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(358): created implicit net for "m_wb_stb_o_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(360): created implicit net for "m_wb_cti_o_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(361): created implicit net for "m_wb_bte_o_tx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(375): created implicit net for "m_wb_we_o_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(377): created implicit net for "m_wb_cyc_o_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(378): created implicit net for "m_wb_stb_o_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(380): created implicit net for "m_wb_cti_o_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(381): created implicit net for "m_wb_bte_o_rx"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(406): created implicit net for "int_ack"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(407): created implicit net for "cmd_int_busy"
Warning (10236): Verilog HDL Implicit Net warning at sdc_controller.v(442): created implicit net for "m_wb_bte"
Warning (10236): Verilog HDL Implicit Net warning at sd_fifo_rx_filler.v(42): created implicit net for "empty"
Warning (10236): Verilog HDL Implicit Net warning at versatile_mem_ctrl_top.v(371): created implicit net for "cs_pad_o"
Warning (10236): Verilog HDL Implicit Net warning at usbhost.v(242): created implicit net for "hostMode"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(1116): created implicit net for "jtag_tap_update_dr"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(1476): created implicit net for "wbm_vga0_err_i"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(1477): created implicit net for "wbm_vga0_rty_i"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_slave.v(276): created implicit net for "slave_dat_req"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_slave.v(277): created implicit net for "slave_dat_avail"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for "slave_reset"
Warning (10236): Verilog HDL Implicit Net warning at cfi_ctrl.v(218): created implicit net for "do_readdeviceident"
Warning (10236): Verilog HDL Implicit Net warning at cfi_ctrl.v(219): created implicit net for "do_cfiquery"
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10227): Verilog HDL Port Declaration warning at i2c_master_byte_ctrl.v(144): data type declaration for "my_addr" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at i2c_master_byte_ctrl.v(88): see declaration for object "my_addr"
Info (12127): Elaborating entity "orpsoc_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(1476): object "wbm_vga0_err_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(1477): object "wbm_vga0_rty_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(567): object "wbm_sdc_err_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(568): object "wbm_sdc_rty_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(624): object "wbm_eth0_rty_i" assigned a value but never read
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen0"
Info (12128): Elaborating entity "pll" for hierarchy "clkgen:clkgen0|pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clkgen:clkgen0|pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "arbiter_ibus" for hierarchy "arbiter_ibus:arbiter_ibus0"
Warning (10230): Verilog HDL assignment warning at arbiter_ibus.v(181): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "arbiter_dbus" for hierarchy "arbiter_dbus:arbiter_dbus0"
Warning (10230): Verilog HDL assignment warning at arbiter_dbus.v(921): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "arbiter_bytebus" for hierarchy "arbiter_bytebus:arbiter_bytebus0"
Info (12128): Elaborating entity "altera_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0"
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(75): object "exit1_dr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(76): object "exit2_dr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(77): object "capture_ir" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(78): object "update_ir" assigned a value but never read
Warning (10296): VHDL warning at altera_virtual_jtag.vhd(133): ignored assignment of value to null range
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "or1200_top" for hierarchy "or1200_top:or1200_top0"
Info (12128): Elaborating entity "or1200_wb_biu" for hierarchy "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
Warning (10036): Verilog HDL or VHDL warning at or1200_wb_biu.v(155): object "retry_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(208): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(210): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(223): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(228): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(230): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(233): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(245): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(248): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(250): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(253): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(262): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(264): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(323): truncated value with size 32 to match size of target (3)
Info (10018): Can't recognize finite state machine "wb_fsm_state_cur" because it has a complex reset state
Info (12128): Elaborating entity "or1200_immu_top" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top"
Info (12128): Elaborating entity "or1200_immu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram"
Info (12128): Elaborating entity "or1200_ic_top" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_ic_top.v(159): object "ic_inv_q" assigned a value but never read
Info (12128): Elaborating entity "or1200_ic_fsm" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(200): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(202): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(239): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "or1200_ic_ram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0"
Info (12128): Elaborating entity "or1200_ic_tag" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0"
Info (12128): Elaborating entity "or1200_cpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
Info (12128): Elaborating entity "or1200_genpc" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"
Warning (10036): Verilog HDL or VHDL warning at or1200_genpc.v(123): object "genpc_refetch_r" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_genpc.v(278): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "or1200_if" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if"
Info (12128): Elaborating entity "or1200_ctrl" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
Warning (10036): Verilog HDL or VHDL warning at or1200_ctrl.v(178): object "wb_void" assigned a value but never read
Info (12128): Elaborating entity "or1200_rf" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf"
Info (12128): Elaborating entity "or1200_dpram" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a"
Info (12128): Elaborating entity "or1200_operandmuxes" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes"
Info (12128): Elaborating entity "or1200_alu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"
Warning (10036): Verilog HDL or VHDL warning at or1200_alu.v(103): object "comp_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_alu.v(104): object "comp_b" assigned a value but never read
Info (12128): Elaborating entity "or1200_fpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu"
Info (12128): Elaborating entity "or1200_mult_mac" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(138): object "mac_op_r1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(139): object "mac_op_r2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(140): object "mac_op_r3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(142): object "mac_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(146): object "spr_maclo_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(147): object "spr_machi_we" assigned a value but never read
Info (12128): Elaborating entity "or1200_gmultp2_32x32" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32"
Info (12128): Elaborating entity "or1200_sprs" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs"
Info (12128): Elaborating entity "or1200_lsu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu"
Info (12128): Elaborating entity "or1200_mem2reg" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg"
Info (12128): Elaborating entity "or1200_reg2mem" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem"
Info (12128): Elaborating entity "or1200_wbmux" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux"
Info (12128): Elaborating entity "or1200_freeze" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze"
Info (12128): Elaborating entity "or1200_except" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"
Warning (10036): Verilog HDL or VHDL warning at or1200_except.v(170): object "extend_flush_last" assigned a value but never read
Info (12128): Elaborating entity "or1200_cfgr" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "or1200_dmmu_top" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object "dcpu_vpn_r" assigned a value but never read
Info (12128): Elaborating entity "or1200_dmmu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram"
Info (12128): Elaborating entity "or1200_dc_top" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"
Info (12128): Elaborating entity "or1200_dc_fsm" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(273): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(435): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(461): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(462): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(483): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(531): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "or1200_dc_ram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram"
Info (12128): Elaborating entity "or1200_spram_32_bw" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram"
Info (12128): Elaborating entity "or1200_dc_tag" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0"
Info (12128): Elaborating entity "or1200_qmem_top" for hierarchy "or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top"
Info (12128): Elaborating entity "or1200_sb" for hierarchy "or1200_top:or1200_top0|or1200_sb:or1200_sb"
Info (12128): Elaborating entity "or1200_du" for hierarchy "or1200_top:or1200_top0|or1200_du:or1200_du"
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(448): object "du_hwbkpt_hold" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(458): object "tbia_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(459): object "tbim_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(460): object "tbar_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(461): object "tbts_dat_o" assigned a value but never read
Info (12128): Elaborating entity "or1200_pic" for hierarchy "or1200_top:or1200_top0|or1200_pic:or1200_pic"
Info (12128): Elaborating entity "or1200_tt" for hierarchy "or1200_top:or1200_top0|or1200_tt:or1200_tt"
Info (12128): Elaborating entity "or1200_pm" for hierarchy "or1200_top:or1200_top0|or1200_pm:or1200_pm"
Info (12128): Elaborating entity "adv_dbg_if" for hierarchy "adv_dbg_if:dbg_if0"
Info (12128): Elaborating entity "adbg_wb_module" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb"
Info (12128): Elaborating entity "adbg_wb_biu" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "adbg_crc32" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i"
Info (12128): Elaborating entity "adbg_or1k_module" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k"
Info (12128): Elaborating entity "adbg_or1k_status_reg" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i"
Info (12128): Elaborating entity "adbg_or1k_biu" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i"
Info (12128): Elaborating entity "adbg_jsp_module" for hierarchy "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp"
Info (12128): Elaborating entity "adbg_jsp_biu" for hierarchy "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i"
Info (12128): Elaborating entity "syncflop" for hierarchy "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff"
Info (12128): Elaborating entity "syncreg" for hierarchy "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg"
Info (12128): Elaborating entity "bytefifo" for hierarchy "adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo"
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "arbiter" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"
Warning (10230): Verilog HDL assignment warning at arbiter.v(192): truncated value with size 32 to match size of target (3)
Warning (10776): Verilog HDL warning at arbiter.v(187): variable ff1 in static task or function ff1 may have unintended latch behavior
Warning (10241): Verilog HDL Function Declaration warning at arbiter.v(187): function "ff1" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10030): Net "ff1[1..0]" at arbiter.v(187) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port"
Warning (10230): Verilog HDL assignment warning at wb_port.v(372): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jti2.tdf
    Info (12023): Found entity 1: altsyncram_jti2
Info (12128): Elaborating entity "altsyncram_jti2" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated"
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom0"
Info (12128): Elaborating entity "ethmac" for hierarchy "ethmac:ethmac0"
Info (12128): Elaborating entity "eth_miim" for hierarchy "ethmac:ethmac0|eth_miim:miim1"
Warning (10230): Verilog HDL assignment warning at eth_miim.v(407): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "eth_clockgen" for hierarchy "ethmac:ethmac0|eth_miim:miim1|eth_clockgen:clkgen"
Info (12128): Elaborating entity "eth_shiftreg" for hierarchy "ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg"
Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(120): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "eth_outputcontrol" for hierarchy "ethmac:ethmac0|eth_miim:miim1|eth_outputcontrol:outctrl"
Info (12128): Elaborating entity "eth_registers" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1"
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(286): object "ResetTxCIrq_sync1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(317): object "RXCTRL_Sel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(318): object "DBG_REG_Sel" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at eth_registers.v(881): variable "dbg_dat" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_1"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MODER_2"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:INT_MASK_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGT_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_1"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_2"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:COLLCONF_2"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:CTRLMODER_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIMODER_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIADDRESS_0"
Info (12128): Elaborating entity "eth_register" for hierarchy "ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIIRX_DATA"
Info (12128): Elaborating entity "eth_maccontrol" for hierarchy "ethmac:ethmac0|eth_maccontrol:maccontrol1"
Info (12128): Elaborating entity "eth_receivecontrol" for hierarchy "ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1"
Info (12128): Elaborating entity "eth_transmitcontrol" for hierarchy "ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1"
Info (12128): Elaborating entity "eth_txethmac" for hierarchy "ethmac:ethmac0|eth_txethmac:txethmac1"
Warning (10230): Verilog HDL assignment warning at eth_txethmac.v(342): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "eth_txcounters" for hierarchy "ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"
Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(129): object "ExcessiveDeferCnt" assigned a value but never read
Info (12128): Elaborating entity "eth_txstatem" for hierarchy "ethmac:ethmac0|eth_txethmac:txethmac1|eth_txstatem:txstatem1"
Info (12128): Elaborating entity "eth_crc" for hierarchy "ethmac:ethmac0|eth_txethmac:txethmac1|eth_crc:txcrc"
Info (12128): Elaborating entity "eth_random" for hierarchy "ethmac:ethmac0|eth_txethmac:txethmac1|eth_random:random1"
Info (12128): Elaborating entity "eth_rxethmac" for hierarchy "ethmac:ethmac0|eth_rxethmac:rxethmac1"
Info (12128): Elaborating entity "eth_rxstatem" for hierarchy "ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1"
Info (12128): Elaborating entity "eth_rxcounters" for hierarchy "ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1"
Info (12128): Elaborating entity "eth_rxaddrcheck" for hierarchy "ethmac:ethmac0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1"
Info (12128): Elaborating entity "eth_wishbone" for hierarchy "ethmac:ethmac0|eth_wishbone:wishbone"
Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(333): object "RxBufferAlmostEmpty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(410): object "enough_data_in_rxfifo_for_burst_plus1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(912): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(1051): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(1088): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(1479): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(1483): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(2069): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(2162): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at eth_wishbone.v(2181): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "eth_spram_256x32" for hierarchy "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram"
Info (12128): Elaborating entity "eth_fifo" for hierarchy "ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"
Warning (10230): Verilog HDL assignment warning at eth_fifo.v(80): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at eth_fifo.v(82): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at eth_fifo.v(119): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at eth_fifo.v(127): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "eth_macstatus" for hierarchy "ethmac:ethmac0|eth_macstatus:macstatus1"
Info (12128): Elaborating entity "uart16550" for hierarchy "uart16550:uart16550_0"
Info (12128): Elaborating entity "uart_wb" for hierarchy "uart16550:uart16550_0|uart_wb:wb_interface"
Warning (10036): Verilog HDL or VHDL warning at uart_wb.v(189): object "wb_sel_is" assigned a value but never read
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart16550:uart16550_0|uart_regs:regs"
Warning (10230): Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter"
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
Info (12128): Elaborating entity "raminfr" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo"
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(225): object "rbit_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(258): object "rcounter16_eq_1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx"
Info (12128): Elaborating entity "sdc_controller" for hierarchy "sdc_controller:sdc_controller_0"
Warning (10036): Verilog HDL or VHDL warning at sdc_controller.v(442): object "m_wb_bte" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdc_controller.v(438): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdc_controller.v(439): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdc_controller.v(441): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdc_controller.v(442): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sdc_controller.v(444): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "m_wb_bte_o" at sdc_controller.v(97) has no driver
Info (12128): Elaborating entity "sd_clock_divider" for hierarchy "sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1"
Warning (10230): Verilog HDL assignment warning at sd_clock_divider.v(26): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "sd_cmd_master" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"
Info (10264): Verilog HDL Case Statement information at sd_cmd_master.v(150): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sd_cmd_master.v(270): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at sd_cmd_master.v(224): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable "STATUS_REG", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable "settings", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "settings[15]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[1]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[2]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[3]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[4]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[5]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[6]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[7]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[8]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[9]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[10]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[11]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[12]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[13]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[14]" at sd_cmd_master.v(221)
Info (10041): Inferred latch for "STATUS_REG[15]" at sd_cmd_master.v(221)
Info (12128): Elaborating entity "sd_cmd_serial_host" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"
Info (10264): Verilog HDL Case Statement information at sd_cmd_serial_host.v(119): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(322): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(346): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(376): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(391): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(421): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(442): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(460): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(471): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(489): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(495): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(502): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(508): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(537): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_cmd_serial_host.v(558): truncated value with size 32 to match size of target (3)
Info (10264): Verilog HDL Case Statement information at sd_cmd_serial_host.v(320): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sd_crc_7" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|sd_crc_7:CRC_7"
Info (12128): Elaborating entity "sd_data_master" for hierarchy "sdc_controller:sdc_controller_0|sd_data_master:data_master_1"
Info (10264): Verilog HDL Case Statement information at sd_data_master.v(114): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(310): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(352): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(355): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(359): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(363): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_master.v(494): truncated value with size 32 to match size of target (3)
Info (10264): Verilog HDL Case Statement information at sd_data_master.v(253): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sd_data_serial_host" for hierarchy "sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"
Warning (10270): Verilog HDL Case Statement warning at sd_data_serial_host.v(73): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at sd_data_serial_host.v(73): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(211): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(223): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(315): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(325): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(338): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(358): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(392): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(396): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at sd_data_serial_host.v(401): truncated value with size 32 to match size of target (5)
Info (10264): Verilog HDL Case Statement information at sd_data_serial_host.v(189): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sd_crc_16" for hierarchy "sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|sd_crc_16:CRC_16_gen[0].CRC_16_i"
Info (12128): Elaborating entity "sd_bd" for hierarchy "sdc_controller:sdc_controller_0|sd_bd:rx_bd"
Warning (10036): Verilog HDL or VHDL warning at sd_bd.v(122): object "read_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sd_bd.v(143): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(144): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(162): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(166): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(171): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(189): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sd_bd.v(190): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "sd_fifo_tx_filler" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"
Warning (10036): Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(38): object "we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(59): object "first" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sd_fifo_tx_filler.v(100): truncated value with size 32 to match size of target (9)
Warning (10240): Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable "m_wb_bte_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable "m_wb_cti_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "m_wb_cti_o[0]" at sd_fifo_tx_filler.v(64)
Info (10041): Inferred latch for "m_wb_cti_o[1]" at sd_fifo_tx_filler.v(64)
Info (10041): Inferred latch for "m_wb_cti_o[2]" at sd_fifo_tx_filler.v(64)
Info (10041): Inferred latch for "m_wb_bte_o[0]" at sd_fifo_tx_filler.v(64)
Info (10041): Inferred latch for "m_wb_bte_o[1]" at sd_fifo_tx_filler.v(64)
Info (12128): Elaborating entity "sd_tx_fifo" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo"
Info (12128): Elaborating entity "sd_fifo_rx_filler" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"
Warning (10230): Verilog HDL assignment warning at sd_fifo_rx_filler.v(86): truncated value with size 32 to match size of target (9)
Warning (10240): Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable "m_wb_bte_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable "m_wb_cti_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "m_wb_cti_o[0]" at sd_fifo_rx_filler.v(54)
Info (10041): Inferred latch for "m_wb_cti_o[1]" at sd_fifo_rx_filler.v(54)
Info (10041): Inferred latch for "m_wb_cti_o[2]" at sd_fifo_rx_filler.v(54)
Info (10041): Inferred latch for "m_wb_bte_o[0]" at sd_fifo_rx_filler.v(54)
Info (10041): Inferred latch for "m_wb_bte_o[1]" at sd_fifo_rx_filler.v(54)
Info (12128): Elaborating entity "sd_rx_fifo" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo"
Warning (10230): Verilog HDL assignment warning at sd_rx_fifo.v(119): truncated value with size 4 to match size of target (2)
Info (12128): Elaborating entity "sd_controller_wb" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(182): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(183): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(184): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(185): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(188): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(190): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(225): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sd_controller_wb.v(242): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio0"
Info (12128): Elaborating entity "aes_enc_128" for hierarchy "aes_enc_128:aes_enc_128_0"
Info (12128): Elaborating entity "aes_cipher_top" for hierarchy "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128"
Info (12128): Elaborating entity "aes_key_expand_128" for hierarchy "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0"
Info (12128): Elaborating entity "aes_sbox" for hierarchy "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_sbox:u0"
Info (12128): Elaborating entity "aes_rcon" for hierarchy "aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0"
Info (12128): Elaborating entity "aes_enc_wb" for hierarchy "aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"
Info (12128): Elaborating entity "aes_dec_128" for hierarchy "aes_dec_128:aes_dec_128_0"
Info (12128): Elaborating entity "aes_inv_cipher_top" for hierarchy "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128"
Warning (10036): Verilog HDL or VHDL warning at aes_inv_cipher_top.v(271): object "kdone" assigned a value but never read
Info (12128): Elaborating entity "aes_inv_sbox" for hierarchy "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_inv_sbox:us00"
Info (12128): Elaborating entity "aes_dec_wb" for hierarchy "aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb"
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p824.tdf
    Info (12023): Found entity 1: altsyncram_p824
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q0d.tdf
    Info (12023): Found entity 1: mux_q0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_toi.tdf
    Info (12023): Found entity 1: cntr_toi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf
    Info (12023): Found entity 1: cmpr_2mc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_baj.tdf
    Info (12023): Found entity 1: cntr_baj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dki.tdf
    Info (12023): Found entity 1: cntr_dki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Ram0" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|ram" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram" is uninferred due to inappropriate RAM size
Info (19000): Inferred 19 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kb_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 11
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 11
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|Mult0"
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6e1.tdf
    Info (12023): Found entity 1: altsyncram_p6e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50e1.tdf
    Info (12023): Found entity 1: altsyncram_50e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r8e1.tdf
    Info (12023): Found entity 1: altsyncram_r8e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30e1.tdf
    Info (12023): Found entity 1: altsyncram_30e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10e1.tdf
    Info (12023): Found entity 1: altsyncram_10e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf
    Info (12023): Found entity 1: altsyncram_nvd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9e1.tdf
    Info (12023): Found entity 1: altsyncram_j9e1
Info (12130): Elaborated megafunction instantiation "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf
    Info (12023): Found entity 1: altsyncram_odc1
Info (12130): Elaborated megafunction instantiation "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0"
Info (12133): Instantiated megafunction "aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "11"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf
    Info (12023): Found entity 1: altsyncram_c3h1
Info (12130): Elaborated megafunction instantiation "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6j41.tdf
    Info (12023): Found entity 1: altsyncram_6j41
Info (12130): Elaborated megafunction instantiation "sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0"
Info (12133): Instantiated megafunction "sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfi1.tdf
    Info (12023): Found entity 1: altsyncram_jfi1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf
    Info (12023): Found entity 1: mult_u9t
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 202 buffer(s)
    Info (13019): Ignored 202 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n_pad_o" is stuck at GND
    Warning (13410): Pin "sdram_cke_pad_o" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 184 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/output_files/orpsoc_top.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 3137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 51929 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 30 bidirectional pins
    Info (21061): Implemented 49744 logic cells
    Info (21064): Implemented 2094 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 320 warnings
    Info: Peak virtual memory: 1383 megabytes
    Info: Processing ended: Fri Jan 23 21:57:37 2015
    Info: Elapsed time: 00:02:56
    Info: Total CPU time (on all processors): 00:02:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/output_files/orpsoc_top.map.smsg.


