vhdl work "D:\backep c\Uni\Term e 3\Logic\Project\Elevator - Phase 3\freq_divider.vhd"
vhdl work "D:\backep c\Uni\Term e 3\Logic\Project\Elevator - Phase 3\Added Modules\RAM\RAM.vhd"
vhdl work "D:\backep c\Uni\Term e 3\Logic\Project\Elevator - Phase 3\Added Modules\counter\counter.vhd"
