Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:39:08 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square17/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  289         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (289)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (289)
5. checking no_input_delay (17)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (289)
--------------------------
 There are 289 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (289)
--------------------------------------------------
 There are 289 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  311          inf        0.000                      0                  311           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.357ns  (logic 4.977ns (48.052%)  route 5.380ns (51.948%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.924     1.285    compressor/comp/gpc11/src9[0]
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/lut5_prop1/I4
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.199     1.484 r  compressor/comp/gpc11/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc11/lut5_prop1_n_0
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/carry4_inst0/S[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.886 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.365     3.252    compressor/comp/gpc75/stage1_13[0]
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/lut5_prop1/I4
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.097     3.349 r  compressor/comp/gpc75/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.349    compressor/comp/gpc75/lut5_prop1_n_0
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.751 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.937     4.688    compressor/comp/gpc119/dst[2]
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/lut2_prop3/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.097     4.785 r  compressor/comp/gpc119/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.785    compressor/comp/gpc119/lut2_prop3_n_0
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.084 r  compressor/comp/gpc119/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.814     5.898    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene17_0[4]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/I1
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.995 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.995    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[17]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/S[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.397 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.397    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[19]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst5/CI
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.581 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst5/CO[0]
                         net (fo=1, routed)           1.339     7.920    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.437    10.357 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.357    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.325ns  (logic 5.538ns (53.634%)  route 4.787ns (46.366%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.239 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.239    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[15]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.462 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/O[1]
                         net (fo=1, routed)           1.458     7.919    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    10.325 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.325    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 4.893ns (47.569%)  route 5.393ns (52.431%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.924     1.285    compressor/comp/gpc11/src9[0]
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/lut5_prop1/I4
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.199     1.484 r  compressor/comp/gpc11/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc11/lut5_prop1_n_0
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/carry4_inst0/S[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.886 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.365     3.252    compressor/comp/gpc75/stage1_13[0]
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/lut5_prop1/I4
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.097     3.349 r  compressor/comp/gpc75/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.349    compressor/comp/gpc75/lut5_prop1_n_0
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.751 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.937     4.688    compressor/comp/gpc119/dst[2]
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/lut2_prop3/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.097     4.785 r  compressor/comp/gpc119/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.785    compressor/comp/gpc119/lut2_prop3_n_0
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.084 r  compressor/comp/gpc119/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.814     5.898    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene17_0[4]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/I1
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.995 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.995    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[17]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/S[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.397 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.397    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[19]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst5/CI
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.554 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst5/O[0]
                         net (fo=1, routed)           1.352     7.906    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380    10.287 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.287    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.247ns  (logic 5.430ns (52.985%)  route 4.818ns (47.015%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.370 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/O[1]
                         net (fo=1, routed)           1.488     7.858    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390    10.247 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.247    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 5.473ns (53.703%)  route 4.718ns (46.297%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.239 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.239    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[15]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/O[0]
                         net (fo=1, routed)           1.389     7.784    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    10.192 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.192    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.186ns  (logic 5.359ns (52.615%)  route 4.827ns (47.385%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.304 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/O[0]
                         net (fo=1, routed)           1.497     7.801    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385    10.186 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.186    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 4.801ns (47.162%)  route 5.378ns (52.838%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.924     1.285    compressor/comp/gpc11/src9[0]
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/lut5_prop1/I4
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.199     1.484 r  compressor/comp/gpc11/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc11/lut5_prop1_n_0
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/carry4_inst0/S[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.886 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.365     3.252    compressor/comp/gpc75/stage1_13[0]
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/lut5_prop1/I4
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.097     3.349 r  compressor/comp/gpc75/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.349    compressor/comp/gpc75/lut5_prop1_n_0
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.751 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.937     4.688    compressor/comp/gpc119/dst[2]
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/lut2_prop3/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.097     4.785 r  compressor/comp/gpc119/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.785    compressor/comp/gpc119/lut2_prop3_n_0
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.084 r  compressor/comp/gpc119/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.814     5.898    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene17_0[4]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/I1
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.995 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.995    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[17]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/S[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.427 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/O[2]
                         net (fo=1, routed)           1.337     7.764    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    10.179 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.179    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 5.464ns (53.753%)  route 4.701ns (46.247%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.384 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/O[3]
                         net (fo=1, routed)           1.372     7.755    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.410    10.166 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.166    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.120ns  (logic 4.841ns (47.838%)  route 5.279ns (52.162%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.924     1.285    compressor/comp/gpc11/src9[0]
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/lut5_prop1/I4
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.199     1.484 r  compressor/comp/gpc11/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.484    compressor/comp/gpc11/lut5_prop1_n_0
    SLICE_X10Y69                                                      r  compressor/comp/gpc11/carry4_inst0/S[1]
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.886 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.365     3.252    compressor/comp/gpc75/stage1_13[0]
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/lut5_prop1/I4
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.097     3.349 r  compressor/comp/gpc75/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.349    compressor/comp/gpc75/lut5_prop1_n_0
    SLICE_X6Y68                                                       r  compressor/comp/gpc75/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.751 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.937     4.688    compressor/comp/gpc119/dst[2]
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/lut2_prop3/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.097     4.785 r  compressor/comp/gpc119/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.785    compressor/comp/gpc119/lut2_prop3_n_0
    SLICE_X3Y67                                                       r  compressor/comp/gpc119/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.084 r  compressor/comp/gpc119/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.814     5.898    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene17_0[4]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/I1
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.995 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.995    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[17]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/S[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.476 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst4/O[3]
                         net (fo=1, routed)           1.237     7.714    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    10.120 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.120    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 5.386ns (53.269%)  route 4.725ns (46.731%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.050     1.443    compressor/comp/gpc5/src5[0]
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/lut4_prop0/I3
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.540 r  compressor/comp/gpc5/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.540    compressor/comp/gpc5/lut4_prop0_n_0
    SLICE_X4Y64                                                       r  compressor/comp/gpc5/carry4_inst0/S[0]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.947 r  compressor/comp/gpc5/carry4_inst0/O[2]
                         net (fo=2, routed)           0.656     2.603    compressor/comp/gpc72/dst[0]
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/lut4_prop1/I3
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.230     2.833 r  compressor/comp/gpc72/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.833    compressor/comp/gpc72/lut4_prop1_n_0
    SLICE_X10Y64                                                      r  compressor/comp/gpc72/carry4_inst0/S[1]
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.314 r  compressor/comp/gpc72/carry4_inst0/O[3]
                         net (fo=6, routed)           0.861     4.175    compressor/comp/gpc117/lut6_2_inst3_0[1]
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/lut5_prop1/I4
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.222     4.397 r  compressor/comp/gpc117/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.397    compressor/comp/gpc117/lut5_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc117/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.878 r  compressor/comp/gpc117/carry4_inst0/O[3]
                         net (fo=2, routed)           0.763     5.641    compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_gene12_0[3]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.222     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_21/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.863    compressor/ra/ra/rowadder_0/cascade_fa_21/prop[11]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/S[3]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.147 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.147    compressor/ra/ra/rowadder_0/cascade_fa_21/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.327 r  compressor/ra/ra/rowadder_0/cascade_fa_21/carry4_inst3/O[2]
                         net (fo=1, routed)           1.395     7.722    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.389    10.111 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.111    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.128ns (64.163%)  route 0.071ns (35.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.071     0.199    src9[9]
    SLICE_X9Y68          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.686%)  route 0.073ns (36.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src10[9]
    SLICE_X9Y65          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.912%)  route 0.119ns (48.088%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src16_reg[1]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[1]/Q
                         net (fo=5, routed)           0.119     0.247    src16[1]
    SLICE_X2Y71          FDRE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.628%)  route 0.108ns (43.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src3_reg[14]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[14]/Q
                         net (fo=2, routed)           0.108     0.249    src3[14]
    SLICE_X5Y61          FDRE                                         r  src3_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src16_reg[13]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[13]/Q
                         net (fo=5, routed)           0.124     0.252    src16[13]
    SLICE_X0Y66          FDRE                                         r  src16_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  src5_reg[6]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[6]/Q
                         net (fo=3, routed)           0.111     0.252    src5[6]
    SLICE_X9Y62          FDRE                                         r  src5_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.802%)  route 0.112ns (44.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE                         0.000     0.000 r  src1_reg[9]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[9]/Q
                         net (fo=5, routed)           0.112     0.253    src1[9]
    SLICE_X6Y58          FDRE                                         r  src1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.656%)  route 0.125ns (49.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src3_reg[6]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[6]/Q
                         net (fo=2, routed)           0.125     0.253    src3[6]
    SLICE_X5Y59          FDRE                                         r  src3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.614%)  route 0.125ns (49.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src16_reg[15]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[15]/Q
                         net (fo=5, routed)           0.125     0.253    src16[15]
    SLICE_X0Y66          FDRE                                         r  src16_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE                         0.000     0.000 r  src6_reg[8]/C
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[8]/Q
                         net (fo=2, routed)           0.126     0.254    src6[8]
    SLICE_X11Y62         FDRE                                         r  src6_reg[9]/D
  -------------------------------------------------------------------    -------------------





