// Seed: 178101295
module module_0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2
    , id_19,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    output wire id_12,
    output wand id_13
    , id_20,
    output tri0 id_14,
    input wor id_15,
    input wire id_16,
    input supply1 id_17
);
  assign id_4 = 1;
  module_0();
endmodule
