// Seed: 3900073653
module module_0 ();
  wire id_1;
  ;
  parameter id_2 = 1 == -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd5,
    parameter id_5 = 32'd13,
    parameter id_8 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire _id_4;
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_6) id_3 = -1;
  wire id_9;
  logic [id_4 : 1] id_10;
  assign id_3 = id_8;
  logic [id_5 : id_8] id_11 = -1;
  module_0 modCall_1 ();
endmodule
