<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v</a>
defines: 
time_elapsed: 1.004s
ram usage: 38348 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp9dy7yad8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v:8</a>: No timescale set for &#34;parity_using_function2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v:8</a>: Compile module &#34;work@parity_using_function2&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v:8</a>: Top level module &#34;work@parity_using_function2&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp9dy7yad8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_parity_using_function2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp9dy7yad8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp9dy7yad8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@parity_using_function2)
 |vpiName:work@parity_using_function2
 |uhdmallPackages:
 \_package: builtin, parent:work@parity_using_function2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@parity_using_function2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v</a>, line:8, parent:work@parity_using_function2
   |vpiDefName:work@parity_using_function2
   |vpiFullName:work@parity_using_function2
   |vpiProcess:
   \_always: , line:27
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:27
       |vpiCondition:
       \_ref_obj: (data_in), line:27
         |vpiName:data_in
         |vpiFullName:work@parity_using_function2.data_in
       |vpiStmt:
       \_begin: , line:28
         |vpiFullName:work@parity_using_function2
         |vpiStmt:
         \_assignment: , line:29
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (parity_out), line:29
             |vpiName:parity_out
             |vpiFullName:work@parity_using_function2.parity_out
           |vpiRhs:
           \_func_call: (parity), line:29
             |vpiName:parity
             |vpiFunction:
             \_function: (parity), line:16
               |vpiName:parity
               |vpiFullName:work@parity_using_function2.parity
               |vpiIODecl:
               \_io_decl: (data), line:17, parent:parity
                 |vpiName:data
                 |vpiDirection:1
                 |vpiRange:
                 \_range: , line:17
                   |vpiLeftRange:
                   \_constant: , line:17
                     |vpiConstType:7
                     |vpiDecompile:31
                     |vpiSize:32
                     |INT:31
                   |vpiRightRange:
                   \_constant: , line:17
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
               |vpiIODecl:
               \_io_decl: (@@BAD_SYMBOL@@), line:8, parent:parity
                 |vpiName:@@BAD_SYMBOL@@
                 |vpiDirection:5
               |vpiStmt:
               \_begin: , line:19, parent:parity
                 |vpiFullName:work@parity_using_function2.parity
                 |vpiStmt:
                 \_assignment: , line:20
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (parity), line:20
                     |vpiName:parity
                     |vpiFullName:work@parity_using_function2.parity.parity
                   |vpiRhs:
                   \_constant: , line:20
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
                 |vpiStmt:
                 \_for_stmt: , line:21
                   |vpiFullName:work@parity_using_function2.parity
                   |vpiCondition:
                   \_operation: , line:21
                     |vpiOpType:20
                     |vpiOperand:
                     \_ref_obj: (i), line:21
                       |vpiName:i
                       |vpiFullName:work@parity_using_function2.parity.i
                     |vpiOperand:
                     \_constant: , line:21
                       |vpiConstType:7
                       |vpiDecompile:32
                       |vpiSize:32
                       |INT:32
                   |vpiForInitStmt:
                   \_assign_stmt: 
                     |vpiRhs:
                     \_unsupported_expr: , line:8
                       |STRING:module parity_using_function2 (

                     |vpiLhs:
                     \_logic_var: (@@BAD_SYMBOL@@), line:21
                       |vpiName:@@BAD_SYMBOL@@
                       |vpiFullName:work@parity_using_function2.parity.@@BAD_SYMBOL@@
                   |vpiForIncStmt:
                   \_operation: , line:21
                     |vpiOpType:82
                     |vpiOperand:
                     \_ref_obj: (i), line:21
                       |vpiName:i
                   |vpiStmt:
                   \_begin: , line:21
                     |vpiFullName:work@parity_using_function2.parity
                     |vpiStmt:
                     \_assignment: , line:22
                       |vpiBlocking:1
                       |vpiLhs:
                       \_ref_obj: (parity), line:22
                         |vpiName:parity
                         |vpiFullName:work@parity_using_function2.parity.parity
                       |vpiRhs:
                       \_operation: , line:22
                         |vpiOpType:30
                         |vpiOperand:
                         \_ref_obj: (parity), line:22
                           |vpiName:parity
                           |vpiFullName:work@parity_using_function2.parity.parity
                         |vpiOperand:
                         \_bit_select: (data), line:22
                           |vpiName:data
                           |vpiFullName:work@parity_using_function2.parity.data
                           |vpiIndex:
                           \_ref_obj: (i), line:22
                             |vpiName:i
                             |vpiFullName:work@parity_using_function2.parity.i
             |vpiArgument:
             \_ref_obj: (data_in), line:29
               |vpiName:data_in
   |vpiPort:
   \_port: (data_in), line:9
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:9
         |vpiName:data_in
         |vpiFullName:work@parity_using_function2.data_in
   |vpiPort:
   \_port: (parity_out), line:10
     |vpiName:parity_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_out), line:15
         |vpiName:parity_out
         |vpiFullName:work@parity_using_function2.parity_out
         |vpiNetType:1
   |vpiTaskFunc:
   \_function: (parity), line:16
   |vpiNet:
   \_logic_net: (parity_out), line:15
   |vpiNet:
   \_logic_net: (i), line:18
     |vpiName:i
     |vpiFullName:work@parity_using_function2.i
   |vpiNet:
   \_logic_net: (data_in), line:9
 |uhdmtopModules:
 \_module: work@parity_using_function2 (work@parity_using_function2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/parity_using_function2.v</a>, line:8
   |vpiDefName:work@parity_using_function2
   |vpiName:work@parity_using_function2
   |vpiPort:
   \_port: (data_in), line:9, parent:work@parity_using_function2
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:9, parent:work@parity_using_function2
         |vpiName:data_in
         |vpiFullName:work@parity_using_function2.data_in
   |vpiPort:
   \_port: (parity_out), line:10, parent:work@parity_using_function2
     |vpiName:parity_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_out), line:15, parent:work@parity_using_function2
         |vpiName:parity_out
         |vpiFullName:work@parity_using_function2.parity_out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (parity_out), line:15, parent:work@parity_using_function2
   |vpiNet:
   \_logic_net: (i), line:18, parent:work@parity_using_function2
     |vpiName:i
     |vpiFullName:work@parity_using_function2.i
   |vpiNet:
   \_logic_net: (data_in), line:9, parent:work@parity_using_function2
Object: \work_parity_using_function2 of type 3000
Object: \work_parity_using_function2 of type 32
Object: \data_in of type 44
Object: \parity_out of type 44
Object: \parity_out of type 36
Object: \i of type 36
Object: \data_in of type 36
Object: \work_parity_using_function2 of type 32
Object:  of type 1
Object:  of type 13
Object: \data_in of type 608
Object:  of type 4
Object:  of type 3
Object: \parity_out of type 608
Object: \parity of type 19
Object: \data_in of type 608
Object: \parity_out of type 36
Object: \i of type 36
Object: \data_in of type 36
Object: \parity of type 20
Object:  of type 4
Object:  of type 3
Object: \parity of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object: \__BAD_SYMBOL__ of type 3007
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>