#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 21 10:02:29 2021
# Process ID: 11652
# Current directory: F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1
# Command line: vivado.exe -log Mars_AX3_PM3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mars_AX3_PM3.tcl
# Log file: F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/Mars_AX3_PM3.vds
# Journal file: F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mars_AX3_PM3.tcl -notrace
source F:/GitHub/Mars_AX3_PM3_Reference_Design/scripts/settings.tcl
Mars_AX3 PM3
INFO: settings.tcl file loaded.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.500 ; gain = 0.000
Command: synth_design -top Mars_AX3_PM3 -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_PM3' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:194]
	Parameter DDR3_ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Mars_AX3' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9615' bound to instance 'Mars_AX3_i' of component 'Mars_AX3' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:313]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9678]
INFO: [Synth 8-638] synthesizing module 'CPU_imp_15ZD30O' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:7431]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_interconnect_CPU_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:4232]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_N60JKQ' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1210]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_N60JKQ' (1#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1210]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1G7LXIZ' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1G7LXIZ' (2#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_O1ONMH' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1412]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_O1ONMH' (3#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1FLLJSO' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1FLLJSO' (4#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1513]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_OND53W' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1614]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_OND53W' (5#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1EX3U9P' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1715]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1EX3U9P' (6#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1715]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_PT1JFJ' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1832]
INFO: [Synth 8-3491] module 'Mars_AX3_auto_pc_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Mars_AX3_auto_pc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2002]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_auto_pc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_PT1JFJ' (7#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1832]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1DH5EV2' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2109]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1DH5EV2' (8#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2109]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_IX2TJQ' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_IX2TJQ' (9#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1BKZJLJ' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2401]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1BKZJLJ' (10#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2401]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_10SM342' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2500]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_10SM342' (11#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2500]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1B8KWGO' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3160]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1B8KWGO' (12#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3160]
INFO: [Synth 8-3491] module 'Mars_AX3_xbar_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Mars_AX3_xbar_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:5515]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_xbar_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Mars_AX3_interconnect_CPU_0' (13#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:4232]
INFO: [Synth 8-3491] module 'Mars_AX3_mdm_0_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_mdm_0_0_stub.vhdl:5' bound to instance 'mdm_0' of component 'Mars_AX3_mdm_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8466]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_mdm_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_mdm_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'Mars_AX3_microblaze_CPU_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_microblaze_CPU_0_stub.vhdl:5' bound to instance 'microblaze_CPU' of component 'Mars_AX3_microblaze_CPU_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8499]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_microblaze_CPU_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_microblaze_CPU_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'Mars_AX3_microblaze_axi_intc_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_microblaze_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_axi_intc' of component 'Mars_AX3_microblaze_axi_intc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8659]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_microblaze_axi_intc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_microblaze_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'microblaze_local_memory_imp_1QA78GH' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2581]
INFO: [Synth 8-3491] module 'Mars_AX3_dlmb_bram_if_cntlr_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'Mars_AX3_dlmb_bram_if_cntlr_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2795]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_dlmb_bram_if_cntlr_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Mars_AX3_dlmb_v10_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'Mars_AX3_dlmb_v10_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2849]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_dlmb_v10_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Mars_AX3_ilmb_bram_if_cntlr_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'Mars_AX3_ilmb_bram_if_cntlr_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2877]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_ilmb_bram_if_cntlr_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Mars_AX3_ilmb_v10_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'Mars_AX3_ilmb_v10_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2931]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_ilmb_v10_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Mars_AX3_lmb_bram_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'Mars_AX3_lmb_bram_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2959]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_lmb_bram_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_local_memory_imp_1QA78GH' (14#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:2581]
INFO: [Synth 8-256] done synthesizing module 'CPU_imp_15ZD30O' (15#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:7431]
INFO: [Synth 8-638] synthesizing module 'Ethernet_imp_LIDQ5M' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:129]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:202]
INFO: [Synth 8-3491] module 'Mars_AX3_axi_dma_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_dma_0_stub.vhdl:5' bound to instance 'axi_dma' of component 'Mars_AX3_axi_dma_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:559]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_axi_dma_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_dma_0_stub.vhdl:117]
INFO: [Synth 8-3491] module 'Mars_AX3_axi_ethernet_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_ethernet_0_stub.vhdl:5' bound to instance 'axi_ethernet' of component 'Mars_AX3_axi_ethernet_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:667]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_axi_ethernet_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_ethernet_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'Mars_AX3_clk_wiz_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'Mars_AX3_clk_wiz_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:731]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_clk_wiz_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'Ethernet_imp_LIDQ5M' (16#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:129]
INFO: [Synth 8-3491] module 'Mars_AX3_IIC_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_IIC_0_stub.vhdl:5' bound to instance 'IIC' of component 'Mars_AX3_IIC_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:10728]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_IIC_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_IIC_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'Mars_AX3_LEDs_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_LEDs_0_stub.vhdl:5' bound to instance 'LEDs' of component 'Mars_AX3_LEDs_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:10758]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_LEDs_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_LEDs_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'Memory_imp_YQ80QP' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8878]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8879]
INFO: [Synth 8-3491] module 'Mars_AX3_SDRAM_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_SDRAM_0_stub.vhdl:5' bound to instance 'SDRAM' of component 'Mars_AX3_SDRAM_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9332]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_SDRAM_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_SDRAM_0_stub.vhdl:80]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_interconnect_DDR_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:5962]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1BYIGWA' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:827]
INFO: [Synth 8-3491] module 'Mars_AX3_auto_cc_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'Mars_AX3_auto_cc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:1077]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_auto_cc_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_auto_cc_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1BYIGWA' (17#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:827]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NU0XMW' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3307]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NU0XMW' (18#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3307]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1FSYNC9' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1FSYNC9' (19#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3508]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_M920GB' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3693]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_M920GB' (20#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3693]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1H3M4VE' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3822]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1H3M4VE' (21#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3822]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_Q607DA' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3909]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_Q607DA' (22#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:3909]
INFO: [Synth 8-3491] module 'Mars_AX3_xbar_1' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'Mars_AX3_xbar_1' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:6976]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_xbar_1' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'Mars_AX3_interconnect_DDR_0' (23#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:5962]
INFO: [Synth 8-3491] module 'Mars_AX3_rst_mig_7series_0_100M_0_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_rst_mig_7series_0_100M_0_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_100M_0' of component 'Mars_AX3_rst_mig_7series_0_100M_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9584]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_rst_mig_7series_0_100M_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_rst_mig_7series_0_100M_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Mars_AX3_rst_mig_7series_0_100M_1_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_rst_mig_7series_0_100M_1_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_100M_1' of component 'Mars_AX3_rst_mig_7series_0_100M_1_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9597]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_rst_mig_7series_0_100M_1_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_rst_mig_7series_0_100M_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Memory_imp_YQ80QP' (24#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:8878]
INFO: [Synth 8-3491] module 'Mars_AX3_QSPI_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_QSPI_0_stub.vhdl:5' bound to instance 'QSPI' of component 'Mars_AX3_QSPI_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:10940]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_QSPI_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_QSPI_0_stub.vhdl:65]
INFO: [Synth 8-3491] module 'Mars_AX3_UART_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_UART_0_stub.vhdl:5' bound to instance 'UART' of component 'Mars_AX3_UART_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:10997]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_UART_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_UART_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Mars_AX3_axi_timer_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_timer_0_stub.vhdl:5' bound to instance 'axi_timer' of component 'Mars_AX3_axi_timer_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:11022]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_axi_timer_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_axi_timer_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'Mars_AX3_microblaze_xlconcat_0' declared at 'f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_xlconcat_0/synth/Mars_AX3_microblaze_xlconcat_0.v:58' bound to instance 'microblaze_xlconcat' of component 'Mars_AX3_microblaze_xlconcat_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:11051]
INFO: [Synth 8-6157] synthesizing module 'Mars_AX3_microblaze_xlconcat_0' [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_xlconcat_0/synth/Mars_AX3_microblaze_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (25#1) [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Mars_AX3_microblaze_xlconcat_0' (26#1) [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_xlconcat_0/synth/Mars_AX3_microblaze_xlconcat_0.v:58]
INFO: [Synth 8-3491] module 'Mars_AX3_xadc_wiz_0_0' declared at 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'Mars_AX3_xadc_wiz_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:11065]
INFO: [Synth 8-638] synthesizing module 'Mars_AX3_xadc_wiz_0_0' [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/.Xil/Vivado-11652-Artak-New/realtime/Mars_AX3_xadc_wiz_0_0_stub.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'Mars_AX3' (27#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/synth/Mars_AX3.vhd:9678]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'IIC_sda_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:371]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (28#1) [F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'IIC_scl_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:379]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'mdio_MDIO_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:402]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'QSPI_io0_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:410]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'QSPI_io1_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:418]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'QSPI_io2_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:426]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'QSPI_io3_iobuf' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:434]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'F:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'QSPI_ss_iobuf_0' of component 'IOBUF' [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:442]
INFO: [Synth 8-256] done synthesizing module 'Mars_AX3_PM3' (29#1) [F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.vhd:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.812 ; gain = 71.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.812 ; gain = 71.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.812 ; gain = 71.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1139.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_timer_0/Mars_AX3_axi_timer_0/Mars_AX3_axi_timer_0_in_context.xdc] for cell 'Mars_AX3_i/axi_timer'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_timer_0/Mars_AX3_axi_timer_0/Mars_AX3_axi_timer_0_in_context.xdc] for cell 'Mars_AX3_i/axi_timer'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xadc_wiz_0_0/Mars_AX3_xadc_wiz_0_0/Mars_AX3_xadc_wiz_0_0_in_context.xdc] for cell 'Mars_AX3_i/xadc_wiz_0'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xadc_wiz_0_0/Mars_AX3_xadc_wiz_0_0/Mars_AX3_xadc_wiz_0_0_in_context.xdc] for cell 'Mars_AX3_i/xadc_wiz_0'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_IIC_0/Mars_AX3_IIC_0/Mars_AX3_IIC_0_in_context.xdc] for cell 'Mars_AX3_i/IIC'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_IIC_0/Mars_AX3_IIC_0/Mars_AX3_IIC_0_in_context.xdc] for cell 'Mars_AX3_i/IIC'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_LEDs_0/Mars_AX3_LEDs_0/Mars_AX3_LEDs_0_in_context.xdc] for cell 'Mars_AX3_i/LEDs'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_LEDs_0/Mars_AX3_LEDs_0/Mars_AX3_LEDs_0_in_context.xdc] for cell 'Mars_AX3_i/LEDs'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_QSPI_0/Mars_AX3_QSPI_0/Mars_AX3_QSPI_0_in_context.xdc] for cell 'Mars_AX3_i/QSPI'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_QSPI_0/Mars_AX3_QSPI_0/Mars_AX3_QSPI_0_in_context.xdc] for cell 'Mars_AX3_i/QSPI'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_UART_0/Mars_AX3_UART_0/Mars_AX3_UART_0_in_context.xdc] for cell 'Mars_AX3_i/UART'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_UART_0/Mars_AX3_UART_0/Mars_AX3_UART_0_in_context.xdc] for cell 'Mars_AX3_i/UART'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_CPU_0/Mars_AX3_microblaze_CPU_0/Mars_AX3_microblaze_CPU_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_CPU'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_CPU_0/Mars_AX3_microblaze_CPU_0/Mars_AX3_microblaze_CPU_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_CPU'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xbar_0/Mars_AX3_xbar_0/Mars_AX3_xbar_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/interconnect_CPU/xbar'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xbar_0/Mars_AX3_xbar_0/Mars_AX3_xbar_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/interconnect_CPU/xbar'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/mdm_0'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0_in_context.xdc:4]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0/Mars_AX3_mdm_0_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/mdm_0'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_axi_intc_0/Mars_AX3_microblaze_axi_intc_0/Mars_AX3_microblaze_axi_intc_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_axi_intc'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_microblaze_axi_intc_0/Mars_AX3_microblaze_axi_intc_0/Mars_AX3_microblaze_axi_intc_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_axi_intc'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_dlmb_v10_0/Mars_AX3_dlmb_v10_0/Mars_AX3_dlmb_v10_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/dlmb_v10'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_dlmb_v10_0/Mars_AX3_dlmb_v10_0/Mars_AX3_dlmb_v10_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/dlmb_v10'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_ilmb_v10_0/Mars_AX3_ilmb_v10_0/Mars_AX3_dlmb_v10_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/ilmb_v10'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_ilmb_v10_0/Mars_AX3_ilmb_v10_0/Mars_AX3_dlmb_v10_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/ilmb_v10'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0/Mars_AX3_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0/Mars_AX3_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_lmb_bram_0/Mars_AX3_lmb_bram_0/Mars_AX3_lmb_bram_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/lmb_bram'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_lmb_bram_0/Mars_AX3_lmb_bram_0/Mars_AX3_lmb_bram_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/microblaze_local_memory/lmb_bram'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/SDRAM'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:12]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc:14]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/SDRAM'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xbar_1/Mars_AX3_xbar_1/Mars_AX3_xbar_1_in_context.xdc] for cell 'Mars_AX3_i/Memory/interconnect_DDR/xbar'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_xbar_1/Mars_AX3_xbar_1/Mars_AX3_xbar_1_in_context.xdc] for cell 'Mars_AX3_i/Memory/interconnect_DDR/xbar'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_rst_mig_7series_0_100M_0_0/Mars_AX3_rst_mig_7series_0_100M_0_0/Mars_AX3_rst_mig_7series_0_100M_0_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/rst_mig_7series_0_100M_0'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_rst_mig_7series_0_100M_0_0/Mars_AX3_rst_mig_7series_0_100M_0_0/Mars_AX3_rst_mig_7series_0_100M_0_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/rst_mig_7series_0_100M_0'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_rst_mig_7series_0_100M_1_0/Mars_AX3_rst_mig_7series_0_100M_1_0/Mars_AX3_rst_mig_7series_0_100M_0_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/rst_mig_7series_0_100M_1'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_rst_mig_7series_0_100M_1_0/Mars_AX3_rst_mig_7series_0_100M_1_0/Mars_AX3_rst_mig_7series_0_100M_0_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/rst_mig_7series_0_100M_1'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/axi_ethernet'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:5]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc:12]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/axi_ethernet'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/clk_wiz'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0/Mars_AX3_clk_wiz_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/clk_wiz'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_dma_0/Mars_AX3_axi_dma_0/Mars_AX3_axi_dma_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/axi_dma'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_dma_0/Mars_AX3_axi_dma_0/Mars_AX3_axi_dma_0_in_context.xdc] for cell 'Mars_AX3_i/Ethernet/axi_dma'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_auto_pc_0/Mars_AX3_auto_pc_0/Mars_AX3_auto_pc_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/interconnect_CPU/m06_couplers/auto_pc'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_auto_pc_0/Mars_AX3_auto_pc_0/Mars_AX3_auto_pc_0_in_context.xdc] for cell 'Mars_AX3_i/CPU/interconnect_CPU/m06_couplers/auto_pc'
Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_auto_cc_0/Mars_AX3_auto_cc_0/Mars_AX3_auto_cc_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc'
Finished Parsing XDC File [f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_auto_cc_0/Mars_AX3_auto_cc_0/Mars_AX3_auto_cc_0_in_context.xdc] for cell 'Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc'
Sourcing Tcl File [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/constrs_1/imports/src/Mars_AX3_PM3.tcl]
Finished Sourcing Tcl File [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/constrs_1/imports/src/Mars_AX3_PM3.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/constrs_1/imports/src/Mars_AX3_PM3.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mars_AX3_PM3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mars_AX3_PM3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1218.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Mars_AX3_i/QSPI' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Mars_AX3_i/CPU/microblaze_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[10]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[10]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[11]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[11]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[12]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[12]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[13]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[13]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[4]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[4]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[5]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[5]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[6]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[6]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[7]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[7]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[8]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[8]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_A[9]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_A[9]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_BA[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_BA[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_BA[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_BA[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_BA[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_BA[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_CAS_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_CAS_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_CLK_N[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_CLK_N[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_CLK_P[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_CLK_P[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_CKE[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_CKE[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DM[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DM[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DM[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DM[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[10]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[10]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[11]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[11]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[12]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[12]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[13]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[13]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[14]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[14]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[15]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[15]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[4]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[4]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[5]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[5]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[6]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[6]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[7]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[7]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[8]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[8]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQ[9]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQ[9]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQS_N[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQS_N[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQS_N[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQS_N[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQS_P[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQS_P[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_DQS_P[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_DQS_P[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ODT[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ODT[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_RAS_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_RAS_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_RESET_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_RESET_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_WE_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_WE_N. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for Clk50_DDR. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk50_DDR. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXD[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXD[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXD[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXD[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXD[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXD[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXD[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXD[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RX_CTL. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RX_CTL. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_RXC. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_RXC. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TXD[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TXD[0]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TXD[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TXD[1]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TXD[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TXD[2]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TXD[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TXD[3]. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TX_CTL. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TX_CTL. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ETH_TXC. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ETH_TXC. (constraint file  f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0/Mars_AX3_axi_ethernet_0_in_context.xdc, line 36).
Applied set_property DONT_TOUCH = true for Mars_AX3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/axi_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/microblaze_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/LEDs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/QSPI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/UART. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_CPU. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/interconnect_CPU/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/interconnect_CPU. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/microblaze_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/SDRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/interconnect_DDR/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/interconnect_DDR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/rst_mig_7series_0_100M_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/rst_mig_7series_0_100M_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Ethernet/axi_ethernet. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Ethernet/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Ethernet/axi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/CPU/interconnect_CPU/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1222.086 ; gain = 153.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1226.824 ; gain = 158.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |Mars_AX3_IIC_0                      |         1|
|2     |Mars_AX3_LEDs_0                     |         1|
|3     |Mars_AX3_QSPI_0                     |         1|
|4     |Mars_AX3_UART_0                     |         1|
|5     |Mars_AX3_axi_timer_0                |         1|
|6     |Mars_AX3_xadc_wiz_0_0               |         1|
|7     |Mars_AX3_xbar_0                     |         1|
|8     |Mars_AX3_auto_pc_0                  |         1|
|9     |Mars_AX3_mdm_0_0                    |         1|
|10    |Mars_AX3_microblaze_CPU_0           |         1|
|11    |Mars_AX3_microblaze_axi_intc_0      |         1|
|12    |Mars_AX3_dlmb_bram_if_cntlr_0       |         1|
|13    |Mars_AX3_dlmb_v10_0                 |         1|
|14    |Mars_AX3_ilmb_bram_if_cntlr_0       |         1|
|15    |Mars_AX3_ilmb_v10_0                 |         1|
|16    |Mars_AX3_lmb_bram_0                 |         1|
|17    |Mars_AX3_axi_dma_0                  |         1|
|18    |Mars_AX3_axi_ethernet_0             |         1|
|19    |Mars_AX3_clk_wiz_0                  |         1|
|20    |Mars_AX3_xbar_1                     |         1|
|21    |Mars_AX3_auto_cc_0                  |         1|
|22    |Mars_AX3_SDRAM_0                    |         1|
|23    |Mars_AX3_rst_mig_7series_0_100M_0_0 |         1|
|24    |Mars_AX3_rst_mig_7series_0_100M_1_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |Mars_AX3_IIC_0_bbox                      |     1|
|2     |Mars_AX3_LEDs_0_bbox                     |     1|
|3     |Mars_AX3_QSPI_0_bbox                     |     1|
|4     |Mars_AX3_SDRAM_0_bbox                    |     1|
|5     |Mars_AX3_UART_0_bbox                     |     1|
|6     |Mars_AX3_auto_cc_0_bbox                  |     1|
|7     |Mars_AX3_auto_pc_0_bbox                  |     1|
|8     |Mars_AX3_axi_dma_0_bbox                  |     1|
|9     |Mars_AX3_axi_ethernet_0_bbox             |     1|
|10    |Mars_AX3_axi_timer_0_bbox                |     1|
|11    |Mars_AX3_clk_wiz_0_bbox                  |     1|
|12    |Mars_AX3_dlmb_bram_if_cntlr_0_bbox       |     1|
|13    |Mars_AX3_dlmb_v10_0_bbox                 |     1|
|14    |Mars_AX3_ilmb_bram_if_cntlr_0_bbox       |     1|
|15    |Mars_AX3_ilmb_v10_0_bbox                 |     1|
|16    |Mars_AX3_lmb_bram_0_bbox                 |     1|
|17    |Mars_AX3_mdm_0_0_bbox                    |     1|
|18    |Mars_AX3_microblaze_CPU_0_bbox           |     1|
|19    |Mars_AX3_microblaze_axi_intc_0_bbox      |     1|
|20    |Mars_AX3_rst_mig_7series_0_100M_0_0_bbox |     1|
|21    |Mars_AX3_rst_mig_7series_0_100M_1_0_bbox |     1|
|22    |Mars_AX3_xadc_wiz_0_0_bbox               |     1|
|23    |Mars_AX3_xbar_0_bbox                     |     1|
|24    |Mars_AX3_xbar_1_bbox                     |     1|
|25    |CARRY4                                   |     6|
|26    |LUT1                                     |     2|
|27    |FDRE                                     |    24|
|28    |IBUF                                     |     2|
|29    |IOBUF                                    |     8|
|30    |OBUF                                     |     5|
|31    |OBUFT                                    |     5|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1231.461 ; gain = 80.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.461 ; gain = 162.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1231.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1255.227 ; gain = 186.727
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.runs/synth_1/Mars_AX3_PM3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mars_AX3_PM3_utilization_synth.rpt -pb Mars_AX3_PM3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 10:03:12 2021...
