// Seed: 2178186041
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7,
    output wire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wire id_12,
    output tri1 id_13,
    output tri1 id_14,
    input tri id_15,
    output wor id_16
);
  tri0 [1 : -1] id_18 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply0 id_4,
    output tri id_5,
    output supply0 id_6
);
  logic [-1 : 1 'h0] id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_6
  );
  logic id_10;
  ;
endmodule
