// Seed: 332817644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd97,
    parameter id_5 = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_4,
      id_3,
      id_3,
      id_4
  );
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_5 : -1 'b0 ==  id_2] id_7;
endmodule
