#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 31 23:02:42 2024
# Process ID: 420
# Current directory: E:/Vivado_Project/ARMv7_memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25708 E:\Vivado_Project\ARMv7_memory\ARMv7_memory.xpr
# Log file: E:/Vivado_Project/ARMv7_memory/vivado.log
# Journal file: E:/Vivado_Project/ARMv7_memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/ARMv7_memory/ARMv7_memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 778.227 ; gain = 57.008
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_memory' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim/store_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/new/ARMv7_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARMv7_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sim_1/new/test_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d074a38801194a229cb58b7ea1b56716 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_memory_behav xil_defaultlib.test_memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.ARMv7_memory
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_memory_behav -key {Behavioral:sim_1:Functional:test_memory} -tclbatch {test_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_memory.uut.RAM1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 826.277 ; gain = 5.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_memory' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim/store_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/new/ARMv7_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARMv7_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sim_1/new/test_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d074a38801194a229cb58b7ea1b56716 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_memory_behav xil_defaultlib.test_memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.ARMv7_memory
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/ARMv7_memory/ARMv7_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_memory_behav -key {Behavioral:sim_1:Functional:test_memory} -tclbatch {test_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_memory.uut.RAM1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 854.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 23:08:43 2024...
