<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Integrity Monitoring and Recovery Techniques for Next Generation Submicron Microprocessors</AwardTitle>
<AwardEffectiveDate>08/01/2003</AwardEffectiveDate>
<AwardExpirationDate>10/31/2008</AwardExpirationDate>
<AwardAmount>258430</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010300</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Integrity Monitoring and Recovery Techniques for Error-Prone Submicron Microprocessors&lt;br/&gt;&lt;br/&gt;As advances in VLSI technology reduce circuit dimensions  dramatically, processor chips become more vulnerable to  soft errors. Thus dependability is becoming an increasingly  important quality measure of microprocessors. A transient  and/or permanent processor failure could have diverse impacts on our daily lives. The goals of the proposed research are: &lt;br/&gt;&lt;br/&gt;(1) to characterize soft error behavior on commercial microprocessors through fault injection experiments; &lt;br/&gt;(2) to provide a guideline for exploiting soft error susceptibility in integrity checking strategy and predicting the error characteristics from the processor's architecture; and &lt;br/&gt;(3) to develop comprehensive micro-architectural solutions.&lt;br/&gt;&lt;br/&gt;We will investigate individual components of the processor with circuit-level approaches. Subsequently, we will study the area overhead vs. fault coverage trade-off to show the effectiveness of our proposed solutions. We will be developing specific tailored dependability solutions that are independent of technology and based on fault occurrence and error propagation characteristics of a given processor architecture. The techniques are easily adapted to future generations of architectures.&lt;br/&gt;&lt;br/&gt;Since use of microprocessors and micro controllers is very wide spread and affects every aspect of our lives, improvement in the dependability of such systems would have the widest possible broader impact. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/25/2003</MinAmdLetterDate>
<MaxAmdLetterDate>05/04/2007</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0311061</AwardID>
<Investigator>
<FirstName>Arun</FirstName>
<LastName>Somani</LastName>
<EmailAddress>arun@iastate.edu</EmailAddress>
<StartDate>07/25/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Iowa State University</Name>
<CityName>AMES</CityName>
<ZipCode>500112207</ZipCode>
<PhoneNumber>5152945225</PhoneNumber>
<StreetAddress>1138 Pearson</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Iowa</StateName>
<StateCode>IA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>RES EXPER FOR UNDERGRAD-SUPPLT</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
