<profile>

<section name = "Vitis HLS Report for 'axi_polar_translate'" level="0">
<item name = "Date">Fri May 31 11:23:25 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">axi_polar_translate</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.795 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1087, 1087, 10.870 us, 10.870 us, 1088, 1088, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_atan2_cordic_float_s_fu_60">atan2_cordic_float_s, 62, 62, 0.620 us, 0.620 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 15298, 21801, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 24567, -</column>
<column name="Register">-, -, 3168, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 17, 87, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_atan2_cordic_float_s_fu_60">atan2_cordic_float_s, 0, 4, 14807, 20769, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U21">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U22">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U23">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsqrt_32ns_32ns_32_16_no_dsp_1_U24">fsqrt_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state100">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1000_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1088">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2693, 1089, 1, 1089</column>
<column name="grp_atan2_cordic_float_s_fu_60_x_in">2693, 1025, 32, 32800</column>
<column name="grp_atan2_cordic_float_s_fu_60_y_in">2693, 1025, 32, 32800</column>
<column name="grp_fu_66_p0">31, 6, 32, 192</column>
<column name="grp_fu_66_p1">31, 6, 32, 192</column>
<column name="grp_fu_70_p0">2693, 1025, 32, 32800</column>
<column name="grp_fu_70_p1">2693, 1025, 32, 32800</column>
<column name="grp_fu_74_p0">2693, 1025, 32, 32800</column>
<column name="grp_fu_74_p1">2693, 1025, 32, 32800</column>
<column name="grp_fu_78_p1">241, 56, 32, 1792</column>
<column name="in_data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_modulus_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_modulus_V_TDATA_int_regslice">2693, 1025, 32, 32800</column>
<column name="out_phase_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_phase_V_TDATA_int_regslice">2693, 1025, 32, 32800</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1088, 0, 1088, 0</column>
<column name="reg_103">32, 0, 32, 0</column>
<column name="reg_108">32, 0, 32, 0</column>
<column name="reg_113">32, 0, 32, 0</column>
<column name="reg_118">32, 0, 32, 0</column>
<column name="reg_123">32, 0, 32, 0</column>
<column name="reg_128">32, 0, 32, 0</column>
<column name="reg_133">32, 0, 32, 0</column>
<column name="reg_138">32, 0, 32, 0</column>
<column name="reg_143">32, 0, 32, 0</column>
<column name="reg_148">32, 0, 32, 0</column>
<column name="reg_153">32, 0, 32, 0</column>
<column name="reg_158">32, 0, 32, 0</column>
<column name="reg_163">32, 0, 32, 0</column>
<column name="reg_168">32, 0, 32, 0</column>
<column name="reg_173">32, 0, 32, 0</column>
<column name="reg_178">32, 0, 32, 0</column>
<column name="reg_183">32, 0, 32, 0</column>
<column name="reg_188">32, 0, 32, 0</column>
<column name="reg_193">32, 0, 32, 0</column>
<column name="reg_198">32, 0, 32, 0</column>
<column name="reg_203">32, 0, 32, 0</column>
<column name="reg_208">32, 0, 32, 0</column>
<column name="reg_213">32, 0, 32, 0</column>
<column name="reg_218">32, 0, 32, 0</column>
<column name="reg_223">32, 0, 32, 0</column>
<column name="reg_228">32, 0, 32, 0</column>
<column name="reg_233">32, 0, 32, 0</column>
<column name="reg_238">32, 0, 32, 0</column>
<column name="reg_243">32, 0, 32, 0</column>
<column name="reg_248">32, 0, 32, 0</column>
<column name="reg_253">32, 0, 32, 0</column>
<column name="reg_258">32, 0, 32, 0</column>
<column name="reg_263">32, 0, 32, 0</column>
<column name="reg_268">32, 0, 32, 0</column>
<column name="reg_273">32, 0, 32, 0</column>
<column name="reg_278">32, 0, 32, 0</column>
<column name="reg_283">32, 0, 32, 0</column>
<column name="reg_288">32, 0, 32, 0</column>
<column name="reg_293">32, 0, 32, 0</column>
<column name="reg_298">32, 0, 32, 0</column>
<column name="reg_303">32, 0, 32, 0</column>
<column name="reg_308">32, 0, 32, 0</column>
<column name="reg_313">32, 0, 32, 0</column>
<column name="reg_318">32, 0, 32, 0</column>
<column name="reg_323">32, 0, 32, 0</column>
<column name="reg_328">32, 0, 32, 0</column>
<column name="reg_333">32, 0, 32, 0</column>
<column name="reg_338">32, 0, 32, 0</column>
<column name="reg_343">32, 0, 32, 0</column>
<column name="reg_348">32, 0, 32, 0</column>
<column name="reg_353">32, 0, 32, 0</column>
<column name="reg_358">32, 0, 32, 0</column>
<column name="reg_363">32, 0, 32, 0</column>
<column name="reg_368">32, 0, 32, 0</column>
<column name="reg_373">32, 0, 32, 0</column>
<column name="reg_378">32, 0, 32, 0</column>
<column name="reg_383">32, 0, 32, 0</column>
<column name="reg_388">32, 0, 32, 0</column>
<column name="reg_393">32, 0, 32, 0</column>
<column name="reg_398">32, 0, 32, 0</column>
<column name="reg_403">32, 0, 32, 0</column>
<column name="reg_408">32, 0, 32, 0</column>
<column name="reg_413">32, 0, 32, 0</column>
<column name="reg_93">32, 0, 32, 0</column>
<column name="reg_98">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi_polar_translate, return value</column>
<column name="in_data_V_TDATA">in, 64, axis, in_data_V, pointer</column>
<column name="in_data_V_TVALID">in, 1, axis, in_data_V, pointer</column>
<column name="in_data_V_TREADY">out, 1, axis, in_data_V, pointer</column>
<column name="out_modulus_V_TDATA">out, 32, axis, out_modulus_V, pointer</column>
<column name="out_modulus_V_TVALID">out, 1, axis, out_modulus_V, pointer</column>
<column name="out_modulus_V_TREADY">in, 1, axis, out_modulus_V, pointer</column>
<column name="out_phase_V_TDATA">out, 32, axis, out_phase_V, pointer</column>
<column name="out_phase_V_TVALID">out, 1, axis, out_phase_V, pointer</column>
<column name="out_phase_V_TREADY">in, 1, axis, out_phase_V, pointer</column>
</table>
</item>
</section>
</profile>
