$date
	Fri Oct 14 15:34:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! win $end
$var wire 4 " l [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % on $end
$var reg 1 & reset $end
$var reg 1 ' setzero $end
$var reg 1 ( start $end
$scope module seq $end
$var wire 1 ) DSen $end
$var wire 1 * M4_NtoA $end
$var wire 1 + T_tffout $end
$var wire 1 , Twin_AtoN $end
$var wire 1 - Twin_NtoA $end
$var wire 4 . b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 / displayEn $end
$var wire 1 % on $end
$var wire 1 0 onM4 $end
$var wire 1 1 reIM $end
$var wire 1 2 reOM $end
$var wire 1 3 re_tffout $end
$var wire 1 & reset $end
$var wire 1 ' setzero $end
$var wire 1 ( start $end
$var wire 1 4 tffout_OtoA $end
$var wire 1 5 up $end
$var wire 1 ! win $end
$var wire 1 6 stopout $end
$var wire 1 7 stopin $end
$var wire 16 8 stop [15:0] $end
$var wire 2 9 sq8 [1:0] $end
$var wire 2 : sq7 [1:0] $end
$var wire 2 ; sq6 [1:0] $end
$var wire 2 < sq5 [1:0] $end
$var wire 2 = sq4 [1:0] $end
$var wire 2 > sq3 [1:0] $end
$var wire 2 ? sq2 [1:0] $end
$var wire 2 @ sq1 [1:0] $end
$var wire 8 A show [7:0] $end
$var wire 1 B sc $end
$var wire 1 C press $end
$var wire 1 D out_M4_maxLV $end
$var wire 1 E out_M4_OM $end
$var wire 1 F out_M4_IM $end
$var wire 4 G lv [3:0] $end
$var wire 4 H l [3:0] $end
$var wire 16 I do [15:0] $end
$var wire 16 J di [15:0] $end
$var wire 1 K correct $end
$var wire 1 L clk_div $end
$var wire 2 M ans [1:0] $end
$var wire 4 N OM_q [3:0] $end
$var wire 4 O IM_q [3:0] $end
$var wire 1 P B1 $end
$var wire 1 Q B0 $end
$scope module CHIM $end
$var wire 1 R d0 $end
$var wire 1 S d1 $end
$var wire 1 T d2 $end
$var wire 1 U d3 $end
$var wire 1 F out $end
$var wire 1 B en $end
$var wire 4 V b [3:0] $end
$var wire 4 W a [3:0] $end
$var wire 1 X A4toA $end
$scope module a1 $end
$var wire 1 R a $end
$var wire 1 Y an0 $end
$var wire 1 Z an1 $end
$var wire 1 S b $end
$var wire 1 T c $end
$var wire 1 U d $end
$var wire 1 X out1 $end
$upscope $end
$upscope $end
$scope module CHOM $end
$var wire 1 [ d0 $end
$var wire 1 \ d1 $end
$var wire 1 ] d2 $end
$var wire 1 ^ d3 $end
$var wire 1 E out $end
$var wire 1 B en $end
$var wire 4 _ b [3:0] $end
$var wire 4 ` a [3:0] $end
$var wire 1 a A4toA $end
$scope module a1 $end
$var wire 1 [ a $end
$var wire 1 b an0 $end
$var wire 1 c an1 $end
$var wire 1 \ b $end
$var wire 1 ] c $end
$var wire 1 ^ d $end
$var wire 1 a out1 $end
$upscope $end
$upscope $end
$scope module CHwin $end
$var wire 4 d a [3:0] $end
$var wire 1 e d0 $end
$var wire 1 f d1 $end
$var wire 1 g d2 $end
$var wire 1 h d3 $end
$var wire 1 D out $end
$var wire 1 B en $end
$var wire 4 i b [3:0] $end
$var wire 1 j A4toA $end
$scope module a1 $end
$var wire 1 e a $end
$var wire 1 k an0 $end
$var wire 1 l an1 $end
$var wire 1 f b $end
$var wire 1 g c $end
$var wire 1 h d $end
$var wire 1 j out1 $end
$upscope $end
$upscope $end
$scope module DCIM $end
$var wire 1 7 en $end
$var wire 4 m b [3:0] $end
$var reg 16 n d [15:0] $end
$upscope $end
$scope module DCOM $end
$var wire 1 6 en $end
$var wire 4 o b [3:0] $end
$var reg 16 p d [15:0] $end
$upscope $end
$scope module DCdisplay $end
$var wire 2 q b [1:0] $end
$var wire 1 / en $end
$var reg 4 r d [3:0] $end
$upscope $end
$scope module IM $end
$var wire 1 1 reset $end
$var wire 1 s t1 $end
$var wire 1 t t3 $end
$var wire 1 u t2 $end
$var wire 4 v q [3:0] $end
$var wire 1 K en $end
$var wire 1 L clk $end
$scope module a2 $end
$var wire 1 w a $end
$var wire 1 x an0 $end
$var wire 1 y b $end
$var wire 1 u out2 $end
$var wire 1 K c $end
$upscope $end
$scope module tff0 $end
$var wire 1 z d $end
$var wire 1 1 reset $end
$var wire 1 K t $end
$var wire 1 { q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 z d $end
$var wire 1 1 reset $end
$var wire 1 L clk $end
$var reg 1 { q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 | d $end
$var wire 1 1 reset $end
$var wire 1 s t $end
$var wire 1 } q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 | d $end
$var wire 1 1 reset $end
$var wire 1 L clk $end
$var reg 1 } q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 ~ d $end
$var wire 1 1 reset $end
$var wire 1 u t $end
$var wire 1 !" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 ~ d $end
$var wire 1 1 reset $end
$var wire 1 L clk $end
$var reg 1 !" q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 "" d $end
$var wire 1 1 reset $end
$var wire 1 t t $end
$var wire 1 #" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 "" d $end
$var wire 1 1 reset $end
$var wire 1 L clk $end
$var reg 1 #" q $end
$upscope $end
$upscope $end
$upscope $end
$scope module M4 $end
$var wire 1 0 on $end
$var wire 1 & reset $end
$var wire 1 $" reset1 $end
$var wire 1 %" reset2 $end
$var wire 1 &" reset3 $end
$var wire 1 ' setzero $end
$var wire 1 '" t0 $end
$var wire 1 (" t0_AtoO $end
$var wire 1 )" t0_Nto3A0 $end
$var wire 1 *" t0_Nto3A1 $end
$var wire 1 +" t0_NtoA $end
$var wire 1 ," t0_OtoO $end
$var wire 1 -" t1_Nto3A $end
$var wire 1 ." t2_AtoN $end
$var wire 1 /" t2_Nto4A $end
$var wire 1 0" t3 $end
$var wire 1 1" t3_Nto4A $end
$var wire 1 5 up $end
$var wire 1 2" t3_4AtoA $end
$var wire 1 3" t2 $end
$var wire 1 4" t1_3AtoN $end
$var wire 1 5" t1 $end
$var wire 1 6" t0_4AtoN $end
$var wire 1 7" t0_3AtoO $end
$var wire 4 8" lv [3:0] $end
$var wire 1 L clk $end
$scope module t03A $end
$var wire 1 )" a $end
$var wire 1 9" an0 $end
$var wire 1 5 b $end
$var wire 1 *" c $end
$var wire 1 7" out2 $end
$upscope $end
$scope module t04A $end
$var wire 1 :" a $end
$var wire 1 ;" an0 $end
$var wire 1 <" an1 $end
$var wire 1 =" b $end
$var wire 1 >" c $end
$var wire 1 ?" d $end
$var wire 1 6" out1 $end
$upscope $end
$scope module t13A0 $end
$var wire 1 @" a $end
$var wire 1 A" an0 $end
$var wire 1 5 b $end
$var wire 1 -" c $end
$var wire 1 5" out2 $end
$upscope $end
$scope module t13A1 $end
$var wire 1 B" a $end
$var wire 1 C" an0 $end
$var wire 1 D" b $end
$var wire 1 E" c $end
$var wire 1 4" out2 $end
$upscope $end
$scope module t24A $end
$var wire 1 5 a $end
$var wire 1 F" an0 $end
$var wire 1 G" an1 $end
$var wire 1 H" b $end
$var wire 1 I" c $end
$var wire 1 /" d $end
$var wire 1 3" out1 $end
$upscope $end
$scope module t34A $end
$var wire 1 J" a $end
$var wire 1 K" an0 $end
$var wire 1 L" an1 $end
$var wire 1 M" b $end
$var wire 1 N" c $end
$var wire 1 1" d $end
$var wire 1 2" out1 $end
$upscope $end
$scope module tff0 $end
$var wire 1 O" d $end
$var wire 1 ' reset $end
$var wire 1 '" t $end
$var wire 1 P" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 O" d $end
$var wire 1 ' reset $end
$var wire 1 L clk $end
$var reg 1 P" q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 Q" d $end
$var wire 1 $" reset $end
$var wire 1 5" t $end
$var wire 1 R" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 Q" d $end
$var wire 1 $" reset $end
$var wire 1 L clk $end
$var reg 1 R" q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 S" d $end
$var wire 1 %" reset $end
$var wire 1 3" t $end
$var wire 1 T" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 S" d $end
$var wire 1 %" reset $end
$var wire 1 L clk $end
$var reg 1 T" q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 U" d $end
$var wire 1 &" reset $end
$var wire 1 0" t $end
$var wire 1 V" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 U" d $end
$var wire 1 &" reset $end
$var wire 1 L clk $end
$var reg 1 V" q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OM $end
$var wire 1 2 reset $end
$var wire 1 W" t1 $end
$var wire 1 X" t3 $end
$var wire 1 Y" t2 $end
$var wire 4 Z" q [3:0] $end
$var wire 1 6 en $end
$var wire 1 L clk $end
$scope module a2 $end
$var wire 1 [" a $end
$var wire 1 \" an0 $end
$var wire 1 ]" b $end
$var wire 1 Y" out2 $end
$var wire 1 6 c $end
$upscope $end
$scope module tff0 $end
$var wire 1 ^" d $end
$var wire 1 2 reset $end
$var wire 1 6 t $end
$var wire 1 _" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 ^" d $end
$var wire 1 2 reset $end
$var wire 1 L clk $end
$var reg 1 _" q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 `" d $end
$var wire 1 2 reset $end
$var wire 1 W" t $end
$var wire 1 a" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 `" d $end
$var wire 1 2 reset $end
$var wire 1 L clk $end
$var reg 1 a" q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 b" d $end
$var wire 1 2 reset $end
$var wire 1 Y" t $end
$var wire 1 c" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 b" d $end
$var wire 1 2 reset $end
$var wire 1 L clk $end
$var reg 1 c" q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 d" d $end
$var wire 1 2 reset $end
$var wire 1 X" t $end
$var wire 1 e" q $end
$var wire 1 L clk $end
$scope module d1 $end
$var wire 1 d" d $end
$var wire 1 2 reset $end
$var wire 1 L clk $end
$var reg 1 e" q $end
$upscope $end
$upscope $end
$upscope $end
$scope module checkANS $end
$var wire 1 f" AtoA $end
$var wire 2 g" b [1:0] $end
$var wire 1 h" d0 $end
$var wire 1 i" d1 $end
$var wire 1 K out $end
$var wire 1 C en $end
$var wire 2 j" a [1:0] $end
$upscope $end
$scope module datastop $end
$var wire 4 k" b [3:0] $end
$var wire 1 ) en $end
$var wire 1 & reset $end
$var wire 1 L clk $end
$var reg 16 l" d [15:0] $end
$upscope $end
$scope module enc $end
$var wire 4 m" d [3:0] $end
$var wire 2 n" b [1:0] $end
$upscope $end
$scope module frdiv $end
$var wire 1 $ clk $end
$var wire 1 L clk_out $end
$var wire 17 o" c [16:0] $end
$scope module tff01 $end
$var wire 1 p" clk $end
$var wire 1 q" d $end
$var wire 1 $ reset $end
$var wire 1 r" t $end
$var wire 1 s" q $end
$scope module d1 $end
$var wire 1 p" clk $end
$var wire 1 q" d $end
$var wire 1 $ reset $end
$var reg 1 s" q $end
$upscope $end
$upscope $end
$scope module tff02 $end
$var wire 1 t" clk $end
$var wire 1 u" d $end
$var wire 1 v" reset $end
$var wire 1 w" t $end
$var wire 1 x" q $end
$scope module d1 $end
$var wire 1 t" clk $end
$var wire 1 u" d $end
$var wire 1 v" reset $end
$var reg 1 x" q $end
$upscope $end
$upscope $end
$scope module tff03 $end
$var wire 1 y" clk $end
$var wire 1 z" d $end
$var wire 1 {" reset $end
$var wire 1 |" t $end
$var wire 1 }" q $end
$scope module d1 $end
$var wire 1 y" clk $end
$var wire 1 z" d $end
$var wire 1 {" reset $end
$var reg 1 }" q $end
$upscope $end
$upscope $end
$scope module tff04 $end
$var wire 1 ~" clk $end
$var wire 1 !# d $end
$var wire 1 "# reset $end
$var wire 1 ## t $end
$var wire 1 $# q $end
$scope module d1 $end
$var wire 1 ~" clk $end
$var wire 1 !# d $end
$var wire 1 "# reset $end
$var reg 1 $# q $end
$upscope $end
$upscope $end
$scope module tff05 $end
$var wire 1 %# clk $end
$var wire 1 &# d $end
$var wire 1 '# reset $end
$var wire 1 (# t $end
$var wire 1 )# q $end
$scope module d1 $end
$var wire 1 %# clk $end
$var wire 1 &# d $end
$var wire 1 '# reset $end
$var reg 1 )# q $end
$upscope $end
$upscope $end
$scope module tff06 $end
$var wire 1 *# clk $end
$var wire 1 +# d $end
$var wire 1 ,# reset $end
$var wire 1 -# t $end
$var wire 1 .# q $end
$scope module d1 $end
$var wire 1 *# clk $end
$var wire 1 +# d $end
$var wire 1 ,# reset $end
$var reg 1 .# q $end
$upscope $end
$upscope $end
$scope module tff07 $end
$var wire 1 /# clk $end
$var wire 1 0# d $end
$var wire 1 1# reset $end
$var wire 1 2# t $end
$var wire 1 3# q $end
$scope module d1 $end
$var wire 1 /# clk $end
$var wire 1 0# d $end
$var wire 1 1# reset $end
$var reg 1 3# q $end
$upscope $end
$upscope $end
$scope module tff08 $end
$var wire 1 4# clk $end
$var wire 1 5# d $end
$var wire 1 6# reset $end
$var wire 1 7# t $end
$var wire 1 8# q $end
$scope module d1 $end
$var wire 1 4# clk $end
$var wire 1 5# d $end
$var wire 1 6# reset $end
$var reg 1 8# q $end
$upscope $end
$upscope $end
$scope module tff09 $end
$var wire 1 9# clk $end
$var wire 1 :# d $end
$var wire 1 ;# reset $end
$var wire 1 <# t $end
$var wire 1 =# q $end
$scope module d1 $end
$var wire 1 9# clk $end
$var wire 1 :# d $end
$var wire 1 ;# reset $end
$var reg 1 =# q $end
$upscope $end
$upscope $end
$scope module tff10 $end
$var wire 1 ># clk $end
$var wire 1 ?# d $end
$var wire 1 @# reset $end
$var wire 1 A# t $end
$var wire 1 B# q $end
$scope module d1 $end
$var wire 1 ># clk $end
$var wire 1 ?# d $end
$var wire 1 @# reset $end
$var reg 1 B# q $end
$upscope $end
$upscope $end
$scope module tff11 $end
$var wire 1 C# clk $end
$var wire 1 D# d $end
$var wire 1 E# reset $end
$var wire 1 F# t $end
$var wire 1 G# q $end
$scope module d1 $end
$var wire 1 C# clk $end
$var wire 1 D# d $end
$var wire 1 E# reset $end
$var reg 1 G# q $end
$upscope $end
$upscope $end
$scope module tff12 $end
$var wire 1 H# clk $end
$var wire 1 I# d $end
$var wire 1 J# reset $end
$var wire 1 K# t $end
$var wire 1 L# q $end
$scope module d1 $end
$var wire 1 H# clk $end
$var wire 1 I# d $end
$var wire 1 J# reset $end
$var reg 1 L# q $end
$upscope $end
$upscope $end
$scope module tff13 $end
$var wire 1 M# clk $end
$var wire 1 N# d $end
$var wire 1 O# reset $end
$var wire 1 P# t $end
$var wire 1 Q# q $end
$scope module d1 $end
$var wire 1 M# clk $end
$var wire 1 N# d $end
$var wire 1 O# reset $end
$var reg 1 Q# q $end
$upscope $end
$upscope $end
$scope module tff14 $end
$var wire 1 R# clk $end
$var wire 1 S# d $end
$var wire 1 T# reset $end
$var wire 1 U# t $end
$var wire 1 V# q $end
$scope module d1 $end
$var wire 1 R# clk $end
$var wire 1 S# d $end
$var wire 1 T# reset $end
$var reg 1 V# q $end
$upscope $end
$upscope $end
$scope module tff15 $end
$var wire 1 W# clk $end
$var wire 1 X# d $end
$var wire 1 Y# reset $end
$var wire 1 Z# t $end
$var wire 1 [# q $end
$scope module d1 $end
$var wire 1 W# clk $end
$var wire 1 X# d $end
$var wire 1 Y# reset $end
$var reg 1 [# q $end
$upscope $end
$upscope $end
$scope module tff16 $end
$var wire 1 \# clk $end
$var wire 1 ]# d $end
$var wire 1 ^# reset $end
$var wire 1 _# t $end
$var wire 1 `# q $end
$scope module d1 $end
$var wire 1 \# clk $end
$var wire 1 ]# d $end
$var wire 1 ^# reset $end
$var reg 1 `# q $end
$upscope $end
$upscope $end
$scope module tff17 $end
$var wire 1 a# clk $end
$var wire 1 b# d $end
$var wire 1 c# reset $end
$var wire 1 d# t $end
$var wire 1 e# q $end
$scope module d1 $end
$var wire 1 a# clk $end
$var wire 1 b# d $end
$var wire 1 c# reset $end
$var reg 1 e# q $end
$upscope $end
$upscope $end
$scope module tff18 $end
$var wire 1 f# clk $end
$var wire 1 g# d $end
$var wire 1 h# reset $end
$var wire 1 i# t $end
$var wire 1 L q $end
$scope module d1 $end
$var wire 1 f# clk $end
$var wire 1 g# d $end
$var wire 1 h# reset $end
$var reg 1 L q $end
$upscope $end
$upscope $end
$upscope $end
$scope module or16_b0 $end
$var wire 16 j# in [15:0] $end
$var reg 1 Q out0 $end
$upscope $end
$scope module or16_b1 $end
$var wire 16 k# in [15:0] $end
$var reg 1 P out0 $end
$upscope $end
$scope module or4input $end
$var wire 16 l# in [15:0] $end
$var reg 1 C out0 $end
$upscope $end
$scope module s1 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 m# show $end
$var wire 1 n# stop $end
$var wire 1 o# stopToEn $end
$var wire 2 p# qin [1:0] $end
$var wire 2 q# q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 o# en $end
$var wire 1 & reset $end
$var wire 1 r# t0 $end
$var wire 1 s# t1 $end
$var wire 2 t# q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 u# d $end
$var wire 1 & reset $end
$var wire 1 r# t $end
$var wire 1 v# q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 u# d $end
$var wire 1 & reset $end
$var reg 1 v# q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 w# d $end
$var wire 1 & reset $end
$var wire 1 s# t $end
$var wire 1 x# q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 w# d $end
$var wire 1 & reset $end
$var reg 1 x# q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s2 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 y# show $end
$var wire 1 z# stop $end
$var wire 1 {# stopToEn $end
$var wire 2 |# qin [1:0] $end
$var wire 2 }# q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 {# en $end
$var wire 1 & reset $end
$var wire 1 ~# t0 $end
$var wire 1 !$ t1 $end
$var wire 2 "$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 #$ d $end
$var wire 1 & reset $end
$var wire 1 ~# t $end
$var wire 1 $$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 #$ d $end
$var wire 1 & reset $end
$var reg 1 $$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 %$ d $end
$var wire 1 & reset $end
$var wire 1 !$ t $end
$var wire 1 &$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 %$ d $end
$var wire 1 & reset $end
$var reg 1 &$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s3 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 '$ show $end
$var wire 1 ($ stop $end
$var wire 1 )$ stopToEn $end
$var wire 2 *$ qin [1:0] $end
$var wire 2 +$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 )$ en $end
$var wire 1 & reset $end
$var wire 1 ,$ t0 $end
$var wire 1 -$ t1 $end
$var wire 2 .$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 /$ d $end
$var wire 1 & reset $end
$var wire 1 ,$ t $end
$var wire 1 0$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 /$ d $end
$var wire 1 & reset $end
$var reg 1 0$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 1$ d $end
$var wire 1 & reset $end
$var wire 1 -$ t $end
$var wire 1 2$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 1$ d $end
$var wire 1 & reset $end
$var reg 1 2$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s4 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 3$ show $end
$var wire 1 4$ stop $end
$var wire 1 5$ stopToEn $end
$var wire 2 6$ qin [1:0] $end
$var wire 2 7$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 5$ en $end
$var wire 1 & reset $end
$var wire 1 8$ t0 $end
$var wire 1 9$ t1 $end
$var wire 2 :$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 ;$ d $end
$var wire 1 & reset $end
$var wire 1 8$ t $end
$var wire 1 <$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 ;$ d $end
$var wire 1 & reset $end
$var reg 1 <$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 =$ d $end
$var wire 1 & reset $end
$var wire 1 9$ t $end
$var wire 1 >$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 =$ d $end
$var wire 1 & reset $end
$var reg 1 >$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s5 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 ?$ show $end
$var wire 1 @$ stop $end
$var wire 1 A$ stopToEn $end
$var wire 2 B$ qin [1:0] $end
$var wire 2 C$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 A$ en $end
$var wire 1 & reset $end
$var wire 1 D$ t0 $end
$var wire 1 E$ t1 $end
$var wire 2 F$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 G$ d $end
$var wire 1 & reset $end
$var wire 1 D$ t $end
$var wire 1 H$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 G$ d $end
$var wire 1 & reset $end
$var reg 1 H$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 I$ d $end
$var wire 1 & reset $end
$var wire 1 E$ t $end
$var wire 1 J$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 I$ d $end
$var wire 1 & reset $end
$var reg 1 J$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s6 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 K$ show $end
$var wire 1 L$ stop $end
$var wire 1 M$ stopToEn $end
$var wire 2 N$ qin [1:0] $end
$var wire 2 O$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 M$ en $end
$var wire 1 & reset $end
$var wire 1 P$ t0 $end
$var wire 1 Q$ t1 $end
$var wire 2 R$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 S$ d $end
$var wire 1 & reset $end
$var wire 1 P$ t $end
$var wire 1 T$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 S$ d $end
$var wire 1 & reset $end
$var reg 1 T$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 U$ d $end
$var wire 1 & reset $end
$var wire 1 Q$ t $end
$var wire 1 V$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 U$ d $end
$var wire 1 & reset $end
$var reg 1 V$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s7 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 W$ show $end
$var wire 1 X$ stop $end
$var wire 1 Y$ stopToEn $end
$var wire 2 Z$ qin [1:0] $end
$var wire 2 [$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 Y$ en $end
$var wire 1 & reset $end
$var wire 1 \$ t0 $end
$var wire 1 ]$ t1 $end
$var wire 2 ^$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 _$ d $end
$var wire 1 & reset $end
$var wire 1 \$ t $end
$var wire 1 `$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 _$ d $end
$var wire 1 & reset $end
$var reg 1 `$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 a$ d $end
$var wire 1 & reset $end
$var wire 1 ]$ t $end
$var wire 1 b$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 a$ d $end
$var wire 1 & reset $end
$var reg 1 b$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s8 $end
$var wire 1 L clk $end
$var wire 1 & reset $end
$var wire 1 c$ show $end
$var wire 1 d$ stop $end
$var wire 1 e$ stopToEn $end
$var wire 2 f$ qin [1:0] $end
$var wire 2 g$ q [1:0] $end
$scope module c1 $end
$var wire 1 L clk $end
$var wire 1 e$ en $end
$var wire 1 & reset $end
$var wire 1 h$ t0 $end
$var wire 1 i$ t1 $end
$var wire 2 j$ q [1:0] $end
$scope module tff0 $end
$var wire 1 L clk $end
$var wire 1 k$ d $end
$var wire 1 & reset $end
$var wire 1 h$ t $end
$var wire 1 l$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 k$ d $end
$var wire 1 & reset $end
$var reg 1 l$ q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 L clk $end
$var wire 1 m$ d $end
$var wire 1 & reset $end
$var wire 1 i$ t $end
$var wire 1 n$ q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 m$ d $end
$var wire 1 & reset $end
$var reg 1 n$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module startcircuit $end
$var wire 1 L clk $end
$var wire 1 o$ d $end
$var wire 1 & reset $end
$var wire 1 ( t $end
$var wire 1 B q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 o$ d $end
$var wire 1 & reset $end
$var reg 1 B q $end
$upscope $end
$upscope $end
$scope module tffin $end
$var wire 1 L clk $end
$var wire 1 p$ d $end
$var wire 1 1 reset $end
$var wire 1 E t $end
$var wire 1 7 q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 p$ d $end
$var wire 1 1 reset $end
$var reg 1 7 q $end
$upscope $end
$upscope $end
$scope module tffout $end
$var wire 1 L clk $end
$var wire 1 q$ d $end
$var wire 1 3 reset $end
$var wire 1 + t $end
$var wire 1 6 q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 q$ d $end
$var wire 1 3 reset $end
$var reg 1 6 q $end
$upscope $end
$upscope $end
$scope module tffwin $end
$var wire 1 L clk $end
$var wire 1 r$ d $end
$var wire 1 & reset $end
$var wire 1 , t $end
$var wire 1 ! q $end
$scope module d1 $end
$var wire 1 L clk $end
$var wire 1 r$ d $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
bx j$
xi$
xh$
bx g$
bx f$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
bx ^$
x]$
x\$
bx [$
bx Z$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
bx R$
xQ$
xP$
bx O$
bx N$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
bx F$
xE$
xD$
bx C$
bx B$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
bx :$
x9$
x8$
bx 7$
bx 6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
bx .$
x-$
x,$
bx +$
bx *$
x)$
x($
x'$
x&$
x%$
x$$
x#$
bx "$
x!$
x~#
bx }#
bx |#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
bx t#
xs#
xr#
bx q#
bx p#
xo#
xn#
xm#
bx000000000000 l#
bx00000000 k#
bx00000000 j#
1i#
xh#
xg#
0f#
xe#
1d#
xc#
xb#
0a#
x`#
1_#
x^#
x]#
0\#
x[#
1Z#
xY#
xX#
0W#
xV#
1U#
xT#
xS#
0R#
xQ#
1P#
xO#
xN#
0M#
xL#
1K#
xJ#
xI#
0H#
xG#
1F#
xE#
xD#
0C#
xB#
1A#
x@#
x?#
0>#
x=#
1<#
x;#
x:#
09#
x8#
17#
x6#
x5#
04#
x3#
12#
x1#
x0#
0/#
x.#
1-#
x,#
x+#
0*#
x)#
1(#
x'#
x&#
0%#
x$#
1##
x"#
x!#
0~"
x}"
1|"
x{"
xz"
0y"
xx"
1w"
0v"
xu"
0t"
0s"
1r"
1q"
0p"
bx0 o"
bx n"
bx m"
bx l"
b0 k"
bx j"
xi"
xh"
b11 g"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
bx Z"
xY"
xX"
xW"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
xO"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
x9"
b0 8"
x7"
06"
05"
04"
03"
02"
11"
00"
1/"
0."
1-"
x,"
1+"
1*"
1)"
0("
x'"
1&"
1%"
1$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
bx v
xu
xt
xs
bx r
b11 q
bx p
bx o
bx n
bx m
0l
1k
0j
b0 i
0h
1g
1f
1e
b1000 d
xc
xb
xa
bx `
b0 _
x^
x]
x\
x[
xZ
xY
xX
bx W
b0 V
xU
xT
xS
xR
1Q
1P
bx O
bx N
bx M
xL
xK
bx J
bx I
bx H
b0 G
xF
xE
0D
1C
xB
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
x6
x5
x4
x3
x2
x1
x0
x/
bx .
1-
0,
x+
1*
x)
0(
1'
0&
x%
1$
bx #
bx "
x!
$end
#1
0$"
0%"
0&"
0'
0$
#2
0Q
b0 g"
b0 q
0P
1a
0~
1X
1k$
1_$
1S$
1G$
1;$
1/$
1#$
1u#
1b
0d"
1c
0|
0u
1Y
0""
1Z
1h$
1\$
1P$
1D$
18$
1,$
1~#
1r#
09"
0w#
0%$
01$
0=$
0I$
0U$
0a$
0m$
b0 j#
b0 k#
0b"
0`"
1[
0\"
1\
0X"
1]
1^
0s
1R
0x
1S
0t
1T
1U
1e$
1Y$
1M$
1A$
15$
1)$
1{#
1o#
05
0s#
b0 @
b0 q#
0!$
b0 ?
b0 }#
0-$
b0 >
b0 +$
09$
b0 =
b0 7$
0E$
b0 <
b0 C$
0Q$
b0 ;
b0 O$
0]$
b0 :
b0 [$
0i$
b0 9
b0 g$
1q$
0Y"
0W"
0^"
0["
0]"
0p$
0w
0y
0d$
0X$
0L$
0@$
04$
0($
0z#
0n#
0o$
0E
0F
0r$
06
0_"
0a"
0c"
b0 N
b0 `
b0 o
b0 Z"
0e"
07
0{
0}
0!"
b0 O
b0 W
b0 m
b0 v
0#"
b0 8
b0 l"
0B
0!
0v#
b0 p#
b0 t#
0x#
0$$
b0 |#
b0 "$
0&$
00$
b0 *$
b0 .$
02$
0<$
b0 6$
b0 :$
0>$
0H$
b0 B$
b0 F$
0J$
0T$
b0 N$
b0 R$
0V$
0`$
b0 Z$
b0 ^$
0b$
0l$
b0 f$
b0 j$
0n$
1O"
1'"
1+
1,"
07"
13
14
12
1)
11
1("
0*"
1$"
1%"
1&"
1&
1$
#3
xO"
0q$
x'"
0+
0,"
03
04
02
0)
01
0("
1*"
0$"
0%"
0&"
0&
0$
#4
1O"
1'"
10
1o$
1(
1$
#5
0$
#6
1$
#7
0$
#8
1$
#9
0$
#10
1$
#11
0$
#12
1$
#13
0$
#14
1$
#15
0$
#16
1$
#17
0$
#18
1$
#19
0$
#20
1$
#21
0$
#22
1$
#23
0$
#24
1$
#25
0$
#26
1$
#27
0$
#28
1$
#29
0$
#30
1$
#31
0$
#32
1$
#33
0$
#34
1$
#35
0$
#36
1$
#37
0$
#38
1$
#39
0$
#40
1$
#41
0$
#42
1$
#43
0$
#44
1$
#45
0$
#46
1$
#47
0$
#48
1$
#49
0$
#50
1$
#51
0$
#52
1$
#53
0$
#54
1$
