# FPGA-4bit-counter

FPGA 4bit {up, down,  johnson, graycode} counter implementation 

## Environment

- FPGA: [BASYS 3](https://digilent.com/reference/programmable-logic/basys-3/start)
- IDE: [Vivado 2023.1](https://japan.xilinx.com/support/download/index.html/content/xilinx/ja/downloadNav/vivado-design-tools/archive.html)
- Text Editor: [VSCode](https://code.visualstudio.com/)

<img src = "https://digilent.com/reference/_media/reference/programmable-logic/basys-3/basys-3-0.png" alt="BASYS 3" width="60%">

## I/O interface

<img src = "https://github.com/nk12U/FPGA-4bit-counter/blob/main/image/IO interface.png"> 

## State Transition Diagram

<img src = "https://github.com/nk12U/FPGA-4bit-counter/blob/main/image/state transition diagram.png"> 
