===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.3158 seconds

  ----Wall Time----  ----Name----
    3.8718 ( 11.6%)  FIR Parser
   15.5393 ( 46.6%)  'firrtl.circuit' Pipeline
    1.3881 (  4.2%)    'firrtl.module' Pipeline
    1.2708 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1173 (  0.4%)      LowerCHIRRTL
    0.1162 (  0.3%)    InferWidths
    0.7556 (  2.3%)    InferResets
    0.0251 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0248 (  0.1%)    PrefixModules
    0.7156 (  2.1%)    LowerFIRRTLTypes
    6.5527 ( 19.7%)    'firrtl.module' Pipeline
    0.8730 (  2.6%)      ExpandWhens
    5.6797 ( 17.0%)      Canonicalizer
    0.4285 (  1.3%)    Inliner
    1.1789 (  3.5%)    IMConstProp
    0.0387 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.3788 ( 13.1%)    'firrtl.module' Pipeline
    4.3788 ( 13.1%)      Canonicalizer
    2.5483 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.5388 ( 25.6%)  'hw.module' Pipeline
    0.0957 (  0.3%)    HWCleanup
    1.1065 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.3228 ( 19.0%)    Canonicalizer
    0.0891 (  0.3%)    HWLegalizeModules
    0.9246 (  2.8%)    PrettifyVerilog
    2.8157 (  8.5%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   33.3158 (100.0%)  Total

{
  totalTime: 33.34,
  maxMemory: 623161344
}
