name: CEC
description: HDMI-CEC
groupName: CEC
registers:
  - name: CEC_CR
    displayName: CEC_CR
    description: CEC control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CECEN
        description: "CEC Enable The CECEN bit is set and\n              cleared by\
          \ software. CECEN=1 starts message reception\n              and enables\
          \ the TXSOM control. CECEN=0 disables the\n              CEC peripheral,\
          \ clears all bits of CEC_CR register\n              and aborts any on-going\
          \ reception or\n              transmission."
        bitOffset: 0
        bitWidth: 1
      - name: TXSOM
        description: "Tx Start Of Message TXSOM is set by\n              software\
          \ to command transmission of the first byte of\n              a CEC message.\
          \ If the CEC message consists of only\n              one byte, TXEOM must\
          \ be set before of TXSOM.\n              Start-Bit is effectively started\
          \ on the CEC line\n              after SFT is counted. If TXSOM is set while\
          \ a message\n              reception is ongoing, transmission will start\
          \ after\n              the end of reception. TXSOM is cleared by hardware\n\
          \              after the last byte of the message is sent with a\n     \
          \         positive acknowledge (TXEND=1), in case of\n              transmission\
          \ underrun (TXUDR=1), negative acknowledge\n              (TXACKE=1), and\
          \ transmission error (TXERR=1). It is\n              also cleared by CECEN=0.\
          \ It is not cleared and\n              transmission is automatically retried\
          \ in case of\n              arbitration lost (ARBLST=1). TXSOM can be also\
          \ used\n              as a status bit informing application whether any\n\
          \              transmission request is pending or under execution.\n   \
          \           The application can abort a transmission request at\n      \
          \        any time by clearing the CECEN bit. Note: TXSOM must\n        \
          \      be set when CECEN=1 TXSOM must be set when\n              transmission\
          \ data is available into TXDR HEADERs\n              first four bits containing\
          \ own peripheral address are\n              taken from TXDR[7:4], not from\
          \ CEC_CFGR.OAR which is\n              used only for reception"
        bitOffset: 1
        bitWidth: 1
      - name: TXEOM
        description: "Tx End Of Message The TXEOM bit is set\n              by software\
          \ to command transmission of the last byte\n              of a CEC message.\
          \ TXEOM is cleared by hardware at the\n              same time and under\
          \ the same conditions as for TXSOM.\n              Note: TXEOM must be set\
          \ when CECEN=1 TXEOM must be\n              set before writing transmission\
          \ data to TXDR If TXEOM\n              is set when TXSOM=0, transmitted\
          \ message will consist\n              of 1 byte (HEADER) only (PING message)"
        bitOffset: 2
        bitWidth: 1
  - name: CEC_CFGR
    displayName: CEC_CFGR
    description: "This register is used to configure the\n          HDMI-CEC controller.\
      \ It is mandatory to write CEC_CFGR\n          only when CECEN=0."
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SFT
        description: "Signal Free Time SFT bits are set by\n              software.\
          \ In the SFT=0x0 configuration the number of\n              nominal data\
          \ bit periods waited before transmission\n              is ruled by hardware\
          \ according to the transmission\n              history. In all the other\
          \ configurations the SFT\n              number is determined by software.\
          \ * 0x0 ** 2.5\n              Data-Bit periods if CEC is the last bus initiator\n\
          \              with unsuccessful transmission (ARBLST=1, TXERR=1,\n    \
          \          TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is\n     \
          \         the new bus initiator ** 6 Data-Bit periods if CEC is\n      \
          \        the last bus initiator with successful transmission\n         \
          \     (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2:\n           \
          \   1.5 nominal data bit periods * 0x3: 2.5 nominal data\n             \
          \ bit periods * 0x4: 3.5 nominal data bit periods *\n              0x5:\
          \ 4.5 nominal data bit periods * 0x6: 5.5 nominal\n              data bit\
          \ periods * 0x7: 6.5 nominal data bit\n              periods"
        bitOffset: 0
        bitWidth: 3
      - name: RXTOL
        description: Rx-Tolerance
        bitOffset: 3
        bitWidth: 1
      - name: BRESTP
        description: "Rx-Stop on Bit Rising Error The BRESTP\n              bit is\
          \ set and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: BREGEN
        description: "Generate Error-Bit on Bit Rising Error\n              The BREGEN\
          \ bit is set and cleared by software. Note:\n              If BRDNOGEN=0,\
          \ an Error-bit is generated upon BRE\n              detection with BRESTP=1\
          \ in broadcast even if\n              BREGEN=0"
        bitOffset: 5
        bitWidth: 1
      - name: LBPEGEN
        description: "Generate Error-Bit on Long Bit Period\n              Error The\
          \ LBPEGEN bit is set and cleared by software.\n              Note: If BRDNOGEN=0,\
          \ an Error-bit is generated upon\n              LBPE detection in broadcast\
          \ even if\n              LBPEGEN=0"
        bitOffset: 6
        bitWidth: 1
      - name: BRDNOGEN
        description: "Avoid Error-Bit Generation in Broadcast\n              The BRDNOGEN\
          \ bit is set and cleared by\n              software."
        bitOffset: 7
        bitWidth: 1
      - name: SFTOPT
        description: "SFT Option Bit The SFTOPT bit is set and\n              cleared\
          \ by software."
        bitOffset: 8
        bitWidth: 1
      - name: OAR
        description: "Own addresses configuration The OAR bits\n              are\
          \ set by software to select which destination\n              logical addresses\
          \ has to be considered in receive\n              mode. Each bit, when set,\
          \ enables the CEC logical\n              address identified by the given\
          \ bit position. At the\n              end of HEADER reception, the received\
          \ destination\n              address is compared with the enabled addresses.\
          \ In\n              case of matching address, the incoming message is\n\
          \              acknowledged and received. In case of non-matching\n    \
          \          address, the incoming message is received only in\n         \
          \     listen mode (LSTN=1), but without acknowledge sent.\n            \
          \  Broadcast messages are always received. Example: OAR\n              =\
          \ 0b000 0000 0010 0001 means that CEC acknowledges\n              addresses\
          \ 0x0 and 0x5. Consequently, each message\n              directed to one\
          \ of these addresses is\n              received."
        bitOffset: 16
        bitWidth: 15
      - name: LSTN
        description: "Listen mode LSTN bit is set and cleared\n              by software."
        bitOffset: 31
        bitWidth: 1
  - name: CEC_TXDR
    displayName: CEC_TXDR
    description: CEC Tx data register
    addressOffset: 8
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TXD
        description: "Tx Data register. TXD is a write-only\n              register\
          \ containing the data byte to be transmitted.\n              Note: TXD must\
          \ be written when\n              TXSTART=1"
        bitOffset: 0
        bitWidth: 8
  - name: CEC_RXDR
    displayName: CEC_RXDR
    description: CEC Rx Data Register
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXD
        description: "Rx Data register. RXD is read-only and\n              contains\
          \ the last data byte which has been received\n              from the CEC\
          \ line."
        bitOffset: 0
        bitWidth: 8
  - name: CEC_ISR
    displayName: CEC_ISR
    description: "CEC Interrupt and Status\n          Register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RXBR
        description: "Rx-Byte Received The RXBR bit is set by\n              hardware\
          \ to inform application that a new byte has\n              been received\
          \ from the CEC line and stored into the\n              RXD buffer. RXBR\
          \ is cleared by software write at\n              1."
        bitOffset: 0
        bitWidth: 1
      - name: RXEND
        description: "End Of Reception RXEND is set by\n              hardware to\
          \ inform application that the last byte of\n              a CEC message\
          \ is received from the CEC line and\n              stored into the RXD buffer.\
          \ RXEND is set at the same\n              time of RXBR. RXEND is cleared\
          \ by software write at\n              1."
        bitOffset: 1
        bitWidth: 1
      - name: RXOVR
        description: "Rx-Overrun RXOVR is set by hardware if\n              RXBR is\
          \ not yet cleared at the time a new byte is\n              received on the\
          \ CEC line and stored into RXD. RXOVR\n              assertion stops message\
          \ reception so that no\n              acknowledge is sent. In case of broadcast,\
          \ a negative\n              acknowledge is sent. RXOVR is cleared by software\n\
          \              write at 1."
        bitOffset: 2
        bitWidth: 1
      - name: BRE
        description: "Rx-Bit Rising Error BRE is set by\n              hardware in\
          \ case a Data-Bit waveform is detected with\n              Bit Rising Error.\
          \ BRE is set either at the time the\n              misplaced rising edge\
          \ occurs, or at the end of the\n              maximum BRE tolerance allowed\
          \ by RXTOL, in case\n              rising edge is still longing. BRE stops\
          \ message\n              reception if BRESTP=1. BRE generates an Error-Bit\
          \ on\n              the CEC line if BREGEN=1. BRE is cleared by software\n\
          \              write at 1."
        bitOffset: 3
        bitWidth: 1
      - name: SBPE
        description: "Rx-Short Bit Period Error SBPE is set by\n              hardware\
          \ in case a Data-Bit waveform is detected with\n              Short Bit\
          \ Period Error. SBPE is set at the time the\n              anticipated falling\
          \ edge occurs. SBPE generates an\n              Error-Bit on the CEC line.\
          \ SBPE is cleared by\n              software write at 1."
        bitOffset: 4
        bitWidth: 1
      - name: LBPE
        description: "Rx-Long Bit Period Error LBPE is set by\n              hardware\
          \ in case a Data-Bit waveform is detected with\n              Long Bit Period\
          \ Error. LBPE is set at the end of the\n              maximum bit-extension\
          \ tolerance allowed by RXTOL, in\n              case falling edge is still\
          \ longing. LBPE always stops\n              reception of the CEC message.\
          \ LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1.\
          \ In case of\n              broadcast, Error-Bit is generated even in case\
          \ of\n              LBPEGEN=0. LBPE is cleared by software write at\n  \
          \            1."
        bitOffset: 5
        bitWidth: 1
      - name: RXACKE
        description: "Rx-Missing Acknowledge In receive mode,\n              RXACKE\
          \ is set by hardware to inform application that\n              no acknowledge\
          \ was seen on the CEC line. RXACKE\n              applies only for broadcast\
          \ messages and in listen\n              mode also for not directly addressed\
          \ messages\n              (destination address not enabled in OAR). RXACKE\n\
          \              aborts message reception. RXACKE is cleared by\n        \
          \      software write at 1."
        bitOffset: 6
        bitWidth: 1
      - name: ARBLST
        description: "Arbitration Lost ARBLST is set by\n              hardware to\
          \ inform application that CEC device is\n              switching to reception\
          \ due to arbitration lost event\n              following the TXSOM command.\
          \ ARBLST can be due either\n              to a contending CEC device starting\
          \ earlier or\n              starting at the same time but with higher HEADER\n\
          \              priority. After ARBLST assertion TXSOM bit keeps\n      \
          \        pending for next transmission attempt. ARBLST is\n            \
          \  cleared by software write at 1."
        bitOffset: 7
        bitWidth: 1
      - name: TXBR
        description: "Tx-Byte Request TXBR is set by hardware\n              to inform\
          \ application that the next transmission data\n              has to be written\
          \ to TXDR. TXBR is set when the 4th\n              bit of currently transmitted\
          \ byte is sent.\n              Application must write the next byte to TXDR\
          \ within 6\n              nominal data-bit periods before transmission underrun\n\
          \              error occurs (TXUDR). TXBR is cleared by software\n     \
          \         write at 1."
        bitOffset: 8
        bitWidth: 1
      - name: TXEND
        description: "End of Transmission TXEND is set by\n              hardware\
          \ to inform application that the last byte of\n              the CEC message\
          \ has been successfully transmitted.\n              TXEND clears the TXSOM\
          \ and TXEOM control bits. TXEND\n              is cleared by software write\
          \ at 1."
        bitOffset: 9
        bitWidth: 1
      - name: TXUDR
        description: "Tx-Buffer Underrun In transmission mode,\n              TXUDR\
          \ is set by hardware if application was not in\n              time to load\
          \ TXDR before of next byte transmission.\n              TXUDR aborts message\
          \ transmission and clears TXSOM\n              and TXEOM control bits. TXUDR\
          \ is cleared by software\n              write at 1"
        bitOffset: 10
        bitWidth: 1
      - name: TXERR
        description: "Tx-Error In transmission mode, TXERR is\n              set by\
          \ hardware if the CEC initiator detects low\n              impedance on\
          \ the CEC line while it is released. TXERR\n              aborts message\
          \ transmission and clears TXSOM and\n              TXEOM controls. TXERR\
          \ is cleared by software write at\n              1."
        bitOffset: 11
        bitWidth: 1
      - name: TXACKE
        description: "Tx-Missing Acknowledge Error In\n              transmission\
          \ mode, TXACKE is set by hardware to\n              inform application that\
          \ no acknowledge was received.\n              In case of broadcast transmission,\
          \ TXACKE informs\n              application that a negative acknowledge\
          \ was received.\n              TXACKE aborts message transmission and clears\
          \ TXSOM\n              and TXEOM controls. TXACKE is cleared by software\n\
          \              write at 1."
        bitOffset: 12
        bitWidth: 1
  - name: CEC_IER
    displayName: CEC_IER
    description: CEC interrupt enable register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RXBRIE
        description: "Rx-Byte Received Interrupt Enable The\n              RXBRIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 0
        bitWidth: 1
      - name: RXENDIE
        description: "End Of Reception Interrupt Enable The\n              RXENDIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 1
        bitWidth: 1
      - name: RXOVRIE
        description: "Rx-Buffer Overrun Interrupt Enable The\n              RXOVRIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 2
        bitWidth: 1
      - name: BREIE
        description: "Bit Rising Error Interrupt Enable The\n              BREIE bit\
          \ is set and cleared by\n              software."
        bitOffset: 3
        bitWidth: 1
      - name: SBPEIE
        description: "Short Bit Period Error Interrupt Enable\n              The SBPEIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 4
        bitWidth: 1
      - name: LBPEIE
        description: "Long Bit Period Error Interrupt Enable\n              The LBPEIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 5
        bitWidth: 1
      - name: RXACKIE
        description: "Rx-Missing Acknowledge Error Interrupt\n              Enable\
          \ The RXACKIE bit is set and cleared by\n              software."
        bitOffset: 6
        bitWidth: 1
      - name: ARBLSTIE
        description: "Arbitration Lost Interrupt Enable The\n              ARBLSTIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 7
        bitWidth: 1
      - name: TXBRIE
        description: "Tx-Byte Request Interrupt Enable The\n              TXBRIE bit\
          \ is set and cleared by\n              software."
        bitOffset: 8
        bitWidth: 1
      - name: TXENDIE
        description: "Tx-End Of Message Interrupt Enable The\n              TXENDIE\
          \ bit is set and cleared by\n              software."
        bitOffset: 9
        bitWidth: 1
      - name: TXUDRIE
        description: "Tx-Underrun Interrupt Enable The TXUDRIE\n              bit\
          \ is set and cleared by software."
        bitOffset: 10
        bitWidth: 1
      - name: TXERRIE
        description: "Tx-Error Interrupt Enable The TXERRIE\n              bit is\
          \ set and cleared by software."
        bitOffset: 11
        bitWidth: 1
      - name: TXACKIE
        description: "Tx-Missing Acknowledge Error Interrupt\n              Enable\
          \ The TXACKEIE bit is set and cleared by\n              software."
        bitOffset: 12
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
