/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hif_rgr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/7/10 10:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri May  7 20:16:50 2010
 *                 MD5 Checksum         9170aeef162fecc7d1a70fbd8134c303
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/b0/bchp_hif_rgr2.h $
 * 
 * Hydra_Software_Devel/1   5/7/10 10:45p albertl
 * SW7468-226: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_HIF_RGR2_H__
#define BCHP_HIF_RGR2_H__

/***************************************************************************
 *HIF_RGR2 - HIF RBUS-GISB-RBUS Bridge2 Registers
 ***************************************************************************/
#define BCHP_HIF_RGR2_REVISION                   0x00311800 /* RGR Bridge Revision */
#define BCHP_HIF_RGR2_CTRL                       0x00311804 /* RGR Bridge Control Register */
#define BCHP_HIF_RGR2_RBUS_TIMER                 0x00311808 /* RGR Bridge RBUS Timer Register */
#define BCHP_HIF_RGR2_SW_RESET_0                 0x0031180c /* RGR Bridge Software Reset 0 Register */
#define BCHP_HIF_RGR2_SW_RESET_1                 0x00311810 /* RGR Bridge Software Reset 1 Register */

/***************************************************************************
 *REVISION - RGR Bridge Revision
 ***************************************************************************/
/* HIF_RGR2 :: REVISION :: reserved0 [31:16] */
#define BCHP_HIF_RGR2_REVISION_reserved0_MASK                      0xffff0000
#define BCHP_HIF_RGR2_REVISION_reserved0_SHIFT                     16

/* HIF_RGR2 :: REVISION :: MAJOR [15:08] */
#define BCHP_HIF_RGR2_REVISION_MAJOR_MASK                          0x0000ff00
#define BCHP_HIF_RGR2_REVISION_MAJOR_SHIFT                         8

/* HIF_RGR2 :: REVISION :: MINOR [07:00] */
#define BCHP_HIF_RGR2_REVISION_MINOR_MASK                          0x000000ff
#define BCHP_HIF_RGR2_REVISION_MINOR_SHIFT                         0

/***************************************************************************
 *CTRL - RGR Bridge Control Register
 ***************************************************************************/
/* HIF_RGR2 :: CTRL :: reserved0 [31:02] */
#define BCHP_HIF_RGR2_CTRL_reserved0_MASK                          0xfffffffc
#define BCHP_HIF_RGR2_CTRL_reserved0_SHIFT                         2

/* HIF_RGR2 :: CTRL :: rbus_error_intr [01:01] */
#define BCHP_HIF_RGR2_CTRL_rbus_error_intr_MASK                    0x00000002
#define BCHP_HIF_RGR2_CTRL_rbus_error_intr_SHIFT                   1
#define BCHP_HIF_RGR2_CTRL_rbus_error_intr_INTR_DISABLE            0
#define BCHP_HIF_RGR2_CTRL_rbus_error_intr_INTR_ENABLE             1

/* HIF_RGR2 :: CTRL :: gisb_error_intr [00:00] */
#define BCHP_HIF_RGR2_CTRL_gisb_error_intr_MASK                    0x00000001
#define BCHP_HIF_RGR2_CTRL_gisb_error_intr_SHIFT                   0
#define BCHP_HIF_RGR2_CTRL_gisb_error_intr_INTR_DISABLE            0
#define BCHP_HIF_RGR2_CTRL_gisb_error_intr_INTR_ENABLE             1

/***************************************************************************
 *RBUS_TIMER - RGR Bridge RBUS Timer Register
 ***************************************************************************/
/* HIF_RGR2 :: RBUS_TIMER :: timer_value [31:00] */
#define BCHP_HIF_RGR2_RBUS_TIMER_timer_value_MASK                  0xffffffff
#define BCHP_HIF_RGR2_RBUS_TIMER_timer_value_SHIFT                 0

/***************************************************************************
 *SW_RESET_0 - RGR Bridge Software Reset 0 Register
 ***************************************************************************/
/* HIF_RGR2 :: SW_RESET_0 :: reserved0 [31:03] */
#define BCHP_HIF_RGR2_SW_RESET_0_reserved0_MASK                    0xfffffff8
#define BCHP_HIF_RGR2_SW_RESET_0_reserved0_SHIFT                   3

/* HIF_RGR2 :: SW_RESET_0 :: EDU_SW_RESET [02:02] */
#define BCHP_HIF_RGR2_SW_RESET_0_EDU_SW_RESET_MASK                 0x00000004
#define BCHP_HIF_RGR2_SW_RESET_0_EDU_SW_RESET_SHIFT                2
#define BCHP_HIF_RGR2_SW_RESET_0_EDU_SW_RESET_DEASSERT             0
#define BCHP_HIF_RGR2_SW_RESET_0_EDU_SW_RESET_ASSERT               1

/* HIF_RGR2 :: SW_RESET_0 :: BSPI_SW_RESET [01:01] */
#define BCHP_HIF_RGR2_SW_RESET_0_BSPI_SW_RESET_MASK                0x00000002
#define BCHP_HIF_RGR2_SW_RESET_0_BSPI_SW_RESET_SHIFT               1
#define BCHP_HIF_RGR2_SW_RESET_0_BSPI_SW_RESET_DEASSERT            0
#define BCHP_HIF_RGR2_SW_RESET_0_BSPI_SW_RESET_ASSERT              1

/* HIF_RGR2 :: SW_RESET_0 :: MISB_BRIDGE_SW_RESET [00:00] */
#define BCHP_HIF_RGR2_SW_RESET_0_MISB_BRIDGE_SW_RESET_MASK         0x00000001
#define BCHP_HIF_RGR2_SW_RESET_0_MISB_BRIDGE_SW_RESET_SHIFT        0
#define BCHP_HIF_RGR2_SW_RESET_0_MISB_BRIDGE_SW_RESET_DEASSERT     0
#define BCHP_HIF_RGR2_SW_RESET_0_MISB_BRIDGE_SW_RESET_ASSERT       1

/***************************************************************************
 *SW_RESET_1 - RGR Bridge Software Reset 1 Register
 ***************************************************************************/
/* HIF_RGR2 :: SW_RESET_1 :: reserved0 [31:01] */
#define BCHP_HIF_RGR2_SW_RESET_1_reserved0_MASK                    0xfffffffe
#define BCHP_HIF_RGR2_SW_RESET_1_reserved0_SHIFT                   1

/* HIF_RGR2 :: SW_RESET_1 :: SPARE_SW_RESET [00:00] */
#define BCHP_HIF_RGR2_SW_RESET_1_SPARE_SW_RESET_MASK               0x00000001
#define BCHP_HIF_RGR2_SW_RESET_1_SPARE_SW_RESET_SHIFT              0
#define BCHP_HIF_RGR2_SW_RESET_1_SPARE_SW_RESET_DEASSERT           0
#define BCHP_HIF_RGR2_SW_RESET_1_SPARE_SW_RESET_ASSERT             1

#endif /* #ifndef BCHP_HIF_RGR2_H__ */

/* End of File */
