Verilog Flattening

This project is designed to flatten Verilog designs and recover a readable Verilog file by utilizing Verilator. The tool processes Verilog code and outputs a flattened, human-readable version of the design. eq_check is used for equilavence checking.

Requirements:
- Verilator: Version 30.0 or higher is recommended. You can install or update Verilator by following its official installation guide.

python src/main.py --help
usage: main.py [-h] (--file FILE | --filelist FILELIST) --top TOP -o OUTPUT [--force]

Verilog AST to Source Code Generator

options:
  -h, --help            show this help message and exit
  --file FILE           Input Verilog file path
  --filelist FILELIST   Path to a file containing a list of Verilog files
  --top TOP             Top module name
  -o OUTPUT, --output OUTPUT
                        Output Verilog file path
  --force               Force overwrite output file if it exists

