
14_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003654  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080037f4  080037f4  000137f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003870  08003870  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003870  08003870  00013870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003878  08003878  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003878  08003878  00013878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800387c  0800387c  0001387c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003880  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000068  080038e8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080038e8  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000935c  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b63  00000000  00000000  00029437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  0002afa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000623  00000000  00000000  0002b7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017a5d  00000000  00000000  0002bdeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b492  00000000  00000000  00043848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092202  00000000  00000000  0004ecda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000026f4  00000000  00000000  000e0edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b6  00000000  00000000  000e35d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080037dc 	.word	0x080037dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080037dc 	.word	0x080037dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000582:	463b      	mov	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058e:	4b21      	ldr	r3, [pc, #132]	; (8000614 <MX_ADC1_Init+0x98>)
 8000590:	4a21      	ldr	r2, [pc, #132]	; (8000618 <MX_ADC1_Init+0x9c>)
 8000592:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000594:	4b1f      	ldr	r3, [pc, #124]	; (8000614 <MX_ADC1_Init+0x98>)
 8000596:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800059a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059c:	4b1d      	ldr	r3, [pc, #116]	; (8000614 <MX_ADC1_Init+0x98>)
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a2:	4b1c      	ldr	r3, [pc, #112]	; (8000614 <MX_ADC1_Init+0x98>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005a8:	4b1a      	ldr	r3, [pc, #104]	; (8000614 <MX_ADC1_Init+0x98>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ae:	4b19      	ldr	r3, [pc, #100]	; (8000614 <MX_ADC1_Init+0x98>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b6:	4b17      	ldr	r3, [pc, #92]	; (8000614 <MX_ADC1_Init+0x98>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005bc:	4b15      	ldr	r3, [pc, #84]	; (8000614 <MX_ADC1_Init+0x98>)
 80005be:	4a17      	ldr	r2, [pc, #92]	; (800061c <MX_ADC1_Init+0xa0>)
 80005c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c2:	4b14      	ldr	r3, [pc, #80]	; (8000614 <MX_ADC1_Init+0x98>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005c8:	4b12      	ldr	r3, [pc, #72]	; (8000614 <MX_ADC1_Init+0x98>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005ce:	4b11      	ldr	r3, [pc, #68]	; (8000614 <MX_ADC1_Init+0x98>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <MX_ADC1_Init+0x98>)
 80005d8:	2201      	movs	r2, #1
 80005da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005dc:	480d      	ldr	r0, [pc, #52]	; (8000614 <MX_ADC1_Init+0x98>)
 80005de:	f000 fb93 	bl	8000d08 <HAL_ADC_Init>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005e8:	f000 f94e 	bl	8000888 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f0:	2301      	movs	r3, #1
 80005f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f4:	2300      	movs	r3, #0
 80005f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f8:	463b      	mov	r3, r7
 80005fa:	4619      	mov	r1, r3
 80005fc:	4805      	ldr	r0, [pc, #20]	; (8000614 <MX_ADC1_Init+0x98>)
 80005fe:	f000 fd13 	bl	8001028 <HAL_ADC_ConfigChannel>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000608:	f000 f93e 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060c:	bf00      	nop
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000084 	.word	0x20000084
 8000618:	40012000 	.word	0x40012000
 800061c:	0f000001 	.word	0x0f000001

08000620 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	; 0x28
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000628:	f107 0314 	add.w	r3, r7, #20
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]

  if(adcHandle->Instance==ADC1)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a17      	ldr	r2, [pc, #92]	; (800069c <HAL_ADC_MspInit+0x7c>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d127      	bne.n	8000692 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
 8000646:	4b16      	ldr	r3, [pc, #88]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 8000648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800064a:	4a15      	ldr	r2, [pc, #84]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 800064c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000650:	6453      	str	r3, [r2, #68]	; 0x44
 8000652:	4b13      	ldr	r3, [pc, #76]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 8000654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b0f      	ldr	r3, [pc, #60]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a0e      	ldr	r2, [pc, #56]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b0c      	ldr	r3, [pc, #48]	; (80006a0 <HAL_ADC_MspInit+0x80>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800067a:	2313      	movs	r3, #19
 800067c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800067e:	2303      	movs	r3, #3
 8000680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <HAL_ADC_MspInit+0x84>)
 800068e:	f000 ffcf 	bl	8001630 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000692:	bf00      	nop
 8000694:	3728      	adds	r7, #40	; 0x28
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40012000 	.word	0x40012000
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40020000 	.word	0x40020000

080006a8 <AnalogRead>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
uint32_t AnalogRead(uint32_t channel){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b088      	sub	sp, #32
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

	uint32_t ADC_Value;
	 ADC_ChannelConfTypeDef sConfig = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
	 sConfig.Channel = channel;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	60fb      	str	r3, [r7, #12]
	 sConfig.Rank = 1;
 80006c2:	2301      	movs	r3, #1
 80006c4:	613b      	str	r3, [r7, #16]
	 sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	4619      	mov	r1, r3
 80006d0:	480d      	ldr	r0, [pc, #52]	; (8000708 <AnalogRead+0x60>)
 80006d2:	f000 fca9 	bl	8001028 <HAL_ADC_ConfigChannel>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <AnalogRead+0x38>
	 {
	    Error_Handler();
 80006dc:	f000 f8d4 	bl	8000888 <Error_Handler>
	 }

	 HAL_ADC_Start(&hadc1);
 80006e0:	4809      	ldr	r0, [pc, #36]	; (8000708 <AnalogRead+0x60>)
 80006e2:	f000 fb55 	bl	8000d90 <HAL_ADC_Start>
	 if(HAL_ADC_PollForConversion(&hadc1, 1000000)==HAL_OK){
 80006e6:	4909      	ldr	r1, [pc, #36]	; (800070c <AnalogRead+0x64>)
 80006e8:	4807      	ldr	r0, [pc, #28]	; (8000708 <AnalogRead+0x60>)
 80006ea:	f000 fc05 	bl	8000ef8 <HAL_ADC_PollForConversion>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <AnalogRead+0x54>
		 ADC_Value = HAL_ADC_GetValue(&hadc1);
 80006f4:	4804      	ldr	r0, [pc, #16]	; (8000708 <AnalogRead+0x60>)
 80006f6:	f000 fc8a 	bl	800100e <HAL_ADC_GetValue>
 80006fa:	61f8      	str	r0, [r7, #28]
	 }


	 return ADC_Value;
 80006fc:	69fb      	ldr	r3, [r7, #28]
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3720      	adds	r7, #32
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20000084 	.word	0x20000084
 800070c:	000f4240 	.word	0x000f4240

08000710 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_GPIO_Init+0x30>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4a08      	ldr	r2, [pc, #32]	; (8000740 <MX_GPIO_Init+0x30>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	6313      	str	r3, [r2, #48]	; 0x30
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_GPIO_Init+0x30>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	40023800 	.word	0x40023800

08000744 <__io_putchar>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch){
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart2,(const uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800074c:	1d39      	adds	r1, r7, #4
 800074e:	f04f 33ff 	mov.w	r3, #4294967295
 8000752:	2201      	movs	r2, #1
 8000754:	4803      	ldr	r0, [pc, #12]	; (8000764 <__io_putchar+0x20>)
 8000756:	f001 fd94 	bl	8002282 <HAL_UART_Transmit>
	 return ch;
 800075a:	687b      	ldr	r3, [r7, #4]
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200000dc 	.word	0x200000dc

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076c:	f000 fa36 	bl	8000bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000770:	f000 f82a 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000774:	f7ff ffcc 	bl	8000710 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000778:	f7ff ff00 	bl	800057c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800077c:	f000 f992 	bl	8000aa4 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  adc[0] = AnalogRead(0);
 8000780:	2000      	movs	r0, #0
 8000782:	f7ff ff91 	bl	80006a8 <AnalogRead>
 8000786:	4603      	mov	r3, r0
 8000788:	4a0d      	ldr	r2, [pc, #52]	; (80007c0 <main+0x58>)
 800078a:	6013      	str	r3, [r2, #0]
	  adc[1] = AnalogRead(1);
 800078c:	2001      	movs	r0, #1
 800078e:	f7ff ff8b 	bl	80006a8 <AnalogRead>
 8000792:	4603      	mov	r3, r0
 8000794:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <main+0x58>)
 8000796:	6053      	str	r3, [r2, #4]
	  adc[2] = AnalogRead(4);
 8000798:	2004      	movs	r0, #4
 800079a:	f7ff ff85 	bl	80006a8 <AnalogRead>
 800079e:	4603      	mov	r3, r0
 80007a0:	4a07      	ldr	r2, [pc, #28]	; (80007c0 <main+0x58>)
 80007a2:	6093      	str	r3, [r2, #8]

	  printf("ADC[0] = %u    ADC[1] = %u   ADC[4] = %u   \n\r",adc[0],adc[1],adc[2]);
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <main+0x58>)
 80007a6:	6819      	ldr	r1, [r3, #0]
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <main+0x58>)
 80007aa:	685a      	ldr	r2, [r3, #4]
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <main+0x58>)
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <main+0x5c>)
 80007b2:	f002 f99d 	bl	8002af0 <iprintf>
	  HAL_Delay(400);
 80007b6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80007ba:	f000 fa81 	bl	8000cc0 <HAL_Delay>
	  adc[0] = AnalogRead(0);
 80007be:	e7df      	b.n	8000780 <main+0x18>
 80007c0:	200000cc 	.word	0x200000cc
 80007c4:	080037f4 	.word	0x080037f4

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b094      	sub	sp, #80	; 0x50
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	f107 0320 	add.w	r3, r7, #32
 80007d2:	2230      	movs	r2, #48	; 0x30
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f002 f9df 	bl	8002b9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ec:	2300      	movs	r3, #0
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	4b23      	ldr	r3, [pc, #140]	; (8000880 <SystemClock_Config+0xb8>)
 80007f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f4:	4a22      	ldr	r2, [pc, #136]	; (8000880 <SystemClock_Config+0xb8>)
 80007f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007fa:	6413      	str	r3, [r2, #64]	; 0x40
 80007fc:	4b20      	ldr	r3, [pc, #128]	; (8000880 <SystemClock_Config+0xb8>)
 80007fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000808:	2300      	movs	r3, #0
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	4b1d      	ldr	r3, [pc, #116]	; (8000884 <SystemClock_Config+0xbc>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000814:	4a1b      	ldr	r2, [pc, #108]	; (8000884 <SystemClock_Config+0xbc>)
 8000816:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	4b19      	ldr	r3, [pc, #100]	; (8000884 <SystemClock_Config+0xbc>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000828:	2302      	movs	r3, #2
 800082a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800082c:	2301      	movs	r3, #1
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000830:	2310      	movs	r3, #16
 8000832:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000834:	2300      	movs	r3, #0
 8000836:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000838:	f107 0320 	add.w	r3, r7, #32
 800083c:	4618      	mov	r0, r3
 800083e:	f001 f87b 	bl	8001938 <HAL_RCC_OscConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000848:	f000 f81e 	bl	8000888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084c:	230f      	movs	r3, #15
 800084e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f001 fade 	bl	8001e28 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000872:	f000 f809 	bl	8000888 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3750      	adds	r7, #80	; 0x50
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800
 8000884:	40007000 	.word	0x40007000

08000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800088c:	b672      	cpsid	i
}
 800088e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000890:	e7fe      	b.n	8000890 <Error_Handler+0x8>
	...

08000894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b10      	ldr	r3, [pc, #64]	; (80008e0 <HAL_MspInit+0x4c>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a2:	4a0f      	ldr	r2, [pc, #60]	; (80008e0 <HAL_MspInit+0x4c>)
 80008a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a8:	6453      	str	r3, [r2, #68]	; 0x44
 80008aa:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <HAL_MspInit+0x4c>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <HAL_MspInit+0x4c>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	4a08      	ldr	r2, [pc, #32]	; (80008e0 <HAL_MspInit+0x4c>)
 80008c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c4:	6413      	str	r3, [r2, #64]	; 0x40
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_MspInit+0x4c>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e8:	e7fe      	b.n	80008e8 <NMI_Handler+0x4>

080008ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ee:	e7fe      	b.n	80008ee <HardFault_Handler+0x4>

080008f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <MemManage_Handler+0x4>

080008f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fa:	e7fe      	b.n	80008fa <BusFault_Handler+0x4>

080008fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000900:	e7fe      	b.n	8000900 <UsageFault_Handler+0x4>

08000902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000930:	f000 f9a6 	bl	8000c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}

08000938 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e00a      	b.n	8000960 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800094a:	f3af 8000 	nop.w
 800094e:	4601      	mov	r1, r0
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	1c5a      	adds	r2, r3, #1
 8000954:	60ba      	str	r2, [r7, #8]
 8000956:	b2ca      	uxtb	r2, r1
 8000958:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	3301      	adds	r3, #1
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	dbf0      	blt.n	800094a <_read+0x12>
  }

  return len;
 8000968:	687b      	ldr	r3, [r7, #4]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b086      	sub	sp, #24
 8000976:	af00      	add	r7, sp, #0
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
 8000982:	e009      	b.n	8000998 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	60ba      	str	r2, [r7, #8]
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fed9 	bl	8000744 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	3301      	adds	r3, #1
 8000996:	617b      	str	r3, [r7, #20]
 8000998:	697a      	ldr	r2, [r7, #20]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	dbf1      	blt.n	8000984 <_write+0x12>
  }
  return len;
 80009a0:	687b      	ldr	r3, [r7, #4]
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <_close>:

int _close(int file)
{
 80009aa:	b480      	push	{r7}
 80009ac:	b083      	sub	sp, #12
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009c2:	b480      	push	{r7}
 80009c4:	b083      	sub	sp, #12
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
 80009ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009d2:	605a      	str	r2, [r3, #4]
  return 0;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <_isatty>:

int _isatty(int file)
{
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009ea:	2301      	movs	r3, #1
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
	...

08000a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a1c:	4a14      	ldr	r2, [pc, #80]	; (8000a70 <_sbrk+0x5c>)
 8000a1e:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <_sbrk+0x60>)
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a28:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <_sbrk+0x64>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <_sbrk+0x64>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <_sbrk+0x68>)
 8000a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a36:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d207      	bcs.n	8000a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a44:	f002 f8f8 	bl	8002c38 <__errno>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	e009      	b.n	8000a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <_sbrk+0x64>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a05      	ldr	r2, [pc, #20]	; (8000a78 <_sbrk+0x64>)
 8000a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a66:	68fb      	ldr	r3, [r7, #12]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20018000 	.word	0x20018000
 8000a74:	00000400 	.word	0x00000400
 8000a78:	200000d8 	.word	0x200000d8
 8000a7c:	20000270 	.word	0x20000270

08000a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <SystemInit+0x20>)
 8000a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a8a:	4a05      	ldr	r2, [pc, #20]	; (8000aa0 <SystemInit+0x20>)
 8000a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000aaa:	4a12      	ldr	r2, [pc, #72]	; (8000af4 <MX_USART2_UART_Init+0x50>)
 8000aac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000ab0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ab4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000aca:	220c      	movs	r2, #12
 8000acc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <MX_USART2_UART_Init+0x4c>)
 8000adc:	f001 fb84 	bl	80021e8 <HAL_UART_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ae6:	f7ff fecf 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200000dc 	.word	0x200000dc
 8000af4:	40004400 	.word	0x40004400

08000af8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a19      	ldr	r2, [pc, #100]	; (8000b7c <HAL_UART_MspInit+0x84>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d12b      	bne.n	8000b72 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	4a17      	ldr	r2, [pc, #92]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b28:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a10      	ldr	r2, [pc, #64]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <HAL_UART_MspInit+0x88>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b52:	230c      	movs	r3, #12
 8000b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b62:	2307      	movs	r3, #7
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	; (8000b84 <HAL_UART_MspInit+0x8c>)
 8000b6e:	f000 fd5f 	bl	8001630 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b72:	bf00      	nop
 8000b74:	3728      	adds	r7, #40	; 0x28
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40004400 	.word	0x40004400
 8000b80:	40023800 	.word	0x40023800
 8000b84:	40020000 	.word	0x40020000

08000b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b8c:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b8e:	490e      	ldr	r1, [pc, #56]	; (8000bc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b90:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b94:	e002      	b.n	8000b9c <LoopCopyDataInit>

08000b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9a:	3304      	adds	r3, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba0:	d3f9      	bcc.n	8000b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba2:	4a0b      	ldr	r2, [pc, #44]	; (8000bd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ba4:	4c0b      	ldr	r4, [pc, #44]	; (8000bd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba8:	e001      	b.n	8000bae <LoopFillZerobss>

08000baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bac:	3204      	adds	r2, #4

08000bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb0:	d3fb      	bcc.n	8000baa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bb2:	f7ff ff65 	bl	8000a80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bb6:	f002 f845 	bl	8002c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bba:	f7ff fdd5 	bl	8000768 <main>
  bx  lr    
 8000bbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bc0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bcc:	08003880 	.word	0x08003880
  ldr r2, =_sbss
 8000bd0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bd4:	20000270 	.word	0x20000270

08000bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bd8:	e7fe      	b.n	8000bd8 <ADC_IRQHandler>
	...

08000bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be0:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_Init+0x40>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a0d      	ldr	r2, [pc, #52]	; (8000c1c <HAL_Init+0x40>)
 8000be6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bec:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <HAL_Init+0x40>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_Init+0x40>)
 8000bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf8:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <HAL_Init+0x40>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a07      	ldr	r2, [pc, #28]	; (8000c1c <HAL_Init+0x40>)
 8000bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c04:	2003      	movs	r0, #3
 8000c06:	f000 fcdf 	bl	80015c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0a:	200f      	movs	r0, #15
 8000c0c:	f000 f808 	bl	8000c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c10:	f7ff fe40 	bl	8000894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c14:	2300      	movs	r3, #0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40023c00 	.word	0x40023c00

08000c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <HAL_InitTick+0x54>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <HAL_InitTick+0x58>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4619      	mov	r1, r3
 8000c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 fce9 	bl	8001616 <HAL_SYSTICK_Config>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e00e      	b.n	8000c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b0f      	cmp	r3, #15
 8000c52:	d80a      	bhi.n	8000c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c54:	2200      	movs	r2, #0
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295
 8000c5c:	f000 fcbf 	bl	80015de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c60:	4a06      	ldr	r2, [pc, #24]	; (8000c7c <HAL_InitTick+0x5c>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c66:	2300      	movs	r3, #0
 8000c68:	e000      	b.n	8000c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20000000 	.word	0x20000000
 8000c78:	20000008 	.word	0x20000008
 8000c7c:	20000004 	.word	0x20000004

08000c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c84:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <HAL_IncTick+0x20>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <HAL_IncTick+0x24>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4413      	add	r3, r2
 8000c90:	4a04      	ldr	r2, [pc, #16]	; (8000ca4 <HAL_IncTick+0x24>)
 8000c92:	6013      	str	r3, [r2, #0]
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	20000120 	.word	0x20000120

08000ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cac:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <HAL_GetTick+0x14>)
 8000cae:	681b      	ldr	r3, [r3, #0]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000120 	.word	0x20000120

08000cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cc8:	f7ff ffee 	bl	8000ca8 <HAL_GetTick>
 8000ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cd8:	d005      	beq.n	8000ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cda:	4b0a      	ldr	r3, [pc, #40]	; (8000d04 <HAL_Delay+0x44>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ce6:	bf00      	nop
 8000ce8:	f7ff ffde 	bl	8000ca8 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d8f7      	bhi.n	8000ce8 <HAL_Delay+0x28>
  {
  }
}
 8000cf8:	bf00      	nop
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008

08000d08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d101      	bne.n	8000d1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e033      	b.n	8000d86 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d109      	bne.n	8000d3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff fc7a 	bl	8000620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3e:	f003 0310 	and.w	r3, r3, #16
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d118      	bne.n	8000d78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d4e:	f023 0302 	bic.w	r3, r3, #2
 8000d52:	f043 0202 	orr.w	r2, r3, #2
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f000 fa86 	bl	800126c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f023 0303 	bic.w	r3, r3, #3
 8000d6e:	f043 0201 	orr.w	r2, r3, #1
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	641a      	str	r2, [r3, #64]	; 0x40
 8000d76:	e001      	b.n	8000d7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
	...

08000d90 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d101      	bne.n	8000daa <HAL_ADC_Start+0x1a>
 8000da6:	2302      	movs	r3, #2
 8000da8:	e097      	b.n	8000eda <HAL_ADC_Start+0x14a>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2201      	movs	r2, #1
 8000dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d018      	beq.n	8000df2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f042 0201 	orr.w	r2, r2, #1
 8000dce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dd0:	4b45      	ldr	r3, [pc, #276]	; (8000ee8 <HAL_ADC_Start+0x158>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a45      	ldr	r2, [pc, #276]	; (8000eec <HAL_ADC_Start+0x15c>)
 8000dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dda:	0c9a      	lsrs	r2, r3, #18
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000de4:	e002      	b.n	8000dec <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	3b01      	subs	r3, #1
 8000dea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1f9      	bne.n	8000de6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d15f      	bne.n	8000ec0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e04:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e08:	f023 0301 	bic.w	r3, r3, #1
 8000e0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d007      	beq.n	8000e32 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000e3e:	d106      	bne.n	8000e4e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e44:	f023 0206 	bic.w	r2, r3, #6
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	645a      	str	r2, [r3, #68]	; 0x44
 8000e4c:	e002      	b.n	8000e54 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2200      	movs	r2, #0
 8000e52:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2200      	movs	r2, #0
 8000e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e5c:	4b24      	ldr	r3, [pc, #144]	; (8000ef0 <HAL_ADC_Start+0x160>)
 8000e5e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000e68:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f003 031f 	and.w	r3, r3, #31
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10f      	bne.n	8000e96 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d129      	bne.n	8000ed8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	689a      	ldr	r2, [r3, #8]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	e020      	b.n	8000ed8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a16      	ldr	r2, [pc, #88]	; (8000ef4 <HAL_ADC_Start+0x164>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d11b      	bne.n	8000ed8 <HAL_ADC_Start+0x148>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d114      	bne.n	8000ed8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	e00b      	b.n	8000ed8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	f043 0210 	orr.w	r2, r3, #16
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed0:	f043 0201 	orr.w	r2, r3, #1
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	431bde83 	.word	0x431bde83
 8000ef0:	40012300 	.word	0x40012300
 8000ef4:	40012000 	.word	0x40012000

08000ef8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f14:	d113      	bne.n	8000f3e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f24:	d10b      	bne.n	8000f3e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	f043 0220 	orr.w	r2, r3, #32
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e063      	b.n	8001006 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000f3e:	f7ff feb3 	bl	8000ca8 <HAL_GetTick>
 8000f42:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000f44:	e021      	b.n	8000f8a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f4c:	d01d      	beq.n	8000f8a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d007      	beq.n	8000f64 <HAL_ADC_PollForConversion+0x6c>
 8000f54:	f7ff fea8 	bl	8000ca8 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d212      	bcs.n	8000f8a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d00b      	beq.n	8000f8a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f76:	f043 0204 	orr.w	r2, r3, #4
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2200      	movs	r2, #0
 8000f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e03d      	b.n	8001006 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0302 	and.w	r3, r3, #2
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d1d6      	bne.n	8000f46 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f06f 0212 	mvn.w	r2, #18
 8000fa0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d123      	bne.n	8001004 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d11f      	bne.n	8001004 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d111      	bne.n	8001004 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d105      	bne.n	8001004 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffc:	f043 0201 	orr.w	r2, r3, #1
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800101c:	4618      	mov	r0, r3
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800103c:	2b01      	cmp	r3, #1
 800103e:	d101      	bne.n	8001044 <HAL_ADC_ConfigChannel+0x1c>
 8001040:	2302      	movs	r3, #2
 8001042:	e105      	b.n	8001250 <HAL_ADC_ConfigChannel+0x228>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2201      	movs	r2, #1
 8001048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b09      	cmp	r3, #9
 8001052:	d925      	bls.n	80010a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	68d9      	ldr	r1, [r3, #12]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	b29b      	uxth	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	4613      	mov	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	4413      	add	r3, r2
 8001068:	3b1e      	subs	r3, #30
 800106a:	2207      	movs	r2, #7
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43da      	mvns	r2, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	400a      	ands	r2, r1
 8001078:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	68d9      	ldr	r1, [r3, #12]
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	689a      	ldr	r2, [r3, #8]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	b29b      	uxth	r3, r3
 800108a:	4618      	mov	r0, r3
 800108c:	4603      	mov	r3, r0
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4403      	add	r3, r0
 8001092:	3b1e      	subs	r3, #30
 8001094:	409a      	lsls	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	430a      	orrs	r2, r1
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	e022      	b.n	80010e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6919      	ldr	r1, [r3, #16]
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	2207      	movs	r2, #7
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	43da      	mvns	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	400a      	ands	r2, r1
 80010c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6919      	ldr	r1, [r3, #16]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	4618      	mov	r0, r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4403      	add	r3, r0
 80010dc:	409a      	lsls	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	430a      	orrs	r2, r1
 80010e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d824      	bhi.n	8001138 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685a      	ldr	r2, [r3, #4]
 80010f8:	4613      	mov	r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	4413      	add	r3, r2
 80010fe:	3b05      	subs	r3, #5
 8001100:	221f      	movs	r2, #31
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43da      	mvns	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	400a      	ands	r2, r1
 800110e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	b29b      	uxth	r3, r3
 800111c:	4618      	mov	r0, r3
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	3b05      	subs	r3, #5
 800112a:	fa00 f203 	lsl.w	r2, r0, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	430a      	orrs	r2, r1
 8001134:	635a      	str	r2, [r3, #52]	; 0x34
 8001136:	e04c      	b.n	80011d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b0c      	cmp	r3, #12
 800113e:	d824      	bhi.n	800118a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	4613      	mov	r3, r2
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	4413      	add	r3, r2
 8001150:	3b23      	subs	r3, #35	; 0x23
 8001152:	221f      	movs	r2, #31
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43da      	mvns	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	400a      	ands	r2, r1
 8001160:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	4618      	mov	r0, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685a      	ldr	r2, [r3, #4]
 8001174:	4613      	mov	r3, r2
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	4413      	add	r3, r2
 800117a:	3b23      	subs	r3, #35	; 0x23
 800117c:	fa00 f203 	lsl.w	r2, r0, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	430a      	orrs	r2, r1
 8001186:	631a      	str	r2, [r3, #48]	; 0x30
 8001188:	e023      	b.n	80011d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	3b41      	subs	r3, #65	; 0x41
 800119c:	221f      	movs	r2, #31
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43da      	mvns	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	400a      	ands	r2, r1
 80011aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	4618      	mov	r0, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4613      	mov	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	3b41      	subs	r3, #65	; 0x41
 80011c6:	fa00 f203 	lsl.w	r2, r0, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	430a      	orrs	r2, r1
 80011d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <HAL_ADC_ConfigChannel+0x234>)
 80011d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a21      	ldr	r2, [pc, #132]	; (8001260 <HAL_ADC_ConfigChannel+0x238>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d109      	bne.n	80011f4 <HAL_ADC_ConfigChannel+0x1cc>
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b12      	cmp	r3, #18
 80011e6:	d105      	bne.n	80011f4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a19      	ldr	r2, [pc, #100]	; (8001260 <HAL_ADC_ConfigChannel+0x238>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d123      	bne.n	8001246 <HAL_ADC_ConfigChannel+0x21e>
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b10      	cmp	r3, #16
 8001204:	d003      	beq.n	800120e <HAL_ADC_ConfigChannel+0x1e6>
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b11      	cmp	r3, #17
 800120c:	d11b      	bne.n	8001246 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b10      	cmp	r3, #16
 8001220:	d111      	bne.n	8001246 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001222:	4b10      	ldr	r3, [pc, #64]	; (8001264 <HAL_ADC_ConfigChannel+0x23c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a10      	ldr	r2, [pc, #64]	; (8001268 <HAL_ADC_ConfigChannel+0x240>)
 8001228:	fba2 2303 	umull	r2, r3, r2, r3
 800122c:	0c9a      	lsrs	r2, r3, #18
 800122e:	4613      	mov	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001238:	e002      	b.n	8001240 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	3b01      	subs	r3, #1
 800123e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1f9      	bne.n	800123a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	40012300 	.word	0x40012300
 8001260:	40012000 	.word	0x40012000
 8001264:	20000000 	.word	0x20000000
 8001268:	431bde83 	.word	0x431bde83

0800126c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001274:	4b79      	ldr	r3, [pc, #484]	; (800145c <ADC_Init+0x1f0>)
 8001276:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	685a      	ldr	r2, [r3, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	431a      	orrs	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80012a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6859      	ldr	r1, [r3, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	021a      	lsls	r2, r3, #8
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	430a      	orrs	r2, r1
 80012b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80012c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6859      	ldr	r1, [r3, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689a      	ldr	r2, [r3, #8]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6899      	ldr	r1, [r3, #8]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	68da      	ldr	r2, [r3, #12]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fe:	4a58      	ldr	r2, [pc, #352]	; (8001460 <ADC_Init+0x1f4>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d022      	beq.n	800134a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001312:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6899      	ldr	r1, [r3, #8]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001334:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6899      	ldr	r1, [r3, #8]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	430a      	orrs	r2, r1
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	e00f      	b.n	800136a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001358:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001368:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f022 0202 	bic.w	r2, r2, #2
 8001378:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6899      	ldr	r1, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	7e1b      	ldrb	r3, [r3, #24]
 8001384:	005a      	lsls	r2, r3, #1
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d01b      	beq.n	80013d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80013b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6859      	ldr	r1, [r3, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c2:	3b01      	subs	r3, #1
 80013c4:	035a      	lsls	r2, r3, #13
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	e007      	b.n	80013e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80013ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	051a      	lsls	r2, r3, #20
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6899      	ldr	r1, [r3, #8]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001422:	025a      	lsls	r2, r3, #9
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	430a      	orrs	r2, r1
 800142a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800143a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6899      	ldr	r1, [r3, #8]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	029a      	lsls	r2, r3, #10
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	430a      	orrs	r2, r1
 800144e:	609a      	str	r2, [r3, #8]
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	40012300 	.word	0x40012300
 8001460:	0f000001 	.word	0x0f000001

08001464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <__NVIC_GetPriorityGrouping+0x18>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	f003 0307 	and.w	r3, r3, #7
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	6039      	str	r1, [r7, #0]
 80014d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	db0a      	blt.n	80014f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	490c      	ldr	r1, [pc, #48]	; (8001514 <__NVIC_SetPriority+0x4c>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	0112      	lsls	r2, r2, #4
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	440b      	add	r3, r1
 80014ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f0:	e00a      	b.n	8001508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4908      	ldr	r1, [pc, #32]	; (8001518 <__NVIC_SetPriority+0x50>)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	f003 030f 	and.w	r3, r3, #15
 80014fe:	3b04      	subs	r3, #4
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	440b      	add	r3, r1
 8001506:	761a      	strb	r2, [r3, #24]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000e100 	.word	0xe000e100
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800151c:	b480      	push	{r7}
 800151e:	b089      	sub	sp, #36	; 0x24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f1c3 0307 	rsb	r3, r3, #7
 8001536:	2b04      	cmp	r3, #4
 8001538:	bf28      	it	cs
 800153a:	2304      	movcs	r3, #4
 800153c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3304      	adds	r3, #4
 8001542:	2b06      	cmp	r3, #6
 8001544:	d902      	bls.n	800154c <NVIC_EncodePriority+0x30>
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3b03      	subs	r3, #3
 800154a:	e000      	b.n	800154e <NVIC_EncodePriority+0x32>
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	f04f 32ff 	mov.w	r2, #4294967295
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43da      	mvns	r2, r3
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	401a      	ands	r2, r3
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001564:	f04f 31ff 	mov.w	r1, #4294967295
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	43d9      	mvns	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	4313      	orrs	r3, r2
         );
}
 8001576:	4618      	mov	r0, r3
 8001578:	3724      	adds	r7, #36	; 0x24
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3b01      	subs	r3, #1
 8001590:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001594:	d301      	bcc.n	800159a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001596:	2301      	movs	r3, #1
 8001598:	e00f      	b.n	80015ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159a:	4a0a      	ldr	r2, [pc, #40]	; (80015c4 <SysTick_Config+0x40>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3b01      	subs	r3, #1
 80015a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a2:	210f      	movs	r1, #15
 80015a4:	f04f 30ff 	mov.w	r0, #4294967295
 80015a8:	f7ff ff8e 	bl	80014c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ac:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <SysTick_Config+0x40>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b2:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <SysTick_Config+0x40>)
 80015b4:	2207      	movs	r2, #7
 80015b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	e000e010 	.word	0xe000e010

080015c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ff47 	bl	8001464 <__NVIC_SetPriorityGrouping>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015de:	b580      	push	{r7, lr}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f0:	f7ff ff5c 	bl	80014ac <__NVIC_GetPriorityGrouping>
 80015f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	6978      	ldr	r0, [r7, #20]
 80015fc:	f7ff ff8e 	bl	800151c <NVIC_EncodePriority>
 8001600:	4602      	mov	r2, r0
 8001602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ff5d 	bl	80014c8 <__NVIC_SetPriority>
}
 800160e:	bf00      	nop
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ffb0 	bl	8001584 <SysTick_Config>
 8001624:	4603      	mov	r3, r0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	; 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	e159      	b.n	8001900 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800164c:	2201      	movs	r2, #1
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	429a      	cmp	r2, r3
 8001666:	f040 8148 	bne.w	80018fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 0303 	and.w	r3, r3, #3
 8001672:	2b01      	cmp	r3, #1
 8001674:	d005      	beq.n	8001682 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800167e:	2b02      	cmp	r3, #2
 8001680:	d130      	bne.n	80016e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	2203      	movs	r2, #3
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4013      	ands	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016b8:	2201      	movs	r2, #1
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4013      	ands	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	f003 0201 	and.w	r2, r3, #1
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 0303 	and.w	r3, r3, #3
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d017      	beq.n	8001720 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	2203      	movs	r2, #3
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4013      	ands	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d123      	bne.n	8001774 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	08da      	lsrs	r2, r3, #3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3208      	adds	r2, #8
 8001734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	220f      	movs	r2, #15
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	691a      	ldr	r2, [r3, #16]
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	69b9      	ldr	r1, [r7, #24]
 8001770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	2203      	movs	r2, #3
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	43db      	mvns	r3, r3
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	4013      	ands	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0203 	and.w	r2, r3, #3
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80a2 	beq.w	80018fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	4b57      	ldr	r3, [pc, #348]	; (8001918 <HAL_GPIO_Init+0x2e8>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	4a56      	ldr	r2, [pc, #344]	; (8001918 <HAL_GPIO_Init+0x2e8>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c4:	6453      	str	r3, [r2, #68]	; 0x44
 80017c6:	4b54      	ldr	r3, [pc, #336]	; (8001918 <HAL_GPIO_Init+0x2e8>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017d2:	4a52      	ldr	r2, [pc, #328]	; (800191c <HAL_GPIO_Init+0x2ec>)
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	220f      	movs	r2, #15
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4013      	ands	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a49      	ldr	r2, [pc, #292]	; (8001920 <HAL_GPIO_Init+0x2f0>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d019      	beq.n	8001832 <HAL_GPIO_Init+0x202>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a48      	ldr	r2, [pc, #288]	; (8001924 <HAL_GPIO_Init+0x2f4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d013      	beq.n	800182e <HAL_GPIO_Init+0x1fe>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a47      	ldr	r2, [pc, #284]	; (8001928 <HAL_GPIO_Init+0x2f8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d00d      	beq.n	800182a <HAL_GPIO_Init+0x1fa>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a46      	ldr	r2, [pc, #280]	; (800192c <HAL_GPIO_Init+0x2fc>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d007      	beq.n	8001826 <HAL_GPIO_Init+0x1f6>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a45      	ldr	r2, [pc, #276]	; (8001930 <HAL_GPIO_Init+0x300>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d101      	bne.n	8001822 <HAL_GPIO_Init+0x1f2>
 800181e:	2304      	movs	r3, #4
 8001820:	e008      	b.n	8001834 <HAL_GPIO_Init+0x204>
 8001822:	2307      	movs	r3, #7
 8001824:	e006      	b.n	8001834 <HAL_GPIO_Init+0x204>
 8001826:	2303      	movs	r3, #3
 8001828:	e004      	b.n	8001834 <HAL_GPIO_Init+0x204>
 800182a:	2302      	movs	r3, #2
 800182c:	e002      	b.n	8001834 <HAL_GPIO_Init+0x204>
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_GPIO_Init+0x204>
 8001832:	2300      	movs	r3, #0
 8001834:	69fa      	ldr	r2, [r7, #28]
 8001836:	f002 0203 	and.w	r2, r2, #3
 800183a:	0092      	lsls	r2, r2, #2
 800183c:	4093      	lsls	r3, r2
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4313      	orrs	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001844:	4935      	ldr	r1, [pc, #212]	; (800191c <HAL_GPIO_Init+0x2ec>)
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	089b      	lsrs	r3, r3, #2
 800184a:	3302      	adds	r3, #2
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001852:	4b38      	ldr	r3, [pc, #224]	; (8001934 <HAL_GPIO_Init+0x304>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	43db      	mvns	r3, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4013      	ands	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001876:	4a2f      	ldr	r2, [pc, #188]	; (8001934 <HAL_GPIO_Init+0x304>)
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800187c:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <HAL_GPIO_Init+0x304>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4313      	orrs	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018a0:	4a24      	ldr	r2, [pc, #144]	; (8001934 <HAL_GPIO_Init+0x304>)
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <HAL_GPIO_Init+0x304>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	4013      	ands	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018ca:	4a1a      	ldr	r2, [pc, #104]	; (8001934 <HAL_GPIO_Init+0x304>)
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <HAL_GPIO_Init+0x304>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	43db      	mvns	r3, r3
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	4013      	ands	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018f4:	4a0f      	ldr	r2, [pc, #60]	; (8001934 <HAL_GPIO_Init+0x304>)
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3301      	adds	r3, #1
 80018fe:	61fb      	str	r3, [r7, #28]
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	2b0f      	cmp	r3, #15
 8001904:	f67f aea2 	bls.w	800164c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001908:	bf00      	nop
 800190a:	bf00      	nop
 800190c:	3724      	adds	r7, #36	; 0x24
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800
 800191c:	40013800 	.word	0x40013800
 8001920:	40020000 	.word	0x40020000
 8001924:	40020400 	.word	0x40020400
 8001928:	40020800 	.word	0x40020800
 800192c:	40020c00 	.word	0x40020c00
 8001930:	40021000 	.word	0x40021000
 8001934:	40013c00 	.word	0x40013c00

08001938 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e267      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d075      	beq.n	8001a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001956:	4b88      	ldr	r3, [pc, #544]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	2b04      	cmp	r3, #4
 8001960:	d00c      	beq.n	800197c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001962:	4b85      	ldr	r3, [pc, #532]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800196a:	2b08      	cmp	r3, #8
 800196c:	d112      	bne.n	8001994 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800196e:	4b82      	ldr	r3, [pc, #520]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001976:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800197a:	d10b      	bne.n	8001994 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	4b7e      	ldr	r3, [pc, #504]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d05b      	beq.n	8001a40 <HAL_RCC_OscConfig+0x108>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d157      	bne.n	8001a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e242      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199c:	d106      	bne.n	80019ac <HAL_RCC_OscConfig+0x74>
 800199e:	4b76      	ldr	r3, [pc, #472]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a75      	ldr	r2, [pc, #468]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	e01d      	b.n	80019e8 <HAL_RCC_OscConfig+0xb0>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019b4:	d10c      	bne.n	80019d0 <HAL_RCC_OscConfig+0x98>
 80019b6:	4b70      	ldr	r3, [pc, #448]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a6f      	ldr	r2, [pc, #444]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b6d      	ldr	r3, [pc, #436]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a6c      	ldr	r2, [pc, #432]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e00b      	b.n	80019e8 <HAL_RCC_OscConfig+0xb0>
 80019d0:	4b69      	ldr	r3, [pc, #420]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a68      	ldr	r2, [pc, #416]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4b66      	ldr	r3, [pc, #408]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a65      	ldr	r2, [pc, #404]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 80019e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d013      	beq.n	8001a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f0:	f7ff f95a 	bl	8000ca8 <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019f8:	f7ff f956 	bl	8000ca8 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b64      	cmp	r3, #100	; 0x64
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e207      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0a:	4b5b      	ldr	r3, [pc, #364]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f0      	beq.n	80019f8 <HAL_RCC_OscConfig+0xc0>
 8001a16:	e014      	b.n	8001a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7ff f946 	bl	8000ca8 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a20:	f7ff f942 	bl	8000ca8 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b64      	cmp	r3, #100	; 0x64
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e1f3      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a32:	4b51      	ldr	r3, [pc, #324]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0xe8>
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d063      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a4e:	4b4a      	ldr	r3, [pc, #296]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 030c 	and.w	r3, r3, #12
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00b      	beq.n	8001a72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a5a:	4b47      	ldr	r3, [pc, #284]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a62:	2b08      	cmp	r3, #8
 8001a64:	d11c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a66:	4b44      	ldr	r3, [pc, #272]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d116      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a72:	4b41      	ldr	r3, [pc, #260]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d005      	beq.n	8001a8a <HAL_RCC_OscConfig+0x152>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d001      	beq.n	8001a8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e1c7      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8a:	4b3b      	ldr	r3, [pc, #236]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	4937      	ldr	r1, [pc, #220]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9e:	e03a      	b.n	8001b16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d020      	beq.n	8001aea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aa8:	4b34      	ldr	r3, [pc, #208]	; (8001b7c <HAL_RCC_OscConfig+0x244>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aae:	f7ff f8fb 	bl	8000ca8 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ab6:	f7ff f8f7 	bl	8000ca8 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e1a8      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac8:	4b2b      	ldr	r3, [pc, #172]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0f0      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad4:	4b28      	ldr	r3, [pc, #160]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	4925      	ldr	r1, [pc, #148]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	600b      	str	r3, [r1, #0]
 8001ae8:	e015      	b.n	8001b16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aea:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <HAL_RCC_OscConfig+0x244>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff f8da 	bl	8000ca8 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001af8:	f7ff f8d6 	bl	8000ca8 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e187      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0308 	and.w	r3, r3, #8
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d036      	beq.n	8001b90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d016      	beq.n	8001b58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <HAL_RCC_OscConfig+0x248>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b30:	f7ff f8ba 	bl	8000ca8 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b38:	f7ff f8b6 	bl	8000ca8 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e167      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0f0      	beq.n	8001b38 <HAL_RCC_OscConfig+0x200>
 8001b56:	e01b      	b.n	8001b90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b58:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <HAL_RCC_OscConfig+0x248>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5e:	f7ff f8a3 	bl	8000ca8 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b64:	e00e      	b.n	8001b84 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b66:	f7ff f89f 	bl	8000ca8 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d907      	bls.n	8001b84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e150      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	42470000 	.word	0x42470000
 8001b80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b84:	4b88      	ldr	r3, [pc, #544]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ea      	bne.n	8001b66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 8097 	beq.w	8001ccc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ba2:	4b81      	ldr	r3, [pc, #516]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10f      	bne.n	8001bce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	4b7d      	ldr	r3, [pc, #500]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	4a7c      	ldr	r2, [pc, #496]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bbe:	4b7a      	ldr	r3, [pc, #488]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	60bb      	str	r3, [r7, #8]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bce:	4b77      	ldr	r3, [pc, #476]	; (8001dac <HAL_RCC_OscConfig+0x474>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d118      	bne.n	8001c0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bda:	4b74      	ldr	r3, [pc, #464]	; (8001dac <HAL_RCC_OscConfig+0x474>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a73      	ldr	r2, [pc, #460]	; (8001dac <HAL_RCC_OscConfig+0x474>)
 8001be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001be6:	f7ff f85f 	bl	8000ca8 <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bee:	f7ff f85b 	bl	8000ca8 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e10c      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	4b6a      	ldr	r3, [pc, #424]	; (8001dac <HAL_RCC_OscConfig+0x474>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d106      	bne.n	8001c22 <HAL_RCC_OscConfig+0x2ea>
 8001c14:	4b64      	ldr	r3, [pc, #400]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c18:	4a63      	ldr	r2, [pc, #396]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c20:	e01c      	b.n	8001c5c <HAL_RCC_OscConfig+0x324>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2b05      	cmp	r3, #5
 8001c28:	d10c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x30c>
 8001c2a:	4b5f      	ldr	r3, [pc, #380]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2e:	4a5e      	ldr	r2, [pc, #376]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c30:	f043 0304 	orr.w	r3, r3, #4
 8001c34:	6713      	str	r3, [r2, #112]	; 0x70
 8001c36:	4b5c      	ldr	r3, [pc, #368]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c3a:	4a5b      	ldr	r2, [pc, #364]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6713      	str	r3, [r2, #112]	; 0x70
 8001c42:	e00b      	b.n	8001c5c <HAL_RCC_OscConfig+0x324>
 8001c44:	4b58      	ldr	r3, [pc, #352]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c48:	4a57      	ldr	r2, [pc, #348]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c4a:	f023 0301 	bic.w	r3, r3, #1
 8001c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c50:	4b55      	ldr	r3, [pc, #340]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c54:	4a54      	ldr	r2, [pc, #336]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c56:	f023 0304 	bic.w	r3, r3, #4
 8001c5a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d015      	beq.n	8001c90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c64:	f7ff f820 	bl	8000ca8 <HAL_GetTick>
 8001c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6a:	e00a      	b.n	8001c82 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6c:	f7ff f81c 	bl	8000ca8 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e0cb      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c82:	4b49      	ldr	r3, [pc, #292]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0ee      	beq.n	8001c6c <HAL_RCC_OscConfig+0x334>
 8001c8e:	e014      	b.n	8001cba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c90:	f7ff f80a 	bl	8000ca8 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c96:	e00a      	b.n	8001cae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c98:	f7ff f806 	bl	8000ca8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e0b5      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cae:	4b3e      	ldr	r3, [pc, #248]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1ee      	bne.n	8001c98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cba:	7dfb      	ldrb	r3, [r7, #23]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d105      	bne.n	8001ccc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cc0:	4b39      	ldr	r3, [pc, #228]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	4a38      	ldr	r2, [pc, #224]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a1 	beq.w	8001e18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cd6:	4b34      	ldr	r3, [pc, #208]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d05c      	beq.n	8001d9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d141      	bne.n	8001d6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cea:	4b31      	ldr	r3, [pc, #196]	; (8001db0 <HAL_RCC_OscConfig+0x478>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7fe ffda 	bl	8000ca8 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf8:	f7fe ffd6 	bl	8000ca8 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e087      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d0a:	4b27      	ldr	r3, [pc, #156]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69da      	ldr	r2, [r3, #28]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d24:	019b      	lsls	r3, r3, #6
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2c:	085b      	lsrs	r3, r3, #1
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	041b      	lsls	r3, r3, #16
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d38:	061b      	lsls	r3, r3, #24
 8001d3a:	491b      	ldr	r1, [pc, #108]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d40:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <HAL_RCC_OscConfig+0x478>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7fe ffaf 	bl	8000ca8 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4e:	f7fe ffab 	bl	8000ca8 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e05c      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x416>
 8001d6c:	e054      	b.n	8001e18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6e:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <HAL_RCC_OscConfig+0x478>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d74:	f7fe ff98 	bl	8000ca8 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7fe ff94 	bl	8000ca8 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e045      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d8e:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <HAL_RCC_OscConfig+0x470>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f0      	bne.n	8001d7c <HAL_RCC_OscConfig+0x444>
 8001d9a:	e03d      	b.n	8001e18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d107      	bne.n	8001db4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e038      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40007000 	.word	0x40007000
 8001db0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <HAL_RCC_OscConfig+0x4ec>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d028      	beq.n	8001e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d121      	bne.n	8001e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d11a      	bne.n	8001e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001de4:	4013      	ands	r3, r2
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d111      	bne.n	8001e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfa:	085b      	lsrs	r3, r3, #1
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d107      	bne.n	8001e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e000      	b.n	8001e1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800

08001e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0cc      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b68      	ldr	r3, [pc, #416]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d90c      	bls.n	8001e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b65      	ldr	r3, [pc, #404]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b63      	ldr	r3, [pc, #396]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e0b8      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e7c:	4b59      	ldr	r3, [pc, #356]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	4a58      	ldr	r2, [pc, #352]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e94:	4b53      	ldr	r3, [pc, #332]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	4a52      	ldr	r2, [pc, #328]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea0:	4b50      	ldr	r3, [pc, #320]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	494d      	ldr	r1, [pc, #308]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d044      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d107      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec6:	4b47      	ldr	r3, [pc, #284]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d119      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e07f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d003      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee6:	4b3f      	ldr	r3, [pc, #252]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e06f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e067      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f06:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f023 0203 	bic.w	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4934      	ldr	r1, [pc, #208]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f18:	f7fe fec6 	bl	8000ca8 <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f20:	f7fe fec2 	bl	8000ca8 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e04f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 020c 	and.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1eb      	bne.n	8001f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b25      	ldr	r3, [pc, #148]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d20c      	bcs.n	8001f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b22      	ldr	r3, [pc, #136]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5e:	4b20      	ldr	r3, [pc, #128]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d001      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e032      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d008      	beq.n	8001f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f7c:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	4916      	ldr	r1, [pc, #88]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f9a:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	490e      	ldr	r1, [pc, #56]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fae:	f000 f821 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	490a      	ldr	r1, [pc, #40]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc0:	5ccb      	ldrb	r3, [r1, r3]
 8001fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc6:	4a09      	ldr	r2, [pc, #36]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe fe26 	bl	8000c20 <HAL_InitTick>

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40023c00 	.word	0x40023c00
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	08003824 	.word	0x08003824
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	20000004 	.word	0x20000004

08001ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ff8:	b090      	sub	sp, #64	; 0x40
 8001ffa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8002000:	2300      	movs	r3, #0
 8002002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002004:	2300      	movs	r3, #0
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800200c:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b08      	cmp	r3, #8
 8002016:	d00d      	beq.n	8002034 <HAL_RCC_GetSysClockFreq+0x40>
 8002018:	2b08      	cmp	r3, #8
 800201a:	f200 80a1 	bhi.w	8002160 <HAL_RCC_GetSysClockFreq+0x16c>
 800201e:	2b00      	cmp	r3, #0
 8002020:	d002      	beq.n	8002028 <HAL_RCC_GetSysClockFreq+0x34>
 8002022:	2b04      	cmp	r3, #4
 8002024:	d003      	beq.n	800202e <HAL_RCC_GetSysClockFreq+0x3a>
 8002026:	e09b      	b.n	8002160 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002028:	4b53      	ldr	r3, [pc, #332]	; (8002178 <HAL_RCC_GetSysClockFreq+0x184>)
 800202a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800202c:	e09b      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800202e:	4b53      	ldr	r3, [pc, #332]	; (800217c <HAL_RCC_GetSysClockFreq+0x188>)
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002032:	e098      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002034:	4b4f      	ldr	r3, [pc, #316]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800203c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800203e:	4b4d      	ldr	r3, [pc, #308]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d028      	beq.n	800209c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204a:	4b4a      	ldr	r3, [pc, #296]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	099b      	lsrs	r3, r3, #6
 8002050:	2200      	movs	r2, #0
 8002052:	623b      	str	r3, [r7, #32]
 8002054:	627a      	str	r2, [r7, #36]	; 0x24
 8002056:	6a3b      	ldr	r3, [r7, #32]
 8002058:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800205c:	2100      	movs	r1, #0
 800205e:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_RCC_GetSysClockFreq+0x188>)
 8002060:	fb03 f201 	mul.w	r2, r3, r1
 8002064:	2300      	movs	r3, #0
 8002066:	fb00 f303 	mul.w	r3, r0, r3
 800206a:	4413      	add	r3, r2
 800206c:	4a43      	ldr	r2, [pc, #268]	; (800217c <HAL_RCC_GetSysClockFreq+0x188>)
 800206e:	fba0 1202 	umull	r1, r2, r0, r2
 8002072:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002074:	460a      	mov	r2, r1
 8002076:	62ba      	str	r2, [r7, #40]	; 0x28
 8002078:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800207a:	4413      	add	r3, r2
 800207c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800207e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002080:	2200      	movs	r2, #0
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	61fa      	str	r2, [r7, #28]
 8002086:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800208a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800208e:	f7fe f8f7 	bl	8000280 <__aeabi_uldivmod>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4613      	mov	r3, r2
 8002098:	63fb      	str	r3, [r7, #60]	; 0x3c
 800209a:	e053      	b.n	8002144 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800209c:	4b35      	ldr	r3, [pc, #212]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	099b      	lsrs	r3, r3, #6
 80020a2:	2200      	movs	r2, #0
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	617a      	str	r2, [r7, #20]
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80020ae:	f04f 0b00 	mov.w	fp, #0
 80020b2:	4652      	mov	r2, sl
 80020b4:	465b      	mov	r3, fp
 80020b6:	f04f 0000 	mov.w	r0, #0
 80020ba:	f04f 0100 	mov.w	r1, #0
 80020be:	0159      	lsls	r1, r3, #5
 80020c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020c4:	0150      	lsls	r0, r2, #5
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	ebb2 080a 	subs.w	r8, r2, sl
 80020ce:	eb63 090b 	sbc.w	r9, r3, fp
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	f04f 0300 	mov.w	r3, #0
 80020da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80020de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80020e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80020e6:	ebb2 0408 	subs.w	r4, r2, r8
 80020ea:	eb63 0509 	sbc.w	r5, r3, r9
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	00eb      	lsls	r3, r5, #3
 80020f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020fc:	00e2      	lsls	r2, r4, #3
 80020fe:	4614      	mov	r4, r2
 8002100:	461d      	mov	r5, r3
 8002102:	eb14 030a 	adds.w	r3, r4, sl
 8002106:	603b      	str	r3, [r7, #0]
 8002108:	eb45 030b 	adc.w	r3, r5, fp
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	e9d7 4500 	ldrd	r4, r5, [r7]
 800211a:	4629      	mov	r1, r5
 800211c:	028b      	lsls	r3, r1, #10
 800211e:	4621      	mov	r1, r4
 8002120:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002124:	4621      	mov	r1, r4
 8002126:	028a      	lsls	r2, r1, #10
 8002128:	4610      	mov	r0, r2
 800212a:	4619      	mov	r1, r3
 800212c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800212e:	2200      	movs	r2, #0
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	60fa      	str	r2, [r7, #12]
 8002134:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002138:	f7fe f8a2 	bl	8000280 <__aeabi_uldivmod>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4613      	mov	r3, r2
 8002142:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_GetSysClockFreq+0x180>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	0c1b      	lsrs	r3, r3, #16
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	3301      	adds	r3, #1
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002154:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002158:	fbb2 f3f3 	udiv	r3, r2, r3
 800215c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800215e:	e002      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetSysClockFreq+0x184>)
 8002162:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002164:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002168:	4618      	mov	r0, r3
 800216a:	3740      	adds	r7, #64	; 0x40
 800216c:	46bd      	mov	sp, r7
 800216e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800
 8002178:	00f42400 	.word	0x00f42400
 800217c:	017d7840 	.word	0x017d7840

08002180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <HAL_RCC_GetHCLKFreq+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000000 	.word	0x20000000

08002198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800219c:	f7ff fff0 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021a0:	4602      	mov	r2, r0
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	0a9b      	lsrs	r3, r3, #10
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	4903      	ldr	r1, [pc, #12]	; (80021bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ae:	5ccb      	ldrb	r3, [r1, r3]
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	08003834 	.word	0x08003834

080021c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021c4:	f7ff ffdc 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021c8:	4602      	mov	r2, r0
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	0b5b      	lsrs	r3, r3, #13
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	4903      	ldr	r1, [pc, #12]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d6:	5ccb      	ldrb	r3, [r1, r3]
 80021d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40023800 	.word	0x40023800
 80021e4:	08003834 	.word	0x08003834

080021e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e03f      	b.n	800227a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d106      	bne.n	8002214 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fc72 	bl	8000af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2224      	movs	r2, #36	; 0x24
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800222a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 f929 	bl	8002484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002250:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002260:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b08a      	sub	sp, #40	; 0x28
 8002286:	af02      	add	r7, sp, #8
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	4613      	mov	r3, r2
 8002290:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b20      	cmp	r3, #32
 80022a0:	d17c      	bne.n	800239c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_UART_Transmit+0x2c>
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e075      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <HAL_UART_Transmit+0x3e>
 80022bc:	2302      	movs	r3, #2
 80022be:	e06e      	b.n	800239e <HAL_UART_Transmit+0x11c>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2221      	movs	r2, #33	; 0x21
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022d6:	f7fe fce7 	bl	8000ca8 <HAL_GetTick>
 80022da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	88fa      	ldrh	r2, [r7, #6]
 80022e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f0:	d108      	bne.n	8002304 <HAL_UART_Transmit+0x82>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d104      	bne.n	8002304 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	61bb      	str	r3, [r7, #24]
 8002302:	e003      	b.n	800230c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002314:	e02a      	b.n	800236c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	2200      	movs	r2, #0
 800231e:	2180      	movs	r1, #128	; 0x80
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 f840 	bl	80023a6 <UART_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e036      	b.n	800239e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10b      	bne.n	800234e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002344:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	3302      	adds	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	e007      	b.n	800235e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	3301      	adds	r3, #1
 800235c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002362:	b29b      	uxth	r3, r3
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1cf      	bne.n	8002316 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2200      	movs	r2, #0
 800237e:	2140      	movs	r1, #64	; 0x40
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f810 	bl	80023a6 <UART_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e006      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	e000      	b.n	800239e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800239c:	2302      	movs	r3, #2
  }
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3720      	adds	r7, #32
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b090      	sub	sp, #64	; 0x40
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4613      	mov	r3, r2
 80023b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023b6:	e050      	b.n	800245a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023be:	d04c      	beq.n	800245a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80023c6:	f7fe fc6f 	bl	8000ca8 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d241      	bcs.n	800245a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	330c      	adds	r3, #12
 80023dc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e0:	e853 3f00 	ldrex	r3, [r3]
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80023ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	330c      	adds	r3, #12
 80023f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023f6:	637a      	str	r2, [r7, #52]	; 0x34
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023fe:	e841 2300 	strex	r3, r2, [r1]
 8002402:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1e5      	bne.n	80023d6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	3314      	adds	r3, #20
 8002410:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	e853 3f00 	ldrex	r3, [r3]
 8002418:	613b      	str	r3, [r7, #16]
   return(result);
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	f023 0301 	bic.w	r3, r3, #1
 8002420:	63bb      	str	r3, [r7, #56]	; 0x38
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3314      	adds	r3, #20
 8002428:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800242a:	623a      	str	r2, [r7, #32]
 800242c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242e:	69f9      	ldr	r1, [r7, #28]
 8002430:	6a3a      	ldr	r2, [r7, #32]
 8002432:	e841 2300 	strex	r3, r2, [r1]
 8002436:	61bb      	str	r3, [r7, #24]
   return(result);
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1e5      	bne.n	800240a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2220      	movs	r2, #32
 8002442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2220      	movs	r2, #32
 800244a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e00f      	b.n	800247a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4013      	ands	r3, r2
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	429a      	cmp	r2, r3
 8002468:	bf0c      	ite	eq
 800246a:	2301      	moveq	r3, #1
 800246c:	2300      	movne	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	429a      	cmp	r2, r3
 8002476:	d09f      	beq.n	80023b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3740      	adds	r7, #64	; 0x40
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002488:	b0c0      	sub	sp, #256	; 0x100
 800248a:	af00      	add	r7, sp, #0
 800248c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800249c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	ea40 0301 	orr.w	r3, r0, r1
 80024ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	431a      	orrs	r2, r3
 80024c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80024dc:	f021 010c 	bic.w	r1, r1, #12
 80024e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80024ea:	430b      	orrs	r3, r1
 80024ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80024fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024fe:	6999      	ldr	r1, [r3, #24]
 8002500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	ea40 0301 	orr.w	r3, r0, r1
 800250a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800250c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4b8f      	ldr	r3, [pc, #572]	; (8002750 <UART_SetConfig+0x2cc>)
 8002514:	429a      	cmp	r2, r3
 8002516:	d005      	beq.n	8002524 <UART_SetConfig+0xa0>
 8002518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	4b8d      	ldr	r3, [pc, #564]	; (8002754 <UART_SetConfig+0x2d0>)
 8002520:	429a      	cmp	r2, r3
 8002522:	d104      	bne.n	800252e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002524:	f7ff fe4c 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8002528:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800252c:	e003      	b.n	8002536 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800252e:	f7ff fe33 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8002532:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002540:	f040 810c 	bne.w	800275c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002548:	2200      	movs	r2, #0
 800254a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800254e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002552:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002556:	4622      	mov	r2, r4
 8002558:	462b      	mov	r3, r5
 800255a:	1891      	adds	r1, r2, r2
 800255c:	65b9      	str	r1, [r7, #88]	; 0x58
 800255e:	415b      	adcs	r3, r3
 8002560:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002562:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002566:	4621      	mov	r1, r4
 8002568:	eb12 0801 	adds.w	r8, r2, r1
 800256c:	4629      	mov	r1, r5
 800256e:	eb43 0901 	adc.w	r9, r3, r1
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800257e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002582:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002586:	4690      	mov	r8, r2
 8002588:	4699      	mov	r9, r3
 800258a:	4623      	mov	r3, r4
 800258c:	eb18 0303 	adds.w	r3, r8, r3
 8002590:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002594:	462b      	mov	r3, r5
 8002596:	eb49 0303 	adc.w	r3, r9, r3
 800259a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800259e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80025aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80025ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80025b2:	460b      	mov	r3, r1
 80025b4:	18db      	adds	r3, r3, r3
 80025b6:	653b      	str	r3, [r7, #80]	; 0x50
 80025b8:	4613      	mov	r3, r2
 80025ba:	eb42 0303 	adc.w	r3, r2, r3
 80025be:	657b      	str	r3, [r7, #84]	; 0x54
 80025c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80025c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80025c8:	f7fd fe5a 	bl	8000280 <__aeabi_uldivmod>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4b61      	ldr	r3, [pc, #388]	; (8002758 <UART_SetConfig+0x2d4>)
 80025d2:	fba3 2302 	umull	r2, r3, r3, r2
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	011c      	lsls	r4, r3, #4
 80025da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025de:	2200      	movs	r2, #0
 80025e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80025e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80025e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80025ec:	4642      	mov	r2, r8
 80025ee:	464b      	mov	r3, r9
 80025f0:	1891      	adds	r1, r2, r2
 80025f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80025f4:	415b      	adcs	r3, r3
 80025f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80025fc:	4641      	mov	r1, r8
 80025fe:	eb12 0a01 	adds.w	sl, r2, r1
 8002602:	4649      	mov	r1, r9
 8002604:	eb43 0b01 	adc.w	fp, r3, r1
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	f04f 0300 	mov.w	r3, #0
 8002610:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002614:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800261c:	4692      	mov	sl, r2
 800261e:	469b      	mov	fp, r3
 8002620:	4643      	mov	r3, r8
 8002622:	eb1a 0303 	adds.w	r3, sl, r3
 8002626:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800262a:	464b      	mov	r3, r9
 800262c:	eb4b 0303 	adc.w	r3, fp, r3
 8002630:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002640:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002648:	460b      	mov	r3, r1
 800264a:	18db      	adds	r3, r3, r3
 800264c:	643b      	str	r3, [r7, #64]	; 0x40
 800264e:	4613      	mov	r3, r2
 8002650:	eb42 0303 	adc.w	r3, r2, r3
 8002654:	647b      	str	r3, [r7, #68]	; 0x44
 8002656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800265a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800265e:	f7fd fe0f 	bl	8000280 <__aeabi_uldivmod>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4611      	mov	r1, r2
 8002668:	4b3b      	ldr	r3, [pc, #236]	; (8002758 <UART_SetConfig+0x2d4>)
 800266a:	fba3 2301 	umull	r2, r3, r3, r1
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	2264      	movs	r2, #100	; 0x64
 8002672:	fb02 f303 	mul.w	r3, r2, r3
 8002676:	1acb      	subs	r3, r1, r3
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800267e:	4b36      	ldr	r3, [pc, #216]	; (8002758 <UART_SetConfig+0x2d4>)
 8002680:	fba3 2302 	umull	r2, r3, r3, r2
 8002684:	095b      	lsrs	r3, r3, #5
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800268c:	441c      	add	r4, r3
 800268e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002692:	2200      	movs	r2, #0
 8002694:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002698:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800269c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80026a0:	4642      	mov	r2, r8
 80026a2:	464b      	mov	r3, r9
 80026a4:	1891      	adds	r1, r2, r2
 80026a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80026a8:	415b      	adcs	r3, r3
 80026aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026b0:	4641      	mov	r1, r8
 80026b2:	1851      	adds	r1, r2, r1
 80026b4:	6339      	str	r1, [r7, #48]	; 0x30
 80026b6:	4649      	mov	r1, r9
 80026b8:	414b      	adcs	r3, r1
 80026ba:	637b      	str	r3, [r7, #52]	; 0x34
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80026c8:	4659      	mov	r1, fp
 80026ca:	00cb      	lsls	r3, r1, #3
 80026cc:	4651      	mov	r1, sl
 80026ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026d2:	4651      	mov	r1, sl
 80026d4:	00ca      	lsls	r2, r1, #3
 80026d6:	4610      	mov	r0, r2
 80026d8:	4619      	mov	r1, r3
 80026da:	4603      	mov	r3, r0
 80026dc:	4642      	mov	r2, r8
 80026de:	189b      	adds	r3, r3, r2
 80026e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026e4:	464b      	mov	r3, r9
 80026e6:	460a      	mov	r2, r1
 80026e8:	eb42 0303 	adc.w	r3, r2, r3
 80026ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80026fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002700:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002704:	460b      	mov	r3, r1
 8002706:	18db      	adds	r3, r3, r3
 8002708:	62bb      	str	r3, [r7, #40]	; 0x28
 800270a:	4613      	mov	r3, r2
 800270c:	eb42 0303 	adc.w	r3, r2, r3
 8002710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002716:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800271a:	f7fd fdb1 	bl	8000280 <__aeabi_uldivmod>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <UART_SetConfig+0x2d4>)
 8002724:	fba3 1302 	umull	r1, r3, r3, r2
 8002728:	095b      	lsrs	r3, r3, #5
 800272a:	2164      	movs	r1, #100	; 0x64
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	3332      	adds	r3, #50	; 0x32
 8002736:	4a08      	ldr	r2, [pc, #32]	; (8002758 <UART_SetConfig+0x2d4>)
 8002738:	fba2 2303 	umull	r2, r3, r2, r3
 800273c:	095b      	lsrs	r3, r3, #5
 800273e:	f003 0207 	and.w	r2, r3, #7
 8002742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4422      	add	r2, r4
 800274a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800274c:	e106      	b.n	800295c <UART_SetConfig+0x4d8>
 800274e:	bf00      	nop
 8002750:	40011000 	.word	0x40011000
 8002754:	40011400 	.word	0x40011400
 8002758:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800275c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002760:	2200      	movs	r2, #0
 8002762:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002766:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800276a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800276e:	4642      	mov	r2, r8
 8002770:	464b      	mov	r3, r9
 8002772:	1891      	adds	r1, r2, r2
 8002774:	6239      	str	r1, [r7, #32]
 8002776:	415b      	adcs	r3, r3
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
 800277a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800277e:	4641      	mov	r1, r8
 8002780:	1854      	adds	r4, r2, r1
 8002782:	4649      	mov	r1, r9
 8002784:	eb43 0501 	adc.w	r5, r3, r1
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	00eb      	lsls	r3, r5, #3
 8002792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002796:	00e2      	lsls	r2, r4, #3
 8002798:	4614      	mov	r4, r2
 800279a:	461d      	mov	r5, r3
 800279c:	4643      	mov	r3, r8
 800279e:	18e3      	adds	r3, r4, r3
 80027a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80027a4:	464b      	mov	r3, r9
 80027a6:	eb45 0303 	adc.w	r3, r5, r3
 80027aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80027ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80027ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80027be:	f04f 0200 	mov.w	r2, #0
 80027c2:	f04f 0300 	mov.w	r3, #0
 80027c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80027ca:	4629      	mov	r1, r5
 80027cc:	008b      	lsls	r3, r1, #2
 80027ce:	4621      	mov	r1, r4
 80027d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027d4:	4621      	mov	r1, r4
 80027d6:	008a      	lsls	r2, r1, #2
 80027d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80027dc:	f7fd fd50 	bl	8000280 <__aeabi_uldivmod>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4b60      	ldr	r3, [pc, #384]	; (8002968 <UART_SetConfig+0x4e4>)
 80027e6:	fba3 2302 	umull	r2, r3, r3, r2
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	011c      	lsls	r4, r3, #4
 80027ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027f2:	2200      	movs	r2, #0
 80027f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80027f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80027fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002800:	4642      	mov	r2, r8
 8002802:	464b      	mov	r3, r9
 8002804:	1891      	adds	r1, r2, r2
 8002806:	61b9      	str	r1, [r7, #24]
 8002808:	415b      	adcs	r3, r3
 800280a:	61fb      	str	r3, [r7, #28]
 800280c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002810:	4641      	mov	r1, r8
 8002812:	1851      	adds	r1, r2, r1
 8002814:	6139      	str	r1, [r7, #16]
 8002816:	4649      	mov	r1, r9
 8002818:	414b      	adcs	r3, r1
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002828:	4659      	mov	r1, fp
 800282a:	00cb      	lsls	r3, r1, #3
 800282c:	4651      	mov	r1, sl
 800282e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002832:	4651      	mov	r1, sl
 8002834:	00ca      	lsls	r2, r1, #3
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	4603      	mov	r3, r0
 800283c:	4642      	mov	r2, r8
 800283e:	189b      	adds	r3, r3, r2
 8002840:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002844:	464b      	mov	r3, r9
 8002846:	460a      	mov	r2, r1
 8002848:	eb42 0303 	adc.w	r3, r2, r3
 800284c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	67bb      	str	r3, [r7, #120]	; 0x78
 800285a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002868:	4649      	mov	r1, r9
 800286a:	008b      	lsls	r3, r1, #2
 800286c:	4641      	mov	r1, r8
 800286e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002872:	4641      	mov	r1, r8
 8002874:	008a      	lsls	r2, r1, #2
 8002876:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800287a:	f7fd fd01 	bl	8000280 <__aeabi_uldivmod>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	4611      	mov	r1, r2
 8002884:	4b38      	ldr	r3, [pc, #224]	; (8002968 <UART_SetConfig+0x4e4>)
 8002886:	fba3 2301 	umull	r2, r3, r3, r1
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	2264      	movs	r2, #100	; 0x64
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	1acb      	subs	r3, r1, r3
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	3332      	adds	r3, #50	; 0x32
 8002898:	4a33      	ldr	r2, [pc, #204]	; (8002968 <UART_SetConfig+0x4e4>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028a4:	441c      	add	r4, r3
 80028a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028aa:	2200      	movs	r2, #0
 80028ac:	673b      	str	r3, [r7, #112]	; 0x70
 80028ae:	677a      	str	r2, [r7, #116]	; 0x74
 80028b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80028b4:	4642      	mov	r2, r8
 80028b6:	464b      	mov	r3, r9
 80028b8:	1891      	adds	r1, r2, r2
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	415b      	adcs	r3, r3
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028c4:	4641      	mov	r1, r8
 80028c6:	1851      	adds	r1, r2, r1
 80028c8:	6039      	str	r1, [r7, #0]
 80028ca:	4649      	mov	r1, r9
 80028cc:	414b      	adcs	r3, r1
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	f04f 0200 	mov.w	r2, #0
 80028d4:	f04f 0300 	mov.w	r3, #0
 80028d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028dc:	4659      	mov	r1, fp
 80028de:	00cb      	lsls	r3, r1, #3
 80028e0:	4651      	mov	r1, sl
 80028e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028e6:	4651      	mov	r1, sl
 80028e8:	00ca      	lsls	r2, r1, #3
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	4603      	mov	r3, r0
 80028f0:	4642      	mov	r2, r8
 80028f2:	189b      	adds	r3, r3, r2
 80028f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80028f6:	464b      	mov	r3, r9
 80028f8:	460a      	mov	r2, r1
 80028fa:	eb42 0303 	adc.w	r3, r2, r3
 80028fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	663b      	str	r3, [r7, #96]	; 0x60
 800290a:	667a      	str	r2, [r7, #100]	; 0x64
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002918:	4649      	mov	r1, r9
 800291a:	008b      	lsls	r3, r1, #2
 800291c:	4641      	mov	r1, r8
 800291e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002922:	4641      	mov	r1, r8
 8002924:	008a      	lsls	r2, r1, #2
 8002926:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800292a:	f7fd fca9 	bl	8000280 <__aeabi_uldivmod>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4b0d      	ldr	r3, [pc, #52]	; (8002968 <UART_SetConfig+0x4e4>)
 8002934:	fba3 1302 	umull	r1, r3, r3, r2
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	2164      	movs	r1, #100	; 0x64
 800293c:	fb01 f303 	mul.w	r3, r1, r3
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	3332      	adds	r3, #50	; 0x32
 8002946:	4a08      	ldr	r2, [pc, #32]	; (8002968 <UART_SetConfig+0x4e4>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	f003 020f 	and.w	r2, r3, #15
 8002952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4422      	add	r2, r4
 800295a:	609a      	str	r2, [r3, #8]
}
 800295c:	bf00      	nop
 800295e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002962:	46bd      	mov	sp, r7
 8002964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002968:	51eb851f 	.word	0x51eb851f

0800296c <std>:
 800296c:	2300      	movs	r3, #0
 800296e:	b510      	push	{r4, lr}
 8002970:	4604      	mov	r4, r0
 8002972:	e9c0 3300 	strd	r3, r3, [r0]
 8002976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800297a:	6083      	str	r3, [r0, #8]
 800297c:	8181      	strh	r1, [r0, #12]
 800297e:	6643      	str	r3, [r0, #100]	; 0x64
 8002980:	81c2      	strh	r2, [r0, #14]
 8002982:	6183      	str	r3, [r0, #24]
 8002984:	4619      	mov	r1, r3
 8002986:	2208      	movs	r2, #8
 8002988:	305c      	adds	r0, #92	; 0x5c
 800298a:	f000 f906 	bl	8002b9a <memset>
 800298e:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <std+0x58>)
 8002990:	6263      	str	r3, [r4, #36]	; 0x24
 8002992:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <std+0x5c>)
 8002994:	62a3      	str	r3, [r4, #40]	; 0x28
 8002996:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <std+0x60>)
 8002998:	62e3      	str	r3, [r4, #44]	; 0x2c
 800299a:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <std+0x64>)
 800299c:	6323      	str	r3, [r4, #48]	; 0x30
 800299e:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <std+0x68>)
 80029a0:	6224      	str	r4, [r4, #32]
 80029a2:	429c      	cmp	r4, r3
 80029a4:	d006      	beq.n	80029b4 <std+0x48>
 80029a6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80029aa:	4294      	cmp	r4, r2
 80029ac:	d002      	beq.n	80029b4 <std+0x48>
 80029ae:	33d0      	adds	r3, #208	; 0xd0
 80029b0:	429c      	cmp	r4, r3
 80029b2:	d105      	bne.n	80029c0 <std+0x54>
 80029b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80029b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029bc:	f000 b966 	b.w	8002c8c <__retarget_lock_init_recursive>
 80029c0:	bd10      	pop	{r4, pc}
 80029c2:	bf00      	nop
 80029c4:	08002b15 	.word	0x08002b15
 80029c8:	08002b37 	.word	0x08002b37
 80029cc:	08002b6f 	.word	0x08002b6f
 80029d0:	08002b93 	.word	0x08002b93
 80029d4:	20000124 	.word	0x20000124

080029d8 <stdio_exit_handler>:
 80029d8:	4a02      	ldr	r2, [pc, #8]	; (80029e4 <stdio_exit_handler+0xc>)
 80029da:	4903      	ldr	r1, [pc, #12]	; (80029e8 <stdio_exit_handler+0x10>)
 80029dc:	4803      	ldr	r0, [pc, #12]	; (80029ec <stdio_exit_handler+0x14>)
 80029de:	f000 b869 	b.w	8002ab4 <_fwalk_sglue>
 80029e2:	bf00      	nop
 80029e4:	2000000c 	.word	0x2000000c
 80029e8:	08003539 	.word	0x08003539
 80029ec:	20000018 	.word	0x20000018

080029f0 <cleanup_stdio>:
 80029f0:	6841      	ldr	r1, [r0, #4]
 80029f2:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <cleanup_stdio+0x34>)
 80029f4:	4299      	cmp	r1, r3
 80029f6:	b510      	push	{r4, lr}
 80029f8:	4604      	mov	r4, r0
 80029fa:	d001      	beq.n	8002a00 <cleanup_stdio+0x10>
 80029fc:	f000 fd9c 	bl	8003538 <_fflush_r>
 8002a00:	68a1      	ldr	r1, [r4, #8]
 8002a02:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <cleanup_stdio+0x38>)
 8002a04:	4299      	cmp	r1, r3
 8002a06:	d002      	beq.n	8002a0e <cleanup_stdio+0x1e>
 8002a08:	4620      	mov	r0, r4
 8002a0a:	f000 fd95 	bl	8003538 <_fflush_r>
 8002a0e:	68e1      	ldr	r1, [r4, #12]
 8002a10:	4b06      	ldr	r3, [pc, #24]	; (8002a2c <cleanup_stdio+0x3c>)
 8002a12:	4299      	cmp	r1, r3
 8002a14:	d004      	beq.n	8002a20 <cleanup_stdio+0x30>
 8002a16:	4620      	mov	r0, r4
 8002a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a1c:	f000 bd8c 	b.w	8003538 <_fflush_r>
 8002a20:	bd10      	pop	{r4, pc}
 8002a22:	bf00      	nop
 8002a24:	20000124 	.word	0x20000124
 8002a28:	2000018c 	.word	0x2000018c
 8002a2c:	200001f4 	.word	0x200001f4

08002a30 <global_stdio_init.part.0>:
 8002a30:	b510      	push	{r4, lr}
 8002a32:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <global_stdio_init.part.0+0x30>)
 8002a34:	4c0b      	ldr	r4, [pc, #44]	; (8002a64 <global_stdio_init.part.0+0x34>)
 8002a36:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <global_stdio_init.part.0+0x38>)
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2104      	movs	r1, #4
 8002a40:	f7ff ff94 	bl	800296c <std>
 8002a44:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002a48:	2201      	movs	r2, #1
 8002a4a:	2109      	movs	r1, #9
 8002a4c:	f7ff ff8e 	bl	800296c <std>
 8002a50:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002a54:	2202      	movs	r2, #2
 8002a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a5a:	2112      	movs	r1, #18
 8002a5c:	f7ff bf86 	b.w	800296c <std>
 8002a60:	2000025c 	.word	0x2000025c
 8002a64:	20000124 	.word	0x20000124
 8002a68:	080029d9 	.word	0x080029d9

08002a6c <__sfp_lock_acquire>:
 8002a6c:	4801      	ldr	r0, [pc, #4]	; (8002a74 <__sfp_lock_acquire+0x8>)
 8002a6e:	f000 b90e 	b.w	8002c8e <__retarget_lock_acquire_recursive>
 8002a72:	bf00      	nop
 8002a74:	20000265 	.word	0x20000265

08002a78 <__sfp_lock_release>:
 8002a78:	4801      	ldr	r0, [pc, #4]	; (8002a80 <__sfp_lock_release+0x8>)
 8002a7a:	f000 b909 	b.w	8002c90 <__retarget_lock_release_recursive>
 8002a7e:	bf00      	nop
 8002a80:	20000265 	.word	0x20000265

08002a84 <__sinit>:
 8002a84:	b510      	push	{r4, lr}
 8002a86:	4604      	mov	r4, r0
 8002a88:	f7ff fff0 	bl	8002a6c <__sfp_lock_acquire>
 8002a8c:	6a23      	ldr	r3, [r4, #32]
 8002a8e:	b11b      	cbz	r3, 8002a98 <__sinit+0x14>
 8002a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a94:	f7ff bff0 	b.w	8002a78 <__sfp_lock_release>
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <__sinit+0x28>)
 8002a9a:	6223      	str	r3, [r4, #32]
 8002a9c:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <__sinit+0x2c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1f5      	bne.n	8002a90 <__sinit+0xc>
 8002aa4:	f7ff ffc4 	bl	8002a30 <global_stdio_init.part.0>
 8002aa8:	e7f2      	b.n	8002a90 <__sinit+0xc>
 8002aaa:	bf00      	nop
 8002aac:	080029f1 	.word	0x080029f1
 8002ab0:	2000025c 	.word	0x2000025c

08002ab4 <_fwalk_sglue>:
 8002ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ab8:	4607      	mov	r7, r0
 8002aba:	4688      	mov	r8, r1
 8002abc:	4614      	mov	r4, r2
 8002abe:	2600      	movs	r6, #0
 8002ac0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ac4:	f1b9 0901 	subs.w	r9, r9, #1
 8002ac8:	d505      	bpl.n	8002ad6 <_fwalk_sglue+0x22>
 8002aca:	6824      	ldr	r4, [r4, #0]
 8002acc:	2c00      	cmp	r4, #0
 8002ace:	d1f7      	bne.n	8002ac0 <_fwalk_sglue+0xc>
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ad6:	89ab      	ldrh	r3, [r5, #12]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d907      	bls.n	8002aec <_fwalk_sglue+0x38>
 8002adc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	d003      	beq.n	8002aec <_fwalk_sglue+0x38>
 8002ae4:	4629      	mov	r1, r5
 8002ae6:	4638      	mov	r0, r7
 8002ae8:	47c0      	blx	r8
 8002aea:	4306      	orrs	r6, r0
 8002aec:	3568      	adds	r5, #104	; 0x68
 8002aee:	e7e9      	b.n	8002ac4 <_fwalk_sglue+0x10>

08002af0 <iprintf>:
 8002af0:	b40f      	push	{r0, r1, r2, r3}
 8002af2:	b507      	push	{r0, r1, r2, lr}
 8002af4:	4906      	ldr	r1, [pc, #24]	; (8002b10 <iprintf+0x20>)
 8002af6:	ab04      	add	r3, sp, #16
 8002af8:	6808      	ldr	r0, [r1, #0]
 8002afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8002afe:	6881      	ldr	r1, [r0, #8]
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	f000 f9e9 	bl	8002ed8 <_vfiprintf_r>
 8002b06:	b003      	add	sp, #12
 8002b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b0c:	b004      	add	sp, #16
 8002b0e:	4770      	bx	lr
 8002b10:	20000064 	.word	0x20000064

08002b14 <__sread>:
 8002b14:	b510      	push	{r4, lr}
 8002b16:	460c      	mov	r4, r1
 8002b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b1c:	f000 f868 	bl	8002bf0 <_read_r>
 8002b20:	2800      	cmp	r0, #0
 8002b22:	bfab      	itete	ge
 8002b24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b26:	89a3      	ldrhlt	r3, [r4, #12]
 8002b28:	181b      	addge	r3, r3, r0
 8002b2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b2e:	bfac      	ite	ge
 8002b30:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b32:	81a3      	strhlt	r3, [r4, #12]
 8002b34:	bd10      	pop	{r4, pc}

08002b36 <__swrite>:
 8002b36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b3a:	461f      	mov	r7, r3
 8002b3c:	898b      	ldrh	r3, [r1, #12]
 8002b3e:	05db      	lsls	r3, r3, #23
 8002b40:	4605      	mov	r5, r0
 8002b42:	460c      	mov	r4, r1
 8002b44:	4616      	mov	r6, r2
 8002b46:	d505      	bpl.n	8002b54 <__swrite+0x1e>
 8002b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f000 f83c 	bl	8002bcc <_lseek_r>
 8002b54:	89a3      	ldrh	r3, [r4, #12]
 8002b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b5e:	81a3      	strh	r3, [r4, #12]
 8002b60:	4632      	mov	r2, r6
 8002b62:	463b      	mov	r3, r7
 8002b64:	4628      	mov	r0, r5
 8002b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b6a:	f000 b853 	b.w	8002c14 <_write_r>

08002b6e <__sseek>:
 8002b6e:	b510      	push	{r4, lr}
 8002b70:	460c      	mov	r4, r1
 8002b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b76:	f000 f829 	bl	8002bcc <_lseek_r>
 8002b7a:	1c43      	adds	r3, r0, #1
 8002b7c:	89a3      	ldrh	r3, [r4, #12]
 8002b7e:	bf15      	itete	ne
 8002b80:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b8a:	81a3      	strheq	r3, [r4, #12]
 8002b8c:	bf18      	it	ne
 8002b8e:	81a3      	strhne	r3, [r4, #12]
 8002b90:	bd10      	pop	{r4, pc}

08002b92 <__sclose>:
 8002b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b96:	f000 b809 	b.w	8002bac <_close_r>

08002b9a <memset>:
 8002b9a:	4402      	add	r2, r0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d100      	bne.n	8002ba4 <memset+0xa>
 8002ba2:	4770      	bx	lr
 8002ba4:	f803 1b01 	strb.w	r1, [r3], #1
 8002ba8:	e7f9      	b.n	8002b9e <memset+0x4>
	...

08002bac <_close_r>:
 8002bac:	b538      	push	{r3, r4, r5, lr}
 8002bae:	4d06      	ldr	r5, [pc, #24]	; (8002bc8 <_close_r+0x1c>)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	4604      	mov	r4, r0
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	602b      	str	r3, [r5, #0]
 8002bb8:	f7fd fef7 	bl	80009aa <_close>
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	d102      	bne.n	8002bc6 <_close_r+0x1a>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	b103      	cbz	r3, 8002bc6 <_close_r+0x1a>
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	bd38      	pop	{r3, r4, r5, pc}
 8002bc8:	20000260 	.word	0x20000260

08002bcc <_lseek_r>:
 8002bcc:	b538      	push	{r3, r4, r5, lr}
 8002bce:	4d07      	ldr	r5, [pc, #28]	; (8002bec <_lseek_r+0x20>)
 8002bd0:	4604      	mov	r4, r0
 8002bd2:	4608      	mov	r0, r1
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	602a      	str	r2, [r5, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	f7fd ff0c 	bl	80009f8 <_lseek>
 8002be0:	1c43      	adds	r3, r0, #1
 8002be2:	d102      	bne.n	8002bea <_lseek_r+0x1e>
 8002be4:	682b      	ldr	r3, [r5, #0]
 8002be6:	b103      	cbz	r3, 8002bea <_lseek_r+0x1e>
 8002be8:	6023      	str	r3, [r4, #0]
 8002bea:	bd38      	pop	{r3, r4, r5, pc}
 8002bec:	20000260 	.word	0x20000260

08002bf0 <_read_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4d07      	ldr	r5, [pc, #28]	; (8002c10 <_read_r+0x20>)
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	4608      	mov	r0, r1
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	602a      	str	r2, [r5, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f7fd fe9a 	bl	8000938 <_read>
 8002c04:	1c43      	adds	r3, r0, #1
 8002c06:	d102      	bne.n	8002c0e <_read_r+0x1e>
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	b103      	cbz	r3, 8002c0e <_read_r+0x1e>
 8002c0c:	6023      	str	r3, [r4, #0]
 8002c0e:	bd38      	pop	{r3, r4, r5, pc}
 8002c10:	20000260 	.word	0x20000260

08002c14 <_write_r>:
 8002c14:	b538      	push	{r3, r4, r5, lr}
 8002c16:	4d07      	ldr	r5, [pc, #28]	; (8002c34 <_write_r+0x20>)
 8002c18:	4604      	mov	r4, r0
 8002c1a:	4608      	mov	r0, r1
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	2200      	movs	r2, #0
 8002c20:	602a      	str	r2, [r5, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f7fd fea5 	bl	8000972 <_write>
 8002c28:	1c43      	adds	r3, r0, #1
 8002c2a:	d102      	bne.n	8002c32 <_write_r+0x1e>
 8002c2c:	682b      	ldr	r3, [r5, #0]
 8002c2e:	b103      	cbz	r3, 8002c32 <_write_r+0x1e>
 8002c30:	6023      	str	r3, [r4, #0]
 8002c32:	bd38      	pop	{r3, r4, r5, pc}
 8002c34:	20000260 	.word	0x20000260

08002c38 <__errno>:
 8002c38:	4b01      	ldr	r3, [pc, #4]	; (8002c40 <__errno+0x8>)
 8002c3a:	6818      	ldr	r0, [r3, #0]
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000064 	.word	0x20000064

08002c44 <__libc_init_array>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	4d0d      	ldr	r5, [pc, #52]	; (8002c7c <__libc_init_array+0x38>)
 8002c48:	4c0d      	ldr	r4, [pc, #52]	; (8002c80 <__libc_init_array+0x3c>)
 8002c4a:	1b64      	subs	r4, r4, r5
 8002c4c:	10a4      	asrs	r4, r4, #2
 8002c4e:	2600      	movs	r6, #0
 8002c50:	42a6      	cmp	r6, r4
 8002c52:	d109      	bne.n	8002c68 <__libc_init_array+0x24>
 8002c54:	4d0b      	ldr	r5, [pc, #44]	; (8002c84 <__libc_init_array+0x40>)
 8002c56:	4c0c      	ldr	r4, [pc, #48]	; (8002c88 <__libc_init_array+0x44>)
 8002c58:	f000 fdc0 	bl	80037dc <_init>
 8002c5c:	1b64      	subs	r4, r4, r5
 8002c5e:	10a4      	asrs	r4, r4, #2
 8002c60:	2600      	movs	r6, #0
 8002c62:	42a6      	cmp	r6, r4
 8002c64:	d105      	bne.n	8002c72 <__libc_init_array+0x2e>
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6c:	4798      	blx	r3
 8002c6e:	3601      	adds	r6, #1
 8002c70:	e7ee      	b.n	8002c50 <__libc_init_array+0xc>
 8002c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c76:	4798      	blx	r3
 8002c78:	3601      	adds	r6, #1
 8002c7a:	e7f2      	b.n	8002c62 <__libc_init_array+0x1e>
 8002c7c:	08003878 	.word	0x08003878
 8002c80:	08003878 	.word	0x08003878
 8002c84:	08003878 	.word	0x08003878
 8002c88:	0800387c 	.word	0x0800387c

08002c8c <__retarget_lock_init_recursive>:
 8002c8c:	4770      	bx	lr

08002c8e <__retarget_lock_acquire_recursive>:
 8002c8e:	4770      	bx	lr

08002c90 <__retarget_lock_release_recursive>:
 8002c90:	4770      	bx	lr
	...

08002c94 <_free_r>:
 8002c94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002c96:	2900      	cmp	r1, #0
 8002c98:	d044      	beq.n	8002d24 <_free_r+0x90>
 8002c9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c9e:	9001      	str	r0, [sp, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f1a1 0404 	sub.w	r4, r1, #4
 8002ca6:	bfb8      	it	lt
 8002ca8:	18e4      	addlt	r4, r4, r3
 8002caa:	f000 f8df 	bl	8002e6c <__malloc_lock>
 8002cae:	4a1e      	ldr	r2, [pc, #120]	; (8002d28 <_free_r+0x94>)
 8002cb0:	9801      	ldr	r0, [sp, #4]
 8002cb2:	6813      	ldr	r3, [r2, #0]
 8002cb4:	b933      	cbnz	r3, 8002cc4 <_free_r+0x30>
 8002cb6:	6063      	str	r3, [r4, #4]
 8002cb8:	6014      	str	r4, [r2, #0]
 8002cba:	b003      	add	sp, #12
 8002cbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002cc0:	f000 b8da 	b.w	8002e78 <__malloc_unlock>
 8002cc4:	42a3      	cmp	r3, r4
 8002cc6:	d908      	bls.n	8002cda <_free_r+0x46>
 8002cc8:	6825      	ldr	r5, [r4, #0]
 8002cca:	1961      	adds	r1, r4, r5
 8002ccc:	428b      	cmp	r3, r1
 8002cce:	bf01      	itttt	eq
 8002cd0:	6819      	ldreq	r1, [r3, #0]
 8002cd2:	685b      	ldreq	r3, [r3, #4]
 8002cd4:	1949      	addeq	r1, r1, r5
 8002cd6:	6021      	streq	r1, [r4, #0]
 8002cd8:	e7ed      	b.n	8002cb6 <_free_r+0x22>
 8002cda:	461a      	mov	r2, r3
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	b10b      	cbz	r3, 8002ce4 <_free_r+0x50>
 8002ce0:	42a3      	cmp	r3, r4
 8002ce2:	d9fa      	bls.n	8002cda <_free_r+0x46>
 8002ce4:	6811      	ldr	r1, [r2, #0]
 8002ce6:	1855      	adds	r5, r2, r1
 8002ce8:	42a5      	cmp	r5, r4
 8002cea:	d10b      	bne.n	8002d04 <_free_r+0x70>
 8002cec:	6824      	ldr	r4, [r4, #0]
 8002cee:	4421      	add	r1, r4
 8002cf0:	1854      	adds	r4, r2, r1
 8002cf2:	42a3      	cmp	r3, r4
 8002cf4:	6011      	str	r1, [r2, #0]
 8002cf6:	d1e0      	bne.n	8002cba <_free_r+0x26>
 8002cf8:	681c      	ldr	r4, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	6053      	str	r3, [r2, #4]
 8002cfe:	440c      	add	r4, r1
 8002d00:	6014      	str	r4, [r2, #0]
 8002d02:	e7da      	b.n	8002cba <_free_r+0x26>
 8002d04:	d902      	bls.n	8002d0c <_free_r+0x78>
 8002d06:	230c      	movs	r3, #12
 8002d08:	6003      	str	r3, [r0, #0]
 8002d0a:	e7d6      	b.n	8002cba <_free_r+0x26>
 8002d0c:	6825      	ldr	r5, [r4, #0]
 8002d0e:	1961      	adds	r1, r4, r5
 8002d10:	428b      	cmp	r3, r1
 8002d12:	bf04      	itt	eq
 8002d14:	6819      	ldreq	r1, [r3, #0]
 8002d16:	685b      	ldreq	r3, [r3, #4]
 8002d18:	6063      	str	r3, [r4, #4]
 8002d1a:	bf04      	itt	eq
 8002d1c:	1949      	addeq	r1, r1, r5
 8002d1e:	6021      	streq	r1, [r4, #0]
 8002d20:	6054      	str	r4, [r2, #4]
 8002d22:	e7ca      	b.n	8002cba <_free_r+0x26>
 8002d24:	b003      	add	sp, #12
 8002d26:	bd30      	pop	{r4, r5, pc}
 8002d28:	20000268 	.word	0x20000268

08002d2c <sbrk_aligned>:
 8002d2c:	b570      	push	{r4, r5, r6, lr}
 8002d2e:	4e0e      	ldr	r6, [pc, #56]	; (8002d68 <sbrk_aligned+0x3c>)
 8002d30:	460c      	mov	r4, r1
 8002d32:	6831      	ldr	r1, [r6, #0]
 8002d34:	4605      	mov	r5, r0
 8002d36:	b911      	cbnz	r1, 8002d3e <sbrk_aligned+0x12>
 8002d38:	f000 fcbc 	bl	80036b4 <_sbrk_r>
 8002d3c:	6030      	str	r0, [r6, #0]
 8002d3e:	4621      	mov	r1, r4
 8002d40:	4628      	mov	r0, r5
 8002d42:	f000 fcb7 	bl	80036b4 <_sbrk_r>
 8002d46:	1c43      	adds	r3, r0, #1
 8002d48:	d00a      	beq.n	8002d60 <sbrk_aligned+0x34>
 8002d4a:	1cc4      	adds	r4, r0, #3
 8002d4c:	f024 0403 	bic.w	r4, r4, #3
 8002d50:	42a0      	cmp	r0, r4
 8002d52:	d007      	beq.n	8002d64 <sbrk_aligned+0x38>
 8002d54:	1a21      	subs	r1, r4, r0
 8002d56:	4628      	mov	r0, r5
 8002d58:	f000 fcac 	bl	80036b4 <_sbrk_r>
 8002d5c:	3001      	adds	r0, #1
 8002d5e:	d101      	bne.n	8002d64 <sbrk_aligned+0x38>
 8002d60:	f04f 34ff 	mov.w	r4, #4294967295
 8002d64:	4620      	mov	r0, r4
 8002d66:	bd70      	pop	{r4, r5, r6, pc}
 8002d68:	2000026c 	.word	0x2000026c

08002d6c <_malloc_r>:
 8002d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d70:	1ccd      	adds	r5, r1, #3
 8002d72:	f025 0503 	bic.w	r5, r5, #3
 8002d76:	3508      	adds	r5, #8
 8002d78:	2d0c      	cmp	r5, #12
 8002d7a:	bf38      	it	cc
 8002d7c:	250c      	movcc	r5, #12
 8002d7e:	2d00      	cmp	r5, #0
 8002d80:	4607      	mov	r7, r0
 8002d82:	db01      	blt.n	8002d88 <_malloc_r+0x1c>
 8002d84:	42a9      	cmp	r1, r5
 8002d86:	d905      	bls.n	8002d94 <_malloc_r+0x28>
 8002d88:	230c      	movs	r3, #12
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	2600      	movs	r6, #0
 8002d8e:	4630      	mov	r0, r6
 8002d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002e68 <_malloc_r+0xfc>
 8002d98:	f000 f868 	bl	8002e6c <__malloc_lock>
 8002d9c:	f8d8 3000 	ldr.w	r3, [r8]
 8002da0:	461c      	mov	r4, r3
 8002da2:	bb5c      	cbnz	r4, 8002dfc <_malloc_r+0x90>
 8002da4:	4629      	mov	r1, r5
 8002da6:	4638      	mov	r0, r7
 8002da8:	f7ff ffc0 	bl	8002d2c <sbrk_aligned>
 8002dac:	1c43      	adds	r3, r0, #1
 8002dae:	4604      	mov	r4, r0
 8002db0:	d155      	bne.n	8002e5e <_malloc_r+0xf2>
 8002db2:	f8d8 4000 	ldr.w	r4, [r8]
 8002db6:	4626      	mov	r6, r4
 8002db8:	2e00      	cmp	r6, #0
 8002dba:	d145      	bne.n	8002e48 <_malloc_r+0xdc>
 8002dbc:	2c00      	cmp	r4, #0
 8002dbe:	d048      	beq.n	8002e52 <_malloc_r+0xe6>
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	4631      	mov	r1, r6
 8002dc4:	4638      	mov	r0, r7
 8002dc6:	eb04 0903 	add.w	r9, r4, r3
 8002dca:	f000 fc73 	bl	80036b4 <_sbrk_r>
 8002dce:	4581      	cmp	r9, r0
 8002dd0:	d13f      	bne.n	8002e52 <_malloc_r+0xe6>
 8002dd2:	6821      	ldr	r1, [r4, #0]
 8002dd4:	1a6d      	subs	r5, r5, r1
 8002dd6:	4629      	mov	r1, r5
 8002dd8:	4638      	mov	r0, r7
 8002dda:	f7ff ffa7 	bl	8002d2c <sbrk_aligned>
 8002dde:	3001      	adds	r0, #1
 8002de0:	d037      	beq.n	8002e52 <_malloc_r+0xe6>
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	442b      	add	r3, r5
 8002de6:	6023      	str	r3, [r4, #0]
 8002de8:	f8d8 3000 	ldr.w	r3, [r8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d038      	beq.n	8002e62 <_malloc_r+0xf6>
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	42a2      	cmp	r2, r4
 8002df4:	d12b      	bne.n	8002e4e <_malloc_r+0xe2>
 8002df6:	2200      	movs	r2, #0
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	e00f      	b.n	8002e1c <_malloc_r+0xb0>
 8002dfc:	6822      	ldr	r2, [r4, #0]
 8002dfe:	1b52      	subs	r2, r2, r5
 8002e00:	d41f      	bmi.n	8002e42 <_malloc_r+0xd6>
 8002e02:	2a0b      	cmp	r2, #11
 8002e04:	d917      	bls.n	8002e36 <_malloc_r+0xca>
 8002e06:	1961      	adds	r1, r4, r5
 8002e08:	42a3      	cmp	r3, r4
 8002e0a:	6025      	str	r5, [r4, #0]
 8002e0c:	bf18      	it	ne
 8002e0e:	6059      	strne	r1, [r3, #4]
 8002e10:	6863      	ldr	r3, [r4, #4]
 8002e12:	bf08      	it	eq
 8002e14:	f8c8 1000 	streq.w	r1, [r8]
 8002e18:	5162      	str	r2, [r4, r5]
 8002e1a:	604b      	str	r3, [r1, #4]
 8002e1c:	4638      	mov	r0, r7
 8002e1e:	f104 060b 	add.w	r6, r4, #11
 8002e22:	f000 f829 	bl	8002e78 <__malloc_unlock>
 8002e26:	f026 0607 	bic.w	r6, r6, #7
 8002e2a:	1d23      	adds	r3, r4, #4
 8002e2c:	1af2      	subs	r2, r6, r3
 8002e2e:	d0ae      	beq.n	8002d8e <_malloc_r+0x22>
 8002e30:	1b9b      	subs	r3, r3, r6
 8002e32:	50a3      	str	r3, [r4, r2]
 8002e34:	e7ab      	b.n	8002d8e <_malloc_r+0x22>
 8002e36:	42a3      	cmp	r3, r4
 8002e38:	6862      	ldr	r2, [r4, #4]
 8002e3a:	d1dd      	bne.n	8002df8 <_malloc_r+0x8c>
 8002e3c:	f8c8 2000 	str.w	r2, [r8]
 8002e40:	e7ec      	b.n	8002e1c <_malloc_r+0xb0>
 8002e42:	4623      	mov	r3, r4
 8002e44:	6864      	ldr	r4, [r4, #4]
 8002e46:	e7ac      	b.n	8002da2 <_malloc_r+0x36>
 8002e48:	4634      	mov	r4, r6
 8002e4a:	6876      	ldr	r6, [r6, #4]
 8002e4c:	e7b4      	b.n	8002db8 <_malloc_r+0x4c>
 8002e4e:	4613      	mov	r3, r2
 8002e50:	e7cc      	b.n	8002dec <_malloc_r+0x80>
 8002e52:	230c      	movs	r3, #12
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	4638      	mov	r0, r7
 8002e58:	f000 f80e 	bl	8002e78 <__malloc_unlock>
 8002e5c:	e797      	b.n	8002d8e <_malloc_r+0x22>
 8002e5e:	6025      	str	r5, [r4, #0]
 8002e60:	e7dc      	b.n	8002e1c <_malloc_r+0xb0>
 8002e62:	605b      	str	r3, [r3, #4]
 8002e64:	deff      	udf	#255	; 0xff
 8002e66:	bf00      	nop
 8002e68:	20000268 	.word	0x20000268

08002e6c <__malloc_lock>:
 8002e6c:	4801      	ldr	r0, [pc, #4]	; (8002e74 <__malloc_lock+0x8>)
 8002e6e:	f7ff bf0e 	b.w	8002c8e <__retarget_lock_acquire_recursive>
 8002e72:	bf00      	nop
 8002e74:	20000264 	.word	0x20000264

08002e78 <__malloc_unlock>:
 8002e78:	4801      	ldr	r0, [pc, #4]	; (8002e80 <__malloc_unlock+0x8>)
 8002e7a:	f7ff bf09 	b.w	8002c90 <__retarget_lock_release_recursive>
 8002e7e:	bf00      	nop
 8002e80:	20000264 	.word	0x20000264

08002e84 <__sfputc_r>:
 8002e84:	6893      	ldr	r3, [r2, #8]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	b410      	push	{r4}
 8002e8c:	6093      	str	r3, [r2, #8]
 8002e8e:	da08      	bge.n	8002ea2 <__sfputc_r+0x1e>
 8002e90:	6994      	ldr	r4, [r2, #24]
 8002e92:	42a3      	cmp	r3, r4
 8002e94:	db01      	blt.n	8002e9a <__sfputc_r+0x16>
 8002e96:	290a      	cmp	r1, #10
 8002e98:	d103      	bne.n	8002ea2 <__sfputc_r+0x1e>
 8002e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e9e:	f000 bb73 	b.w	8003588 <__swbuf_r>
 8002ea2:	6813      	ldr	r3, [r2, #0]
 8002ea4:	1c58      	adds	r0, r3, #1
 8002ea6:	6010      	str	r0, [r2, #0]
 8002ea8:	7019      	strb	r1, [r3, #0]
 8002eaa:	4608      	mov	r0, r1
 8002eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <__sfputs_r>:
 8002eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb4:	4606      	mov	r6, r0
 8002eb6:	460f      	mov	r7, r1
 8002eb8:	4614      	mov	r4, r2
 8002eba:	18d5      	adds	r5, r2, r3
 8002ebc:	42ac      	cmp	r4, r5
 8002ebe:	d101      	bne.n	8002ec4 <__sfputs_r+0x12>
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	e007      	b.n	8002ed4 <__sfputs_r+0x22>
 8002ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ec8:	463a      	mov	r2, r7
 8002eca:	4630      	mov	r0, r6
 8002ecc:	f7ff ffda 	bl	8002e84 <__sfputc_r>
 8002ed0:	1c43      	adds	r3, r0, #1
 8002ed2:	d1f3      	bne.n	8002ebc <__sfputs_r+0xa>
 8002ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ed8 <_vfiprintf_r>:
 8002ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002edc:	460d      	mov	r5, r1
 8002ede:	b09d      	sub	sp, #116	; 0x74
 8002ee0:	4614      	mov	r4, r2
 8002ee2:	4698      	mov	r8, r3
 8002ee4:	4606      	mov	r6, r0
 8002ee6:	b118      	cbz	r0, 8002ef0 <_vfiprintf_r+0x18>
 8002ee8:	6a03      	ldr	r3, [r0, #32]
 8002eea:	b90b      	cbnz	r3, 8002ef0 <_vfiprintf_r+0x18>
 8002eec:	f7ff fdca 	bl	8002a84 <__sinit>
 8002ef0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002ef2:	07d9      	lsls	r1, r3, #31
 8002ef4:	d405      	bmi.n	8002f02 <_vfiprintf_r+0x2a>
 8002ef6:	89ab      	ldrh	r3, [r5, #12]
 8002ef8:	059a      	lsls	r2, r3, #22
 8002efa:	d402      	bmi.n	8002f02 <_vfiprintf_r+0x2a>
 8002efc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002efe:	f7ff fec6 	bl	8002c8e <__retarget_lock_acquire_recursive>
 8002f02:	89ab      	ldrh	r3, [r5, #12]
 8002f04:	071b      	lsls	r3, r3, #28
 8002f06:	d501      	bpl.n	8002f0c <_vfiprintf_r+0x34>
 8002f08:	692b      	ldr	r3, [r5, #16]
 8002f0a:	b99b      	cbnz	r3, 8002f34 <_vfiprintf_r+0x5c>
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	4630      	mov	r0, r6
 8002f10:	f000 fb78 	bl	8003604 <__swsetup_r>
 8002f14:	b170      	cbz	r0, 8002f34 <_vfiprintf_r+0x5c>
 8002f16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f18:	07dc      	lsls	r4, r3, #31
 8002f1a:	d504      	bpl.n	8002f26 <_vfiprintf_r+0x4e>
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f20:	b01d      	add	sp, #116	; 0x74
 8002f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f26:	89ab      	ldrh	r3, [r5, #12]
 8002f28:	0598      	lsls	r0, r3, #22
 8002f2a:	d4f7      	bmi.n	8002f1c <_vfiprintf_r+0x44>
 8002f2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f2e:	f7ff feaf 	bl	8002c90 <__retarget_lock_release_recursive>
 8002f32:	e7f3      	b.n	8002f1c <_vfiprintf_r+0x44>
 8002f34:	2300      	movs	r3, #0
 8002f36:	9309      	str	r3, [sp, #36]	; 0x24
 8002f38:	2320      	movs	r3, #32
 8002f3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f42:	2330      	movs	r3, #48	; 0x30
 8002f44:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80030f8 <_vfiprintf_r+0x220>
 8002f48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f4c:	f04f 0901 	mov.w	r9, #1
 8002f50:	4623      	mov	r3, r4
 8002f52:	469a      	mov	sl, r3
 8002f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f58:	b10a      	cbz	r2, 8002f5e <_vfiprintf_r+0x86>
 8002f5a:	2a25      	cmp	r2, #37	; 0x25
 8002f5c:	d1f9      	bne.n	8002f52 <_vfiprintf_r+0x7a>
 8002f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8002f62:	d00b      	beq.n	8002f7c <_vfiprintf_r+0xa4>
 8002f64:	465b      	mov	r3, fp
 8002f66:	4622      	mov	r2, r4
 8002f68:	4629      	mov	r1, r5
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f7ff ffa1 	bl	8002eb2 <__sfputs_r>
 8002f70:	3001      	adds	r0, #1
 8002f72:	f000 80a9 	beq.w	80030c8 <_vfiprintf_r+0x1f0>
 8002f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f78:	445a      	add	r2, fp
 8002f7a:	9209      	str	r2, [sp, #36]	; 0x24
 8002f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 80a1 	beq.w	80030c8 <_vfiprintf_r+0x1f0>
 8002f86:	2300      	movs	r3, #0
 8002f88:	f04f 32ff 	mov.w	r2, #4294967295
 8002f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f90:	f10a 0a01 	add.w	sl, sl, #1
 8002f94:	9304      	str	r3, [sp, #16]
 8002f96:	9307      	str	r3, [sp, #28]
 8002f98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f9c:	931a      	str	r3, [sp, #104]	; 0x68
 8002f9e:	4654      	mov	r4, sl
 8002fa0:	2205      	movs	r2, #5
 8002fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fa6:	4854      	ldr	r0, [pc, #336]	; (80030f8 <_vfiprintf_r+0x220>)
 8002fa8:	f7fd f91a 	bl	80001e0 <memchr>
 8002fac:	9a04      	ldr	r2, [sp, #16]
 8002fae:	b9d8      	cbnz	r0, 8002fe8 <_vfiprintf_r+0x110>
 8002fb0:	06d1      	lsls	r1, r2, #27
 8002fb2:	bf44      	itt	mi
 8002fb4:	2320      	movmi	r3, #32
 8002fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fba:	0713      	lsls	r3, r2, #28
 8002fbc:	bf44      	itt	mi
 8002fbe:	232b      	movmi	r3, #43	; 0x2b
 8002fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8002fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8002fca:	d015      	beq.n	8002ff8 <_vfiprintf_r+0x120>
 8002fcc:	9a07      	ldr	r2, [sp, #28]
 8002fce:	4654      	mov	r4, sl
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f04f 0c0a 	mov.w	ip, #10
 8002fd6:	4621      	mov	r1, r4
 8002fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fdc:	3b30      	subs	r3, #48	; 0x30
 8002fde:	2b09      	cmp	r3, #9
 8002fe0:	d94d      	bls.n	800307e <_vfiprintf_r+0x1a6>
 8002fe2:	b1b0      	cbz	r0, 8003012 <_vfiprintf_r+0x13a>
 8002fe4:	9207      	str	r2, [sp, #28]
 8002fe6:	e014      	b.n	8003012 <_vfiprintf_r+0x13a>
 8002fe8:	eba0 0308 	sub.w	r3, r0, r8
 8002fec:	fa09 f303 	lsl.w	r3, r9, r3
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	9304      	str	r3, [sp, #16]
 8002ff4:	46a2      	mov	sl, r4
 8002ff6:	e7d2      	b.n	8002f9e <_vfiprintf_r+0xc6>
 8002ff8:	9b03      	ldr	r3, [sp, #12]
 8002ffa:	1d19      	adds	r1, r3, #4
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	9103      	str	r1, [sp, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	bfbb      	ittet	lt
 8003004:	425b      	neglt	r3, r3
 8003006:	f042 0202 	orrlt.w	r2, r2, #2
 800300a:	9307      	strge	r3, [sp, #28]
 800300c:	9307      	strlt	r3, [sp, #28]
 800300e:	bfb8      	it	lt
 8003010:	9204      	strlt	r2, [sp, #16]
 8003012:	7823      	ldrb	r3, [r4, #0]
 8003014:	2b2e      	cmp	r3, #46	; 0x2e
 8003016:	d10c      	bne.n	8003032 <_vfiprintf_r+0x15a>
 8003018:	7863      	ldrb	r3, [r4, #1]
 800301a:	2b2a      	cmp	r3, #42	; 0x2a
 800301c:	d134      	bne.n	8003088 <_vfiprintf_r+0x1b0>
 800301e:	9b03      	ldr	r3, [sp, #12]
 8003020:	1d1a      	adds	r2, r3, #4
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	9203      	str	r2, [sp, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	bfb8      	it	lt
 800302a:	f04f 33ff 	movlt.w	r3, #4294967295
 800302e:	3402      	adds	r4, #2
 8003030:	9305      	str	r3, [sp, #20]
 8003032:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003108 <_vfiprintf_r+0x230>
 8003036:	7821      	ldrb	r1, [r4, #0]
 8003038:	2203      	movs	r2, #3
 800303a:	4650      	mov	r0, sl
 800303c:	f7fd f8d0 	bl	80001e0 <memchr>
 8003040:	b138      	cbz	r0, 8003052 <_vfiprintf_r+0x17a>
 8003042:	9b04      	ldr	r3, [sp, #16]
 8003044:	eba0 000a 	sub.w	r0, r0, sl
 8003048:	2240      	movs	r2, #64	; 0x40
 800304a:	4082      	lsls	r2, r0
 800304c:	4313      	orrs	r3, r2
 800304e:	3401      	adds	r4, #1
 8003050:	9304      	str	r3, [sp, #16]
 8003052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003056:	4829      	ldr	r0, [pc, #164]	; (80030fc <_vfiprintf_r+0x224>)
 8003058:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800305c:	2206      	movs	r2, #6
 800305e:	f7fd f8bf 	bl	80001e0 <memchr>
 8003062:	2800      	cmp	r0, #0
 8003064:	d03f      	beq.n	80030e6 <_vfiprintf_r+0x20e>
 8003066:	4b26      	ldr	r3, [pc, #152]	; (8003100 <_vfiprintf_r+0x228>)
 8003068:	bb1b      	cbnz	r3, 80030b2 <_vfiprintf_r+0x1da>
 800306a:	9b03      	ldr	r3, [sp, #12]
 800306c:	3307      	adds	r3, #7
 800306e:	f023 0307 	bic.w	r3, r3, #7
 8003072:	3308      	adds	r3, #8
 8003074:	9303      	str	r3, [sp, #12]
 8003076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003078:	443b      	add	r3, r7
 800307a:	9309      	str	r3, [sp, #36]	; 0x24
 800307c:	e768      	b.n	8002f50 <_vfiprintf_r+0x78>
 800307e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003082:	460c      	mov	r4, r1
 8003084:	2001      	movs	r0, #1
 8003086:	e7a6      	b.n	8002fd6 <_vfiprintf_r+0xfe>
 8003088:	2300      	movs	r3, #0
 800308a:	3401      	adds	r4, #1
 800308c:	9305      	str	r3, [sp, #20]
 800308e:	4619      	mov	r1, r3
 8003090:	f04f 0c0a 	mov.w	ip, #10
 8003094:	4620      	mov	r0, r4
 8003096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800309a:	3a30      	subs	r2, #48	; 0x30
 800309c:	2a09      	cmp	r2, #9
 800309e:	d903      	bls.n	80030a8 <_vfiprintf_r+0x1d0>
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0c6      	beq.n	8003032 <_vfiprintf_r+0x15a>
 80030a4:	9105      	str	r1, [sp, #20]
 80030a6:	e7c4      	b.n	8003032 <_vfiprintf_r+0x15a>
 80030a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80030ac:	4604      	mov	r4, r0
 80030ae:	2301      	movs	r3, #1
 80030b0:	e7f0      	b.n	8003094 <_vfiprintf_r+0x1bc>
 80030b2:	ab03      	add	r3, sp, #12
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	462a      	mov	r2, r5
 80030b8:	4b12      	ldr	r3, [pc, #72]	; (8003104 <_vfiprintf_r+0x22c>)
 80030ba:	a904      	add	r1, sp, #16
 80030bc:	4630      	mov	r0, r6
 80030be:	f3af 8000 	nop.w
 80030c2:	4607      	mov	r7, r0
 80030c4:	1c78      	adds	r0, r7, #1
 80030c6:	d1d6      	bne.n	8003076 <_vfiprintf_r+0x19e>
 80030c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030ca:	07d9      	lsls	r1, r3, #31
 80030cc:	d405      	bmi.n	80030da <_vfiprintf_r+0x202>
 80030ce:	89ab      	ldrh	r3, [r5, #12]
 80030d0:	059a      	lsls	r2, r3, #22
 80030d2:	d402      	bmi.n	80030da <_vfiprintf_r+0x202>
 80030d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030d6:	f7ff fddb 	bl	8002c90 <__retarget_lock_release_recursive>
 80030da:	89ab      	ldrh	r3, [r5, #12]
 80030dc:	065b      	lsls	r3, r3, #25
 80030de:	f53f af1d 	bmi.w	8002f1c <_vfiprintf_r+0x44>
 80030e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030e4:	e71c      	b.n	8002f20 <_vfiprintf_r+0x48>
 80030e6:	ab03      	add	r3, sp, #12
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	462a      	mov	r2, r5
 80030ec:	4b05      	ldr	r3, [pc, #20]	; (8003104 <_vfiprintf_r+0x22c>)
 80030ee:	a904      	add	r1, sp, #16
 80030f0:	4630      	mov	r0, r6
 80030f2:	f000 f879 	bl	80031e8 <_printf_i>
 80030f6:	e7e4      	b.n	80030c2 <_vfiprintf_r+0x1ea>
 80030f8:	0800383c 	.word	0x0800383c
 80030fc:	08003846 	.word	0x08003846
 8003100:	00000000 	.word	0x00000000
 8003104:	08002eb3 	.word	0x08002eb3
 8003108:	08003842 	.word	0x08003842

0800310c <_printf_common>:
 800310c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003110:	4616      	mov	r6, r2
 8003112:	4699      	mov	r9, r3
 8003114:	688a      	ldr	r2, [r1, #8]
 8003116:	690b      	ldr	r3, [r1, #16]
 8003118:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800311c:	4293      	cmp	r3, r2
 800311e:	bfb8      	it	lt
 8003120:	4613      	movlt	r3, r2
 8003122:	6033      	str	r3, [r6, #0]
 8003124:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003128:	4607      	mov	r7, r0
 800312a:	460c      	mov	r4, r1
 800312c:	b10a      	cbz	r2, 8003132 <_printf_common+0x26>
 800312e:	3301      	adds	r3, #1
 8003130:	6033      	str	r3, [r6, #0]
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	0699      	lsls	r1, r3, #26
 8003136:	bf42      	ittt	mi
 8003138:	6833      	ldrmi	r3, [r6, #0]
 800313a:	3302      	addmi	r3, #2
 800313c:	6033      	strmi	r3, [r6, #0]
 800313e:	6825      	ldr	r5, [r4, #0]
 8003140:	f015 0506 	ands.w	r5, r5, #6
 8003144:	d106      	bne.n	8003154 <_printf_common+0x48>
 8003146:	f104 0a19 	add.w	sl, r4, #25
 800314a:	68e3      	ldr	r3, [r4, #12]
 800314c:	6832      	ldr	r2, [r6, #0]
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	42ab      	cmp	r3, r5
 8003152:	dc26      	bgt.n	80031a2 <_printf_common+0x96>
 8003154:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003158:	1e13      	subs	r3, r2, #0
 800315a:	6822      	ldr	r2, [r4, #0]
 800315c:	bf18      	it	ne
 800315e:	2301      	movne	r3, #1
 8003160:	0692      	lsls	r2, r2, #26
 8003162:	d42b      	bmi.n	80031bc <_printf_common+0xb0>
 8003164:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003168:	4649      	mov	r1, r9
 800316a:	4638      	mov	r0, r7
 800316c:	47c0      	blx	r8
 800316e:	3001      	adds	r0, #1
 8003170:	d01e      	beq.n	80031b0 <_printf_common+0xa4>
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	6922      	ldr	r2, [r4, #16]
 8003176:	f003 0306 	and.w	r3, r3, #6
 800317a:	2b04      	cmp	r3, #4
 800317c:	bf02      	ittt	eq
 800317e:	68e5      	ldreq	r5, [r4, #12]
 8003180:	6833      	ldreq	r3, [r6, #0]
 8003182:	1aed      	subeq	r5, r5, r3
 8003184:	68a3      	ldr	r3, [r4, #8]
 8003186:	bf0c      	ite	eq
 8003188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800318c:	2500      	movne	r5, #0
 800318e:	4293      	cmp	r3, r2
 8003190:	bfc4      	itt	gt
 8003192:	1a9b      	subgt	r3, r3, r2
 8003194:	18ed      	addgt	r5, r5, r3
 8003196:	2600      	movs	r6, #0
 8003198:	341a      	adds	r4, #26
 800319a:	42b5      	cmp	r5, r6
 800319c:	d11a      	bne.n	80031d4 <_printf_common+0xc8>
 800319e:	2000      	movs	r0, #0
 80031a0:	e008      	b.n	80031b4 <_printf_common+0xa8>
 80031a2:	2301      	movs	r3, #1
 80031a4:	4652      	mov	r2, sl
 80031a6:	4649      	mov	r1, r9
 80031a8:	4638      	mov	r0, r7
 80031aa:	47c0      	blx	r8
 80031ac:	3001      	adds	r0, #1
 80031ae:	d103      	bne.n	80031b8 <_printf_common+0xac>
 80031b0:	f04f 30ff 	mov.w	r0, #4294967295
 80031b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031b8:	3501      	adds	r5, #1
 80031ba:	e7c6      	b.n	800314a <_printf_common+0x3e>
 80031bc:	18e1      	adds	r1, r4, r3
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	2030      	movs	r0, #48	; 0x30
 80031c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031c6:	4422      	add	r2, r4
 80031c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031d0:	3302      	adds	r3, #2
 80031d2:	e7c7      	b.n	8003164 <_printf_common+0x58>
 80031d4:	2301      	movs	r3, #1
 80031d6:	4622      	mov	r2, r4
 80031d8:	4649      	mov	r1, r9
 80031da:	4638      	mov	r0, r7
 80031dc:	47c0      	blx	r8
 80031de:	3001      	adds	r0, #1
 80031e0:	d0e6      	beq.n	80031b0 <_printf_common+0xa4>
 80031e2:	3601      	adds	r6, #1
 80031e4:	e7d9      	b.n	800319a <_printf_common+0x8e>
	...

080031e8 <_printf_i>:
 80031e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031ec:	7e0f      	ldrb	r7, [r1, #24]
 80031ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80031f0:	2f78      	cmp	r7, #120	; 0x78
 80031f2:	4691      	mov	r9, r2
 80031f4:	4680      	mov	r8, r0
 80031f6:	460c      	mov	r4, r1
 80031f8:	469a      	mov	sl, r3
 80031fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80031fe:	d807      	bhi.n	8003210 <_printf_i+0x28>
 8003200:	2f62      	cmp	r7, #98	; 0x62
 8003202:	d80a      	bhi.n	800321a <_printf_i+0x32>
 8003204:	2f00      	cmp	r7, #0
 8003206:	f000 80d4 	beq.w	80033b2 <_printf_i+0x1ca>
 800320a:	2f58      	cmp	r7, #88	; 0x58
 800320c:	f000 80c0 	beq.w	8003390 <_printf_i+0x1a8>
 8003210:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003214:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003218:	e03a      	b.n	8003290 <_printf_i+0xa8>
 800321a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800321e:	2b15      	cmp	r3, #21
 8003220:	d8f6      	bhi.n	8003210 <_printf_i+0x28>
 8003222:	a101      	add	r1, pc, #4	; (adr r1, 8003228 <_printf_i+0x40>)
 8003224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003228:	08003281 	.word	0x08003281
 800322c:	08003295 	.word	0x08003295
 8003230:	08003211 	.word	0x08003211
 8003234:	08003211 	.word	0x08003211
 8003238:	08003211 	.word	0x08003211
 800323c:	08003211 	.word	0x08003211
 8003240:	08003295 	.word	0x08003295
 8003244:	08003211 	.word	0x08003211
 8003248:	08003211 	.word	0x08003211
 800324c:	08003211 	.word	0x08003211
 8003250:	08003211 	.word	0x08003211
 8003254:	08003399 	.word	0x08003399
 8003258:	080032c1 	.word	0x080032c1
 800325c:	08003353 	.word	0x08003353
 8003260:	08003211 	.word	0x08003211
 8003264:	08003211 	.word	0x08003211
 8003268:	080033bb 	.word	0x080033bb
 800326c:	08003211 	.word	0x08003211
 8003270:	080032c1 	.word	0x080032c1
 8003274:	08003211 	.word	0x08003211
 8003278:	08003211 	.word	0x08003211
 800327c:	0800335b 	.word	0x0800335b
 8003280:	682b      	ldr	r3, [r5, #0]
 8003282:	1d1a      	adds	r2, r3, #4
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	602a      	str	r2, [r5, #0]
 8003288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800328c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003290:	2301      	movs	r3, #1
 8003292:	e09f      	b.n	80033d4 <_printf_i+0x1ec>
 8003294:	6820      	ldr	r0, [r4, #0]
 8003296:	682b      	ldr	r3, [r5, #0]
 8003298:	0607      	lsls	r7, r0, #24
 800329a:	f103 0104 	add.w	r1, r3, #4
 800329e:	6029      	str	r1, [r5, #0]
 80032a0:	d501      	bpl.n	80032a6 <_printf_i+0xbe>
 80032a2:	681e      	ldr	r6, [r3, #0]
 80032a4:	e003      	b.n	80032ae <_printf_i+0xc6>
 80032a6:	0646      	lsls	r6, r0, #25
 80032a8:	d5fb      	bpl.n	80032a2 <_printf_i+0xba>
 80032aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80032ae:	2e00      	cmp	r6, #0
 80032b0:	da03      	bge.n	80032ba <_printf_i+0xd2>
 80032b2:	232d      	movs	r3, #45	; 0x2d
 80032b4:	4276      	negs	r6, r6
 80032b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032ba:	485a      	ldr	r0, [pc, #360]	; (8003424 <_printf_i+0x23c>)
 80032bc:	230a      	movs	r3, #10
 80032be:	e012      	b.n	80032e6 <_printf_i+0xfe>
 80032c0:	682b      	ldr	r3, [r5, #0]
 80032c2:	6820      	ldr	r0, [r4, #0]
 80032c4:	1d19      	adds	r1, r3, #4
 80032c6:	6029      	str	r1, [r5, #0]
 80032c8:	0605      	lsls	r5, r0, #24
 80032ca:	d501      	bpl.n	80032d0 <_printf_i+0xe8>
 80032cc:	681e      	ldr	r6, [r3, #0]
 80032ce:	e002      	b.n	80032d6 <_printf_i+0xee>
 80032d0:	0641      	lsls	r1, r0, #25
 80032d2:	d5fb      	bpl.n	80032cc <_printf_i+0xe4>
 80032d4:	881e      	ldrh	r6, [r3, #0]
 80032d6:	4853      	ldr	r0, [pc, #332]	; (8003424 <_printf_i+0x23c>)
 80032d8:	2f6f      	cmp	r7, #111	; 0x6f
 80032da:	bf0c      	ite	eq
 80032dc:	2308      	moveq	r3, #8
 80032de:	230a      	movne	r3, #10
 80032e0:	2100      	movs	r1, #0
 80032e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032e6:	6865      	ldr	r5, [r4, #4]
 80032e8:	60a5      	str	r5, [r4, #8]
 80032ea:	2d00      	cmp	r5, #0
 80032ec:	bfa2      	ittt	ge
 80032ee:	6821      	ldrge	r1, [r4, #0]
 80032f0:	f021 0104 	bicge.w	r1, r1, #4
 80032f4:	6021      	strge	r1, [r4, #0]
 80032f6:	b90e      	cbnz	r6, 80032fc <_printf_i+0x114>
 80032f8:	2d00      	cmp	r5, #0
 80032fa:	d04b      	beq.n	8003394 <_printf_i+0x1ac>
 80032fc:	4615      	mov	r5, r2
 80032fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8003302:	fb03 6711 	mls	r7, r3, r1, r6
 8003306:	5dc7      	ldrb	r7, [r0, r7]
 8003308:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800330c:	4637      	mov	r7, r6
 800330e:	42bb      	cmp	r3, r7
 8003310:	460e      	mov	r6, r1
 8003312:	d9f4      	bls.n	80032fe <_printf_i+0x116>
 8003314:	2b08      	cmp	r3, #8
 8003316:	d10b      	bne.n	8003330 <_printf_i+0x148>
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	07de      	lsls	r6, r3, #31
 800331c:	d508      	bpl.n	8003330 <_printf_i+0x148>
 800331e:	6923      	ldr	r3, [r4, #16]
 8003320:	6861      	ldr	r1, [r4, #4]
 8003322:	4299      	cmp	r1, r3
 8003324:	bfde      	ittt	le
 8003326:	2330      	movle	r3, #48	; 0x30
 8003328:	f805 3c01 	strble.w	r3, [r5, #-1]
 800332c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003330:	1b52      	subs	r2, r2, r5
 8003332:	6122      	str	r2, [r4, #16]
 8003334:	f8cd a000 	str.w	sl, [sp]
 8003338:	464b      	mov	r3, r9
 800333a:	aa03      	add	r2, sp, #12
 800333c:	4621      	mov	r1, r4
 800333e:	4640      	mov	r0, r8
 8003340:	f7ff fee4 	bl	800310c <_printf_common>
 8003344:	3001      	adds	r0, #1
 8003346:	d14a      	bne.n	80033de <_printf_i+0x1f6>
 8003348:	f04f 30ff 	mov.w	r0, #4294967295
 800334c:	b004      	add	sp, #16
 800334e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003352:	6823      	ldr	r3, [r4, #0]
 8003354:	f043 0320 	orr.w	r3, r3, #32
 8003358:	6023      	str	r3, [r4, #0]
 800335a:	4833      	ldr	r0, [pc, #204]	; (8003428 <_printf_i+0x240>)
 800335c:	2778      	movs	r7, #120	; 0x78
 800335e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	6829      	ldr	r1, [r5, #0]
 8003366:	061f      	lsls	r7, r3, #24
 8003368:	f851 6b04 	ldr.w	r6, [r1], #4
 800336c:	d402      	bmi.n	8003374 <_printf_i+0x18c>
 800336e:	065f      	lsls	r7, r3, #25
 8003370:	bf48      	it	mi
 8003372:	b2b6      	uxthmi	r6, r6
 8003374:	07df      	lsls	r7, r3, #31
 8003376:	bf48      	it	mi
 8003378:	f043 0320 	orrmi.w	r3, r3, #32
 800337c:	6029      	str	r1, [r5, #0]
 800337e:	bf48      	it	mi
 8003380:	6023      	strmi	r3, [r4, #0]
 8003382:	b91e      	cbnz	r6, 800338c <_printf_i+0x1a4>
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	f023 0320 	bic.w	r3, r3, #32
 800338a:	6023      	str	r3, [r4, #0]
 800338c:	2310      	movs	r3, #16
 800338e:	e7a7      	b.n	80032e0 <_printf_i+0xf8>
 8003390:	4824      	ldr	r0, [pc, #144]	; (8003424 <_printf_i+0x23c>)
 8003392:	e7e4      	b.n	800335e <_printf_i+0x176>
 8003394:	4615      	mov	r5, r2
 8003396:	e7bd      	b.n	8003314 <_printf_i+0x12c>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	6826      	ldr	r6, [r4, #0]
 800339c:	6961      	ldr	r1, [r4, #20]
 800339e:	1d18      	adds	r0, r3, #4
 80033a0:	6028      	str	r0, [r5, #0]
 80033a2:	0635      	lsls	r5, r6, #24
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	d501      	bpl.n	80033ac <_printf_i+0x1c4>
 80033a8:	6019      	str	r1, [r3, #0]
 80033aa:	e002      	b.n	80033b2 <_printf_i+0x1ca>
 80033ac:	0670      	lsls	r0, r6, #25
 80033ae:	d5fb      	bpl.n	80033a8 <_printf_i+0x1c0>
 80033b0:	8019      	strh	r1, [r3, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	6123      	str	r3, [r4, #16]
 80033b6:	4615      	mov	r5, r2
 80033b8:	e7bc      	b.n	8003334 <_printf_i+0x14c>
 80033ba:	682b      	ldr	r3, [r5, #0]
 80033bc:	1d1a      	adds	r2, r3, #4
 80033be:	602a      	str	r2, [r5, #0]
 80033c0:	681d      	ldr	r5, [r3, #0]
 80033c2:	6862      	ldr	r2, [r4, #4]
 80033c4:	2100      	movs	r1, #0
 80033c6:	4628      	mov	r0, r5
 80033c8:	f7fc ff0a 	bl	80001e0 <memchr>
 80033cc:	b108      	cbz	r0, 80033d2 <_printf_i+0x1ea>
 80033ce:	1b40      	subs	r0, r0, r5
 80033d0:	6060      	str	r0, [r4, #4]
 80033d2:	6863      	ldr	r3, [r4, #4]
 80033d4:	6123      	str	r3, [r4, #16]
 80033d6:	2300      	movs	r3, #0
 80033d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033dc:	e7aa      	b.n	8003334 <_printf_i+0x14c>
 80033de:	6923      	ldr	r3, [r4, #16]
 80033e0:	462a      	mov	r2, r5
 80033e2:	4649      	mov	r1, r9
 80033e4:	4640      	mov	r0, r8
 80033e6:	47d0      	blx	sl
 80033e8:	3001      	adds	r0, #1
 80033ea:	d0ad      	beq.n	8003348 <_printf_i+0x160>
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	079b      	lsls	r3, r3, #30
 80033f0:	d413      	bmi.n	800341a <_printf_i+0x232>
 80033f2:	68e0      	ldr	r0, [r4, #12]
 80033f4:	9b03      	ldr	r3, [sp, #12]
 80033f6:	4298      	cmp	r0, r3
 80033f8:	bfb8      	it	lt
 80033fa:	4618      	movlt	r0, r3
 80033fc:	e7a6      	b.n	800334c <_printf_i+0x164>
 80033fe:	2301      	movs	r3, #1
 8003400:	4632      	mov	r2, r6
 8003402:	4649      	mov	r1, r9
 8003404:	4640      	mov	r0, r8
 8003406:	47d0      	blx	sl
 8003408:	3001      	adds	r0, #1
 800340a:	d09d      	beq.n	8003348 <_printf_i+0x160>
 800340c:	3501      	adds	r5, #1
 800340e:	68e3      	ldr	r3, [r4, #12]
 8003410:	9903      	ldr	r1, [sp, #12]
 8003412:	1a5b      	subs	r3, r3, r1
 8003414:	42ab      	cmp	r3, r5
 8003416:	dcf2      	bgt.n	80033fe <_printf_i+0x216>
 8003418:	e7eb      	b.n	80033f2 <_printf_i+0x20a>
 800341a:	2500      	movs	r5, #0
 800341c:	f104 0619 	add.w	r6, r4, #25
 8003420:	e7f5      	b.n	800340e <_printf_i+0x226>
 8003422:	bf00      	nop
 8003424:	0800384d 	.word	0x0800384d
 8003428:	0800385e 	.word	0x0800385e

0800342c <__sflush_r>:
 800342c:	898a      	ldrh	r2, [r1, #12]
 800342e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003432:	4605      	mov	r5, r0
 8003434:	0710      	lsls	r0, r2, #28
 8003436:	460c      	mov	r4, r1
 8003438:	d458      	bmi.n	80034ec <__sflush_r+0xc0>
 800343a:	684b      	ldr	r3, [r1, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	dc05      	bgt.n	800344c <__sflush_r+0x20>
 8003440:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	dc02      	bgt.n	800344c <__sflush_r+0x20>
 8003446:	2000      	movs	r0, #0
 8003448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800344c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800344e:	2e00      	cmp	r6, #0
 8003450:	d0f9      	beq.n	8003446 <__sflush_r+0x1a>
 8003452:	2300      	movs	r3, #0
 8003454:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003458:	682f      	ldr	r7, [r5, #0]
 800345a:	6a21      	ldr	r1, [r4, #32]
 800345c:	602b      	str	r3, [r5, #0]
 800345e:	d032      	beq.n	80034c6 <__sflush_r+0x9a>
 8003460:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003462:	89a3      	ldrh	r3, [r4, #12]
 8003464:	075a      	lsls	r2, r3, #29
 8003466:	d505      	bpl.n	8003474 <__sflush_r+0x48>
 8003468:	6863      	ldr	r3, [r4, #4]
 800346a:	1ac0      	subs	r0, r0, r3
 800346c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800346e:	b10b      	cbz	r3, 8003474 <__sflush_r+0x48>
 8003470:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003472:	1ac0      	subs	r0, r0, r3
 8003474:	2300      	movs	r3, #0
 8003476:	4602      	mov	r2, r0
 8003478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800347a:	6a21      	ldr	r1, [r4, #32]
 800347c:	4628      	mov	r0, r5
 800347e:	47b0      	blx	r6
 8003480:	1c43      	adds	r3, r0, #1
 8003482:	89a3      	ldrh	r3, [r4, #12]
 8003484:	d106      	bne.n	8003494 <__sflush_r+0x68>
 8003486:	6829      	ldr	r1, [r5, #0]
 8003488:	291d      	cmp	r1, #29
 800348a:	d82b      	bhi.n	80034e4 <__sflush_r+0xb8>
 800348c:	4a29      	ldr	r2, [pc, #164]	; (8003534 <__sflush_r+0x108>)
 800348e:	410a      	asrs	r2, r1
 8003490:	07d6      	lsls	r6, r2, #31
 8003492:	d427      	bmi.n	80034e4 <__sflush_r+0xb8>
 8003494:	2200      	movs	r2, #0
 8003496:	6062      	str	r2, [r4, #4]
 8003498:	04d9      	lsls	r1, r3, #19
 800349a:	6922      	ldr	r2, [r4, #16]
 800349c:	6022      	str	r2, [r4, #0]
 800349e:	d504      	bpl.n	80034aa <__sflush_r+0x7e>
 80034a0:	1c42      	adds	r2, r0, #1
 80034a2:	d101      	bne.n	80034a8 <__sflush_r+0x7c>
 80034a4:	682b      	ldr	r3, [r5, #0]
 80034a6:	b903      	cbnz	r3, 80034aa <__sflush_r+0x7e>
 80034a8:	6560      	str	r0, [r4, #84]	; 0x54
 80034aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034ac:	602f      	str	r7, [r5, #0]
 80034ae:	2900      	cmp	r1, #0
 80034b0:	d0c9      	beq.n	8003446 <__sflush_r+0x1a>
 80034b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034b6:	4299      	cmp	r1, r3
 80034b8:	d002      	beq.n	80034c0 <__sflush_r+0x94>
 80034ba:	4628      	mov	r0, r5
 80034bc:	f7ff fbea 	bl	8002c94 <_free_r>
 80034c0:	2000      	movs	r0, #0
 80034c2:	6360      	str	r0, [r4, #52]	; 0x34
 80034c4:	e7c0      	b.n	8003448 <__sflush_r+0x1c>
 80034c6:	2301      	movs	r3, #1
 80034c8:	4628      	mov	r0, r5
 80034ca:	47b0      	blx	r6
 80034cc:	1c41      	adds	r1, r0, #1
 80034ce:	d1c8      	bne.n	8003462 <__sflush_r+0x36>
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0c5      	beq.n	8003462 <__sflush_r+0x36>
 80034d6:	2b1d      	cmp	r3, #29
 80034d8:	d001      	beq.n	80034de <__sflush_r+0xb2>
 80034da:	2b16      	cmp	r3, #22
 80034dc:	d101      	bne.n	80034e2 <__sflush_r+0xb6>
 80034de:	602f      	str	r7, [r5, #0]
 80034e0:	e7b1      	b.n	8003446 <__sflush_r+0x1a>
 80034e2:	89a3      	ldrh	r3, [r4, #12]
 80034e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034e8:	81a3      	strh	r3, [r4, #12]
 80034ea:	e7ad      	b.n	8003448 <__sflush_r+0x1c>
 80034ec:	690f      	ldr	r7, [r1, #16]
 80034ee:	2f00      	cmp	r7, #0
 80034f0:	d0a9      	beq.n	8003446 <__sflush_r+0x1a>
 80034f2:	0793      	lsls	r3, r2, #30
 80034f4:	680e      	ldr	r6, [r1, #0]
 80034f6:	bf08      	it	eq
 80034f8:	694b      	ldreq	r3, [r1, #20]
 80034fa:	600f      	str	r7, [r1, #0]
 80034fc:	bf18      	it	ne
 80034fe:	2300      	movne	r3, #0
 8003500:	eba6 0807 	sub.w	r8, r6, r7
 8003504:	608b      	str	r3, [r1, #8]
 8003506:	f1b8 0f00 	cmp.w	r8, #0
 800350a:	dd9c      	ble.n	8003446 <__sflush_r+0x1a>
 800350c:	6a21      	ldr	r1, [r4, #32]
 800350e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003510:	4643      	mov	r3, r8
 8003512:	463a      	mov	r2, r7
 8003514:	4628      	mov	r0, r5
 8003516:	47b0      	blx	r6
 8003518:	2800      	cmp	r0, #0
 800351a:	dc06      	bgt.n	800352a <__sflush_r+0xfe>
 800351c:	89a3      	ldrh	r3, [r4, #12]
 800351e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003522:	81a3      	strh	r3, [r4, #12]
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	e78e      	b.n	8003448 <__sflush_r+0x1c>
 800352a:	4407      	add	r7, r0
 800352c:	eba8 0800 	sub.w	r8, r8, r0
 8003530:	e7e9      	b.n	8003506 <__sflush_r+0xda>
 8003532:	bf00      	nop
 8003534:	dfbffffe 	.word	0xdfbffffe

08003538 <_fflush_r>:
 8003538:	b538      	push	{r3, r4, r5, lr}
 800353a:	690b      	ldr	r3, [r1, #16]
 800353c:	4605      	mov	r5, r0
 800353e:	460c      	mov	r4, r1
 8003540:	b913      	cbnz	r3, 8003548 <_fflush_r+0x10>
 8003542:	2500      	movs	r5, #0
 8003544:	4628      	mov	r0, r5
 8003546:	bd38      	pop	{r3, r4, r5, pc}
 8003548:	b118      	cbz	r0, 8003552 <_fflush_r+0x1a>
 800354a:	6a03      	ldr	r3, [r0, #32]
 800354c:	b90b      	cbnz	r3, 8003552 <_fflush_r+0x1a>
 800354e:	f7ff fa99 	bl	8002a84 <__sinit>
 8003552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f3      	beq.n	8003542 <_fflush_r+0xa>
 800355a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800355c:	07d0      	lsls	r0, r2, #31
 800355e:	d404      	bmi.n	800356a <_fflush_r+0x32>
 8003560:	0599      	lsls	r1, r3, #22
 8003562:	d402      	bmi.n	800356a <_fflush_r+0x32>
 8003564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003566:	f7ff fb92 	bl	8002c8e <__retarget_lock_acquire_recursive>
 800356a:	4628      	mov	r0, r5
 800356c:	4621      	mov	r1, r4
 800356e:	f7ff ff5d 	bl	800342c <__sflush_r>
 8003572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003574:	07da      	lsls	r2, r3, #31
 8003576:	4605      	mov	r5, r0
 8003578:	d4e4      	bmi.n	8003544 <_fflush_r+0xc>
 800357a:	89a3      	ldrh	r3, [r4, #12]
 800357c:	059b      	lsls	r3, r3, #22
 800357e:	d4e1      	bmi.n	8003544 <_fflush_r+0xc>
 8003580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003582:	f7ff fb85 	bl	8002c90 <__retarget_lock_release_recursive>
 8003586:	e7dd      	b.n	8003544 <_fflush_r+0xc>

08003588 <__swbuf_r>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	460e      	mov	r6, r1
 800358c:	4614      	mov	r4, r2
 800358e:	4605      	mov	r5, r0
 8003590:	b118      	cbz	r0, 800359a <__swbuf_r+0x12>
 8003592:	6a03      	ldr	r3, [r0, #32]
 8003594:	b90b      	cbnz	r3, 800359a <__swbuf_r+0x12>
 8003596:	f7ff fa75 	bl	8002a84 <__sinit>
 800359a:	69a3      	ldr	r3, [r4, #24]
 800359c:	60a3      	str	r3, [r4, #8]
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	071a      	lsls	r2, r3, #28
 80035a2:	d525      	bpl.n	80035f0 <__swbuf_r+0x68>
 80035a4:	6923      	ldr	r3, [r4, #16]
 80035a6:	b31b      	cbz	r3, 80035f0 <__swbuf_r+0x68>
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	6922      	ldr	r2, [r4, #16]
 80035ac:	1a98      	subs	r0, r3, r2
 80035ae:	6963      	ldr	r3, [r4, #20]
 80035b0:	b2f6      	uxtb	r6, r6
 80035b2:	4283      	cmp	r3, r0
 80035b4:	4637      	mov	r7, r6
 80035b6:	dc04      	bgt.n	80035c2 <__swbuf_r+0x3a>
 80035b8:	4621      	mov	r1, r4
 80035ba:	4628      	mov	r0, r5
 80035bc:	f7ff ffbc 	bl	8003538 <_fflush_r>
 80035c0:	b9e0      	cbnz	r0, 80035fc <__swbuf_r+0x74>
 80035c2:	68a3      	ldr	r3, [r4, #8]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	60a3      	str	r3, [r4, #8]
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	1c5a      	adds	r2, r3, #1
 80035cc:	6022      	str	r2, [r4, #0]
 80035ce:	701e      	strb	r6, [r3, #0]
 80035d0:	6962      	ldr	r2, [r4, #20]
 80035d2:	1c43      	adds	r3, r0, #1
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d004      	beq.n	80035e2 <__swbuf_r+0x5a>
 80035d8:	89a3      	ldrh	r3, [r4, #12]
 80035da:	07db      	lsls	r3, r3, #31
 80035dc:	d506      	bpl.n	80035ec <__swbuf_r+0x64>
 80035de:	2e0a      	cmp	r6, #10
 80035e0:	d104      	bne.n	80035ec <__swbuf_r+0x64>
 80035e2:	4621      	mov	r1, r4
 80035e4:	4628      	mov	r0, r5
 80035e6:	f7ff ffa7 	bl	8003538 <_fflush_r>
 80035ea:	b938      	cbnz	r0, 80035fc <__swbuf_r+0x74>
 80035ec:	4638      	mov	r0, r7
 80035ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035f0:	4621      	mov	r1, r4
 80035f2:	4628      	mov	r0, r5
 80035f4:	f000 f806 	bl	8003604 <__swsetup_r>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d0d5      	beq.n	80035a8 <__swbuf_r+0x20>
 80035fc:	f04f 37ff 	mov.w	r7, #4294967295
 8003600:	e7f4      	b.n	80035ec <__swbuf_r+0x64>
	...

08003604 <__swsetup_r>:
 8003604:	b538      	push	{r3, r4, r5, lr}
 8003606:	4b2a      	ldr	r3, [pc, #168]	; (80036b0 <__swsetup_r+0xac>)
 8003608:	4605      	mov	r5, r0
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	460c      	mov	r4, r1
 800360e:	b118      	cbz	r0, 8003618 <__swsetup_r+0x14>
 8003610:	6a03      	ldr	r3, [r0, #32]
 8003612:	b90b      	cbnz	r3, 8003618 <__swsetup_r+0x14>
 8003614:	f7ff fa36 	bl	8002a84 <__sinit>
 8003618:	89a3      	ldrh	r3, [r4, #12]
 800361a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800361e:	0718      	lsls	r0, r3, #28
 8003620:	d422      	bmi.n	8003668 <__swsetup_r+0x64>
 8003622:	06d9      	lsls	r1, r3, #27
 8003624:	d407      	bmi.n	8003636 <__swsetup_r+0x32>
 8003626:	2309      	movs	r3, #9
 8003628:	602b      	str	r3, [r5, #0]
 800362a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800362e:	81a3      	strh	r3, [r4, #12]
 8003630:	f04f 30ff 	mov.w	r0, #4294967295
 8003634:	e034      	b.n	80036a0 <__swsetup_r+0x9c>
 8003636:	0758      	lsls	r0, r3, #29
 8003638:	d512      	bpl.n	8003660 <__swsetup_r+0x5c>
 800363a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800363c:	b141      	cbz	r1, 8003650 <__swsetup_r+0x4c>
 800363e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003642:	4299      	cmp	r1, r3
 8003644:	d002      	beq.n	800364c <__swsetup_r+0x48>
 8003646:	4628      	mov	r0, r5
 8003648:	f7ff fb24 	bl	8002c94 <_free_r>
 800364c:	2300      	movs	r3, #0
 800364e:	6363      	str	r3, [r4, #52]	; 0x34
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003656:	81a3      	strh	r3, [r4, #12]
 8003658:	2300      	movs	r3, #0
 800365a:	6063      	str	r3, [r4, #4]
 800365c:	6923      	ldr	r3, [r4, #16]
 800365e:	6023      	str	r3, [r4, #0]
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	f043 0308 	orr.w	r3, r3, #8
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	6923      	ldr	r3, [r4, #16]
 800366a:	b94b      	cbnz	r3, 8003680 <__swsetup_r+0x7c>
 800366c:	89a3      	ldrh	r3, [r4, #12]
 800366e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003672:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003676:	d003      	beq.n	8003680 <__swsetup_r+0x7c>
 8003678:	4621      	mov	r1, r4
 800367a:	4628      	mov	r0, r5
 800367c:	f000 f850 	bl	8003720 <__smakebuf_r>
 8003680:	89a0      	ldrh	r0, [r4, #12]
 8003682:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003686:	f010 0301 	ands.w	r3, r0, #1
 800368a:	d00a      	beq.n	80036a2 <__swsetup_r+0x9e>
 800368c:	2300      	movs	r3, #0
 800368e:	60a3      	str	r3, [r4, #8]
 8003690:	6963      	ldr	r3, [r4, #20]
 8003692:	425b      	negs	r3, r3
 8003694:	61a3      	str	r3, [r4, #24]
 8003696:	6923      	ldr	r3, [r4, #16]
 8003698:	b943      	cbnz	r3, 80036ac <__swsetup_r+0xa8>
 800369a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800369e:	d1c4      	bne.n	800362a <__swsetup_r+0x26>
 80036a0:	bd38      	pop	{r3, r4, r5, pc}
 80036a2:	0781      	lsls	r1, r0, #30
 80036a4:	bf58      	it	pl
 80036a6:	6963      	ldrpl	r3, [r4, #20]
 80036a8:	60a3      	str	r3, [r4, #8]
 80036aa:	e7f4      	b.n	8003696 <__swsetup_r+0x92>
 80036ac:	2000      	movs	r0, #0
 80036ae:	e7f7      	b.n	80036a0 <__swsetup_r+0x9c>
 80036b0:	20000064 	.word	0x20000064

080036b4 <_sbrk_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4d06      	ldr	r5, [pc, #24]	; (80036d0 <_sbrk_r+0x1c>)
 80036b8:	2300      	movs	r3, #0
 80036ba:	4604      	mov	r4, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	602b      	str	r3, [r5, #0]
 80036c0:	f7fd f9a8 	bl	8000a14 <_sbrk>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_sbrk_r+0x1a>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_sbrk_r+0x1a>
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	20000260 	.word	0x20000260

080036d4 <__swhatbuf_r>:
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	460c      	mov	r4, r1
 80036d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036dc:	2900      	cmp	r1, #0
 80036de:	b096      	sub	sp, #88	; 0x58
 80036e0:	4615      	mov	r5, r2
 80036e2:	461e      	mov	r6, r3
 80036e4:	da0d      	bge.n	8003702 <__swhatbuf_r+0x2e>
 80036e6:	89a3      	ldrh	r3, [r4, #12]
 80036e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80036ec:	f04f 0100 	mov.w	r1, #0
 80036f0:	bf0c      	ite	eq
 80036f2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80036f6:	2340      	movne	r3, #64	; 0x40
 80036f8:	2000      	movs	r0, #0
 80036fa:	6031      	str	r1, [r6, #0]
 80036fc:	602b      	str	r3, [r5, #0]
 80036fe:	b016      	add	sp, #88	; 0x58
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	466a      	mov	r2, sp
 8003704:	f000 f848 	bl	8003798 <_fstat_r>
 8003708:	2800      	cmp	r0, #0
 800370a:	dbec      	blt.n	80036e6 <__swhatbuf_r+0x12>
 800370c:	9901      	ldr	r1, [sp, #4]
 800370e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003712:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003716:	4259      	negs	r1, r3
 8003718:	4159      	adcs	r1, r3
 800371a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800371e:	e7eb      	b.n	80036f8 <__swhatbuf_r+0x24>

08003720 <__smakebuf_r>:
 8003720:	898b      	ldrh	r3, [r1, #12]
 8003722:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003724:	079d      	lsls	r5, r3, #30
 8003726:	4606      	mov	r6, r0
 8003728:	460c      	mov	r4, r1
 800372a:	d507      	bpl.n	800373c <__smakebuf_r+0x1c>
 800372c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003730:	6023      	str	r3, [r4, #0]
 8003732:	6123      	str	r3, [r4, #16]
 8003734:	2301      	movs	r3, #1
 8003736:	6163      	str	r3, [r4, #20]
 8003738:	b002      	add	sp, #8
 800373a:	bd70      	pop	{r4, r5, r6, pc}
 800373c:	ab01      	add	r3, sp, #4
 800373e:	466a      	mov	r2, sp
 8003740:	f7ff ffc8 	bl	80036d4 <__swhatbuf_r>
 8003744:	9900      	ldr	r1, [sp, #0]
 8003746:	4605      	mov	r5, r0
 8003748:	4630      	mov	r0, r6
 800374a:	f7ff fb0f 	bl	8002d6c <_malloc_r>
 800374e:	b948      	cbnz	r0, 8003764 <__smakebuf_r+0x44>
 8003750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003754:	059a      	lsls	r2, r3, #22
 8003756:	d4ef      	bmi.n	8003738 <__smakebuf_r+0x18>
 8003758:	f023 0303 	bic.w	r3, r3, #3
 800375c:	f043 0302 	orr.w	r3, r3, #2
 8003760:	81a3      	strh	r3, [r4, #12]
 8003762:	e7e3      	b.n	800372c <__smakebuf_r+0xc>
 8003764:	89a3      	ldrh	r3, [r4, #12]
 8003766:	6020      	str	r0, [r4, #0]
 8003768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800376c:	81a3      	strh	r3, [r4, #12]
 800376e:	9b00      	ldr	r3, [sp, #0]
 8003770:	6163      	str	r3, [r4, #20]
 8003772:	9b01      	ldr	r3, [sp, #4]
 8003774:	6120      	str	r0, [r4, #16]
 8003776:	b15b      	cbz	r3, 8003790 <__smakebuf_r+0x70>
 8003778:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800377c:	4630      	mov	r0, r6
 800377e:	f000 f81d 	bl	80037bc <_isatty_r>
 8003782:	b128      	cbz	r0, 8003790 <__smakebuf_r+0x70>
 8003784:	89a3      	ldrh	r3, [r4, #12]
 8003786:	f023 0303 	bic.w	r3, r3, #3
 800378a:	f043 0301 	orr.w	r3, r3, #1
 800378e:	81a3      	strh	r3, [r4, #12]
 8003790:	89a3      	ldrh	r3, [r4, #12]
 8003792:	431d      	orrs	r5, r3
 8003794:	81a5      	strh	r5, [r4, #12]
 8003796:	e7cf      	b.n	8003738 <__smakebuf_r+0x18>

08003798 <_fstat_r>:
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	4d07      	ldr	r5, [pc, #28]	; (80037b8 <_fstat_r+0x20>)
 800379c:	2300      	movs	r3, #0
 800379e:	4604      	mov	r4, r0
 80037a0:	4608      	mov	r0, r1
 80037a2:	4611      	mov	r1, r2
 80037a4:	602b      	str	r3, [r5, #0]
 80037a6:	f7fd f90c 	bl	80009c2 <_fstat>
 80037aa:	1c43      	adds	r3, r0, #1
 80037ac:	d102      	bne.n	80037b4 <_fstat_r+0x1c>
 80037ae:	682b      	ldr	r3, [r5, #0]
 80037b0:	b103      	cbz	r3, 80037b4 <_fstat_r+0x1c>
 80037b2:	6023      	str	r3, [r4, #0]
 80037b4:	bd38      	pop	{r3, r4, r5, pc}
 80037b6:	bf00      	nop
 80037b8:	20000260 	.word	0x20000260

080037bc <_isatty_r>:
 80037bc:	b538      	push	{r3, r4, r5, lr}
 80037be:	4d06      	ldr	r5, [pc, #24]	; (80037d8 <_isatty_r+0x1c>)
 80037c0:	2300      	movs	r3, #0
 80037c2:	4604      	mov	r4, r0
 80037c4:	4608      	mov	r0, r1
 80037c6:	602b      	str	r3, [r5, #0]
 80037c8:	f7fd f90b 	bl	80009e2 <_isatty>
 80037cc:	1c43      	adds	r3, r0, #1
 80037ce:	d102      	bne.n	80037d6 <_isatty_r+0x1a>
 80037d0:	682b      	ldr	r3, [r5, #0]
 80037d2:	b103      	cbz	r3, 80037d6 <_isatty_r+0x1a>
 80037d4:	6023      	str	r3, [r4, #0]
 80037d6:	bd38      	pop	{r3, r4, r5, pc}
 80037d8:	20000260 	.word	0x20000260

080037dc <_init>:
 80037dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037de:	bf00      	nop
 80037e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e2:	bc08      	pop	{r3}
 80037e4:	469e      	mov	lr, r3
 80037e6:	4770      	bx	lr

080037e8 <_fini>:
 80037e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ea:	bf00      	nop
 80037ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ee:	bc08      	pop	{r3}
 80037f0:	469e      	mov	lr, r3
 80037f2:	4770      	bx	lr
