<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8192u › r8192U_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>r8192U_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">	This is part of rtl8187 OpenSource driver.</span>
<span class="cm">	Copyright (C) Andrea Merello 2004-2005  &lt;andreamrl@tiscali.it&gt;</span>
<span class="cm">	Released under the terms of GPL (General Public Licence)</span>

<span class="cm">	Parts of this driver are based on the GPL part of the</span>
<span class="cm">	official Realtek driver.</span>
<span class="cm">	Parts of this driver are based on the rtl8180 driver skeleton</span>
<span class="cm">	from Patric Schenke &amp; Andres Salomon.</span>
<span class="cm">	Parts of this driver are based on the Intel Pro Wireless</span>
<span class="cm">	2100 GPL driver.</span>

<span class="cm">	We want to thank the Authors of those projects</span>
<span class="cm">	and the Ndiswrapper project Authors.</span>
<span class="cm">*/</span>

<span class="cm">/* Mariusz Matuszek added full registers definition with Realtek&#39;s name */</span>

<span class="cm">/* this file contains register definitions for the rtl8187 MAC controller */</span>
<span class="cp">#ifndef R8192_HW</span>
<span class="cp">#define R8192_HW</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="n">_VERSION_819xU</span><span class="p">{</span>
	<span class="n">VERSION_819xU_A</span><span class="p">,</span> <span class="c1">// A-cut</span>
	<span class="n">VERSION_819xU_B</span><span class="p">,</span> <span class="c1">// B-cut</span>
	<span class="n">VERSION_819xU_C</span><span class="p">,</span><span class="c1">// C-cut</span>
<span class="p">}</span><span class="n">VERSION_819xU</span><span class="p">,</span><span class="o">*</span><span class="n">PVERSION_819xU</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>added for different RF type</p></td><td class="code"><div class="highlight"><pre><span class="k">typedef</span> <span class="k">enum</span> <span class="n">_RT_RF_TYPE_DEF</span>
<span class="p">{</span>
	<span class="n">RF_1T2R</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RF_2T4R</span><span class="p">,</span>

	<span class="n">RF_819X_MAX_TYPE</span>
<span class="p">}</span><span class="n">RT_RF_TYPE_DEF</span><span class="p">;</span>


<span class="k">typedef</span> <span class="k">enum</span> <span class="n">_BaseBand_Config_Type</span><span class="p">{</span>
	<span class="n">BaseBand_Config_PHY_REG</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>			<span class="c1">//Radio Path A</span>
	<span class="n">BaseBand_Config_AGC_TAB</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>			<span class="c1">//Radio Path B</span>
<span class="p">}</span><span class="n">BaseBand_Config_Type</span><span class="p">,</span> <span class="o">*</span><span class="n">PBaseBand_Config_Type</span><span class="p">;</span>
<span class="cp">#define	RTL8187_REQT_READ	0xc0</span>
<span class="cp">#define	RTL8187_REQT_WRITE	0x40</span>
<span class="cp">#define	RTL8187_REQ_GET_REGS	0x05</span>
<span class="cp">#define	RTL8187_REQ_SET_REGS	0x05</span>

<span class="cp">#define MAX_TX_URB 5</span>
<span class="cp">#define MAX_RX_URB 16</span>

<span class="cp">#define R8180_MAX_RETRY 255</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><h1>define MAX<em>RX</em>NORMAL_URB 3</h1>

<h1>define MAX<em>RX</em>COMMAND_URB 2</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define RX_URB_SIZE 9100</span>

<span class="cp">#define BB_ANTATTEN_CHAN14	0x0c</span>
<span class="cp">#define BB_ANTENNA_B 0x40</span>

<span class="cp">#define BB_HOST_BANG (1&lt;&lt;30)</span>
<span class="cp">#define BB_HOST_BANG_EN (1&lt;&lt;2)</span>
<span class="cp">#define BB_HOST_BANG_CLK (1&lt;&lt;1)</span>
<span class="cp">#define BB_HOST_BANG_RW (1&lt;&lt;3)</span>
<span class="cp">#define BB_HOST_BANG_DATA	 1</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><h1>if (RTL819X<em>FPGA</em>VER &amp; RTL819X<em>FPGA</em>VIVI_070920)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define AFR			0x010</span>
<span class="cp">#define AFR_CardBEn		(1&lt;&lt;0)</span>
<span class="cp">#define AFR_CLKRUN_SEL		(1&lt;&lt;1)</span>
<span class="cp">#define AFR_FuncRegEn		(1&lt;&lt;2)</span>
<span class="cp">#define RTL8190_EEPROM_ID	0x8129</span>
<span class="cp">#define EEPROM_VID		0x02</span>
<span class="cp">#define EEPROM_PID		0x04</span>
<span class="cp">#define EEPROM_NODE_ADDRESS_BYTE_0	0x0C</span>

<span class="cp">#define EEPROM_TxPowerDiff	0x1F</span>
<span class="cp">#define EEPROM_ThermalMeter	0x20</span>
<span class="cp">#define EEPROM_PwDiff		0x21	</span><span class="c1">//0x21</span>
<span class="cp">#define EEPROM_CrystalCap	0x22	</span><span class="c1">//0x22</span>

<span class="cp">#define EEPROM_TxPwIndex_CCK	0x23	</span><span class="c1">//0x23</span>
<span class="cp">#define EEPROM_TxPwIndex_OFDM_24G	0x24	</span><span class="c1">//0x24~0x26</span>
<span class="cp">#define EEPROM_TxPwIndex_CCK_V1		0x29	</span><span class="c1">//0x29~0x2B</span>
<span class="cp">#define EEPROM_TxPwIndex_OFDM_24G_V1	0x2C	</span><span class="c1">//0x2C~0x2E</span>
<span class="cp">#define EEPROM_TxPwIndex_Ver		0x27	</span><span class="c1">//0x27</span>

<span class="cp">#define EEPROM_Default_TxPowerDiff		0x0</span>
<span class="cp">#define EEPROM_Default_ThermalMeter		0x7</span>
<span class="cp">#define EEPROM_Default_PwDiff			0x4</span>
<span class="cp">#define EEPROM_Default_CrystalCap		0x5</span>
<span class="cp">#define EEPROM_Default_TxPower			0x1010</span>
<span class="cp">#define EEPROM_Customer_ID			0x7B	</span><span class="c1">//0x7B:CustomerID</span>
<span class="cp">#define EEPROM_ChannelPlan			0x16	</span><span class="c1">//0x7C</span>
<span class="cp">#define EEPROM_IC_VER				0x7d	</span><span class="c1">//0x7D</span>
<span class="cp">#define EEPROM_CRC				0x7e	</span><span class="c1">//0x7E~0x7F</span>

<span class="cp">#define EEPROM_CID_DEFAULT			0x0</span>
<span class="cp">#define EEPROM_CID_CAMEO				0x1</span>
<span class="cp">#define EEPROM_CID_RUNTOP				0x2</span>
<span class="cp">#define EEPROM_CID_Senao				0x3</span>
<span class="cp">#define EEPROM_CID_TOSHIBA				0x4	</span><span class="c1">// Toshiba setting, Merge by Jacken, 2008/01/31</span>
<span class="cp">#define EEPROM_CID_NetCore				0x5</span>
<span class="cp">#define EEPROM_CID_Nettronix			0x6</span>
<span class="cp">#define EEPROM_CID_Pronet				0x7</span>
<span class="cp">#define EEPROM_CID_DLINK				0x8</span>

<span class="cp">#define AC_PARAM_TXOP_LIMIT_OFFSET	16</span>
<span class="cp">#define AC_PARAM_ECW_MAX_OFFSET		12</span>
<span class="cp">#define AC_PARAM_ECW_MIN_OFFSET		8</span>
<span class="cp">#define AC_PARAM_AIFS_OFFSET		0</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><h1>endif</h1></td><td class="code"><div class="highlight"><pre><span class="k">enum</span> <span class="n">_RTL8192Usb_HW</span> <span class="p">{</span>

	<span class="n">PCIF</span>			<span class="o">=</span> <span class="mh">0x009</span><span class="p">,</span> <span class="c1">// PCI Function Register 0x0009h~0x000bh</span>
<span class="cp">#define	BB_GLOBAL_RESET_BIT	0x1</span>
	<span class="n">BB_GLOBAL_RESET</span>		<span class="o">=</span> <span class="mh">0x020</span><span class="p">,</span> <span class="c1">// BasebandGlobal Reset Register</span>
	<span class="n">BSSIDR</span>			<span class="o">=</span> <span class="mh">0x02E</span><span class="p">,</span> <span class="c1">// BSSID Register</span>
	<span class="n">CMDR</span>			<span class="o">=</span> <span class="mh">0x037</span><span class="p">,</span> <span class="c1">// Command register</span>
<span class="cp">#define CR_RST			0x10</span>
<span class="cp">#define CR_RE			0x08</span>
<span class="cp">#define CR_TE			0x04</span>
<span class="cp">#define CR_MulRW		0x01</span>
	<span class="n">SIFS</span>			<span class="o">=</span> <span class="mh">0x03E</span><span class="p">,</span> <span class="c1">// SIFS register</span>
	<span class="n">TCR</span>			<span class="o">=</span> <span class="mh">0x040</span><span class="p">,</span> <span class="c1">// Transmit Configuration Register</span>

<span class="cp">#define TCR_MXDMA_2048 		7</span>
<span class="cp">#define TCR_LRL_OFFSET		0</span>
<span class="cp">#define TCR_SRL_OFFSET		8</span>
<span class="cp">#define TCR_MXDMA_OFFSET	21</span>
<span class="cp">#define TCR_SAT			BIT24		</span><span class="c1">// Enable Rate depedent ack timeout timer</span>
	<span class="n">RCR</span>			<span class="o">=</span> <span class="mh">0x044</span><span class="p">,</span> <span class="c1">// Receive Configuration Register</span>
<span class="cp">#define MAC_FILTER_MASK ((1&lt;&lt;0) | (1&lt;&lt;1) | (1&lt;&lt;2) | (1&lt;&lt;3) | (1&lt;&lt;5) | \</span>
<span class="cp">		(1&lt;&lt;12) | (1&lt;&lt;18) | (1&lt;&lt;19) | (1&lt;&lt;20) | (1&lt;&lt;21) | (1&lt;&lt;22) | (1&lt;&lt;23))</span>
<span class="cp">#define RX_FIFO_THRESHOLD_MASK ((1&lt;&lt;13) | (1&lt;&lt;14) | (1&lt;&lt;15))</span>
<span class="cp">#define RX_FIFO_THRESHOLD_SHIFT 13</span>
<span class="cp">#define RX_FIFO_THRESHOLD_128 3</span>
<span class="cp">#define RX_FIFO_THRESHOLD_256 4</span>
<span class="cp">#define RX_FIFO_THRESHOLD_512 5</span>
<span class="cp">#define RX_FIFO_THRESHOLD_1024 6</span>
<span class="cp">#define RX_FIFO_THRESHOLD_NONE 7</span>
<span class="cp">#define MAX_RX_DMA_MASK ((1&lt;&lt;8) | (1&lt;&lt;9) | (1&lt;&lt;10))</span>
<span class="cp">#define RCR_MXDMA_OFFSET	8</span>
<span class="cp">#define RCR_FIFO_OFFSET		13</span>
<span class="cp">#define RCR_ONLYERLPKT		BIT31			</span><span class="c1">// Early Receiving based on Packet Size.</span>
<span class="cp">#define RCR_ENCS2		BIT30			</span><span class="c1">// Enable Carrier Sense Detection Method 2</span>
<span class="cp">#define RCR_ENCS1		BIT29			</span><span class="c1">// Enable Carrier Sense Detection Method 1</span>
<span class="cp">#define RCR_ENMBID		BIT27			</span><span class="c1">// Enable Multiple BssId.</span>
<span class="cp">#define RCR_ACKTXBW		(BIT24|BIT25)		</span><span class="c1">// TXBW Setting of ACK frames</span>
<span class="cp">#define RCR_CBSSID		BIT23			</span><span class="c1">// Accept BSSID match packet</span>
<span class="cp">#define RCR_APWRMGT		BIT22			</span><span class="c1">// Accept power management packet</span>
<span class="cp">#define	RCR_ADD3		BIT21			</span><span class="c1">// Accept address 3 match packet</span>
<span class="cp">#define RCR_AMF			BIT20			</span><span class="c1">// Accept management type frame</span>
<span class="cp">#define RCR_ACF			BIT19			</span><span class="c1">// Accept control type frame</span>
<span class="cp">#define RCR_ADF			BIT18			</span><span class="c1">// Accept data type frame</span>
<span class="cp">#define RCR_RXFTH		BIT13			</span><span class="c1">// Rx FIFO Threshold</span>
<span class="cp">#define RCR_AICV		BIT12			</span><span class="c1">// Accept ICV error packet</span>
<span class="cp">#define	RCR_ACRC32		BIT5			</span><span class="c1">// Accept CRC32 error packet</span>
<span class="cp">#define	RCR_AB			BIT3			</span><span class="c1">// Accept broadcast packet</span>
<span class="cp">#define	RCR_AM			BIT2			</span><span class="c1">// Accept multicast packet</span>
<span class="cp">#define	RCR_APM			BIT1			</span><span class="c1">// Accept physical match packet</span>
<span class="cp">#define	RCR_AAP			BIT0			</span><span class="c1">// Accept all unicast packet</span>
	<span class="n">SLOT_TIME</span>		<span class="o">=</span> <span class="mh">0x049</span><span class="p">,</span> <span class="c1">// Slot Time Register</span>
	<span class="n">ACK_TIMEOUT</span>		<span class="o">=</span> <span class="mh">0x04c</span><span class="p">,</span> <span class="c1">// Ack Timeout Register</span>
	<span class="n">PIFS_TIME</span>		<span class="o">=</span> <span class="mh">0x04d</span><span class="p">,</span> <span class="c1">// PIFS time</span>
	<span class="n">USTIME</span>			<span class="o">=</span> <span class="mh">0x04e</span><span class="p">,</span> <span class="c1">// Microsecond Tuning Register, Sets the microsecond time unit used by MAC clock.</span>
	<span class="n">EDCAPARA_BE</span>		<span class="o">=</span> <span class="mh">0x050</span><span class="p">,</span> <span class="c1">// EDCA Parameter of AC BE</span>
	<span class="n">EDCAPARA_BK</span>		<span class="o">=</span> <span class="mh">0x054</span><span class="p">,</span> <span class="c1">// EDCA Parameter of AC BK</span>
	<span class="n">EDCAPARA_VO</span>		<span class="o">=</span> <span class="mh">0x058</span><span class="p">,</span> <span class="c1">// EDCA Parameter of AC VO</span>
	<span class="n">EDCAPARA_VI</span>		<span class="o">=</span> <span class="mh">0x05C</span><span class="p">,</span> <span class="c1">// EDCA Parameter of AC VI</span>
	<span class="n">RFPC</span>			<span class="o">=</span> <span class="mh">0x05F</span><span class="p">,</span> <span class="c1">// Rx FIFO Packet Count</span>
	<span class="n">CWRR</span>			<span class="o">=</span> <span class="mh">0x060</span><span class="p">,</span> <span class="c1">// Contention Window Report Register</span>
	<span class="n">BCN_TCFG</span>		<span class="o">=</span> <span class="mh">0x062</span><span class="p">,</span> <span class="c1">// Beacon Time Configuration</span>
<span class="cp">#define BCN_TCFG_CW_SHIFT		8</span>
<span class="cp">#define BCN_TCFG_IFS			0</span>
	<span class="n">BCN_INTERVAL</span>		<span class="o">=</span> <span class="mh">0x070</span><span class="p">,</span> <span class="c1">// Beacon Interval (TU)</span>
	<span class="n">ATIMWND</span>			<span class="o">=</span> <span class="mh">0x072</span><span class="p">,</span> <span class="c1">// ATIM Window Size (TU)</span>
	<span class="n">BCN_DRV_EARLY_INT</span>	<span class="o">=</span> <span class="mh">0x074</span><span class="p">,</span> <span class="c1">// Driver Early Interrupt Time (TU). Time to send interrupt to notify to change beacon content before TBTT</span>
	<span class="n">BCN_DMATIME</span>		<span class="o">=</span> <span class="mh">0x076</span><span class="p">,</span> <span class="c1">// Beacon DMA and ATIM interrupt time (US). Indicates the time before TBTT to perform beacon queue DMA</span>
	<span class="n">BCN_ERR_THRESH</span>		<span class="o">=</span> <span class="mh">0x078</span><span class="p">,</span> <span class="c1">// Beacon Error Threshold</span>
	<span class="n">RWCAM</span>			<span class="o">=</span> <span class="mh">0x0A0</span><span class="p">,</span> <span class="c1">//IN 8190 Data Sheet is called CAMcmd</span>
	<span class="n">WCAMI</span>			<span class="o">=</span> <span class="mh">0x0A4</span><span class="p">,</span> <span class="c1">// Software write CAM input content</span>
	<span class="n">RCAMO</span>			<span class="o">=</span> <span class="mh">0x0A8</span><span class="p">,</span> <span class="c1">// Software read/write CAM config</span>
	<span class="n">SECR</span>			<span class="o">=</span> <span class="mh">0x0B0</span><span class="p">,</span> <span class="c1">//Security Configuration Register</span>
<span class="cp">#define	SCR_TxUseDK		BIT0			</span><span class="c1">//Force Tx Use Default Key</span>
<span class="cp">#define SCR_RxUseDK		BIT1			</span><span class="c1">//Force Rx Use Default Key</span>
<span class="cp">#define SCR_TxEncEnable		BIT2			</span><span class="c1">//Enable Tx Encryption</span>
<span class="cp">#define SCR_RxDecEnable		BIT3			</span><span class="c1">//Enable Rx Decryption</span>
<span class="cp">#define SCR_SKByA2		BIT4			</span><span class="c1">//Search kEY BY A2</span>
<span class="cp">#define SCR_NoSKMC		BIT5			</span><span class="c1">//No Key Search for Multicast</span>
<span class="cp">#define SCR_UseDK		0x01</span>
<span class="cp">#define SCR_TxSecEnable		0x02</span>
<span class="cp">#define SCR_RxSecEnable		0x04</span>
	<span class="n">TPPoll</span>			<span class="o">=</span> <span class="mh">0x0fd</span><span class="p">,</span> <span class="c1">// Transmit priority polling register</span>
	<span class="n">PSR</span>			<span class="o">=</span> <span class="mh">0x0ff</span><span class="p">,</span> <span class="c1">// Page Select Register</span>
<span class="cp">#define CPU_CCK_LOOPBACK	0x00030000</span>
<span class="cp">#define CPU_GEN_SYSTEM_RESET	0x00000001</span>
<span class="cp">#define CPU_GEN_FIRMWARE_RESET	0x00000008</span>
<span class="cp">#define CPU_GEN_BOOT_RDY	0x00000010</span>
<span class="cp">#define CPU_GEN_FIRM_RDY	0x00000020</span>
<span class="cp">#define CPU_GEN_PUT_CODE_OK	0x00000080</span>
<span class="cp">#define CPU_GEN_BB_RST		0x00000100</span>
<span class="cp">#define CPU_GEN_PWR_STB_CPU	0x00000004</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_MSK	0xFFF8FFFF		</span><span class="c1">// Set bit18,17,16 to 0. Set bit19</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_SET	0x00080000		</span><span class="c1">// Set BIT19 to 1</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><hr />

<h2>      8190 CPU General Register        (offset 0x100, 4 byte)</h2></td><td class="code"><div class="highlight"><pre><span class="cp">#define	CPU_CCK_LOOPBACK	0x00030000</span>
<span class="cp">#define	CPU_GEN_SYSTEM_RESET	0x00000001</span>
<span class="cp">#define	CPU_GEN_FIRMWARE_RESET	0x00000008</span>
<span class="cp">#define	CPU_GEN_BOOT_RDY	0x00000010</span>
<span class="cp">#define	CPU_GEN_FIRM_RDY	0x00000020</span>
<span class="cp">#define	CPU_GEN_PUT_CODE_OK	0x00000080</span>
<span class="cp">#define	CPU_GEN_BB_RST		0x00000100</span>
<span class="cp">#define	CPU_GEN_PWR_STB_CPU	0x00000004</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_MSK	0xFFF8FFFF </span><span class="c1">// Set bit18,17,16 to 0. Set bit19</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_SET	0x00080000 </span><span class="c1">// Set BIT19 to 1</span>
	<span class="n">CPU_GEN</span>			<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span> <span class="c1">// CPU Reset Register</span>
	<span class="n">LED1Cfg</span>			<span class="o">=</span>		<span class="mh">0x154</span><span class="p">,</span><span class="c1">// LED1 Configuration Register</span>
	<span class="n">LED0Cfg</span>			<span class="o">=</span>		<span class="mh">0x155</span><span class="p">,</span><span class="c1">// LED0 Configuration Register</span>

	<span class="n">AcmAvg</span>			<span class="o">=</span> <span class="mh">0x170</span><span class="p">,</span> <span class="c1">// ACM Average Period Register</span>
	<span class="n">AcmHwCtrl</span>		<span class="o">=</span> <span class="mh">0x171</span><span class="p">,</span> <span class="c1">// ACM Hardware Control Register</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><hr />

<p>//
//       8190 AcmHwCtrl bits                                    (offset 0x171, 1 byte)
//----------------------------------------------------------------------------</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define AcmHw_HwEn              BIT0</span>
<span class="cp">#define AcmHw_BeqEn             BIT1</span>
<span class="cp">#define AcmHw_ViqEn             BIT2</span>
<span class="cp">#define AcmHw_VoqEn             BIT3</span>
<span class="cp">#define AcmHw_BeqStatus         BIT4</span>
<span class="cp">#define AcmHw_ViqStatus         BIT5</span>
<span class="cp">#define AcmHw_VoqStatus         BIT6</span>

	<span class="n">AcmFwCtrl</span>		<span class="o">=</span> <span class="mh">0x172</span><span class="p">,</span> <span class="c1">// ACM Firmware Control Register</span>
	<span class="n">AES_11N_FIX</span>		<span class="o">=</span> <span class="mh">0x173</span><span class="p">,</span>
	<span class="n">VOAdmTime</span>		<span class="o">=</span> <span class="mh">0x174</span><span class="p">,</span> <span class="c1">// VO Queue Admitted Time Register</span>
	<span class="n">VIAdmTime</span>		<span class="o">=</span> <span class="mh">0x178</span><span class="p">,</span> <span class="c1">// VI Queue Admitted Time Register</span>
	<span class="n">BEAdmTime</span>		<span class="o">=</span> <span class="mh">0x17C</span><span class="p">,</span> <span class="c1">// BE Queue Admitted Time Register</span>
	<span class="n">RQPN1</span>			<span class="o">=</span> <span class="mh">0x180</span><span class="p">,</span> <span class="c1">// Reserved Queue Page Number , Vo Vi, Be, Bk</span>
	<span class="n">RQPN2</span>			<span class="o">=</span> <span class="mh">0x184</span><span class="p">,</span> <span class="c1">// Reserved Queue Page Number, HCCA, Cmd, Mgnt, High</span>
	<span class="n">RQPN3</span>			<span class="o">=</span> <span class="mh">0x188</span><span class="p">,</span> <span class="c1">// Reserved Queue Page Number, Bcn, Public,</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>QPRR            = 0x1E0, // Queue Page Report per TID</p></td><td class="code"><div class="highlight"><pre>	<span class="n">QPNR</span>			<span class="o">=</span> <span class="mh">0x1D0</span><span class="p">,</span> <span class="c1">//0x1F0, // Queue Packet Number report per TID</span>
	<span class="n">BQDA</span>			<span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span> <span class="c1">// Beacon Queue Descriptor Address</span>
	<span class="n">HQDA</span>			<span class="o">=</span> <span class="mh">0x204</span><span class="p">,</span> <span class="c1">// High Priority Queue Descriptor Address</span>
	<span class="n">CQDA</span>			<span class="o">=</span> <span class="mh">0x208</span><span class="p">,</span> <span class="c1">// Command Queue Descriptor Address</span>
	<span class="n">MQDA</span>			<span class="o">=</span> <span class="mh">0x20C</span><span class="p">,</span> <span class="c1">// Management Queue Descriptor Address</span>
	<span class="n">HCCAQDA</span>			<span class="o">=</span> <span class="mh">0x210</span><span class="p">,</span> <span class="c1">// HCCA Queue Descriptor Address</span>
	<span class="n">VOQDA</span>			<span class="o">=</span> <span class="mh">0x214</span><span class="p">,</span> <span class="c1">// VO Queue Descriptor Address</span>
	<span class="n">VIQDA</span>			<span class="o">=</span> <span class="mh">0x218</span><span class="p">,</span> <span class="c1">// VI Queue Descriptor Address</span>
	<span class="n">BEQDA</span>			<span class="o">=</span> <span class="mh">0x21C</span><span class="p">,</span> <span class="c1">// BE Queue Descriptor Address</span>
	<span class="n">BKQDA</span>			<span class="o">=</span> <span class="mh">0x220</span><span class="p">,</span> <span class="c1">// BK Queue Descriptor Address</span>
	<span class="n">RCQDA</span>			<span class="o">=</span> <span class="mh">0x224</span><span class="p">,</span> <span class="c1">// Receive command Queue Descriptor Address</span>
	<span class="n">RDQDA</span>			<span class="o">=</span> <span class="mh">0x228</span><span class="p">,</span> <span class="c1">// Receive Queue Descriptor Start Address</span>

	<span class="n">MAR0</span>			<span class="o">=</span> <span class="mh">0x240</span><span class="p">,</span> <span class="c1">// Multicast filter.</span>
	<span class="n">MAR4</span>			<span class="o">=</span> <span class="mh">0x244</span><span class="p">,</span>

	<span class="n">CCX_PERIOD</span>		<span class="o">=</span> <span class="mh">0x250</span><span class="p">,</span> <span class="c1">// CCX Measurement Period Register, in unit of TU.</span>
	<span class="n">CLM_RESULT</span>		<span class="o">=</span> <span class="mh">0x251</span><span class="p">,</span> <span class="c1">// CCA Busy fraction register.</span>
	<span class="n">NHM_PERIOD</span>		<span class="o">=</span> <span class="mh">0x252</span><span class="p">,</span> <span class="c1">// NHM Measurement Period register, in unit of TU.</span>

	<span class="n">NHM_THRESHOLD0</span>		<span class="o">=</span> <span class="mh">0x253</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement0.</span>
	<span class="n">NHM_THRESHOLD1</span>		<span class="o">=</span> <span class="mh">0x254</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement1.</span>
	<span class="n">NHM_THRESHOLD2</span>		<span class="o">=</span> <span class="mh">0x255</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement2.</span>
	<span class="n">NHM_THRESHOLD3</span>		<span class="o">=</span> <span class="mh">0x256</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement3.</span>
	<span class="n">NHM_THRESHOLD4</span>		<span class="o">=</span> <span class="mh">0x257</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement4.</span>
	<span class="n">NHM_THRESHOLD5</span>		<span class="o">=</span> <span class="mh">0x258</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement5.</span>
	<span class="n">NHM_THRESHOLD6</span>		<span class="o">=</span> <span class="mh">0x259</span><span class="p">,</span> <span class="c1">// Noise Histogram Meashorement6</span>

	<span class="n">MCTRL</span>			<span class="o">=</span> <span class="mh">0x25A</span><span class="p">,</span> <span class="c1">// Measurement Control</span>

	<span class="n">NHM_RPI_COUNTER0</span>	<span class="o">=</span> <span class="mh">0x264</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter0, the fraction of signal strength &lt; NHM_THRESHOLD0.</span>
	<span class="n">NHM_RPI_COUNTER1</span>	<span class="o">=</span> <span class="mh">0x265</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter1, the fraction of signal strength in (NHM_THRESHOLD0, NHM_THRESHOLD1].</span>
	<span class="n">NHM_RPI_COUNTER2</span>	<span class="o">=</span> <span class="mh">0x266</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter2, the fraction of signal strength in (NHM_THRESHOLD1, NHM_THRESHOLD2].</span>
	<span class="n">NHM_RPI_COUNTER3</span>	<span class="o">=</span> <span class="mh">0x267</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter3, the fraction of signal strength in (NHM_THRESHOLD2, NHM_THRESHOLD3].</span>
	<span class="n">NHM_RPI_COUNTER4</span>	<span class="o">=</span> <span class="mh">0x268</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter4, the fraction of signal strength in (NHM_THRESHOLD3, NHM_THRESHOLD4].</span>
	<span class="n">NHM_RPI_COUNTER5</span>	<span class="o">=</span> <span class="mh">0x269</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter5, the fraction of signal strength in (NHM_THRESHOLD4, NHM_THRESHOLD5].</span>
	<span class="n">NHM_RPI_COUNTER6</span>	<span class="o">=</span> <span class="mh">0x26A</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter6, the fraction of signal strength in (NHM_THRESHOLD5, NHM_THRESHOLD6].</span>
	<span class="n">NHM_RPI_COUNTER7</span>	<span class="o">=</span> <span class="mh">0x26B</span><span class="p">,</span> <span class="c1">// Noise Histogram RPI counter7, the fraction of signal strength in (NHM_THRESHOLD6, NHM_THRESHOLD7].</span>
<span class="cp">#define	BW_OPMODE_11J			BIT0</span>
<span class="cp">#define	BW_OPMODE_5G			BIT1</span>
<span class="cp">#define	BW_OPMODE_20MHZ			BIT2</span>
	<span class="n">BW_OPMODE</span>		<span class="o">=</span> <span class="mh">0x300</span><span class="p">,</span> <span class="c1">// Bandwidth operation mode</span>
	<span class="n">MSR</span>			<span class="o">=</span> <span class="mh">0x303</span><span class="p">,</span> <span class="c1">// Media Status register</span>
<span class="cp">#define MSR_LINK_MASK      ((1&lt;&lt;0)|(1&lt;&lt;1))</span>
<span class="cp">#define MSR_LINK_MANAGED   2</span>
<span class="cp">#define MSR_LINK_NONE      0</span>
<span class="cp">#define MSR_LINK_SHIFT     0</span>
<span class="cp">#define MSR_LINK_ADHOC     1</span>
<span class="cp">#define MSR_LINK_MASTER    3</span>
<span class="cp">#define MSR_LINK_ENEDCA	   (1&lt;&lt;4)</span>
	<span class="n">RETRY_LIMIT</span>		<span class="o">=</span> <span class="mh">0x304</span><span class="p">,</span> <span class="c1">// Retry Limit [15:8]-short, [7:0]-long</span>
<span class="cp">#define RETRY_LIMIT_SHORT_SHIFT 8</span>
<span class="cp">#define RETRY_LIMIT_LONG_SHIFT 0</span>
	<span class="n">TSFR</span>			<span class="o">=</span> <span class="mh">0x308</span><span class="p">,</span>
	<span class="n">RRSR</span>			<span class="o">=</span> <span class="mh">0x310</span><span class="p">,</span> <span class="c1">// Response Rate Set</span>
<span class="cp">#define RRSR_RSC_OFFSET			21</span>
<span class="cp">#define RRSR_SHORT_OFFSET			23</span>
<span class="cp">#define RRSR_RSC_DUPLICATE			0x600000</span>
<span class="cp">#define RRSR_RSC_LOWSUBCHNL		0x400000</span>
<span class="cp">#define RRSR_RSC_UPSUBCHANL		0x200000</span>
<span class="cp">#define RRSR_SHORT					0x800000</span>
<span class="cp">#define RRSR_1M						BIT0</span>
<span class="cp">#define RRSR_2M						BIT1</span>
<span class="cp">#define RRSR_5_5M					BIT2</span>
<span class="cp">#define RRSR_11M					BIT3</span>
<span class="cp">#define RRSR_6M						BIT4</span>
<span class="cp">#define RRSR_9M						BIT5</span>
<span class="cp">#define RRSR_12M					BIT6</span>
<span class="cp">#define RRSR_18M					BIT7</span>
<span class="cp">#define RRSR_24M					BIT8</span>
<span class="cp">#define RRSR_36M					BIT9</span>
<span class="cp">#define RRSR_48M					BIT10</span>
<span class="cp">#define RRSR_54M					BIT11</span>
<span class="cp">#define RRSR_MCS0					BIT12</span>
<span class="cp">#define RRSR_MCS1					BIT13</span>
<span class="cp">#define RRSR_MCS2					BIT14</span>
<span class="cp">#define RRSR_MCS3					BIT15</span>
<span class="cp">#define RRSR_MCS4					BIT16</span>
<span class="cp">#define RRSR_MCS5					BIT17</span>
<span class="cp">#define RRSR_MCS6					BIT18</span>
<span class="cp">#define RRSR_MCS7					BIT19</span>
<span class="cp">#define BRSR_AckShortPmb			BIT23		</span><span class="c1">// CCK ACK: use Short Preamble or not.</span>
	<span class="n">RATR0</span>			<span class="o">=</span> <span class="mh">0x320</span><span class="p">,</span> <span class="c1">// Rate Adaptive Table register1</span>
	<span class="n">UFWP</span>			<span class="o">=</span> <span class="mh">0x318</span><span class="p">,</span>
	<span class="n">DRIVER_RSSI</span>		<span class="o">=</span> <span class="mh">0x32c</span><span class="p">,</span>					<span class="c1">// Driver tell Firmware current RSSI</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><hr />

<h2>      8190 Rate Adaptive Table Register    (offset 0x320, 4 byte)</h2>

<p>CCK</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	RATR_1M			0x00000001</span>
<span class="cp">#define	RATR_2M			0x00000002</span>
<span class="cp">#define	RATR_55M		0x00000004</span>
<span class="cp">#define	RATR_11M		0x00000008</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>OFDM</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	RATR_6M			0x00000010</span>
<span class="cp">#define	RATR_9M			0x00000020</span>
<span class="cp">#define	RATR_12M		0x00000040</span>
<span class="cp">#define	RATR_18M		0x00000080</span>
<span class="cp">#define	RATR_24M		0x00000100</span>
<span class="cp">#define	RATR_36M		0x00000200</span>
<span class="cp">#define	RATR_48M		0x00000400</span>
<span class="cp">#define	RATR_54M		0x00000800</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>MCS 1 Spatial Stream</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	RATR_MCS0		0x00001000</span>
<span class="cp">#define	RATR_MCS1		0x00002000</span>
<span class="cp">#define	RATR_MCS2		0x00004000</span>
<span class="cp">#define	RATR_MCS3		0x00008000</span>
<span class="cp">#define	RATR_MCS4		0x00010000</span>
<span class="cp">#define	RATR_MCS5		0x00020000</span>
<span class="cp">#define	RATR_MCS6		0x00040000</span>
<span class="cp">#define	RATR_MCS7		0x00080000</span></pre></div></td></tr>


<tr id="section-12"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-12">&#182;</a></div><p>MCS 2 Spatial Stream</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	RATR_MCS8		0x00100000</span>
<span class="cp">#define	RATR_MCS9		0x00200000</span>
<span class="cp">#define	RATR_MCS10		0x00400000</span>
<span class="cp">#define	RATR_MCS11		0x00800000</span>
<span class="cp">#define	RATR_MCS12		0x01000000</span>
<span class="cp">#define	RATR_MCS13		0x02000000</span>
<span class="cp">#define	RATR_MCS14		0x04000000</span>
<span class="cp">#define	RATR_MCS15		0x08000000</span></pre></div></td></tr>


<tr id="section-13"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-13">&#182;</a></div><p>ALL CCK Rate</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define RATE_ALL_CCK		RATR_1M|RATR_2M|RATR_55M|RATR_11M</span>
<span class="cp">#define RATE_ALL_OFDM_AG	RATR_6M|RATR_9M|RATR_12M|RATR_18M|RATR_24M\</span>
<span class="cp">							|RATR_36M|RATR_48M|RATR_54M</span>
<span class="cp">#define RATE_ALL_OFDM_1SS	RATR_MCS0|RATR_MCS1|RATR_MCS2|RATR_MCS3 | \</span>
<span class="cp">							RATR_MCS4|RATR_MCS5|RATR_MCS6|RATR_MCS7</span>
<span class="cp">#define RATE_ALL_OFDM_2SS	RATR_MCS8|RATR_MCS9	|RATR_MCS10|RATR_MCS11| \</span>
<span class="cp">							RATR_MCS12|RATR_MCS13|RATR_MCS14|RATR_MCS15</span>

	<span class="n">MCS_TXAGC</span>		<span class="o">=</span> <span class="mh">0x340</span><span class="p">,</span> <span class="c1">// MCS AGC</span>
	<span class="n">CCK_TXAGC</span>		<span class="o">=</span> <span class="mh">0x348</span><span class="p">,</span> <span class="c1">// CCK AGC</span></pre></div></td></tr>


<tr id="section-14"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-14">&#182;</a></div><p>ISR            = 0x350, // Interrupt Status Register
IMR            = 0x354, // Interrupt Mask Register
IMR_POLL        = 0x360,</p></td><td class="code"><div class="highlight"><pre>	<span class="n">MacBlkCtrl</span>		<span class="o">=</span> <span class="mh">0x403</span><span class="p">,</span> <span class="c1">// Mac block on/off control register</span>

	<span class="n">EPROM_CMD</span> 		<span class="o">=</span> <span class="mh">0xfe58</span><span class="p">,</span>
<span class="cp">#define Cmd9346CR_9356SEL	(1&lt;&lt;4)</span>
<span class="cp">#define EPROM_CMD_RESERVED_MASK (1&lt;&lt;5)</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_SHIFT 6</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_MASK ((1&lt;&lt;7)|(1&lt;&lt;6))</span>
<span class="cp">#define EPROM_CMD_CONFIG 0x3</span>
<span class="cp">#define EPROM_CMD_NORMAL 0</span>
<span class="cp">#define EPROM_CMD_LOAD 1</span>
<span class="cp">#define EPROM_CMD_PROGRAM 2</span>
<span class="cp">#define EPROM_CS_SHIFT 3</span>
<span class="cp">#define EPROM_CK_SHIFT 2</span>
<span class="cp">#define EPROM_W_SHIFT 1</span>
<span class="cp">#define EPROM_R_SHIFT 0</span>
	<span class="n">MAC0</span> 			<span class="o">=</span> <span class="mh">0x000</span><span class="p">,</span>
	<span class="n">MAC1</span> 			<span class="o">=</span> <span class="mh">0x001</span><span class="p">,</span>
	<span class="n">MAC2</span> 			<span class="o">=</span> <span class="mh">0x002</span><span class="p">,</span>
	<span class="n">MAC3</span> 			<span class="o">=</span> <span class="mh">0x003</span><span class="p">,</span>
	<span class="n">MAC4</span> 			<span class="o">=</span> <span class="mh">0x004</span><span class="p">,</span>
	<span class="n">MAC5</span> 			<span class="o">=</span> <span class="mh">0x005</span><span class="p">,</span>

<span class="p">};</span></pre></div></td></tr>


<tr id="section-15"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-15">&#182;</a></div><hr />

<h2>      818xB AnaParm &amp; AnaParm2 Register</h2>

<h1>define ANAPARM<em>ASIC</em>ON    0x45090658</h1>

<h1>define ANAPARM2<em>ASIC</em>ON   0x727f3f52</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define GPI 0x108</span>
<span class="cp">#define GPO 0x109</span>
<span class="cp">#define GPE 0x10a</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
