Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: stepper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stepper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stepper"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : stepper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : stepper.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "stepper.v" in library work
Module <stepper> compiled
No errors in compilation
Analysis of file <"stepper.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <stepper>.
Module <stepper> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stepper>.
    Related source file is "stepper.v".
WARNING:Xst:1870 - Variable <N> is used but never assigned. Tied to value 00000000000000000000000011001000.
    Using one-hot encoding for signal <currentstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentstate> of Case statement line 45 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit register for signal <dout>.
    Found 32-bit adder for signal <$n0007> created at line 85.
    Found 3-bit comparator equal for signal <$n0008> created at line 47.
    Found 32-bit comparator less for signal <$n0012> created at line 86.
    Found 16-bit up counter for signal <clkdiv>.
    Found 32-bit register for signal <count>.
    Found 3-bit register for signal <currentstate>.
    Found 1-bit register for signal <dir>.
    Found 3-bit register for signal <nextstate>.
    Found 4-bit register for signal <pattern>.
    Found 3-bit register for signal <prevswitchcondition>.
    Found 32-bit register for signal <steps>.
    Summary:
	inferred   1 Counter(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <stepper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 1
 3-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 2
 3-bit comparator equal                                : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <stepper>.
	Found 2-bit shift register for signal <currentstate<0>>.
	Found 2-bit shift register for signal <currentstate<1>>.
	Found 2-bit shift register for signal <currentstate<2>>.
Unit <stepper> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch  <steps_31> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_30> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_29> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_28> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_27> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_26> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_25> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_24> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_23> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_22> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_21> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_20> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_19> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_18> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_17> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_16> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_15> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_14> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_13> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_12> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_11> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_10> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_9> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_8> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_4> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_1> has a constant value of 0 in block <stepper>.
WARNING:Xst:1293 - FF/Latch  <steps_0> has a constant value of 0 in block <stepper>.
INFO:Xst:2261 - The FF/Latch <pattern_2> in Unit <stepper> is equivalent to the following FF/Latch, which will be removed : <dout_2> 
INFO:Xst:2261 - The FF/Latch <pattern_1> in Unit <stepper> is equivalent to the following FF/Latch, which will be removed : <dout_1> 
INFO:Xst:2261 - The FF/Latch <pattern_0> in Unit <stepper> is equivalent to the following FF/Latch, which will be removed : <dout_0> 
INFO:Xst:2261 - The FF/Latch <pattern_3> in Unit <stepper> is equivalent to the following FF/Latch, which will be removed : <dout_3> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Shift Registers                                      : 3
 2-bit shift register                                  : 3
# Comparators                                          : 2
 3-bit comparator equal                                : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx.
WARNING:Xst:1291 - FF/Latch <clkdiv_11> is unconnected in block <stepper>.
WARNING:Xst:1291 - FF/Latch <clkdiv_12> is unconnected in block <stepper>.
WARNING:Xst:1291 - FF/Latch <clkdiv_13> is unconnected in block <stepper>.
WARNING:Xst:1291 - FF/Latch <clkdiv_14> is unconnected in block <stepper>.
WARNING:Xst:1291 - FF/Latch <clkdiv_15> is unconnected in block <stepper>.

Optimizing unit <stepper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stepper, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stepper.ngr
Top Level Output File Name         : stepper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 203
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 10
#      LUT1_L                      : 31
#      LUT2_L                      : 5
#      LUT3                        : 6
#      LUT3_L                      : 1
#      LUT4                        : 27
#      LUT4_L                      : 22
#      MUXCY                       : 54
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 59
#      FD                          : 46
#      FDE                         : 13
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                      59  out of   3584     1%  
 Number of Slice Flip Flops:            59  out of   7168     0%  
 Number of 4 input LUTs:               105  out of   7168     1%  
    Number used as logic: 102
    Number used as Shift registers: 3
 Number of bonded IOBs:                  8  out of     97     8%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv_101                         | BUFG                   | 51    |
clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.694ns (Maximum Frequency: 115.024MHz)
   Minimum input arrival time before clock: 5.120ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_101'
  Clock period: 8.694ns (frequency: 115.024MHz)
  Total number of paths / destination ports: 1785 / 61
-------------------------------------------------------------------------
Delay:               8.694ns (Levels of Logic = 33)
  Source:            count_1 (FF)
  Destination:       Mshreg_currentstate_2 (FF)
  Source Clock:      clkdiv_101 rising
  Destination Clock: clkdiv_101 rising

  Data Path: count_1 to Mshreg_currentstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  count_1 (count_1)
     LUT1_L:I0->LO         1   0.479   0.000  count_1_rt (count_1_rt)
     MUXCY:S->O            1   0.435   0.000  stepper__n0007<1>cy (stepper__n0007<1>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<2>cy (stepper__n0007<2>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<3>cy (stepper__n0007<3>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<4>cy (stepper__n0007<4>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<5>cy (stepper__n0007<5>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<6>cy (stepper__n0007<6>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<7>cy (stepper__n0007<7>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<8>cy (stepper__n0007<8>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<9>cy (stepper__n0007<9>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<10>cy (stepper__n0007<10>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<11>cy (stepper__n0007<11>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<12>cy (stepper__n0007<12>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<13>cy (stepper__n0007<13>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<14>cy (stepper__n0007<14>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<15>cy (stepper__n0007<15>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<16>cy (stepper__n0007<16>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<17>cy (stepper__n0007<17>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<18>cy (stepper__n0007<18>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<19>cy (stepper__n0007<19>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<20>cy (stepper__n0007<20>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<21>cy (stepper__n0007<21>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<22>cy (stepper__n0007<22>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<23>cy (stepper__n0007<23>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<24>cy (stepper__n0007<24>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<25>cy (stepper__n0007<25>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<26>cy (stepper__n0007<26>_cyo)
     MUXCY:CI->O           1   0.056   0.000  stepper__n0007<27>cy (stepper__n0007<27>_cyo)
     XORCY:CI->O           2   0.786   1.040  stepper__n0007<28>_xor (_n0007<28>)
     LUT3_L:I0->LO         1   0.479   0.000  Mcompar__n0012_norlut6 (N18)
     MUXCY:S->O            1   0.435   0.000  Mcompar__n0012_norcy_rn_5 (Mcompar__n0012_nor_cyo6)
     MUXCY:CI->O           2   0.265   0.804  Mcompar__n0012_gecy (Mcompar__n0012_ge_cyo)
     LUT3:I2->O            1   0.479   0.000  _n0003<2>2 (_n0003<2>)
     SRL16:D                   0.382          Mshreg_currentstate_2
    ----------------------------------------
    Total                      8.694ns (5.809ns logic, 2.885ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.827ns (frequency: 207.152MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               4.827ns (Levels of Logic = 3)
  Source:            clkdiv_10 (FF)
  Destination:       clkdiv_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv_10 to clkdiv_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  clkdiv_10 (clkdiv_101)
     BUFG:I->O            52   0.357   1.968  clkdiv_10_BUFG (clkdiv_10)
     LUT1:I0->O            0   0.479   0.000  clkdiv_10_rt (clkdiv_10_rt)
     XORCY:LI->O           1   0.541   0.000  stepper_Result<10>_xor (Result<10>)
     FD:D                      0.176          clkdiv_10
    ----------------------------------------
    Total                      4.827ns (2.179ns logic, 2.648ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_101'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              5.120ns (Levels of Logic = 4)
  Source:            switches<2> (PAD)
  Destination:       Mshreg_currentstate_0 (FF)
  Destination Clock: clkdiv_101 rising

  Data Path: switches<2> to Mshreg_currentstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.715   1.142  switches_2_IBUF (switches_2_IBUF)
     LUT4:I1->O            1   0.479   0.704  _n0003<0>84 (N711)
     LUT4:I3->O            1   0.479   0.740  _n0003<0>85 (N72)
     LUT4:I2->O            1   0.479   0.000  _n0003<0>116 (_n0003<0>)
     SRL16:D                   0.382          Mshreg_currentstate_0
    ----------------------------------------
    Total                      5.120ns (2.534ns logic, 2.586ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_101'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            pattern_3 (FF)
  Destination:       dout<3> (PAD)
  Source Clock:      clkdiv_101 rising

  Data Path: pattern_3 to dout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.626   0.771  pattern_3 (pattern_3)
     OBUF:I->O                 4.909          dout_3_OBUF (dout<3>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
CPU : 4.04 / 4.61 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 166808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    5 (   0 filtered)

