 
****************************************
Report : area
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 03:18:55 2024
****************************************

Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)

Number of ports:                        10458
Number of nets:                         38140
Number of cells:                        29118
Number of combinational cells:          26842
Number of sequential cells:              2203
Number of macros/black boxes:               0
Number of buf/inv:                       7030
Number of references:                      19

Combinational area:              15357.426986
Buf/Inv area:                     2007.679241
Noncombinational area:            3128.734735
Macro/Black Box area:                0.000000
Net Interconnect area:           31453.215827

Total cell area:                 18486.161721
Total area:                      49939.377548

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                        18486.1617    100.0     49.4616     1.4208  0.0000  riscv_core
core_clock_gate_i                     1.0212      0.0      0.0000     1.0212  0.0000  cluster_clock_gating
cs_registers_i                      566.0112      3.1    403.3296   124.6752  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
cs_registers_i/add_775               38.0064      0.2     38.0064     0.0000  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
debug_unit_i                        271.2840      1.5    174.1368    97.1472  0.0000  riscv_debug_unit
ex_stage_i                         8300.4910     44.9     65.0016     9.9456  0.0000  riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   2553.3996     13.8   1203.7728     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0
ex_stage_i/alu_i/add_168            105.3168      0.6    105.3168     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
ex_stage_i/alu_i/add_182             89.0664      0.5     89.0664     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
ex_stage_i/alu_i/alu_ff_i            31.9680      0.2     31.9680     0.0000  0.0000  alu_ff
ex_stage_i/alu_i/alu_popcnt_i        77.3004      0.4     77.3004     0.0000  0.0000  alu_popcnt
ex_stage_i/alu_i/int_div_div_i      651.0372      3.5    256.9872   152.0256  0.0000  riscv_alu_div
ex_stage_i/alu_i/int_div_div_i/add_107
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_alu_div_DW01_add_0
ex_stage_i/alu_i/int_div_div_i/r76
                                     52.7028      0.3     52.7028     0.0000  0.0000  riscv_alu_div_DW01_cmp6_0
ex_stage_i/alu_i/int_div_div_i/sub_100
                                     37.1184      0.2     37.1184     0.0000  0.0000  riscv_alu_div_DW01_sub_1
ex_stage_i/alu_i/int_div_div_i/sub_107
                                     73.3044      0.4     73.3044     0.0000  0.0000  riscv_alu_div_DW01_sub_0
ex_stage_i/alu_i/sll_881             31.6128      0.2     31.6128     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
ex_stage_i/alu_i/sll_882            141.6804      0.8    141.6804     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
ex_stage_i/alu_i/srl_283            221.6448      1.2    221.6448     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0
ex_stage_i/mult_i                  5672.1443     30.7    178.7100     5.6832  0.0000  riscv_mult_SHARED_DSP_MULT0
ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2
                                     86.6688      0.5     86.6688     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_15
ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_12
ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_4
ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_0
ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2
                                     81.6960      0.4     81.6960     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_16
ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_14
ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_5
ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2
                                     78.8988      0.4     78.8988     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_1
ex_stage_i/mult_i/add_2_root_add_269_4
                                     48.5292      0.3     48.5292     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_7
ex_stage_i/mult_i/add_3_root_add_269_4
                                     45.9984      0.2     45.9984     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_6
ex_stage_i/mult_i/mult_113          787.0788      4.3    735.3972     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
ex_stage_i/mult_i/mult_113/FS_1      51.6816      0.3     51.6816     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_17
ex_stage_i/mult_i/mult_230         1375.7784      7.4   1375.7784     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
ex_stage_i/mult_i/mult_264          212.9424      1.2    188.4780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
ex_stage_i/mult_i/mult_264/FS_1      24.4644      0.1     24.4644     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_8
ex_stage_i/mult_i/mult_265          212.9424      1.2    188.4780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
ex_stage_i/mult_i/mult_265/FS_1      24.4644      0.1     24.4644     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_9
ex_stage_i/mult_i/mult_266          212.9424      1.2    188.4780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
ex_stage_i/mult_i/mult_266/FS_1      24.4644      0.1     24.4644     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_10
ex_stage_i/mult_i/mult_267          212.9424      1.2    188.4780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
ex_stage_i/mult_i/mult_267/FS_1      24.4644      0.1     24.4644     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_11
ex_stage_i/mult_i/mult_280          785.4360      4.2    739.3044     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
ex_stage_i/mult_i/mult_280/FS_1      46.1316      0.2     46.1316     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_2
ex_stage_i/mult_i/mult_281          785.4360      4.2    739.3044     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
ex_stage_i/mult_i/mult_281/FS_1      46.1316      0.2     46.1316     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_3
ex_stage_i/mult_i/sll_101            24.6420      0.1     24.6420     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
ex_stage_i/mult_i/sra_117           141.3252      0.8    141.3252     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW_rash_0
id_stage_i                         7387.3607     40.0   1199.9544   539.0160  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
id_stage_i/add_536                   52.0368      0.3     52.0368     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
id_stage_i/add_537                   42.7128      0.2     42.7128     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
id_stage_i/add_580                   74.9472      0.4     74.9472     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
id_stage_i/add_581                   73.5264      0.4     73.5264     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
id_stage_i/controller_i             124.6308      0.7    114.6852     9.9456  0.0000  riscv_controller_FPU0
id_stage_i/decoder_i                298.5456      1.6    298.5456     0.0000  0.0000  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
id_stage_i/hwloop_regs_i            553.4460      3.0    206.9484   272.7936  0.0000  riscv_hwloop_regs_N_REGS2
id_stage_i/hwloop_regs_i/sub_103     36.8520      0.2     36.8520     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_1
id_stage_i/hwloop_regs_i/sub_103_G2
                                     36.8520      0.2     36.8520     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_0
id_stage_i/int_controller_i          21.1344      0.1      9.7680    11.3664  0.0000  riscv_int_controller_PULP_SECURE0
id_stage_i/r162                      76.1460      0.4     76.1460     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
id_stage_i/registers_i             4266.9287     23.1   2857.4952  1409.4336  0.0000  riscv_register_file_ADDR_WIDTH6_FPU0
id_stage_i/sll_468                   27.7500      0.2     27.7500     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
id_stage_i/sub_468                   36.5856      0.2     36.5856     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
if_stage_i                         1496.5908      8.1    177.6888   103.5408  0.0000  riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
if_stage_i/compressed_decoder_i     120.4128      0.7    120.4128     0.0000  0.0000  riscv_compressed_decoder_FPU0
if_stage_i/hwloop_controller_i      118.3260      0.6     53.7684     0.0000  0.0000  riscv_hwloop_controller_N_REGS2
if_stage_i/hwloop_controller_i/eq_64
                                     32.2788      0.2     32.2788     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
if_stage_i/hwloop_controller_i/eq_64_G2
                                     32.2788      0.2     32.2788     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
if_stage_i/prefetch_32_prefetch_buffer_i
                                    976.6224      5.3    148.2960    52.5696  0.0000  riscv_prefetch_buffer
if_stage_i/prefetch_32_prefetch_buffer_i/add_115
                                     34.9428      0.2     34.9428     0.0000  0.0000  riscv_prefetch_buffer_DW01_add_0
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i
                                    740.8140      4.0    423.7092   281.3184  0.0000  riscv_fetch_fifo
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182
                                     35.7864      0.2     35.7864     0.0000  0.0000  riscv_fetch_fifo_DW01_inc_0
load_store_unit_i                   412.5204      2.2    262.9368    56.8320  0.0000  riscv_load_store_unit
load_store_unit_i/add_463_aco        78.8988      0.4     78.8988     0.0000  0.0000  riscv_load_store_unit_DW01_add_0
load_store_unit_i/mult_add_463_aco
                                     13.8528      0.1     13.8528     0.0000  0.0000  riscv_load_store_unit_DW02_mult_0
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  15357.4270  3128.7347  0.0000

1
