# 🌐UVM_ALU

> SystemVerilog를 기반으로한 UVM을 활용해 간단한 ALU design 동작을 Verification하는 프로젝트입니다. 


## 🔎 Overview
- Architecture
<img width="6128" height="3624" alt="image" src="https://github.com/user-attachments/assets/98d33e28-3ff5-436b-ab04-81a6646e9b6f" />

## 📌 Spec Analysis

## 🔁 Verification Plan

## 📚 TB Architecture

## 📋 Testcase & Scenario

## ✨ Verification Results
