# ğŸ“˜ Day 1 â€“ Introduction to Verilog RTL Design and Synthesis

This day introduces the fundamentals of **Verilog RTL design**, **simulation using Icarus Verilog (iverilog)**, **waveform analysis with GTKWave**, and **logic synthesis using Yosys with Sky130 PDKs**.

---

## ğŸ“‚ Skills Covered

### ğŸ”¹ Skill 1 â€“ Introduction to Open-Source Simulator (Icarus Verilog)
| Lesson | Title |
|--------|-------|
| L1 | Introduction to iverilog design test bench |

ğŸ‘‰ [Read Notes](D1SK1_Introduction_to_Iverilog.md)

---

### ğŸ”¹ Skill 2 â€“ Labs using Iverilog and GTKWave
| Lesson | Title |
|--------|-------|
| L1 | Lab1 â€“ Introduction to lab |
| L2 | Lab2 â€“ Introduction to iverilog & GTKWave (Part 1) |
| L3 | Lab2 â€“ Introduction to iverilog & GTKWave (Part 2) |

ğŸ‘‰ [Read Notes](D1SK2_Labs_with_Iverilog_and_GTKWave.md)

---

### ğŸ”¹ Skill 3 â€“ Introduction to Yosys and Logic Synthesis
| Lesson | Title |
|--------|-------|
| L1 | Introduction to Yosys |
| L2 | Introduction to Logic Synthesis (Part 1) |
| L3 | Introduction to Logic Synthesis (Part 2) |

ğŸ‘‰ [Read Notes](D1SK3_Introduction_to_Yosys_and_Logic_Synthesis.md)

---

### ğŸ”¹ Skill 4 â€“ Labs using Yosys and Sky130 PDKs
| Lesson | Title |
|--------|-------|
| L1 | Lab3 â€“ Yosys: 1 Good MUX (Part 1) |
| L2 | Lab3 â€“ Yosys: 1 Good MUX (Part 2) |
| L3 | Lab3 â€“ Yosys: 1 Good MUX (Part 3) |

ğŸ‘‰ [Read Notes](D1SK4_Labs_with_Yosys_and_Sky130PDK.md)

---

## âœ… Progress Tracker
- [x] Skill 1 â€“ Iverilog  
- [ ] Skill 2 â€“ Iverilog + GTKWave Labs  
- [ ] Skill 3 â€“ Yosys & Logic Synthesis  
- [ ] Skill 4 â€“ Yosys + Sky130 Labs  

---

## ğŸ“ Notes
- **iverilog** is used for Verilog simulation.  
- **GTKWave** helps visualize waveforms from `.vcd` files.  
- **Yosys** enables open-source RTL synthesis.  
- **Sky130 PDK** provides the standard cells and libraries used in real hardware design.  

---

ğŸš€ End of Day 1 â€“ Foundations are set for RTL design and synthesis workflows.

