
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000003 cycles: 664860 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9116255 heartbeat IPC: 1.09694 cumulative IPC: 1.06491 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18406986 heartbeat IPC: 1.07634 cumulative IPC: 1.0709 (Simulation time: 0 hr 1 min 27 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27821181 heartbeat IPC: 1.06223 cumulative IPC: 1.06789 (Simulation time: 0 hr 2 min 11 sec) 
Finished CPU 0 instructions: 29000002 cycles: 27156322 cumulative IPC: 1.06789 (Simulation time: 0 hr 2 min 11 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06789 instructions: 29000002 cycles: 27156322
L1D TOTAL     ACCESS:   17795193  HIT:   17627692  MISS:     167501
L1D LOAD      ACCESS:    9296383  HIT:    9285503  MISS:      10880
L1D RFO       ACCESS:    2644068  HIT:    2612496  MISS:      31572
L1D PREFETCH  ACCESS:    5854742  HIT:    5729693  MISS:     125049
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9709780  ISSUED:    9599123  USEFUL:     122111  USELESS:       7264
L1I TOTAL     ACCESS:    7367178  HIT:    7366769  MISS:        409
L1I LOAD      ACCESS:    7367178  HIT:    7366769  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     259516  HIT:     174159  MISS:      85357
L2C LOAD      ACCESS:      11243  HIT:       8716  MISS:       2527
L2C RFO       ACCESS:      31451  HIT:       4661  MISS:      26790
L2C PREFETCH  ACCESS:     128946  HIT:      72936  MISS:      56010
L2C WRITEBACK ACCESS:      87876  HIT:      87846  MISS:         30
L2C PREFETCH  REQUESTED:       4020  ISSUED:       4020  USEFUL:       2467  USELESS:      53950
LLC TOTAL     ACCESS:     161646  HIT:     136575  MISS:      25071
LLC LOAD      ACCESS:       2525  HIT:       1755  MISS:        770
LLC RFO       ACCESS:      26790  HIT:      18474  MISS:       8316
LLC PREFETCH  ACCESS:      56011  HIT:      40035  MISS:      15976
LLC WRITEBACK ACCESS:      76320  HIT:      76311  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        986  USELESS:       7772
Major fault: 0 Minor fault: 374
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19684  ROW_BUFFER_MISS:       5361
 DBUS_CONGESTED:      12729
 WQ ROW_BUFFER_HIT:       5232  ROW_BUFFER_MISS:       6057  FULL:          0

 AVG_CONGESTED_CYCLE: 14
