{"size":7,"items":{"custom_circuitry":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\custom_circuitry","debug-trace":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\debug-trace","interrupts":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\interrupts","micro_architecture":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\micro_architecture","privileged_spec":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\privileged_spec","VplanStatusReviews.xlsx":"cv32e40p\\docs\\VerifPlans\\Simulation\\VplanStatusReviews.xlsx","xpulp_instruction_extensions":"_index\\cv32e40p\\docs\\VerifPlans\\Simulation\\xpulp_instruction_extensions"}}