@INPROCEEDINGS{LS:Narrowing,
  author={Barzen, Benjamin L.C. and Reais-Parsi, Arya and Hung, Eddie and Kang, Minwoo and Mishchenko, Alan and Greene, Jonathan W. and Wawrzynek, John},
  booktitle={2023 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up With the Industry}, 
  year={2023},
  volume={},
  number={},
  pages={1-6},
  keywords={Industries;Frequency synthesizers;Runtime;Licenses;Logic gates;Hardware design languages;Field programmable gate arrays;Field programmable gate arrays;synthesis;technology mapping;Hardware design languages;Table lookup},
  doi={10.23919/DATE56975.2023.10137310}}


@INPROCEEDINGS{Accelerator:ALWANN,
  author={Mrazek, Vojtech and Vasicek, Zdenek and Sekanina, Lukas and Hanif, Muhammad Abdullah and Shafique, Muhammad},
  booktitle={2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining}, 
  year={2019},
  volume={},
  number={},
  pages={1-8},
  keywords={Artificial neural networks;Neurons;Approximation algorithms;Computer architecture;Biological neural networks;Hardware;Libraries;approximate computing;deep neural networks;computational path;ResNet;CIFAR-10},
  doi={10.1109/ICCAD45719.2019.8942068}}


@INPROCEEDINGS{AC:AM:IMPACT,
  author={Gupta, Vaibhav and Mohapatra, Debabrata and Park, Sang Phill and Raghunathan, Anand and Roy, Kaushik},
  booktitle={IEEE/ACM International Symposium on Low Power Electronics and Design}, 
  title={IMPACT: IMPrecise adders for low-power approximate computing}, 
  year={2011},
  volume={},
  number={},
  pages={409-414},
  keywords={Approximation methods;Adders;Capacitance;Discrete cosine transforms;Digital signal processing;Approximation algorithms;Transistors;Approximate computing;Low-power;Mirror adder},
  doi={10.1109/ISLPED.2011.5993675}}


@techreport{LS:quip,
  author      = {},
  institution = {Altera},
  title       = {Benchmark Designs For The Quartus University Interface Program (QUIP)},
  year        = {2005}
}

@INPROCEEDINGS{LS:iwls05,
  author={},
  title={IWLS 2005 Benchmarks}, 
  booktitle={International Workshop on Logic Synthesis (IWLS)},
  year={2005}
}

@inproceedings{FPGA:koios,
  title={Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research},
  author={Arora, Aman and Boutros, Andrew and Rauch, Daniel and Rajen, Aishwarya and Borda, Aatman and Damghani, Seyed A. and Mehta, Samidh and Kate, Sangram and Patel, Pragnesh and Kent, Kenneth B. and Betz, Vaughn and John, Lizy K.},
  booktitle={International Conference on Field Programmable Logic and Applications (FPL)},
  year={2021}
}

@article{FPGA:vtr8,
  title={VTR 8: High Performance CAD and Customizable FPGA Architecture Modelling},
  author={Murray, Kevin E. and Petelin, Oleg and Zhong, Sheng and Wang, Jai Min and ElDafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G. and Wu, Jean and Walker, Matthew J. P. and Zeng, Hanqing and Patros, Panagiotis and Luu, Jason and Kent, Kenneth B. and Betz, Vaughn},
  journal={ACM Trans. Reconfigurable Technol. Syst.},
  year={2020}
}

@ARTICLE{LS:OPDB,
  author={Tziantzioulis, Georgios and Chang, Ting-Jung and Balkind, Jonathan and Tu, Jinzheng and Gao, Fei and Wentzlaff, David},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={OPDB: A Scalable and Modular Design Benchmark}, 
  year={2022},
  volume={41},
  number={6},
  pages={1878-1887},
  keywords={Benchmark testing;Tools;Integrated circuits;Open source software;Industries;Transistors;Standards;Design benchmark;electronic design automation (EDA);modular;scalable},
  doi={10.1109/TCAD.2021.3096794}}


@misc{LS:iMAP,
author = {},
title = {{iMAP}: Logic optimization and technology mapping tool},
howpublished = {\url{https://gitee.com/oscc-project/iMAP}},
month = {},
year = {},
note = {(Accessed on 03/10/2024)}
}

@misc{LS:cirkit,
author = {},
title = {Cirkit: a logic synthesis and optimization framework based on various EPFL logic sythesis libraries.},
howpublished = {\url{https://github.com/msoeken/cirkit}},
month = {},
year = {},
note = {(Accessed on 03/10/2024)}
}

@article{AI:stable-baselines3,
  author  = {Antonin Raffin and Ashley Hill and Adam Gleave and Anssi Kanervisto and Maximilian Ernestus and Noah Dormann},
  title   = {Stable-Baselines3: Reliable Reinforcement Learning Implementations},
  journal = {Journal of Machine Learning Research},
  year    = {2021},
  volume  = {22},
  number  = {268},
  pages   = {1-8},
  url     = {http://jmlr.org/papers/v22/20-1364.html}
}

@misc{AI:gym,
  Author = {Greg Brockman and Vicki Cheung and Ludwig Pettersson and Jonas Schneider and John Schulman and Jie Tang and Wojciech Zaremba},
  Title = {OpenAI Gym},
  Year = {2016},
  Eprint = {arXiv:1606.01540},
}

@ARTICLE{LS:Bulls-Eye,
  author={Basak Chowdhury, Animesh and Tan, Benjamin and Carey, Ryan and Jain, Tushit and Karri, Ramesh and Garg, Siddharth},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis}, 
  year={2023},
  volume={42},
  number={8},
  pages={2580-2590},
  keywords={Training;Predictive models;Optimization;Logic gates;Data models;Benchmark testing;Task analysis;Deep learning;graph neural networks;logic synthesis},
  doi={10.1109/TCAD.2022.3226668}}


@INPROCEEDINGS{Moucheng_Yang,
  author={Wang, Xiaoxi and Yang, Moucheng and Li, Zhen and Wang, Lingli},
  booktitle={2021 International Conference on Field-Programmable Technology (ICFPT)}, 
  title={Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning}, 
  year={2021},
  volume={},
  number={},
  pages={1-5},
  keywords={Instruction sets;Merging;Decision making;Benchmark testing;Delays;Complexity theory;Partitioning algorithms},
  doi={10.1109/ICFPT52863.2021.9609877}}


@Inbook{LS:XMG_2024,
author="Rai, Shubham
and Kumar, Akash",
title="Logic Synthesis with XOR-Majority Graphs",
bookTitle="Design Automation and Applications for Emerging Reconfigurable Nanotechnologies",
year="2024",
publisher="Springer Nature Switzerland",
address="Cham",
pages="91--118",
abstract="Logic synthesis plays an important role in optimizing a logic representation for a given circuit in terms of a cost function, typically focusing on the reduction of area or delay.",
isbn="978-3-031-37924-6",
doi="10.1007/978-3-031-37924-6_5",
url="https://doi.org/10.1007/978-3-031-37924-6_5"
}

@INPROCEEDINGS{LS:XMG_2017,
  author={Haaswijk, Winston and Soeken, Mathias and Amarù, Luca and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
  title={A novel basis for logic rewriting}, 
  year={2017},
  volume={},
  number={},
  pages={151-156},
  keywords={Table lookup;Boolean functions;Runtime;Inverters;Optimization methods;Logic gates},
  doi={10.1109/ASPDAC.2017.7858312}}


@INPROCEEDINGS{LS:XAIG_iwls,
  author={Háleček, Ivo and Fišer, Petr and Schmidt, Jan},
  title={On XAIG Rewriting}, 
  booktitle={International Workshop on Logic Synthesis (IWLS)},
  year={2017}
}

@INPROCEEDINGS{LS:XAIG_ddecs,
  author={Háleček, Ivo and Fišer, Petr and Schmidt, Jan},
  booktitle={2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits \& Systems (DDECS)}, 
  title={Are XORs in logic synthesis really necessary?}, 
  year={2017},
  volume={},
  number={},
  pages={134-139},
  keywords={Logic gates;Tools;Optimization;Standards;Inverters;Logic functions;Information technology},
  doi={10.1109/DDECS.2017.7934583}}


@article{LS:XAIG_Microelec_Relia,
title = {Towards AND/XOR balanced synthesis: Logic circuits rewriting with XOR},
journal = {Microelectronics Reliability},
volume = {81},
pages = {274-286},
year = {2018},
issn = {0026-2714},
doi = {https://doi.org/10.1016/j.microrel.2017.12.031},
url = {https://www.sciencedirect.com/science/article/pii/S0026271417305899},
author = {Ivo Háleček and Petr Fišer and Jan Schmidt},
keywords = {Logic synthesis, Rewriting, XOR, XOR-AND-Inverter Graph},
}

@INPROCEEDINGS{FPGA:Jason_Cong_patition,
  author={Cong, J. and Zheng Li and Bagrodia, R.},
  booktitle={31st Design Automation Conference}, 
  title={Acyclic Multi-Way Partitioning of Boolean Networks}, 
  year={1994},
  volume={},
  number={},
  pages={670-675},
  keywords={Partitioning algorithms;Circuit simulation;Clustering algorithms;Signal processing;Logic circuits;Field programmable gate arrays;Very large scale integration;Iterative algorithms;Pipeline processing;Logic design},
  doi={10.1145/196244.196609}}


@INPROCEEDINGS{LS:Verification_after_synthesis,
  author={Mishchenko, Alan and Brayton, Robert King},
  title={Verification after synthesis}, 
  booktitle={International Workshop on Logic Synthesis (IWLS)},
  year={2006},
  pages={263-267}
}

@inproceedings{FPGA:Jason_Cong_1999_cut_ranking,
author = {Cong, Jason and Wu, Chang and Ding, Yuzheng},
title = {Cut ranking and pruning: enabling a general and efficient FPGA mapping solution},
year = {1999},
isbn = {1581130880},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/296399.296425},
doi = {10.1145/296399.296425},
booktitle = {Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays},
pages = {29–35},
numpages = {7},
location = {Monterey, California, USA},
series = {FPGA '99}
}

@inproceedings{FPGA:Jason_Cong_1993,
author = {Cong, Jason and Ding, Yuzheng},
title = {On area/depth trade-off in LUT-based FPGA technology mapping},
year = {1993},
isbn = {0897915771},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/157485.164675},
doi = {10.1145/157485.164675},
booktitle = {Proceedings of the 30th International Design Automation Conference},
pages = {213–218},
numpages = {6},
location = {Dallas, Texas, USA},
series = {DAC '93}
}

@ARTICLE{FPGA:CLB_Anderson,
  author={Anderson, Jason H. and Wang, Qiang and Ravishankar, Chirag},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Raising FPGA Logic Density Through Synthesis-Inspired Architecture}, 
  year={2012},
  volume={20},
  number={3},
  pages={537-550},
  keywords={Table lookup;Logic gates;Field programmable gate arrays;Logic functions;Random access memory;Multiplexing;Architecture;area;field-programmable gate arrays (FPGAs);logic synthesis;optimization},
  doi={10.1109/TVLSI.2010.2102781}}


@INPROCEEDINGS{LS:exact_rewriting,
  author={Riener, Heinz and Mishchenko, Alan and Soeken, Mathias},
  booktitle={2020 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Exact DAG-Aware Rewriting}, 
  year={2020},
  volume={},
  number={},
  pages={732-737},
  keywords={Boolean functions;Optimization;Databases;Logic gates;Adders;Engines;Delays},
  doi={10.23919/DATE48585.2020.9116379}}


@INPROCEEDINGS{LS:exact_syn,
  author={Soeken, Mathias and Haaswijk, Winston and Testa, Eleonora and Mishchenko, Alan and Amarù, Luca G. and Brayton, Robert K. and De Micheli, Giovanni},
  booktitle={2018 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Practical exact synthesis}, 
  year={2018},
  volume={},
  number={},
  pages={309-314},
  keywords={Logic gates;Boolean functions;Delays;Encoding;Optimization;Complexity theory;Adders},
  doi={10.23919/DATE.2018.8342027}}


@article{KaHyPar,
author = {Schlag, Sebastian and Heuer, Tobias and Gottesb\"{u}ren, Lars and Akhremtsev, Yaroslav and Schulz, Christian and Sanders, Peter},
title = {High-Quality Hypergraph Partitioning},
year = {2023},
issue_date = {December 2022},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {27},
issn = {1084-6654},
url = {https://doi.org/10.1145/3529090},
doi = {10.1145/3529090},
journal = {ACM J. Exp. Algorithmics},
month = {feb},
articleno = {1.9},
numpages = {39},
keywords = {maximum flows, portfolio, community detection, memetic algorithm, multilevel algorithm, Partitioning}
}

@ARTICLE{LS:MIG_exact_syn,
  author={Soeken, Mathias and Amarù, Luca Gaetano and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Exact Synthesis of Majority-Inverter Graphs and Its Applications}, 
  year={2017},
  volume={36},
  number={11},
  pages={1842-1855},
  keywords={Logic gates;Encoding;Inverters;Optimization;Boolean functions;Benchmark testing;Heuristic algorithms;Boolean satisfiability;exact synthesis;logic rewriting;logic synthesis;majority logic},
  doi={10.1109/TCAD.2017.2664059}}

@ARTICLE{LS:MIG,
  author={Amarú, Luca and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Majority-Inverter Graph: A New Paradigm for Logic Optimization}, 
  year={2016},
  volume={35},
  number={5},
  pages={806-819},
  keywords={Optimization;Data structures;Logic functions;Benchmark testing;Design methods and tools;Optimization;Majority Logic;Boolean Algebra;DAG;Logic Synthesis;Boolean algebra;design methods and tools;directed acyclic graphs (DAGs);logic synthesis;majority logic;optimization},
  doi={10.1109/TCAD.2015.2488484}}

@INPROCEEDINGS{LS:LSOracle,
  author={Neto, Walter Lau and Austin, Max and Temple, Scott and Amaru, Luca and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={{LSOracle}: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper}, 
  year={2019},
  volume={},
  number={},
  pages={1-6},
  keywords={Integrated circuits;Tools;Libraries;Complexity theory;System-on-chip;Standards;Open source software;Logic synthesis;machine learning;circuit classification;circuit partitioning},
  doi={10.1109/ICCAD45719.2019.8942145}}


@article{LS:DRiLLS:hand_craft,
author = {\"{I}pek, Engin and McKee, Sally A. and Caruana, Rich and de Supinski, Bronis R. and Schulz, Martin},
title = {Efficiently exploring architectural design spaces via predictive modeling},
year = {2006},
issue_date = {December 2006},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {40},
number = {5},
issn = {0163-5980},
url = {https://doi.org/10.1145/1168917.1168882},
doi = {10.1145/1168917.1168882},
journal = {SIGOPS Oper. Syst. Rev.},
month = {oct},
pages = {195–206},
numpages = {12},
keywords = {sensitivity studies, performance prediction, design space exploration, artificial neural networks}
}

@inproceedings{LS:PIMap,
author = {Liu, Gai and Zhang, Zhiru},
title = {A Parallelized Iterative Improvement Approach to Area Optimization for LUT-Based Technology Mapping},
year = {2017},
isbn = {9781450343541},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3020078.3021735},
doi = {10.1145/3020078.3021735},
booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {147–156},
numpages = {10},
keywords = {FPGA, logic synthesis, reconfigurable computing, technology mapping},
location = {Monterey, California, USA},
series = {FPGA '17}
}

@INPROCEEDINGS{LS:DRiLLS,
  author={Hosny, Abdelrahman and Hashemi, Soheil and Shalan, Mohamed and Reda, Sherief},
  booktitle={2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
  title={{DRiLLS}: Deep Reinforcement Learning for Logic Synthesis}, 
  year={2020},
  volume={},
  number={},
  pages={581-586},
  keywords={Reinforcement learning;Benchmark testing;Space exploration;Delays;Circuit synthesis;Optimization;Tuning},
  doi={10.1109/ASP-DAC47756.2020.9045559}}


@misc{LS:EPFL_benchs_github,
author = {},
title = {lsils/benchmarks: EPFL logic synthesis benchmarks},
howpublished = {\url{https://github.com/lsils/benchmarks/tree/master}},
month = {},
year = {},
note = {(Accessed on 03/05/2024)}
}

@INPROCEEDINGS{LS:EPFL_benchs_iwls,
  author={Amaru, Luca and Gaillardon, Pierre-Emmanuel and Micheli, Giovanni De},
  title={The EPFL Combinational Benchmark Suite}, 
  booktitle={International Workshop on Logic Synthesis (IWLS)},
  year={2015} 
}


@INPROCEEDINGS{LS:BOiLS,
  author={Grosnit, Antoine and Malherbe, Cedric and Tutunov, Rasul and Wan, Xingchen and Wang, Jun and Ammar, Haitham Bou},
  booktitle={2022 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={{BOiLS}: Bayesian Optimisation for Logic Synthesis}, 
  year={2022},
  volume={},
  number={},
  pages={1193-1196},
  keywords={Navigation;Logic circuits;Gaussian processes;Benchmark testing;Bayes methods;Complexity theory;Kernel;Logic synthesis;Bayesian Optimisation},
  doi={10.23919/DATE54114.2022.9774632}}


@ARTICLE{LS:structural_bias,
  author={Chatterjee, Satrajit and Mishchenko, Alan and Brayton, Robert K. and Wang, Xinning and Kam, Timothy},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Reducing Structural Bias in Technology Mapping}, 
  year={2006},
  volume={25},
  number={12},
  pages={2894-2903},
  keywords={Network synthesis;Libraries;Circuit synthesis;Boolean functions;Delay;Runtime;Design automation;Equivalent circuits;Logic design;Boolean matching;circuit synthesis;design automation;equivalent circuits;logic design;lossless synthesis;technology mapping},
  doi={10.1109/TCAD.2006.882484}}


@ARTICLE{LS:AIG,
  author={Kuehlmann, A. and Paruthi, V. and Krohm, F. and Ganai, M.K.},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Robust Boolean reasoning for equivalence checking and functional property verification}, 
  year={2002},
  volume={21},
  number={12},
  pages={1377-1394},
  keywords={Robustness;Boolean functions;Data structures;Design automation;Application software;Logic design;Logic circuits;Circuit synthesis;Logic testing;Circuit testing},
  doi={10.1109/TCAD.2002.804386}}


@INPROCEEDINGS{LS:seq_syn_DATE24,
  author={Marakkalage, Dewmini and Testa, Eleonora and Neto, Walter Lau and Mishchenko, Alan and Micheli, Giovanni De and Amaru, Luca},
  booktitle={2024 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={SCALABLE SEQUENTIAL OPTIMIZATION UNDER OBSERVABILITY DON'T CARES}, 
  year={2024},
  volume={},
  number={},
  pages={1-6},
  doi={}}

@INPROCEEDINGS{AC:AM:FPGA:DATE24,
  author={Guo, Yi and Zhou, Qilin and Chen, Xiu and Sun, Heming},
  booktitle={2024 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={HIGH-EFFICIENCY FPGA-BASED APPROXIMATE MULTIPLIERS WITH LUT SHARING AND CARRY SWITCHING}, 
  year={2024},
  volume={},
  number={},
  pages={1-6},
  doi={}}

@INPROCEEDINGS{AC:AM:FPGA:ApproxFPGAs,
  author={Prabakaran, Bharath Srinivas and Mrazek, Vojtech and Vasicek, Zdenek and Sekanina, Lukas and Shafique, Muhammad},
  booktitle={2020 57th ACM/IEEE Design Automation Conference (DAC)}, 
  title={{ApproxFPGAs}: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems}, 
  year={2020},
  volume={},
  number={},
  pages={1-6},
  doi={10.1109/DAC18072.2020.9218533}}

@inproceedings{BBO:TPE,
 author = {Bergstra, James and Bardenet, R\'{e}mi and Bengio, Yoshua and K\'{e}gl, Bal\'{a}zs},
 booktitle = {Advances in Neural Information Processing Systems},
 pages = {},
 publisher = {Curran Associates, Inc.},
 title = {Algorithms for Hyper-Parameter Optimization},
 volume = {24},
 year = {2011}
}

@inproceedings{BBO:BayesianNeuralIPS,
 author = {Snoek, Jasper and Larochelle, Hugo and Adams, Ryan P},
 booktitle = {Advances in Neural Information Processing Systems},
 pages = {},
 publisher = {Curran Associates, Inc.},
 title = {Practical Bayesian Optimization of Machine Learning Algorithms},
 volume = {25},
 year = {2012}
}

@book{FPGA:Vaughn,
  title={Architecture and CAD for deep-submicron FPGAs},
  author={Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
  year={1999},
  publisher={Kluwer Academic Publishers}
}

@misc{IP:DesignWare,
organization = {Synopsys},
title = {{DesignWare} Library: Datapath and Building Block {IP}},
url = {https://www.synopsys.com/dw/buildingblock.php}
}

@misc{IP:LogiCORE,
organization = {Xilinx},
title = {Multiplier v12.0 {LogiCORE IP} Product Guide {(PG108)}},
url = {https://docs.xilinx.com/v/u/en-US/pg108-mult-gen},
month = {November},
year = {2015}
}

@inproceedings{AC:AM:FPGA:CaCc,
author = {Ullah, Salim and Rehman, Semeen and Prabakaran, Bharath Srinivas and Kriebel, Florian and Hanif, Muhammad Abdullah and Shafique, Muhammad and Kumar, Akash},
title = {Area-Optimized Low-Latency Approximate Multipliers for FPGA-Based Hardware Accelerators},
year = {2018},
isbn = {9781450357005},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
doi = {10.1145/3195970.3195996},
booktitle = {Proceedings of the 55th Annual Design Automation Conference},
articleno = {159},
numpages = {6},
location = {San Francisco, California},
series = {DAC '18}
}

@INPROCEEDINGS{AC:AM:FPGA:FPT22,
  author={Yao, Shangshang and Zhang, Liang},
  booktitle={2022 International Conference on Field-Programmable Technology (ICFPT)}, 
  title={Hardware-Efficient FPGA-Based Approximate Multipliers for Error-Tolerant Computing}, 
  year={2022},
  volume={},
  number={},
  pages={1-8},
  doi={10.1109/ICFPT56656.2022.9974399}}

@ARTICLE{AC:AM:FPGA:TCAD22,
  author={Ullah, Salim and Rehman, Semeen and Shafique, Muhammad and Kumar, Akash},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators}, 
  year={2022},
  volume={41},
  number={2},
  pages={211-224},
  doi={10.1109/TCAD.2021.3056337}}

@INPROCEEDINGS{FPGA:VIB,
  author={Shi, Kaichuang and Zhou, Hao and Wang, Lingli},
  booktitle={2023 International Conference on Field Programmable Technology (ICFPT)}, 
  title={VIB: A Versatile Interconnection Block for FPGA Routing Architecture}, 
  year={2023},
  volume={},
  number={},
  pages={79-87},
  keywords={Switches;Routing;Topology;Delays;Field programmable gate arrays;Video recording;Optimization;FPGA;routing architecture;tileable;route;VTR enhancement},
  doi={10.1109/ICFPT59805.2023.00014}}


@inproceedings{AC:AM:FPGA:SMApproxLib,
author = {Ullah, Salim and Murthy, Sanjeev Sripadraj and Kumar, Akash},
title = {{SMApproxlib}: Library of FPGA-Based Approximate Multipliers},
year = {2018},
isbn = {9781450357005},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
doi = {10.1145/3195970.3196115},
booktitle = {Proceedings of the 55th Annual Design Automation Conference},
articleno = {157},
numpages = {6},
location = {San Francisco, California},
series = {DAC '18}
}

@INPROCEEDINGS{FPGA:PolyLUT,
  author={Andronic, Marta and Constantinides, George A.},
  booktitle={2023 International Conference on Field Programmable Technology (ICFPT)}, 
  title={PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference}, 
  year={2023},
  volume={},
  number={},
  pages={60-68},
  keywords={Training;Large Hadron Collider;Network intrusion detection;Table lookup;Task analysis;Field programmable gate arrays;Standards;LUT-based neural networks;field-programmable gate array;soft logic;deep learning inference;hardware accelerator},
  doi={10.1109/ICFPT59805.2023.00012}}

@inproceedings{FPGA:Math,
author = {Boutros, Andrew and Eldafrawy, Mohamed and Yazdanshenas, Sadegh and Betz, Vaughn},
title = {Math Doesn't Have to Be Hard: Logic Block Architectures to Enhance Low-Precision Multiply-Accumulate on FPGAs},
year = {2019},
isbn = {9781450361378},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3289602.3293912},
doi = {10.1145/3289602.3293912},
booktitle = {Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {94–103},
numpages = {10},
keywords = {logic block architecture, low-precision, soft multipliers, deep learning},
location = {Seaside, CA, USA},
series = {FPGA '19}
}

@inproceedings{FPGA:DSP,
author = {Langhammer, Martin and Pasca, Bogdan},
title = {Floating-Point {DSP} Block Architecture for {FPGAs}},
year = {2015},
isbn = {9781450333153},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
booktitle = {Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {117–125},
numpages = {9},
keywords = {arria10, dsp, floating-point, altera, fpga, single-precision},
location = {Monterey, California, USA},
series = {FPGA '15}
}

@inproceedings{Accelerator:SC,
author = {Wang, Yongchen and Wang, Ying and Li, Huawei and Shi, Cong and Li, Xiaowei},
title = {Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis},
year = {2019},
isbn = {9781450367257},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3316781.3317919},
doi = {10.1145/3316781.3317919},
booktitle = {Proceedings of the 56th Annual Design Automation Conference 2019},
articleno = {210},
numpages = {6},
location = {Las Vegas, NV, USA},
series = {DAC '19}
}

@INPROCEEDINGS{Accelerator:JiaoLi,
  author={Jiao, Li and Luo, Cheng and Cao, Wei and Zhou, Xuegong and Wang, Lingli},
  booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)}, 
  title={Accelerating low bit-width convolutional neural networks with embedded FPGA}, 
  year={2017},
  volume={},
  number={},
  pages={1-4},
  keywords={Kernel;Field programmable gate arrays;Table lookup;Neural networks;Computational modeling;Quantization (signal);Convolution},
  doi={10.23919/FPL.2017.8056820}}


@misc{DNN:DoReFa-Net,
      title={{DoReFa-Net}: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients}, 
      author={Shuchang Zhou and Yuxin Wu and Zekun Ni and Xinyu Zhou and He Wen and Yuheng Zou},
      year={2018},
      eprint={1606.06160},
      archivePrefix={arXiv},
      primaryClass={cs.NE}
}

@misc{ASAP7_github,
author = {},
title = {The-OpenROAD-Project/asap7},
howpublished = {\url{https://github.com/The-OpenROAD-Project/asap7}},
month = {},
year = {},
note = {(Accessed on 02/28/2024)}
}

@ARTICLE{AC:AM:CGP_EvoLite,
  author={Mrazek, Vojtech and Vasicek, Zdenek and Sekanina, Lukas and Jiang, Honglan and Han, Jie},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error}, 
  year={2018},
  volume={26},
  number={11},
  pages={2572-2576},
  keywords={Adders;Very large scale integration;Approximate computing;Design methodology;Computers;Delays;Libraries;Approximate computing circuits and systems;circuit synthesis;circuits;computers and information processing},
  doi={10.1109/TVLSI.2018.2856362}}


@ARTICLE{AC:AM:PPAM,
  author={Zervakis, Georgios and Tsoumanis, Kostas and Xydis, Sotirios and Soudris, Dimitrios and Pekmestzi, Kiamal},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation}, 
  year={2016},
  volume={24},
  number={10},
  pages={3105-3117},
  keywords={Adders;Computer architecture;Delays;Compressors;Hardware;Power demand;Approximate arithmetic circuits;approximate computing;approximate multiplier;error analysis;low power},
  doi={10.1109/TVLSI.2016.2535398}}


@ARTICLE{AC:AM:RoBA,
  author={Zendegani, Reza and Kamal, Mehdi and Bahadori, Milad and Afzali-Kusha, Ali and Pedram, Massoud},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing}, 
  year={2017},
  volume={25},
  number={2},
  pages={393-401},
  keywords={Hardware;Digital signal processing;Image processing;Computer architecture;Very large scale integration;Energy consumption;Approximate computing;Accuracy;approximate computing;energy efficient;error analysis;high speed;multiplier},
  doi={10.1109/TVLSI.2016.2587696}}


@ARTICLE{AC:AM:AC,
  author={Venkatachalam, Suganthi and Ko, Seok-Bum},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Design of Power and Area Efficient Approximate Multipliers}, 
  year={2017},
  volume={25},
  number={5},
  pages={1782-1786},
  keywords={Logic gates;Compressors;Adders;Complexity theory;Probability;Very large scale integration;Approximate computing;Approximate computing;error analysis;low error;low power;multipliers},
  doi={10.1109/TVLSI.2016.2643639}}


@INPROCEEDINGS{DNN:fake_quanti,
  author={Jacob, Benoit and Kligys, Skirmantas and Chen, Bo and Zhu, Menglong and Tang, Matthew and Howard, Andrew and Adam, Hartwig and Kalenichenko, Dmitry},
  booktitle={2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition}, 
  title={Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference}, 
  year={2018},
  volume={},
  number={},
  pages={2704-2713},
  keywords={Quantization (signal);Training;Arrays;Computational modeling;Hardware;Neural networks},
  doi={10.1109/CVPR.2018.00286}}


@inproceedings{DNN:AlexNet,
 author = {Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
 booktitle = {Advances in Neural Information Processing Systems},
 editor = {F. Pereira and C.J. Burges and L. Bottou and K.Q. Weinberger},
 pages = {},
 publisher = {Curran Associates, Inc.},
 title = {ImageNet Classification with Deep Convolutional Neural Networks},
 url = {https://proceedings.neurips.cc/paper_files/paper/2012/file/c399862d3b9d6b76c8436e924a68c45b-Paper.pdf},
 volume = {25},
 year = {2012}
}

@misc{DNN:VGG16,
      title={Very Deep Convolutional Networks for Large-Scale Image Recognition}, 
      author={Karen Simonyan and Andrew Zisserman},
      year={2015},
      eprint={1409.1556},
      archivePrefix={arXiv},
      primaryClass={cs.CV}
}

@mastersthesis{DNN:CIFAR-10,
  title={Learning Multiple Layers of Features from Tiny Images},
  author={Krizhevsky, Alex},
  school={University of Toronto},
  year={2009},
  url={https://www.cs.utoronto.ca/~kriz/learning-features-2009-TR.pdf}
}

@ARTICLE{DNN:LeNet_MNIST,
  author={Lecun, Y. and Bottou, L. and Bengio, Y. and Haffner, P.},
  journal={Proceedings of the IEEE}, 
  title={Gradient-based learning applied to document recognition}, 
  year={1998},
  volume={86},
  number={11},
  pages={2278-2324},
  keywords={Neural networks;Pattern recognition;Machine learning;Optical character recognition software;Character recognition;Feature extraction;Multi-layer neural network;Optical computing;Hidden Markov models;Principal component analysis},
  doi={10.1109/5.726791}}

@InProceedings{DNN:WeightAnalysis2,
author="Ahmed, Muhammad Atta Othman",
editor="Hassanien, Aboul Ella
and Tolba, Mohamed F.
and Elhoseny, Mohamed
and Mostafa, Mohamed ",
title="Trained Neural Networks Ensembles Weight Connections Analysis",
booktitle="The International Conference on Advanced Machine Learning Technologies and Applications (AMLTA2018)",
year="2018",
publisher="Springer International Publishing",
address="Cham",
pages="242--251",
isbn="978-3-319-74690-6"
}



@misc{LS:resub,
      title={Simulation-Guided Boolean Resubstitution}, 
      author={Siang-Yun Lee and Heinz Riener and Alan Mishchenko and Robert K. Brayton and Giovanni De Micheli},
      year={2020},
      eprint={2007.02579},
      archivePrefix={arXiv},
      primaryClass={cs.LO}
}

@INPROCEEDINGS{AC:ALS:ALSRAC,
  author={Meng, Chang and Qian, Weikang and Mishchenko, Alan},
  booktitle={2020 57th ACM/IEEE Design Automation Conference (DAC)}, 
  title={ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set}, 
  year={2020},
  volume={},
  number={},
  pages={1-6},
  keywords={Error analysis;Logic gates;Delays;Measurement uncertainty;Integrated circuit modeling;Erbium;Approximate Logic Synthesis;Approximate Computing;Resubstitution;Approximate Care Set},
  doi={10.1109/DAC18072.2020.9218627}}


@INPROCEEDINGS{AC:AM:CGP_32bit,
  author={Češka, Milan and Matyaš, Jiří and Mrazek, Vojtech and Sekanina, Lukas and Vasicek, Zdenek and Vojnar, Tomas},
  booktitle={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished}, 
  year={2017},
  volume={},
  number={},
  pages={416-423},
  keywords={Adders;Measurement;Tools;Scalability;Approximation error;Search problems;Integrated circuit modeling;approximate computing;logical synthesis;genetic programming;formal methods},
  doi={10.1109/ICCAD.2017.8203807}}

@INPROCEEDINGS{AC:AM:CGP_2019,
  author={Vasicek, Zdenek and Mrazek, Vojtech and Sekanina, Lukas},
  booktitle={2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Automated Circuit Approximation Method Driven by Data Distribution}, 
  year={2019},
  volume={},
  number={},
  pages={96-101},
  keywords={Measurement;Power demand;Approximation methods;Benchmark testing;Logic gates;Combinational circuits;Genetic programming},
  doi={10.23919/DATE.2019.8714977}}


@INPROCEEDINGS{AC:AM:CGP_Evoapprox8b,
  author={Mrazek, Vojtech and Hrbacek, Radek and Vasicek, Zdenek and Sekanina, Lukas},
  booktitle={Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2017}, 
  title={EvoApprox8b:  Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods}, 
  year={2017},
  volume={},
  number={},
  pages={258-261},
  keywords={Adders;Libraries;Approximation methods;Delays;Integrated circuit modeling;Sociology},
  doi={10.23919/DATE.2017.7926993}}

@book{CGP_2011,
  author         = {Julian F. Miller},
  editor         = {G. Rozenberg},
  publisher      = {Springer-Verlag},
  title          = {Cartesian Genetic Programming},
  year           = {2011}
}

@InProceedings{CGP_2000,
author="Miller, Julian F.
and Thomson, Peter",
editor="Poli, Riccardo
and Banzhaf, Wolfgang
and Langdon, William B.
and Miller, Julian
and Nordin, Peter
and Fogarty, Terence C.",
title="Cartesian Genetic Programming",
booktitle="Genetic Programming",
year="2000",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="121--132",
isbn="978-3-540-46239-2"
}

@inproceedings{CGP_1999,
author = {Miller, Julian F.},
title = {An empirical study of the efficiency of learning boolean functions using a Cartesian Genetic Programming approach},
year = {1999},
isbn = {1558606114},
publisher = {Morgan Kaufmann Publishers Inc.},
address = {San Francisco, CA, USA},
booktitle = {Proceedings of the 1st Annual Conference on Genetic and Evolutionary Computation - Volume 2},
pages = {1135–1142},
numpages = {8},
location = {Orlando, Florida},
series = {GECCO'99}
}

@article{CGP_1997,
author = {Miller, Julian and Thomson, P. and Fogarty, T.},
year = {1997},
pages = {105-131},
title = {Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study},
journal = {Genetic Algorithms and Evolution Strategies in Engineering and Computer Science}
}

@inproceedings{CGP_2008,
author = {Miller, Julian Francis and Harding, Simon L.},
title = {Cartesian genetic programming},
year = {2008},
isbn = {9781605581316},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1388969.1389075},
doi = {10.1145/1388969.1389075},
booktitle = {Proceedings of the 10th Annual Conference Companion on Genetic and Evolutionary Computation},
pages = {2701–2726},
numpages = {26},
keywords = {genetic programming},
location = {Atlanta, GA, USA},
series = {GECCO '08}
}

@INPROCEEDINGS{AC:AM:CGP_2016,
  author={Mrazek, Vojtech and Sarwar, Syed Shakib and Sekanina, Lukas and Vasicek, Zdenek and Roy, Kaushik},
  booktitle={2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={Design of power-efficient approximate multipliers for approximate artificial neural networks}, 
  year={2016},
  volume={},
  number={},
  pages={1-7},
  keywords={Artificial neural networks;Neurons;Biological neural networks;Power demand;Approximation algorithms;Logic gates;Algorithm design and analysis},
  doi={10.1145/2966986.2967021}}

@INPROCEEDINGS{AC:AM:OU,
  author={Chen, Chuangtao and Yang, Sen and Qian, Weikang and Imani, Mohsen and Yin, Xunzhao and Zhuo, Cheng},
  booktitle={2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)}, 
  title={Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability}, 
  year={2020},
  volume={},
  number={},
  pages={1-9},
  keywords={Systematics;Runtime;Design methodology;Complexity theory},
  doi={}}


@INPROCEEDINGS{AC:AM:DRUM,
  author={Hashemi, Soheil and Bahar, R. Iris and Reda, Sherief},
  booktitle={2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
  title={DRUM: A Dynamic Range Unbiased Multiplier for approximate applications}, 
  year={2015},
  volume={},
  number={},
  pages={418-425},
  keywords={Approximation methods;Hardware;Adders;Indexes;Power demand;Dynamic range;Electronic mail},
  doi={10.1109/ICCAD.2015.7372600}}

@INPROCEEDINGS{AC:AM:SDLC,
  author={Qiqieh, Issa and Shafik, Rishad and Tarawneh, Ghaith and Sokolov, Danil and Yakovlev, Alex},
  booktitle={Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2017}, 
  title={Energy-efficient approximate multiplier design using bit significance-driven logic compression}, 
  year={2017},
  volume={},
  number={},
  pages={7-12},
  keywords={Logic gates;Image coding;Complexity theory;Adders;Delays;Energy consumption;Logic arrays},
  doi={10.23919/DATE.2017.7926950}}


@INPROCEEDINGS{AC:AM:CR,
  author={Liu, Cong and Han, Jie and Lombardi, Fabrizio},
  booktitle={2014 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={A low-power, high-performance approximate multiplier with configurable partial error recovery}, 
  year={2014},
  volume={},
  number={},
  pages={1-4},
  keywords={Adders;Delays;Approximation methods;Accuracy;Vectors;Vegetation;Logic gates},
  doi={10.7873/DATE.2014.108}}

@INPROCEEDINGS{AC:AM:KMap,
  author={Kulkarni, Parag and Gupta, Puneet and Ercegovac, Milos},
  booktitle={2011 24th Internatioal Conference on VLSI Design}, 
  title={Trading Accuracy for Power with an Underdesigned Multiplier Architecture}, 
  year={2011},
  volume={},
  number={},
  pages={346-351},
  keywords={Signal to noise ratio;Adders;Software;Transform coding;Computer architecture;Runtime;Hardware},
  doi={10.1109/VLSID.2011.51}}

@misc{AC:AM:survey_zhuocheng,
      title={A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits}, 
      author={Ying Wu and Chuangtao Chen and Weihua Xiao and Xuan Wang and Chenyi Wen and Jie Han and Xunzhao Yin and Weikang Qian and Cheng Zhuo},
      year={2023},
      eprint={2301.12181},
      archivePrefix={arXiv},
      primaryClass={cs.AR}
}

@INPROCEEDINGS{AC:AM:mitchell_aspdac2018,
  author={Kim, Min Soo and Del Barrio, Alberto A. and Hermida, Román and Bagherzadeh, Nader},
  booktitle={2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
  title={Low-power implementation of Mitchell's approximate logarithmic multiplication for convolutional neural networks}, 
  year={2018},
  volume={},
  number={},
  pages={617-622},
  keywords={Approximate Multiplier;Convolutional Neural Networks;Logarithm;Power Reduction;MNIST;CIFAR-10},
  doi={10.1109/ASPDAC.2018.8297391}}

@ARTICLE{AC:AM:mitchell_tc2019,
  author={Kim, Min Soo and Barrio, Alberto A. Del and Oliveira, Leonardo Tavares and Hermida, Román and Bagherzadeh, Nader},
  journal={IEEE Transactions on Computers}, 
  title={Efficient Mitchell’s Approximate Log Multipliers for Convolutional Neural Networks}, 
  year={2019},
  volume={68},
  number={5},
  pages={660-675},
  keywords={Approximation algorithms;Logic gates;Training;Energy consumption;Degradation;Convolutional neural networks;Arithmetic and logic units;low-power design;machine learning;computer vision;object recognition},
  doi={10.1109/TC.2018.2880742}}

@misc{DNN:mitchell_Training,
      title={Deep Neural Network Training without Multiplications}, 
      author={Tsuguo Mogami},
      year={2020},
      eprint={2012.03458},
      archivePrefix={arXiv},
      primaryClass={cs.LG}
}

@ARTICLE{AC:AM:TOSAM,
  author={Vahdat, Shaghayegh and Kamal, Mehdi and Afzali-Kusha, Ali and Pedram, Massoud},
  journal={IEEE Trans. VLSI Syst.},
  title={{TOSAM}: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier},
  year={2019},
  volume={27},
  number={5},
  pages={1161-1173},
  doi={10.1109/TVLSI.2018.2890712}}

@ARTICLE{EM:PPA_GNN,
  author={Geng, Hao and Ma, Yuzhe and Xu, Qi and Miao, Jin and Roy, Subhendu and Yu, Bei},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={High-Speed Adder Design Space Exploration via Graph Neural Processes}, 
  year={2022},
  volume={41},
  number={8},
  pages={2657-2670},
  keywords={Adders;Very large scale integration;Space exploration;Delays;Tools;Physical design;Gaussian processes;Design space exploration;graph autoencoder;graph neural process;high speed adder;neural process;sequential model-based optimization},
  doi={10.1109/TCAD.2021.3114262}}

@article{EM:PPA_Pareto,
author = {Ma, Yuzhe and Roy, Subhendu and Miao, Jin and Chen, Jiamin and Yu, Bei},
title = {Cross-Layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach},
year = {2019},
issue_date = {Dec. 2019},
publisher = {IEEE Press},
volume = {38},
number = {12},
issn = {0278-0070},
url = {https://doi.org/10.1109/TCAD.2018.2878129},
doi = {10.1109/TCAD.2018.2878129},
journal = {Trans. Comp.-Aided Des. Integ. Cir. Sys.},
month = {dec},
pages = {2298–2311},
numpages = {14}
}

@INPROCEEDINGS{EM:PrefixRL,
  author={Roy, Rajarshi and Raiman, Jonathan and Kant, Neel and Elkin, Ilyas and Kirby, Robert and Siu, Michael and Oberman, Stuart and Godil, Saad and Catanzaro, Bryan},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)}, 
  title={PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning}, 
  year={2021},
  volume={},
  number={},
  pages={853-858},
  keywords={Training;Machine learning algorithms;Reinforcement learning;Tools;Libraries;Delays;Task analysis;machine learning;reinforcement learning;datapath optimization},
  doi={10.1109/DAC18074.2021.9586094}}

@INPROCEEDINGS{EM:Beaumont-Smith_adder,
  author={Beaumont-Smith, A. and Lim, C.-C.},
  booktitle={Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001}, 
  title={Parallel prefix adder design}, 
  year={2001},
  volume={},
  number={},
  pages={218-225},
  keywords={Signal generators;Adders;Very large scale integration;Equations;Space technology;CMOS technology;Technological innovation;CMOS process;Floating-point arithmetic;Counting circuits},
  doi={10.1109/ARITH.2001.930122}}

@ARTICLE{EM:Ling_adder,
  author={Dimitrakopoulos, G. and Nikolos, D.},
  journal={IEEE Transactions on Computers}, 
  title={High-speed parallel-prefix VLSI Ling adders}, 
  year={2005},
  volume={54},
  number={2},
  pages={225-231},
  keywords={Adders;Very-large-scale integration;Index Terms- Adders;parallel-prefix carry computation;computer arithmetic;VLSI design.},
  doi={10.1109/TC.2005.26}}

@INPROCEEDINGS{EM:Harris_3-D,
  author={Harris, D. and Sutherland, I.},
  booktitle={The Thrity-Seventh Asilomar Conference on Signals, Systems \& Computers, 2003}, 
  title={Logical effort of carry propagate adders}, 
  year={2003},
  volume={1},
  number={},
  pages={873-878 Vol.1},
  keywords={Adders;Wiring;Capacitance;Delay effects;CMOS logic circuits;Wire;Computer architecture;Added delay;Costs;Inverters},
  doi={10.1109/ACSSC.2003.1292037}}

@INPROCEEDINGS{EM:S-Knowles_adder,
  author={Knowles, S.},
  booktitle={Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336)}, 
  title={A family of adders}, 
  year={1999},
  volume={},
  number={},
  pages={30-34},
  keywords={CMOS technology;Costs;Construction industry;CMOS process;Very large scale integration;Arithmetic},
  doi={10.1109/ARITH.1999.762825}}

@misc{EM:PPA_PPT,
  author = {Vitoroulis, Kostas},
  title = {Parallel prefix adders},
  year = {2006},
  organization = {Concordia University}
}

@article{EM:Ladner-Fisher_adder,
author = {Ladner, Richard E. and Fischer, Michael J.},
title = {Parallel Prefix Computation},
year = {1980},
issue_date = {Oct. 1980},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {27},
number = {4},
issn = {0004-5411},
url = {https://doi.org/10.1145/322217.322232},
doi = {10.1145/322217.322232},
journal = {J. ACM},
month = {oct},
pages = {831–838},
numpages = {8}
}

@ARTICLE{EM:Sklansky_adder,
  author={Sklansky, J.},
  journal={IRE Transactions on Electronic Computers}, 
  title={An Evaluation of Several Two-Summand Binary Adders}, 
  year={1960},
  volume={EC-9},
  number={2},
  pages={213-226},
  keywords={Logic design;Weapons;Microprogramming;Senior members;Computational efficiency;Performance evaluation;Control equipment;Art;Arithmetic},
  doi={10.1109/TEC.1960.5219821}}

@INPROCEEDINGS{EM:Han-Carlson_adder,
  author={Han, Tackdon and Carlson, David A.},
  booktitle={1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)}, 
  title={Fast area-efficient VLSI adders}, 
  year={1987},
  volume={},
  number={},
  pages={49-56},
  keywords={Lead;Delay;Water;CMOS integrated circuits;Integrated circuit interconnections;CMOS technology},
  doi={10.1109/ARITH.1987.6158699}}

@ARTICLE{EM:Brent-Kung_adder,
  author={Brent and Kung},
  journal={IEEE Transactions on Computers}, 
  title={A Regular Layout for Parallel Adders}, 
  year={1982},
  volume={C-31},
  number={3},
  pages={260-264},
  keywords={Addition;area-time complexity;carry lookahead;circuit design;combinational logic;models of computation;parallel addition;parallel polynomial evaluation;prefix computation;VLSI},
  doi={10.1109/TC.1982.1675982}}

@ARTICLE{EM:Kogge-Stone_adder,
  author={Kogge, Peter M. and Stone, Harold S.},
  journal={IEEE Transactions on Computers}, 
  title={A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations}, 
  year={1973},
  volume={C-22},
  number={8},
  pages={786-793},
  keywords={Program processors;Equations;Computers;Mathematical model;Parallel algorithms;Data mining;Polynomials;Parallel algorithms;parallel computation;recurrence problems;recursive doubling},
  doi={10.1109/TC.1973.5009159}}

@book{EM:book_Computer_Arithmetic,
  author         = {Behrooz Parhami},
  publisher      = {Oxford University Press},
  title          = {Computer Arithmetic: Algorithms and Hardware Designs},
  year           = {2010},
  edition        = {2},
  url = {https://ashkanyeganeh.com/wp-content/uploads/2020/03/computer-arithmetic-algorithms-2nd-edition-Behrooz-Parhami.pdf}
}

@INPROCEEDINGS{EM:wallace_42,
  author={Asif, Shahzad and Kong, Yinan},
  booktitle={2015 Tenth International Conference on Computer Engineering \& Systems (ICCES)}, 
  title={Design of an algorithmic Wallace multiplier using high speed counters}, 
  year={2015},
  volume={},
  number={},
  pages={133-138},
  keywords={Radiation detectors;Compressors;Adders;Computer architecture;Algorithm design and analysis;Mathematical model;Boolean functions;high speed;Wallace multiplier;tree reduction;counters},
  doi={10.1109/ICCES.2015.7393033}}

@INPROCEEDINGS{EM:redeuce_wallace,
  author={Robinson, M.E. and Swartzlander, E.},
  booktitle={Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)}, 
  title={A reduction scheme to optimize the Wallace multiplier}, 
  year={1998},
  volume={},
  number={},
  pages={122-127},
  keywords={Counting circuits;Optimization methods;Delay effects;Sorting;Logic},
  doi={10.1109/ICCD.1998.727032}}

@misc{EM:booth_sign_extension,
title = {Sign Extension in Booth Multipliers},
howpublished = {\url{http://i.stanford.edu/pub/cstr/reports/csl/tr/94/617/CSL-TR-94-617.appendix.pdf}},
note = {(Accessed on 02/14/2024)}
}

@ARTICLE{EM:Dadda,
  author={Dadda, Luigi},
  journal={Alta Frequenza}, 
  title={Some schemes for parallel multipliers}, 
  year={1965},
  volume={34},
  number={5},
  month={May},
  pages={349-356}}

@ARTICLE{EM:Wallace,
  author={Wallace, C. S.},
  journal={IEEE Transactions on Electronic Computers}, 
  title={A Suggestion for a Fast Multiplier}, 
  year={1964},
  volume={EC-13},
  number={1},
  pages={14-17},
  keywords={Adders;Acceleration;Arithmetic;Hardware;Investments;Computer peripherals;Circuits;Power generation economics;Contracts;Physics computing},
  doi={10.1109/PGEC.1964.263830}}

@INPROCEEDINGS{EM:baugh-wooley_diff,
  author={Sjalander, Magnus and Larsson-Edefors, Per},
  booktitle={2008 15th IEEE International Conference on Electronics, Circuits and Systems}, 
  title={High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree}, 
  year={2008},
  volume={},
  number={},
  pages={33-36},
  keywords={Circuits;Power dissipation;Delay;Energy efficiency;Adders;Computer science;Logic design;Neodymium;Encoding;Differential equations},
  doi={10.1109/ICECS.2008.4674784}}

@ARTICLE{EM:booth_proof,
  author={Rubinfield, L.P.},
  journal={IEEE Transactions on Computers}, 
  title={A Proof of the Modified Booth's Algorithm for Multiplication}, 
  year={1975},
  volume={C-24},
  number={10},
  pages={1014-1015},
  keywords={Modified Booth's algorithm, multiplicand, multiplier, partial product.},
  doi={10.1109/T-C.1975.224114}}

@ARTICLE{EM:booth_Macsorley,
  author={Macsorley, O. L.},
  journal={Proceedings of the IRE}, 
  title={High-Speed Arithmetic in Binary Computers}, 
  year={1961},
  volume={49},
  number={1},
  pages={67-91},
  keywords={Digital arithmetic;Adders;Registers;Costs;Senior members;Concurrent computing;Application software;Logic circuits;Data systems},
  doi={10.1109/JRPROC.1961.287779}}

@article{EM:booth_orig,
    author = {BOOTH, ANDREW D.},
    title = "{A SIGNED BINARY MULTIPLICATION TECHNIQUE}",
    journal = {The Quarterly Journal of Mechanics and Applied Mathematics},
    volume = {4},
    number = {2},
    pages = {236-240},
    year = {1951},
    month = {01},
    abstract = "{A technique is described whereby binary numbers of either sign may be multiplied together by a uniform process which is independent of any foreknowledge of the signs of these numbers.}",
    issn = {0033-5614},
    doi = {10.1093/qjmam/4.2.236},
    url = {https://doi.org/10.1093/qjmam/4.2.236},
    eprint = {https://academic.oup.com/qjmam/article-pdf/4/2/236/5301697/4-2-236.pdf},
}

@ARTICLE{EM:baugh-wooley_modified_PP_reorga,
  author={Hatamian, M. and Cash, G.L.},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={A 70-MHz 8-bit/spl times/8-bit parallel pipelined multiplier in 2.5-/spl mu/m CMOS}, 
  year={1986},
  volume={21},
  number={4},
  pages={505-513},
  keywords={Clocks;Circuit testing;Circuit simulation;Pipeline processing;Timing;Finite impulse response filter;Delay;Adders;CMOS technology;Signal design},
  doi={10.1109/JSSC.1986.1052564}}

@ARTICLE{AC:AM:Overfit,
  author={Ansari, Mohammad Saeed and Mrazek, Vojtech and Cockburn, Bruce F. and Sekanina, Lukas and Vasicek, Zdenek and Han, Jie},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers}, 
  year={2020},
  volume={28},
  number={2},
  pages={317-328},
  keywords={Artificial neural networks;Hardware;Neurons;Adders;Pattern recognition;Benchmark testing;Standards;Approximate multipliers (AMs);Cartesian genetic programing (CGP);convolutional NN (CNN);multi-layer perceptron (MLP);neural networks (NNs)},
  doi={10.1109/TVLSI.2019.2940943}}

@ARTICLE{EM:mitchell,
  author={Mitchell, John N.},
  journal={IRE Transactions on Electronic Computers}, 
  title={Computer Multiplication and Division Using Binary Logarithms}, 
  year={1962},
  volume={EC-11},
  number={4},
  pages={512-517},
  keywords={Computer errors;Digital arithmetic;Error analysis;Mathematics;Application software;Inspection;Character generation;Counting circuits},
  doi={10.1109/TEC.1962.5219391}}

@InProceedings{LS:ABC,
author="Brayton, Robert and Mishchenko, Alan",
editor="Touili, Tayssir and Cook, Byron and Jackson, Paul",
title="ABC: An Academic Industrial-Strength Verification Tool",
booktitle="Computer Aided Verification",
year="2010",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="24--40",
isbn="978-3-642-14295-6"
}

@misc{LS:yosys,
author = {Wolf, Clifford},
title = {Yosys Open SYnthesis Suite},
howpublished = {\url{https://github.com/YosysHQ/yosys}},
month = {},
year = {},
note = {(Accessed on 01/21/2024)}
}

@ARTICLE{EM:baugh-wooley,
  author={Baugh, C.R. and Wooley, B.A.},
  journal={IEEE Transactions on Computers}, 
  title={A Two's Complement Parallel Array Multiplication Algorithm}, 
  year={1973},
  volume={C-22},
  number={12},
  pages={1045-1047},
  doi={10.1109/T-C.1973.223648}}

@misc{50yrs_processor_trend,
author = {karlrupp},
title = {Microprocessor trend data},
howpublished = {\url{https://github.com/karlrupp/microprocessor-trend-data}},
month = {},
year = {},
note = {(Accessed on 01/19/2024)}
}

@inproceedings{AC:Sys:camera,
author = {Raha, Arnab and Raghunathan, Vijay},
title = {Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System},
year = {2017},
isbn = {9781450349277},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3061639.3062333},
doi = {10.1145/3061639.3062333},
booktitle = {Proceedings of the 54th Annual Design Automation Conference 2017},
articleno = {74},
numpages = {6},
location = {Austin, TX, USA},
series = {DAC '17}
}

@INPROCEEDINGS{AC:Survey:hanjie_2013_ETS,
  author={Han, Jie and Orshansky, Michael},
  booktitle={2013 18th IEEE European Test Symposium (ETS)}, 
  title={Approximate computing: An emerging paradigm for energy-efficient design}, 
  year={2013},
  volume={},
  number={},
  pages={1-6},
  doi={10.1109/ETS.2013.6569370}}

@ARTICLE{AC:Store:SRAM,
  author={Frustaci, Fabio and Blaauw, David and Sylvester, Dennis and Alioto, Massimo},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Approximate SRAMs With Dynamic Energy-Quality Management}, 
  year={2016},
  volume={24},
  number={6},
  pages={2128-2141},
  doi={10.1109/TVLSI.2015.2503733}}

@INPROCEEDINGS{AC:Store:ASCache,
  author={Li, Fei and Lu, Youyou and Wu, Zhongjie and Shu, Jiwu},
  booktitle={2019 56th ACM/IEEE Design Automation Conference (DAC)}, 
  title={ASCache: An Approximate SSD Cache for Error-Tolerant Applications}, 
  year={2019},
  volume={},
  number={},
  pages={1-6},
  doi={}}

@ARTICLE{AC:Store:DRAM,
  author={Raha, Arnab and Sutar, Soubhagya and Jayakumar, Hrishikesh and Raghunathan, Vijay},
  journal={IEEE Transactions on Computers}, 
  title={Quality Configurable Approximate DRAM}, 
  year={2017},
  volume={66},
  number={7},
  pages={1172-1187},
  doi={10.1109/TC.2016.2640296}}

@ARTICLE{AC:Arith:survey_hanjie,
  author={Jiang, Honglan and Santiago, Francisco Javier Hernandez and Mo, Hai and Liu, Leibo and Han, Jie},
  journal={Proceedings of the IEEE}, 
  title={Approximate Arithmetic Circuits: A Survey, Characterization, and Recent Applications}, 
  year={2020},
  volume={108},
  number={12},
  pages={2108-2135},
  doi={10.1109/JPROC.2020.3006451}}

@inproceedings{AC:Arith:overscale,
author = {Shi, Kan and Boland, David and Stott, Edward and Bayliss, Samuel and Constantinides, George A.},
title = {Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs},
year = {2014},
isbn = {9781450327305},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2593069.2593118},
doi = {10.1145/2593069.2593118},
booktitle = {Proceedings of the 51st Annual Design Automation Conference},
pages = {1–6},
numpages = {6},
keywords = {Imprecise Design, Online Arithmetic, Overclocking},
location = {San Francisco, CA, USA},
series = {DAC '14}
}

@ARTICLE{AC:ALS:survey,
  author={Scarabottolo, Ilaria and Ansaloni, Giovanni and Constantinides, George A. and Pozzi, Laura and Reda, Sherief},
  journal={Proceedings of the IEEE}, 
  title={Approximate Logic Synthesis: A Survey}, 
  year={2020},
  volume={108},
  number={12},
  pages={2195-2213},
  doi={10.1109/JPROC.2020.3014430}}

@INPROCEEDINGS{AC:Div:2019dac,
  author={Saadat, Hassaan and Javaid, Haris and Parameswaran, Sri},
  booktitle={2019 56th ACM/IEEE Design Automation Conference (DAC)}, 
  title={Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias}, 
  year={2019},
  volume={},
  number={},
  pages={1-6},
  doi={}}

@ARTICLE{AC:AM:Adapt,
  author={Li, Zhen and Zheng, Su and Zhang, Jide and Lu, Yao and Gao, Jingbo and Tao, Jun and Wang, Lingli},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity}, 
  year={2022},
  volume={30},
  number={12},
  pages={1813-1826},
  doi={10.1109/TVLSI.2022.3197229}}

@ARTICLE{AC:Aadd:simple_yet,
  author={Xu, Wenbin and Sapatnekar, Sachin S. and Hu, Jiang},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A Simple Yet Efficient Accuracy-Configurable Adder Design}, 
  year={2018},
  volume={26},
  number={6},
  pages={1112-1125},
  doi={10.1109/TVLSI.2018.2803081}}

@ARTICLE{AC:Survey:survey's_survey,
  author={Liu, Weiqiang and Lombardi, Fabrizio and Schulte, Michael},
  journal={Proceedings of the IEEE}, 
  title={Approximate Computing: From Circuits to Applications [Scanning the Issue]}, 
  year={2020},
  volume={108},
  number={12},
  pages={2103-2107},
  doi={10.1109/JPROC.2020.3033361}}

@techreport{beyond_cmos,
  author      = {},
  institution = {International Roadmap for Devices and Systems (IRDS)},
  title       = {Beyond CMOS and Emerging Materials Integration},
  year        = {2022}
}

@techreport{more_than_moore,
  author      = {},
  institution = {International Roadmap for Devices and Systems (IRDS)},
  title       = {More than Moore},
  year        = {2022}
}

@techreport{more_moore,
  author      = {},
  institution = {International Roadmap for Devices and Systems (IRDS)},
  title       = {More Moore},
  year        = {2022}
}

@ARTICLE{Carbon_Nanotube_FET,
  author={Schroter, Michael and Claus, Martin and Sakalas, Paulius and Haferlach, M. and Wang, Dawei},
  journal={IEEE Journal of the Electron Devices Society}, 
  title={Carbon Nanotube FET Technology for Radio-Frequency Electronics: State-of-the-Art Overview}, 
  year={2013},
  volume={1},
  number={1},
  pages={9-20},
  doi={10.1109/JEDS.2013.2244641}}

@article{Graphene_transistor,
title = {Graphene transistors},
author = {Frank Schwierz},
pages = {487--496},
volume = {5},
journal = {Nature Nanotechnology},
doi = {https://doi.org/10.1038/nnano.2010.89},
year = {2010}
}

@article{SET,
title = {CMOS-compatible fabrication of room-temperature single-electron devices},
author = {Vishva Ray and Ramkumar Subramanian and Pradeep Bhadrachalam and Liang-Chieh Ma and Choong-Un Kim and Seong Jin Koh},
pages = {603--608},
volume = {3},
journal = {Nature Nanotechnology},
doi = {https://doi.org/10.1038/nnano.2008.267},
year = {2008}
}

@article{TFET,
author = {L. Britnell  and R. V. Gorbachev  and R. Jalil  and B. D. Belle  and F. Schedin  and A. Mishchenko  and T. Georgiou  and M. I. Katsnelson  and L. Eaves  and S. V. Morozov  and N. M. R. Peres  and J. Leist  and A. K. Geim  and K. S. Novoselov  and L. A. Ponomarenko },
title = {Field-Effect Tunneling Transistor Based on Vertical Graphene Heterostructures},
journal = {Science},
volume = {335},
number = {6071},
pages = {947-950},
year = {2012},
doi = {10.1126/science.1218461},
URL = {https://www.science.org/doi/abs/10.1126/science.1218461},
eprint = {https://www.science.org/doi/pdf/10.1126/science.1218461}
}

@INPROCEEDINGS{GAA,
  author={Bae, Geumjong and Bae, D.-I. and Kang, M. and Hwang, S.M. and Kim, S.S. and Seo, B. and Kwon, T.Y. and Lee, T.J. and Moon, C. and Choi, Y.M. and Oikawa, K. and Masuoka, S. and Chun, K.Y. and Park, S.H. and Shin, H.J. and Kim, J.C. and Bhuwalka, K.K. and Kim, D.H. and Kim, W.J. and Yoo, J. and Jeon, H.Y. and Yang, M.S. and Chung, S.-J. and Kim, D. and Ham, B.H. and Park, K.J. and Kim, W.D. and Park, S.H. and Song, G. and Kim, Y.H. and Kang, M.S. and Hwang, K.H. and Park, C.-H. and Lee, J.-H. and Kim, D.-W. and Jung, S-M. and Kang, H.K.},
  booktitle={2018 IEEE International Electron Devices Meeting (IEDM)}, 
  title={3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications}, 
  year={2018},
  volume={},
  number={},
  pages={28.7.1-28.7.4},
  doi={10.1109/IEDM.2018.8614629}}

@misc{AI:llm_overview,
      title={A Comprehensive Overview of Large Language Models}, 
      author={Humza Naveed and Asad Ullah Khan and Shi Qiu and Muhammad Saqib and Saeed Anwar and Muhammad Usman and Naveed Akhtar and Nick Barnes and Ajmal Mian},
      year={2023},
      eprint={2307.06435},
      archivePrefix={arXiv},
      primaryClass={cs.CL}
}

@misc{AI:green_computing,
      title={On the Opportunities of Green Computing: A Survey}, 
      author={You Zhou and Xiujing Lin and Xiang Zhang and Maolin Wang and Gangwei Jiang and Huakang Lu and Yupeng Wu and Kai Zhang and Zhe Yang and Kehang Wang and Yongduo Sui and Fengwei Jia and Zuoli Tang and Yao Zhao and Hongxuan Zhang and Tiannuo Yang and Weibo Chen and Yunong Mao and Yi Li and De Bao and Yu Li and Hongrui Liao and Ting Liu and Jingwen Liu and Jinchi Guo and Xiangyu Zhao and Ying WEI and Hong Qian and Qi Liu and Xiang Wang and Wai Kin and Chan and Chenliang Li and Yusen Li and Shiyu Yang and Jining Yan and Chao Mou and Shuai Han and Wuxia Jin and Guannan Zhang and Xiaodong Zeng},
      year={2023},
      eprint={2311.00447},
      archivePrefix={arXiv},
      primaryClass={cs.AI}
}

@inproceedings{AI:zeus,
author = {Jie You and Jae-Won Chung and Mosharaf Chowdhury},
title = {Zeus: Understanding and Optimizing {GPU} Energy Consumption of {DNN} Training},
booktitle = {20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23)},
year = {2023},
isbn = {978-1-939133-33-5},
address = {Boston, MA},
pages = {119--139},
url = {https://www.usenix.org/conference/nsdi23/presentation/you},
publisher = {USENIX Association},
month = apr
}

@ARTICLE{AI:carbon_google_2022,
  author={Patterson, David and Gonzalez, Joseph and Hölzle, Urs and Le, Quoc and Liang, Chen and Munguia, Lluis-Miquel and Rothchild, Daniel and So, David R. and Texier, Maud and Dean, Jeff},
  journal={Computer}, 
  title={The Carbon Footprint of Machine Learning Training Will Plateau, Then Shrink}, 
  year={2022},
  volume={55},
  number={7},
  pages={18-28},
  doi={10.1109/MC.2022.3148714}}

@misc{AI:carbon_google_2021,
      title={Carbon Emissions and Large Neural Network Training}, 
      author={David Patterson and Joseph Gonzalez and Quoc Le and Chen Liang and Lluis-Miquel Munguia and Daniel Rothchild and David So and Maud Texier and Jeff Dean},
      year={2021},
      eprint={2104.10350},
      archivePrefix={arXiv},
      primaryClass={cs.LG}
}

@article{ai_and_memory_wall,
  title={AI and Memory Wall},
  author={ Gholami, Amir and Yao, Zhewei and Kim, Sehoon and Mahoney, Michael W and Keutzer, Kurt},
  journal={RiseLab Medium Post},
  year={2021}
}


@inproceedings{AI:attention_is_all,
 author = {Vaswani, Ashish and Shazeer, Noam and Parmar, Niki and Uszkoreit, Jakob and Jones, Llion and Gomez, Aidan N and Kaiser, \L ukasz and Polosukhin, Illia},
 booktitle = {Advances in Neural Information Processing Systems},
 editor = {I. Guyon and U. Von Luxburg and S. Bengio and H. Wallach and R. Fergus and S. Vishwanathan and R. Garnett},
 pages = {},
 publisher = {Curran Associates, Inc.},
 title = {Attention is All you Need},
 url = {https://proceedings.neurips.cc/paper_files/paper/2017/file/3f5ee243547dee91fbd053c1c4a845aa-Paper.pdf},
 volume = {30},
 year = {2017}
}


@inproceedings{Accelerator:DianNao,
author = {Chen, Tianshi and Du, Zidong and Sun, Ninghui and Wang, Jia and Wu, Chengyong and Chen, Yunji and Temam, Olivier},
title = {DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning},
year = {2014},
isbn = {9781450323055},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2541940.2541967},
doi = {10.1145/2541940.2541967},
booktitle = {Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {269–284},
numpages = {16},
keywords = {neural networks, accelerator, memory},
location = {Salt Lake City, Utah, USA},
series = {ASPLOS '14}
}


@inproceedings{Accelerator:amd_versal_AIE,
author = {Gaide, Brian and Gaitonde, Dinesh and Ravishankar, Chirag and Bauer, Trevor},
title = {Xilinx Adaptive Compute Acceleration Platform: VersalTM Architecture},
year = {2019},
isbn = {9781450361378},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3289602.3293906},
doi = {10.1145/3289602.3293906},
booktitle = {Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {84–93},
numpages = {10},
keywords = {math engine, ssit, fpga cad, adaptable compute acceleration platform, noc, versal, acap, stacked silicon, fpga architecture, fpga, xilinx},
location = {Seaside, CA, USA},
series = {FPGA '19}
}

@techreport{Accelerator:nvdia_h100_tensor_core_4th,
  author      = {},
  institution = {Nvidia},
  title       = {NVIDIA {H100} Tensor Core {GPU} Architecture v1.04},
  year        = {2023}
}


@techreport{Accelerator:intel_xeon_4th,
  author      = {},
  institution = {Intel Corporation},
  title       = {Scalable End-to-End Enterprise AI on 4th Gen {Intel® Xeon®} Scalable Processors},
  year        = {2023}
}

@INPROCEEDINGS{Accelerator:Kunlun,
  author={Ouyang, Jian and Noh, Mijung and Wang, Yong and Qi, Wei and Ma, Yin and Gu, Canghai and Kim, SoonGon and Hong, Ki-il and Bae, Wang-Keun and Zhao, Zhibiao and Wang, Jing and Wu, Peng and Gong, Xiaozhang and Shi, Jiaxin and Zhu, Hefei and Du, Xueliang},
  booktitle={2020 IEEE Hot Chips 32 Symposium (HCS)}, 
  title={Baidu Kunlun An AI processor for diversified workloads}, 
  year={2020},
  volume={},
  number={},
  pages={1-18},
  doi={10.1109/HCS49909.2020.9220641}}

@INPROCEEDINGS{Accelerator:DaVinci,
  author={Liao, Heng and Tu, Jiajin and Xia, Jing and Zhou, Xiping},
  booktitle={2019 IEEE Hot Chips 31 Symposium (HCS)}, 
  title={DaVinci: A Scalable Architecture for Neural Network Computing}, 
  year={2019},
  volume={},
  number={},
  pages={1-44},
  doi={10.1109/HOTCHIPS.2019.8875654}}

@misc{Accelerator:IPU,
      title={Dissecting the Graphcore IPU Architecture via Microbenchmarking}, 
      author={Zhe Jia and Blake Tillman and Marco Maggioni and Daniele Paolo Scarpazza},
      year={2019},
      eprint={1912.03413},
      archivePrefix={arXiv},
      primaryClass={cs.DC}
}

@inproceedings{Accelerator:TPU,
author = {Jouppi, Norm and Kurian, George and Li, Sheng and Ma, Peter and Nagarajan, Rahul and Nai, Lifeng and Patil, Nishant and Subramanian, Suvinay and Swing, Andy and Towles, Brian and Young, Clifford and Zhou, Xiang and Zhou, Zongwei and Patterson, David A},
title = {TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings},
year = {2023},
isbn = {9798400700958},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3579371.3589350},
doi = {10.1145/3579371.3589350},
booktitle = {Proceedings of the 50th Annual International Symposium on Computer Architecture},
articleno = {82},
numpages = {14},
keywords = {carbon emissions, TPU, energy, machine learning, GPU, CO2 equivalent emissions, embeddings, power usage effectiveness, large language model, warehouse scale computer, domain specific architecture, supercomputer, optical interconnect, reconfigurable, IPU},
location = {Orlando, FL, USA},
series = {ISCA '23}
}

@article{AI:AlphaGo,
  author = {Silver, David and Huang, Aja and Maddison, Chris J. and Guez, Arthur and Sifre, Laurent and van den Driessche, George and Schrittwieser, Julian and Antonoglou, Ioannis and Panneershelvam, Veda and Lanctot, Marc and Dieleman, Sander and Grewe, Dominik and Nham, John and Kalchbrenner, Nal and Sutskever, Ilya and Lillicrap, Timothy and Leach, Madeleine and Kavukcuoglu, Koray and Graepel, Thore and Hassabis, Demis},
  doi = {10.1038/nature16961},
  journal = {Nature},
  month = {jan},
  number = 7587,
  pages = {484--489},
  title = {Mastering the Game of {Go} with Deep Neural Networks and Tree Search},
  volume = 529,
  year = 2016
}


@inproceedings{AI:AlexNet,
 author = {Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E},
 booktitle = {Advances in Neural Information Processing Systems},
 editor = {F. Pereira and C.J. Burges and L. Bottou and K.Q. Weinberger},
 pages = {},
 publisher = {Curran Associates, Inc.},
 title = {ImageNet Classification with Deep Convolutional Neural Networks},
 url = {https://proceedings.neurips.cc/paper_files/paper/2012/file/c399862d3b9d6b76c8436e924a68c45b-Paper.pdf},
 volume = {25},
 year = {2012}
}


@INPROCEEDINGS{AI:computing_demand_trend,
  author={Sevilla, Jaime and Heim, Lennart and Ho, Anson and Besiroglu, Tamay and Hobbhahn, Marius and Villalobos, Pablo},
  booktitle={2022 International Joint Conference on Neural Networks (IJCNN)}, 
  title={Compute Trends Across Three Eras of Machine Learning}, 
  year={2022},
  volume={},
  number={},
  pages={1-8},
  doi={10.1109/IJCNN55064.2022.9891914}}

@article{new_golden,
author = {Hennessy, John L. and Patterson, David A.},
title = {A New Golden Age for Computer Architecture},
year = {2019},
issue_date = {February 2019},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {62},
number = {2},
issn = {0001-0782},
url = {https://doi.org/10.1145/3282307},
doi = {10.1145/3282307},
abstract = {Innovations like domain-specific hardware, enhanced security, open instruction sets, and agile chip development will lead the way.},
journal = {Commun. ACM},
month = {jan},
pages = {48–60},
numpages = {13}
}

@INPROCEEDINGS{32nm_hkmg_2nd,
  author={Jan, C.-H. and Agostinelli, M. and Buehler, M. and Chen, Z.-P. and Choi, S.-J. and Curello, G. and Deshpande, H. and Gannavaram, S. and Hafez, W. and Jalan, U. and Kang, M. and Kolar, P. and Komeyli, K. and Landau, B. and Lake, A. and Lazo, N. and Lee, S.-H. and Leo, T. and Lin, J. and Lindert, N. and Ma, S. and McGill, L. and Meining, C. and Paliwal, A. and Park, J. and Phoa, K. and Post, I. and Pradhan, N. and Prince, M. and Rahman, A. and Rizk, J. and Rockford, L. and Sacks, G. and Schmitz, A. and Tashiro, H. and Tsai, C. and Vandervoorn, P. and Xu, J. and Yang, L. and Yeh, J.-Y. and Yip, J. and Zhang, K. and Zhang, Y. and Bai, P.},
  booktitle={2009 IEEE International Electron Devices Meeting (IEDM)}, 
  title={A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications}, 
  year={2009},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/IEDM.2009.5424258}}

@ARTICLE{FinFET,
  author={Hisamoto, D. and Wen-Chin Lee and Kedzierski, J. and Takeuchi, H. and Asano, K. and Kuo, C. and Anderson, E. and Tsu-Jae King and Bokor, J. and Chenming Hu},
  journal={IEEE Transactions on Electron Devices}, 
  title={FinFET-a self-aligned double-gate MOSFET scalable to 20 nm}, 
  year={2000},
  volume={47},
  number={12},
  pages={2320-2325},
  doi={10.1109/16.887014}}

@INPROCEEDINGS{65nm_strained,
  author={Bai, P. and Auth, C. and Balakrishnan, S. and Bost, M. and Brain, R. and Chikarmane, V. and Heussner, R. and Hussein, M. and Hwang, J. and Ingerly, D. and James, R. and Jeong, J. and Kenyon, C. and Lee, E. and Lee, S.-H. and Lindert, N. and Liu, M. and Ma, Z. and Marieb, T. and Murthy, A. and Nagisetty, R. and Natarajan, S. and Neirynck, J. and Ott, A. and Parker, C. and Sebastian, J. and Shaheed, R. and Sivakumar, S. and Steigerwald, J. and Tyagi, S. and Weber, C. and Woolery, B. and Yeoh, A. and Zhang, K. and Bohr, M.},
  booktitle={IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.}, 
  title={A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell}, 
  year={2004},
  volume={},
  number={},
  pages={657-660},
  doi={10.1109/IEDM.2004.1419253}}

@INPROCEEDINGS{90nm_uniaxial_strained,
  author={Mistry, K. and Armstrong, M. and Auth, C. and Cea, S. and Coan, T. and Ghani, T. and Hoffmann, T. and Murthy, A. and Sandford, J. and Shaheed, R. and Zawadzki, K. and Zhang, K. and Thompson, S. and Bohr, M.},
  booktitle={Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004.}, 
  title={Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology}, 
  year={2004},
  volume={},
  number={},
  pages={50-51},
  doi={10.1109/VLSIT.2004.1345387}}

@INPROCEEDINGS{90nm_ge_strained,
  author={Ghani, T. and Armstrong, M. and Auth, C. and Bost, M. and Charvat, P. and Glass, G. and Hoffmann, T. and Johnson, K. and Kenyon, C. and Klaus, J. and McIntyre, B. and Mistry, K. and Murthy, A. and Sandford, J. and Silberstein, M. and Sivakumar, S. and Smith, P. and Zawadzki, K. and Thompson, S. and Bohr, M.},
  booktitle={IEEE International Electron Devices Meeting 2003}, 
  title={A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors}, 
  year={2003},
  volume={},
  number={},
  pages={11.6.1-11.6.3},
  doi={10.1109/IEDM.2003.1269442}}

@INPROCEEDINGS{45nm_hkmg,
  author={Mistry, K. and Allen, C. and Auth, C. and Beattie, B. and Bergstrom, D. and Bost, M. and Brazier, M. and Buehler, M. and Cappellani, A. and Chau, R. and Choi, C.-H. and Ding, G. and Fischer, K. and Ghani, T. and Grover, R. and Han, W. and Hanken, D. and Hattendorf, M. and He, J. and Hicks, J. and Huessner, R. and Ingerly, D. and Jain, P. and James, R. and Jong, L. and Joshi, S. and Kenyon, C. and Kuhn, K. and Lee, K. and Liu, H. and Maiz, J. and McIntyre, B. and Moon, P. and Neirynck, J. and Pae, S. and Parker, C. and Parsons, D. and Prasad, C. and Pipes, L. and Prince, M. and Ranade, P. and Reynolds, T. and Sandford, J. and Shifren, L. and Sebastian, J. and Seiple, J. and Simon, D. and Sivakumar, S. and Smith, P. and Thomas, C. and Troeger, T. and Vandervoorn, P. and Williams, S. and Zawadzki, K.},
  booktitle={2007 IEEE International Electron Devices Meeting}, 
  title={A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging}, 
  year={2007},
  volume={},
  number={},
  pages={247-250},
  doi={10.1109/IEDM.2007.4418914}}

@Inbook{short-channel_effect,
author="Khanna, Vinod Kumar",
title="Short-Channel Effects in MOSFETs",
bookTitle="Integrated Nanoelectronics: Nanoscale CMOS, Post-CMOS and Allied Nanotechnologies",
year="2016",
publisher="Springer India",
address="New Delhi",
pages="73--93",
isbn="978-81-322-3625-2",
doi="10.1007/978-81-322-3625-2_5",
url="https://doi.org/10.1007/978-81-322-3625-2_5"
}


@techreport{arm_big_little,
  author      = {},
  institution = {Arm Corporation},
  title       = {big.LITTLE Technology: The Future of Mobile},
  year        = {2013}
}

@techreport{intel_turbo_boost,
  author      = {},
  institution = {Intel Corporation},
  title       = {Intel® Turbo Boost Technology in {Intel®} Core Microarchitecture {(Nehalem)} Based Processors},
  year        = {2008}
}

@INPROCEEDINGS{solar_x86,
  author={Jain, Shailendra and Khare, Surhud and Yada, Satish and Ambili, V and Salihundam, Praveen and Ramani, Shiva and Muthukumar, Sriram and Srinivasan, M and Kumar, Arun and Gb, Shasi Kumar and Ramanarayanan, Rajaraman and Erraguntla, Vasantha and Howard, Jason and Vangal, Sriram and Dighe, Saurabh and Ruhl, Greg and Aseron, Paolo and Wilson, Howard and Borkar, Nitin and De, Vivek and Borkar, Shekhar},
  booktitle={2012 IEEE International Solid-State Circuits Conference}, 
  title={A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS}, 
  year={2012},
  volume={},
  number={},
  pages={66-68},
  doi={10.1109/ISSCC.2012.6176932}}

@techreport{von_arch,
  author      = {John von Neumann},
  institution = {University of Pennsylvania},
  title       = {First Draft of a Report on the {EDVAC}},
  year        = {1945}
}

@article{memory_wall,
author = {Wulf, Wm. A. and McKee, Sally A.},
title = {Hitting the Memory Wall: Implications of the Obvious},
year = {1995},
issue_date = {March 1995},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {23},
number = {1},
issn = {0163-5964},
url = {https://doi.org/10.1145/216585.216588},
doi = {10.1145/216585.216588},
journal = {SIGARCH Comput. Archit. News},
month = {mar},
pages = {20–24},
numpages = {5}
}

@inproceedings{amdahl_law,
author = {Amdahl, Gene M.},
title = {Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities},
year = {1967},
isbn = {9781450378956},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1465482.1465560},
doi = {10.1145/1465482.1465560},
booktitle = {Proceedings of the April 18-20, 1967, Spring Joint Computer Conference},
pages = {483–485},
numpages = {3},
location = {Atlantic City, New Jersey},
series = {AFIPS '67 (Spring)}
}

@ARTICLE{multicore_bad,
  author={Moore, Samuel K.},
  journal={IEEE Spectrum}, 
  title={Multicore is bad news for supercomputers}, 
  year={2008},
  volume={45},
  number={11},
  pages={15-15},
  doi={10.1109/MSPEC.2008.4659375}}

@inproceedings{is_dark_silicon,
author = {Taylor, Michael B.},
title = {Is Dark Silicon Useful? Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse},
year = {2012},
isbn = {9781450311991},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2228360.2228567},
doi = {10.1145/2228360.2228567},
booktitle = {Proceedings of the 49th Annual Design Automation Conference},
pages = {1131–1136},
numpages = {6},
keywords = {multicore, near threshold, specialization, Dennardian scaling, utilization wall, dark silicon, dim silicon},
location = {San Francisco, California},
series = {DAC '12}
}

@INPROCEEDINGS{dark_silicon,
  author={Esmaeilzadeh, Hadi and Blem, Emily and Amant, Renée St. and Sankaralingam, Karthikeyan and Burger, Doug},
  booktitle={2011 38th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={Dark silicon and the end of multicore scaling}, 
  year={2011},
  volume={},
  number={},
  pages={365-376},
  doi={}}

@article{free_lauch_over,
  author          = {Herb Sutter},
  journal         = {Dr. Dobb’s journal},
  number          = {3},
  title           = {The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software},
  volume          = {30},
  year            = {2005},
  pages           = {202-210}
}

@ARTICLE{moore_law_0,
  title={Cramming more components onto integrated circuits},
  author={Moore, Gordon Earle},
  year={1965},
  month={April},
  date={19},
  journal={Electronics},
  volume={38},
  number={8},
  pages={114}
}

@inproceedings{moore_law_1,
  title={Progress in digital integrated electronics},
  author={Moore, Gordon Earle},
  year={1975},
  booktitle={1975 International Electron Devices Meeting (IEDM)},
  volume={21},
  pages={11-13}
}

@ARTICLE{dennard_scaling,
  author={Dennard, R.H. and Gaensslen, F.H. and Yu, Hwa-Nien and Rideout, V.L. and Bassous, E. and LeBlanc, A.R.},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={Design of ion-implanted MOSFET's with very small physical dimensions}, 
  year={1974},
  volume={9},
  number={5},
  pages={256-268},
  doi={10.1109/JSSC.1974.1050511}}

@book{计算机体系结构基础,
author = {胡伟武},
title = {计算机体系结构基础},
edition = {3},
publisher = {机械工业出版社},
year = {2021},
url = {https://github.com/foxsen/archbase}
}

@book{数字集成电路_第十一章_设计运算功能块,
author = {[美]拉贝艾},
title = {数字集成电路},
booktitle = {数字集成电路},
publisher = {周润德,译.电子工业出版社},
month = {11},
year = {2010}
}