// Seed: 2481771356
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  logic [7:0] id_5;
  assign id_5[1'b0] = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri id_2,
    input wand id_3,
    inout supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    output supply1 id_11,
    output supply0 id_12
);
  wire id_14;
  initial id_4 = 1;
  wire id_15;
  module_0(
      id_14
  );
endmodule
