
Naze32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c18c  08000110  08000110  00008110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  0801c29c  0801c29c  0002429c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  0801c2a0  0801c2a0  000242a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000348  20000000  0801c2a4  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00001008  20000348  0801c5ec  00028348  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  20001350  0801c5ec  00029350  2**0
                  ALLOC
  7 .ARM.attributes 00000027  00000000  00000000  00028348  2**0
                  CONTENTS, READONLY
  8 .debug_info   000195c5  00000000  00000000  0002836f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004717  00000000  00000000  00041934  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007b95  00000000  00000000  0004604b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000508  00000000  00000000  0004dbe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015ddb  00000000  00000000  0004e0e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011a31  00000000  00000000  00063ec3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005ad91  00000000  00000000  000758f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000030  00000000  00000000  000d0685  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004c90  00000000  00000000  000d06b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000050  00000000  00000000  000d5348  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <deregister_tm_clones>:
 8000110:	b508      	push	{r3, lr}
 8000112:	f240 3048 	movw	r0, #840	; 0x348
 8000116:	4b07      	ldr	r3, [pc, #28]	; (8000134 <deregister_tm_clones+0x24>)
 8000118:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800011c:	1a1b      	subs	r3, r3, r0
 800011e:	2b06      	cmp	r3, #6
 8000120:	d800      	bhi.n	8000124 <deregister_tm_clones+0x14>
 8000122:	bd08      	pop	{r3, pc}
 8000124:	f240 0300 	movw	r3, #0
 8000128:	f2c0 0300 	movt	r3, #0
 800012c:	2b00      	cmp	r3, #0
 800012e:	d0f8      	beq.n	8000122 <deregister_tm_clones+0x12>
 8000130:	4798      	blx	r3
 8000132:	e7f6      	b.n	8000122 <deregister_tm_clones+0x12>
 8000134:	2000034b 	.word	0x2000034b

08000138 <register_tm_clones>:
 8000138:	b508      	push	{r3, lr}
 800013a:	f240 3048 	movw	r0, #840	; 0x348
 800013e:	f240 3348 	movw	r3, #840	; 0x348
 8000142:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800014a:	1a1b      	subs	r3, r3, r0
 800014c:	109b      	asrs	r3, r3, #2
 800014e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8000152:	1059      	asrs	r1, r3, #1
 8000154:	d100      	bne.n	8000158 <register_tm_clones+0x20>
 8000156:	bd08      	pop	{r3, pc}
 8000158:	f240 0200 	movw	r2, #0
 800015c:	f2c0 0200 	movt	r2, #0
 8000160:	2a00      	cmp	r2, #0
 8000162:	d0f8      	beq.n	8000156 <register_tm_clones+0x1e>
 8000164:	4790      	blx	r2
 8000166:	e7f6      	b.n	8000156 <register_tm_clones+0x1e>

08000168 <__do_global_dtors_aux>:
 8000168:	b510      	push	{r4, lr}
 800016a:	f240 3448 	movw	r4, #840	; 0x348
 800016e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000172:	7823      	ldrb	r3, [r4, #0]
 8000174:	b973      	cbnz	r3, 8000194 <__do_global_dtors_aux+0x2c>
 8000176:	f7ff ffcb 	bl	8000110 <deregister_tm_clones>
 800017a:	f240 0300 	movw	r3, #0
 800017e:	f2c0 0300 	movt	r3, #0
 8000182:	b12b      	cbz	r3, 8000190 <__do_global_dtors_aux+0x28>
 8000184:	f24c 2084 	movw	r0, #49796	; 0xc284
 8000188:	f6c0 0001 	movt	r0, #2049	; 0x801
 800018c:	f3af 8000 	nop.w
 8000190:	2301      	movs	r3, #1
 8000192:	7023      	strb	r3, [r4, #0]
 8000194:	bd10      	pop	{r4, pc}
 8000196:	bf00      	nop

08000198 <frame_dummy>:
 8000198:	b508      	push	{r3, lr}
 800019a:	f240 0300 	movw	r3, #0
 800019e:	f2c0 0300 	movt	r3, #0
 80001a2:	b14b      	cbz	r3, 80001b8 <frame_dummy+0x20>
 80001a4:	f24c 2084 	movw	r0, #49796	; 0xc284
 80001a8:	f240 314c 	movw	r1, #844	; 0x34c
 80001ac:	f6c0 0001 	movt	r0, #2049	; 0x801
 80001b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001b4:	f3af 8000 	nop.w
 80001b8:	f240 3048 	movw	r0, #840	; 0x348
 80001bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001c0:	6803      	ldr	r3, [r0, #0]
 80001c2:	b12b      	cbz	r3, 80001d0 <frame_dummy+0x38>
 80001c4:	f240 0300 	movw	r3, #0
 80001c8:	f2c0 0300 	movt	r3, #0
 80001cc:	b103      	cbz	r3, 80001d0 <frame_dummy+0x38>
 80001ce:	4798      	blx	r3
 80001d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80001d4:	f7ff bfb0 	b.w	8000138 <register_tm_clones>

080001d8 <buzzer>:
static uint32_t buzzerLastToggleTime;
static void beep(uint16_t pulse);
static void beep_code(char first, char second, char third, char pause);

void buzzer(uint8_t warn_vbat)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
    static uint8_t warn_noGPSfix = 0;
    static uint8_t warn_failsafe = 0;
    static uint8_t warn_runtime = 0;

    //=====================  BeeperOn via rcOptions =====================
    if (rcOptions[BOXBEEPERON]) {       // unconditional beeper on via AUXn switch 
 80001e2:	4b82      	ldr	r3, [pc, #520]	; (80003ec <buzzer+0x214>)
 80001e4:	7b5b      	ldrb	r3, [r3, #13]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d004      	beq.n	80001f4 <buzzer+0x1c>
        beeperOnBox = 1;
 80001ea:	4b81      	ldr	r3, [pc, #516]	; (80003f0 <buzzer+0x218>)
 80001ec:	f04f 0201 	mov.w	r2, #1
 80001f0:	701a      	strb	r2, [r3, #0]
 80001f2:	e003      	b.n	80001fc <buzzer+0x24>
    } else {
        beeperOnBox = 0;
 80001f4:	4b7e      	ldr	r3, [pc, #504]	; (80003f0 <buzzer+0x218>)
 80001f6:	f04f 0200 	mov.w	r2, #0
 80001fa:	701a      	strb	r2, [r3, #0]
    }
    //===================== Beeps for failsafe =====================
    if (feature(FEATURE_FAILSAFE)) {
 80001fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000200:	f002 fc88 	bl	8002b14 <feature>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d046      	beq.n	8000298 <buzzer+0xc0>
        if (failsafeCnt > (5 * cfg.failsafe_delay) && f.ARMED) {
 800020a:	4b7a      	ldr	r3, [pc, #488]	; (80003f4 <buzzer+0x21c>)
 800020c:	881b      	ldrh	r3, [r3, #0]
 800020e:	b219      	sxth	r1, r3
 8000210:	4b79      	ldr	r3, [pc, #484]	; (80003f8 <buzzer+0x220>)
 8000212:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8000216:	461a      	mov	r2, r3
 8000218:	4613      	mov	r3, r2
 800021a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800021e:	189b      	adds	r3, r3, r2
 8000220:	4299      	cmp	r1, r3
 8000222:	dd1c      	ble.n	800025e <buzzer+0x86>
 8000224:	4b75      	ldr	r3, [pc, #468]	; (80003fc <buzzer+0x224>)
 8000226:	785b      	ldrb	r3, [r3, #1]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d018      	beq.n	800025e <buzzer+0x86>
            warn_failsafe = 1;      //set failsafe warning level to 1 while landing
 800022c:	4b74      	ldr	r3, [pc, #464]	; (8000400 <buzzer+0x228>)
 800022e:	f04f 0201 	mov.w	r2, #1
 8000232:	701a      	strb	r2, [r3, #0]
            if (failsafeCnt > 5 * (cfg.failsafe_delay + cfg.failsafe_off_delay))
 8000234:	4b6f      	ldr	r3, [pc, #444]	; (80003f4 <buzzer+0x21c>)
 8000236:	881b      	ldrh	r3, [r3, #0]
 8000238:	b219      	sxth	r1, r3
 800023a:	4b6f      	ldr	r3, [pc, #444]	; (80003f8 <buzzer+0x220>)
 800023c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8000240:	461a      	mov	r2, r3
 8000242:	4b6d      	ldr	r3, [pc, #436]	; (80003f8 <buzzer+0x220>)
 8000244:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8000248:	18d2      	adds	r2, r2, r3
 800024a:	4613      	mov	r3, r2
 800024c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000250:	189b      	adds	r3, r3, r2
 8000252:	4299      	cmp	r1, r3
 8000254:	dd03      	ble.n	800025e <buzzer+0x86>
                warn_failsafe = 2;  //start "find me" signal after landing   
 8000256:	4b6a      	ldr	r3, [pc, #424]	; (8000400 <buzzer+0x228>)
 8000258:	f04f 0202 	mov.w	r2, #2
 800025c:	701a      	strb	r2, [r3, #0]
        }
        if (failsafeCnt > (5 * cfg.failsafe_delay) && !f.ARMED)
 800025e:	4b65      	ldr	r3, [pc, #404]	; (80003f4 <buzzer+0x21c>)
 8000260:	881b      	ldrh	r3, [r3, #0]
 8000262:	b219      	sxth	r1, r3
 8000264:	4b64      	ldr	r3, [pc, #400]	; (80003f8 <buzzer+0x220>)
 8000266:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800026a:	461a      	mov	r2, r3
 800026c:	4613      	mov	r3, r2
 800026e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000272:	189b      	adds	r3, r3, r2
 8000274:	4299      	cmp	r1, r3
 8000276:	dd07      	ble.n	8000288 <buzzer+0xb0>
 8000278:	4b60      	ldr	r3, [pc, #384]	; (80003fc <buzzer+0x224>)
 800027a:	785b      	ldrb	r3, [r3, #1]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d103      	bne.n	8000288 <buzzer+0xb0>
            warn_failsafe = 2;      // tx turned off while motors are off: start "find me" signal
 8000280:	4b5f      	ldr	r3, [pc, #380]	; (8000400 <buzzer+0x228>)
 8000282:	f04f 0202 	mov.w	r2, #2
 8000286:	701a      	strb	r2, [r3, #0]
        if (failsafeCnt == 0)
 8000288:	4b5a      	ldr	r3, [pc, #360]	; (80003f4 <buzzer+0x21c>)
 800028a:	881b      	ldrh	r3, [r3, #0]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d103      	bne.n	8000298 <buzzer+0xc0>
            warn_failsafe = 0;      // turn off alarm if TX is okay
 8000290:	4b5b      	ldr	r3, [pc, #364]	; (8000400 <buzzer+0x228>)
 8000292:	f04f 0200 	mov.w	r2, #0
 8000296:	701a      	strb	r2, [r3, #0]
    }

    //===================== GPS fix notification handling =====================
    if (sensors(SENSOR_GPS)) {
 8000298:	f04f 0010 	mov.w	r0, #16
 800029c:	f002 fbf4 	bl	8002a88 <sensors>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d014      	beq.n	80002d0 <buzzer+0xf8>
        if ((rcOptions[BOXGPSHOME] || rcOptions[BOXGPSHOLD]) && !f.GPS_FIX) {     // if no fix and gps funtion is activated: do warning beeps
 80002a6:	4b51      	ldr	r3, [pc, #324]	; (80003ec <buzzer+0x214>)
 80002a8:	7a9b      	ldrb	r3, [r3, #10]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d103      	bne.n	80002b6 <buzzer+0xde>
 80002ae:	4b4f      	ldr	r3, [pc, #316]	; (80003ec <buzzer+0x214>)
 80002b0:	7adb      	ldrb	r3, [r3, #11]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d008      	beq.n	80002c8 <buzzer+0xf0>
 80002b6:	4b51      	ldr	r3, [pc, #324]	; (80003fc <buzzer+0x224>)
 80002b8:	7adb      	ldrb	r3, [r3, #11]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d104      	bne.n	80002c8 <buzzer+0xf0>
            warn_noGPSfix = 1;
 80002be:	4b51      	ldr	r3, [pc, #324]	; (8000404 <buzzer+0x22c>)
 80002c0:	f04f 0201 	mov.w	r2, #1
 80002c4:	701a      	strb	r2, [r3, #0]
 80002c6:	e003      	b.n	80002d0 <buzzer+0xf8>
        } else {
            warn_noGPSfix = 0;
 80002c8:	4b4e      	ldr	r3, [pc, #312]	; (8000404 <buzzer+0x22c>)
 80002ca:	f04f 0200 	mov.w	r2, #0
 80002ce:	701a      	strb	r2, [r3, #0]
    }

    //===================== Priority driven Handling =====================
    // beepcode(length1,length2,length3,pause)
    // D: Double, L: Long, M: Middle, S: Short, N: None
    if (warn_failsafe == 2)
 80002d0:	4b4b      	ldr	r3, [pc, #300]	; (8000400 <buzzer+0x228>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	2b02      	cmp	r3, #2
 80002d6:	d10a      	bne.n	80002ee <buzzer+0x116>
        beep_code('L','N','N','D');                 // failsafe "find me" signal
 80002d8:	f04f 004c 	mov.w	r0, #76	; 0x4c
 80002dc:	f04f 014e 	mov.w	r1, #78	; 0x4e
 80002e0:	f04f 024e 	mov.w	r2, #78	; 0x4e
 80002e4:	f04f 0344 	mov.w	r3, #68	; 0x44
 80002e8:	f000 f896 	bl	8000418 <beep_code>
 80002ec:	e07a      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_failsafe == 1)
 80002ee:	4b44      	ldr	r3, [pc, #272]	; (8000400 <buzzer+0x228>)
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d10a      	bne.n	800030c <buzzer+0x134>
        beep_code('S','M','L','M');                 // failsafe landing active
 80002f6:	f04f 0053 	mov.w	r0, #83	; 0x53
 80002fa:	f04f 014d 	mov.w	r1, #77	; 0x4d
 80002fe:	f04f 024c 	mov.w	r2, #76	; 0x4c
 8000302:	f04f 034d 	mov.w	r3, #77	; 0x4d
 8000306:	f000 f887 	bl	8000418 <beep_code>
 800030a:	e06b      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_noGPSfix == 1)
 800030c:	4b3d      	ldr	r3, [pc, #244]	; (8000404 <buzzer+0x22c>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	2b01      	cmp	r3, #1
 8000312:	d10a      	bne.n	800032a <buzzer+0x152>
        beep_code('S','S','N','M');
 8000314:	f04f 0053 	mov.w	r0, #83	; 0x53
 8000318:	f04f 0153 	mov.w	r1, #83	; 0x53
 800031c:	f04f 024e 	mov.w	r2, #78	; 0x4e
 8000320:	f04f 034d 	mov.w	r3, #77	; 0x4d
 8000324:	f000 f878 	bl	8000418 <beep_code>
 8000328:	e05c      	b.n	80003e4 <buzzer+0x20c>
    else if (beeperOnBox == 1)
 800032a:	4b31      	ldr	r3, [pc, #196]	; (80003f0 <buzzer+0x218>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b01      	cmp	r3, #1
 8000330:	d10a      	bne.n	8000348 <buzzer+0x170>
        beep_code('S','S','S','M');                 // beeperon
 8000332:	f04f 0053 	mov.w	r0, #83	; 0x53
 8000336:	f04f 0153 	mov.w	r1, #83	; 0x53
 800033a:	f04f 0253 	mov.w	r2, #83	; 0x53
 800033e:	f04f 034d 	mov.w	r3, #77	; 0x4d
 8000342:	f000 f869 	bl	8000418 <beep_code>
 8000346:	e04d      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_vbat == 4)
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	2b04      	cmp	r3, #4
 800034c:	d10a      	bne.n	8000364 <buzzer+0x18c>
        beep_code('S','M','M','D');
 800034e:	f04f 0053 	mov.w	r0, #83	; 0x53
 8000352:	f04f 014d 	mov.w	r1, #77	; 0x4d
 8000356:	f04f 024d 	mov.w	r2, #77	; 0x4d
 800035a:	f04f 0344 	mov.w	r3, #68	; 0x44
 800035e:	f000 f85b 	bl	8000418 <beep_code>
 8000362:	e03f      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_vbat == 2)
 8000364:	79fb      	ldrb	r3, [r7, #7]
 8000366:	2b02      	cmp	r3, #2
 8000368:	d10a      	bne.n	8000380 <buzzer+0x1a8>
        beep_code('S','S','M','D');
 800036a:	f04f 0053 	mov.w	r0, #83	; 0x53
 800036e:	f04f 0153 	mov.w	r1, #83	; 0x53
 8000372:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000376:	f04f 0344 	mov.w	r3, #68	; 0x44
 800037a:	f000 f84d 	bl	8000418 <beep_code>
 800037e:	e031      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_vbat == 1)
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	2b01      	cmp	r3, #1
 8000384:	d10a      	bne.n	800039c <buzzer+0x1c4>
        beep_code('S','M','N','D');
 8000386:	f04f 0053 	mov.w	r0, #83	; 0x53
 800038a:	f04f 014d 	mov.w	r1, #77	; 0x4d
 800038e:	f04f 024e 	mov.w	r2, #78	; 0x4e
 8000392:	f04f 0344 	mov.w	r3, #68	; 0x44
 8000396:	f000 f83f 	bl	8000418 <beep_code>
 800039a:	e023      	b.n	80003e4 <buzzer+0x20c>
    else if (warn_runtime == 1 && f.ARMED)
 800039c:	4b1a      	ldr	r3, [pc, #104]	; (8000408 <buzzer+0x230>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d10e      	bne.n	80003c2 <buzzer+0x1ea>
 80003a4:	4b15      	ldr	r3, [pc, #84]	; (80003fc <buzzer+0x224>)
 80003a6:	785b      	ldrb	r3, [r3, #1]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d00a      	beq.n	80003c2 <buzzer+0x1ea>
        beep_code('S','S','M','N');                 // Runtime warning
 80003ac:	f04f 0053 	mov.w	r0, #83	; 0x53
 80003b0:	f04f 0153 	mov.w	r1, #83	; 0x53
 80003b4:	f04f 024d 	mov.w	r2, #77	; 0x4d
 80003b8:	f04f 034e 	mov.w	r3, #78	; 0x4e
 80003bc:	f000 f82c 	bl	8000418 <beep_code>
 80003c0:	e010      	b.n	80003e4 <buzzer+0x20c>
    else if (toggleBeep > 0)
 80003c2:	4b12      	ldr	r3, [pc, #72]	; (800040c <buzzer+0x234>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d004      	beq.n	80003d4 <buzzer+0x1fc>
        beep(50);                                   // fast confirmation beep
 80003ca:	f04f 0032 	mov.w	r0, #50	; 0x32
 80003ce:	f000 f8b9 	bl	8000544 <beep>
 80003d2:	e007      	b.n	80003e4 <buzzer+0x20c>
    else { 
        buzzerIsOn = 0;
 80003d4:	4b0e      	ldr	r3, [pc, #56]	; (8000410 <buzzer+0x238>)
 80003d6:	f04f 0200 	mov.w	r2, #0
 80003da:	701a      	strb	r2, [r3, #0]
        BEEP_OFF;
 80003dc:	4b0d      	ldr	r3, [pc, #52]	; (8000414 <buzzer+0x23c>)
 80003de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003e2:	611a      	str	r2, [r3, #16]
    }
}
 80003e4:	f107 0708 	add.w	r7, r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	200012b8 	.word	0x200012b8
 80003f0:	2000036d 	.word	0x2000036d
 80003f4:	20000910 	.word	0x20000910
 80003f8:	20000be0 	.word	0x20000be0
 80003fc:	20001250 	.word	0x20001250
 8000400:	2000036e 	.word	0x2000036e
 8000404:	2000036f 	.word	0x2000036f
 8000408:	20000370 	.word	0x20000370
 800040c:	20000900 	.word	0x20000900
 8000410:	20000364 	.word	0x20000364
 8000414:	40010800 	.word	0x40010800

08000418 <beep_code>:

void beep_code(char first, char second, char third, char pause)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	71f8      	strb	r0, [r7, #7]
 8000420:	71b9      	strb	r1, [r7, #6]
 8000422:	717a      	strb	r2, [r7, #5]
 8000424:	713b      	strb	r3, [r7, #4]
    char patternChar[4];
    uint16_t Duration;
    static uint8_t icnt = 0;

    patternChar[0] = first;
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	723b      	strb	r3, [r7, #8]
    patternChar[1] = second;
 800042a:	79bb      	ldrb	r3, [r7, #6]
 800042c:	727b      	strb	r3, [r7, #9]
    patternChar[2] = third;
 800042e:	797b      	ldrb	r3, [r7, #5]
 8000430:	72bb      	strb	r3, [r7, #10]
    patternChar[3] = pause;
 8000432:	793b      	ldrb	r3, [r7, #4]
 8000434:	72fb      	strb	r3, [r7, #11]
    switch(patternChar[icnt]) {
 8000436:	4b3d      	ldr	r3, [pc, #244]	; (800052c <beep_code+0x114>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	f107 0210 	add.w	r2, r7, #16
 800043e:	18d3      	adds	r3, r2, r3
 8000440:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000444:	f1a3 0344 	sub.w	r3, r3, #68	; 0x44
 8000448:	2b0a      	cmp	r3, #10
 800044a:	d829      	bhi.n	80004a0 <beep_code+0x88>
 800044c:	a201      	add	r2, pc, #4	; (adr r2, 8000454 <beep_code+0x3c>)
 800044e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000452:	bf00      	nop
 8000454:	08000491 	.word	0x08000491
 8000458:	080004a1 	.word	0x080004a1
 800045c:	080004a1 	.word	0x080004a1
 8000460:	080004a1 	.word	0x080004a1
 8000464:	080004a1 	.word	0x080004a1
 8000468:	080004a1 	.word	0x080004a1
 800046c:	080004a1 	.word	0x080004a1
 8000470:	080004a1 	.word	0x080004a1
 8000474:	08000489 	.word	0x08000489
 8000478:	08000481 	.word	0x08000481
 800047c:	08000499 	.word	0x08000499
        case 'M': 
            Duration = 100; 
 8000480:	f04f 0364 	mov.w	r3, #100	; 0x64
 8000484:	81fb      	strh	r3, [r7, #14]
            break;
 8000486:	e00f      	b.n	80004a8 <beep_code+0x90>
        case 'L': 
            Duration = 200; 
 8000488:	f04f 03c8 	mov.w	r3, #200	; 0xc8
 800048c:	81fb      	strh	r3, [r7, #14]
            break;
 800048e:	e00b      	b.n	80004a8 <beep_code+0x90>
        case 'D': 
            Duration = 2000; 
 8000490:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000494:	81fb      	strh	r3, [r7, #14]
            break;
 8000496:	e007      	b.n	80004a8 <beep_code+0x90>
        case 'N': 
            Duration = 0; 
 8000498:	f04f 0300 	mov.w	r3, #0
 800049c:	81fb      	strh	r3, [r7, #14]
            break;
 800049e:	e003      	b.n	80004a8 <beep_code+0x90>
        default:
            Duration = 50; 
 80004a0:	f04f 0332 	mov.w	r3, #50	; 0x32
 80004a4:	81fb      	strh	r3, [r7, #14]
            break;
 80004a6:	bf00      	nop
    }

    if (icnt < 3 && Duration != 0)
 80004a8:	4b20      	ldr	r3, [pc, #128]	; (800052c <beep_code+0x114>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b02      	cmp	r3, #2
 80004ae:	d806      	bhi.n	80004be <beep_code+0xa6>
 80004b0:	89fb      	ldrh	r3, [r7, #14]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d003      	beq.n	80004be <beep_code+0xa6>
        beep(Duration);
 80004b6:	89fb      	ldrh	r3, [r7, #14]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f000 f843 	bl	8000544 <beep>
    if (icnt >= 3 && (buzzerLastToggleTime < millis() - Duration)) {
 80004be:	4b1b      	ldr	r3, [pc, #108]	; (800052c <beep_code+0x114>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d910      	bls.n	80004e8 <beep_code+0xd0>
 80004c6:	f006 f91b 	bl	8006700 <millis>
 80004ca:	4602      	mov	r2, r0
 80004cc:	89fb      	ldrh	r3, [r7, #14]
 80004ce:	1ad2      	subs	r2, r2, r3
 80004d0:	4b17      	ldr	r3, [pc, #92]	; (8000530 <beep_code+0x118>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d907      	bls.n	80004e8 <beep_code+0xd0>
        icnt = 0;
 80004d8:	4b14      	ldr	r3, [pc, #80]	; (800052c <beep_code+0x114>)
 80004da:	f04f 0200 	mov.w	r2, #0
 80004de:	701a      	strb	r2, [r3, #0]
        toggleBeep = 0;
 80004e0:	4b14      	ldr	r3, [pc, #80]	; (8000534 <beep_code+0x11c>)
 80004e2:	f04f 0200 	mov.w	r2, #0
 80004e6:	701a      	strb	r2, [r3, #0]
    }
    if (beepDone == 1 || Duration == 0) {
 80004e8:	4b13      	ldr	r3, [pc, #76]	; (8000538 <beep_code+0x120>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d002      	beq.n	80004f6 <beep_code+0xde>
 80004f0:	89fb      	ldrh	r3, [r7, #14]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d116      	bne.n	8000524 <beep_code+0x10c>
        if (icnt < 3)
 80004f6:	4b0d      	ldr	r3, [pc, #52]	; (800052c <beep_code+0x114>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2b02      	cmp	r3, #2
 80004fc:	d806      	bhi.n	800050c <beep_code+0xf4>
            icnt++;
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <beep_code+0x114>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	f103 0301 	add.w	r3, r3, #1
 8000506:	b2da      	uxtb	r2, r3
 8000508:	4b08      	ldr	r3, [pc, #32]	; (800052c <beep_code+0x114>)
 800050a:	701a      	strb	r2, [r3, #0]
        beepDone = 0;
 800050c:	4b0a      	ldr	r3, [pc, #40]	; (8000538 <beep_code+0x120>)
 800050e:	f04f 0200 	mov.w	r2, #0
 8000512:	701a      	strb	r2, [r3, #0]
        buzzerIsOn = 0;
 8000514:	4b09      	ldr	r3, [pc, #36]	; (800053c <beep_code+0x124>)
 8000516:	f04f 0200 	mov.w	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]
        BEEP_OFF;
 800051c:	4b08      	ldr	r3, [pc, #32]	; (8000540 <beep_code+0x128>)
 800051e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000522:	611a      	str	r2, [r3, #16]
    }
}
 8000524:	f107 0710 	add.w	r7, r7, #16
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	2000036c 	.word	0x2000036c
 8000530:	20000368 	.word	0x20000368
 8000534:	20000900 	.word	0x20000900
 8000538:	20000365 	.word	0x20000365
 800053c:	20000364 	.word	0x20000364
 8000540:	40010800 	.word	0x40010800

08000544 <beep>:

static void beep(uint16_t pulse)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	80fb      	strh	r3, [r7, #6]
    if (!buzzerIsOn && (millis() >= (buzzerLastToggleTime + 50))) {         // Buzzer is off and long pause time is up -> turn it on
 800054e:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <beep+0x9c>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d116      	bne.n	8000584 <beep+0x40>
 8000556:	f006 f8d3 	bl	8006700 <millis>
 800055a:	4602      	mov	r2, r0
 800055c:	4b21      	ldr	r3, [pc, #132]	; (80005e4 <beep+0xa0>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f103 0332 	add.w	r3, r3, #50	; 0x32
 8000564:	429a      	cmp	r2, r3
 8000566:	d30d      	bcc.n	8000584 <beep+0x40>
        buzzerIsOn = 1;
 8000568:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <beep+0x9c>)
 800056a:	f04f 0201 	mov.w	r2, #1
 800056e:	701a      	strb	r2, [r3, #0]
        BEEP_ON;
 8000570:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <beep+0xa4>)
 8000572:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000576:	615a      	str	r2, [r3, #20]
        buzzerLastToggleTime = millis();      // save the time the buzer turned on
 8000578:	f006 f8c2 	bl	8006700 <millis>
 800057c:	4602      	mov	r2, r0
 800057e:	4b19      	ldr	r3, [pc, #100]	; (80005e4 <beep+0xa0>)
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	e028      	b.n	80005d6 <beep+0x92>
    } else if (buzzerIsOn && (millis() >= buzzerLastToggleTime + pulse)) {         // Buzzer is on and time is up -> turn it off
 8000584:	4b16      	ldr	r3, [pc, #88]	; (80005e0 <beep+0x9c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d024      	beq.n	80005d6 <beep+0x92>
 800058c:	f006 f8b8 	bl	8006700 <millis>
 8000590:	4602      	mov	r2, r0
 8000592:	88f9      	ldrh	r1, [r7, #6]
 8000594:	4b13      	ldr	r3, [pc, #76]	; (80005e4 <beep+0xa0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	18cb      	adds	r3, r1, r3
 800059a:	429a      	cmp	r2, r3
 800059c:	d31b      	bcc.n	80005d6 <beep+0x92>
        buzzerIsOn = 0;
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <beep+0x9c>)
 80005a0:	f04f 0200 	mov.w	r2, #0
 80005a4:	701a      	strb	r2, [r3, #0]
        BEEP_OFF;
 80005a6:	4b10      	ldr	r3, [pc, #64]	; (80005e8 <beep+0xa4>)
 80005a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80005ac:	611a      	str	r2, [r3, #16]
        buzzerLastToggleTime = millis();
 80005ae:	f006 f8a7 	bl	8006700 <millis>
 80005b2:	4602      	mov	r2, r0
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <beep+0xa0>)
 80005b6:	601a      	str	r2, [r3, #0]
        if (toggleBeep >0)
 80005b8:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <beep+0xa8>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d006      	beq.n	80005ce <beep+0x8a>
            toggleBeep--;
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <beep+0xa8>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4b08      	ldr	r3, [pc, #32]	; (80005ec <beep+0xa8>)
 80005cc:	701a      	strb	r2, [r3, #0]
        beepDone = 1;
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <beep+0xac>)
 80005d0:	f04f 0201 	mov.w	r2, #1
 80005d4:	701a      	strb	r2, [r3, #0]
    }
}
 80005d6:	f107 0708 	add.w	r7, r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000364 	.word	0x20000364
 80005e4:	20000368 	.word	0x20000368
 80005e8:	40010800 	.word	0x40010800
 80005ec:	20000900 	.word	0x20000900
 80005f0:	20000365 	.word	0x20000365
 80005f4:	00000000 	.word	0x00000000

080005f8 <i2a>:
**           range errors on the radix default it to base10
** Code from http://groups.google.com/group/comp.lang.c/msg/66552ef8b04fe1ab?pli=1
*/

static char *i2a(unsigned i, char *a, unsigned r)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
    if (i / r > 0)
 8000604:	68fa      	ldr	r2, [r7, #12]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	fbb2 f3f3 	udiv	r3, r2, r3
 800060c:	2b00      	cmp	r3, #0
 800060e:	d009      	beq.n	8000624 <i2a+0x2c>
        a = i2a(i / r, a, r);
 8000610:	68fa      	ldr	r2, [r7, #12]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	fbb2 f3f3 	udiv	r3, r2, r3
 8000618:	4618      	mov	r0, r3
 800061a:	68b9      	ldr	r1, [r7, #8]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	f7ff ffeb 	bl	80005f8 <i2a>
 8000622:	60b8      	str	r0, [r7, #8]
    *a = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ"[i % r];
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	fbb3 f2f2 	udiv	r2, r3, r2
 800062c:	6879      	ldr	r1, [r7, #4]
 800062e:	fb01 f202 	mul.w	r2, r1, r2
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	4a05      	ldr	r2, [pc, #20]	; (800064c <i2a+0x54>)
 8000636:	5cd2      	ldrb	r2, [r2, r3]
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	701a      	strb	r2, [r3, #0]
    return a + 1;
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	f103 0301 	add.w	r3, r3, #1
}
 8000642:	4618      	mov	r0, r3
 8000644:	f107 0710 	add.w	r7, r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	0801af74 	.word	0x0801af74

08000650 <itoa>:

char *itoa(int i, char *a, int r)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	60b9      	str	r1, [r7, #8]
 800065a:	607a      	str	r2, [r7, #4]
    if ((r < 2) || (r > 36))
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2b01      	cmp	r3, #1
 8000660:	dd02      	ble.n	8000668 <itoa+0x18>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b24      	cmp	r3, #36	; 0x24
 8000666:	dd02      	ble.n	800066e <itoa+0x1e>
        r = 10;
 8000668:	f04f 030a 	mov.w	r3, #10
 800066c:	607b      	str	r3, [r7, #4]
    if (i < 0) {
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	2b00      	cmp	r3, #0
 8000672:	da14      	bge.n	800069e <itoa+0x4e>
        *a = '-';
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	f04f 022d 	mov.w	r2, #45	; 0x2d
 800067a:	701a      	strb	r2, [r3, #0]
        *i2a(-(unsigned)i, a + 1, r) = 0;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f1c3 0100 	rsb	r1, r3, #0
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	f103 0201 	add.w	r2, r3, #1
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4608      	mov	r0, r1
 800068c:	4611      	mov	r1, r2
 800068e:	461a      	mov	r2, r3
 8000690:	f7ff ffb2 	bl	80005f8 <i2a>
 8000694:	4603      	mov	r3, r0
 8000696:	f04f 0200 	mov.w	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	e00a      	b.n	80006b4 <itoa+0x64>
    } else
        *i2a(i, a, r) = 0;
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4610      	mov	r0, r2
 80006a4:	68b9      	ldr	r1, [r7, #8]
 80006a6:	461a      	mov	r2, r3
 80006a8:	f7ff ffa6 	bl	80005f8 <i2a>
 80006ac:	4603      	mov	r3, r0
 80006ae:	f04f 0200 	mov.w	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
    return a;
 80006b4:	68bb      	ldr	r3, [r7, #8]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	f107 0710 	add.w	r7, r7, #16
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <_atof>:
// 09-May-2009 Tom Van Baak (tvb) www.LeapSecond.com
//
#define white_space(c) ((c) == ' ' || (c) == '\t')
#define valid_digit(c) ((c) >= '0' && (c) <= '9')
static float _atof(const char *p)
{
 80006c0:	b5b0      	push	{r4, r5, r7, lr}
 80006c2:	b08e      	sub	sp, #56	; 0x38
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    int frac = 0;
 80006c8:	f04f 0300 	mov.w	r3, #0
 80006cc:	637b      	str	r3, [r7, #52]	; 0x34
    double sign, value, scale;

    // Skip leading white space, if any.
    while (white_space(*p) ) {
 80006ce:	e003      	b.n	80006d8 <_atof+0x18>
        p += 1;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f103 0301 	add.w	r3, r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
{
    int frac = 0;
    double sign, value, scale;

    // Skip leading white space, if any.
    while (white_space(*p) ) {
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b20      	cmp	r3, #32
 80006de:	d0f7      	beq.n	80006d0 <_atof+0x10>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b09      	cmp	r3, #9
 80006e6:	d0f3      	beq.n	80006d0 <_atof+0x10>
        p += 1;
    }

    // Get sign, if any.
    sign = 1.0;
 80006e8:	f04f 0200 	mov.w	r2, #0
 80006ec:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80006f0:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
 80006f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    if (*p == '-') {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b2d      	cmp	r3, #45	; 0x2d
 80006fe:	d10c      	bne.n	800071a <_atof+0x5a>
        sign = -1.0;
 8000700:	f04f 0200 	mov.w	r2, #0
 8000704:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
 8000708:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
 800070c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        p += 1;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f103 0301 	add.w	r3, r3, #1
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	e007      	b.n	800072a <_atof+0x6a>

    } else if (*p == '+') {
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b2b      	cmp	r3, #43	; 0x2b
 8000720:	d103      	bne.n	800072a <_atof+0x6a>
        p += 1;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	f103 0301 	add.w	r3, r3, #1
 8000728:	607b      	str	r3, [r7, #4]
    }

    // Get digits before decimal point or exponent, if any.
    value = 0.0;
 800072a:	f04f 0200 	mov.w	r2, #0
 800072e:	f04f 0300 	mov.w	r3, #0
 8000732:	e9c7 2308 	strd	r2, r3, [r7, #32]
    while (valid_digit(*p)) {
 8000736:	e022      	b.n	800077e <_atof+0xbe>
        value = value * 10.0 + (*p - '0');
 8000738:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800073c:	f04f 0200 	mov.w	r2, #0
 8000740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000744:	f503 1310 	add.w	r3, r3, #2359296	; 0x240000
 8000748:	f017 ff7e 	bl	8018648 <__aeabi_dmul>
 800074c:	4602      	mov	r2, r0
 800074e:	460b      	mov	r3, r1
 8000750:	4614      	mov	r4, r2
 8000752:	461d      	mov	r5, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800075c:	4618      	mov	r0, r3
 800075e:	f017 ff0d 	bl	801857c <__aeabi_i2d>
 8000762:	4602      	mov	r2, r0
 8000764:	460b      	mov	r3, r1
 8000766:	4620      	mov	r0, r4
 8000768:	4629      	mov	r1, r5
 800076a:	f017 fdbb 	bl	80182e4 <__adddf3>
 800076e:	4602      	mov	r2, r0
 8000770:	460b      	mov	r3, r1
 8000772:	e9c7 2308 	strd	r2, r3, [r7, #32]
        p += 1;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f103 0301 	add.w	r3, r3, #1
 800077c:	607b      	str	r3, [r7, #4]
        p += 1;
    }

    // Get digits before decimal point or exponent, if any.
    value = 0.0;
    while (valid_digit(*p)) {
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b2f      	cmp	r3, #47	; 0x2f
 8000784:	d903      	bls.n	800078e <_atof+0xce>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b39      	cmp	r3, #57	; 0x39
 800078c:	d9d4      	bls.n	8000738 <_atof+0x78>
        value = value * 10.0 + (*p - '0');
        p += 1;
    }

    // Get digits after decimal point, if any.
    if (*p == '.') {
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	2b2e      	cmp	r3, #46	; 0x2e
 8000794:	d13f      	bne.n	8000816 <_atof+0x156>
        double pow10 = 10.0;
 8000796:	f04f 0200 	mov.w	r2, #0
 800079a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800079e:	f503 1310 	add.w	r3, r3, #2359296	; 0x240000
 80007a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
        p += 1;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	f103 0301 	add.w	r3, r3, #1
 80007ac:	607b      	str	r3, [r7, #4]

        while (valid_digit(*p)) {
 80007ae:	e02a      	b.n	8000806 <_atof+0x146>
            value += (*p - '0') / pow10;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80007b8:	4618      	mov	r0, r3
 80007ba:	f017 fedf 	bl	801857c <__aeabi_i2d>
 80007be:	4602      	mov	r2, r0
 80007c0:	460b      	mov	r3, r1
 80007c2:	4610      	mov	r0, r2
 80007c4:	4619      	mov	r1, r3
 80007c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80007ca:	f018 f867 	bl	801889c <__aeabi_ddiv>
 80007ce:	4602      	mov	r2, r0
 80007d0:	460b      	mov	r3, r1
 80007d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80007d6:	f017 fd85 	bl	80182e4 <__adddf3>
 80007da:	4602      	mov	r2, r0
 80007dc:	460b      	mov	r3, r1
 80007de:	e9c7 2308 	strd	r2, r3, [r7, #32]
            pow10 *= 10.0;
 80007e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80007e6:	f04f 0200 	mov.w	r2, #0
 80007ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007ee:	f503 1310 	add.w	r3, r3, #2359296	; 0x240000
 80007f2:	f017 ff29 	bl	8018648 <__aeabi_dmul>
 80007f6:	4602      	mov	r2, r0
 80007f8:	460b      	mov	r3, r1
 80007fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
            p += 1;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f103 0301 	add.w	r3, r3, #1
 8000804:	607b      	str	r3, [r7, #4]
    // Get digits after decimal point, if any.
    if (*p == '.') {
        double pow10 = 10.0;
        p += 1;

        while (valid_digit(*p)) {
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b2f      	cmp	r3, #47	; 0x2f
 800080c:	d903      	bls.n	8000816 <_atof+0x156>
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b39      	cmp	r3, #57	; 0x39
 8000814:	d9cc      	bls.n	80007b0 <_atof+0xf0>
            p += 1;
        }
    }

    // Handle exponent, if any.
    scale = 1.0;
 8000816:	f04f 0200 	mov.w	r2, #0
 800081a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800081e:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
 8000822:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((*p == 'e') || (*p == 'E')) {
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b65      	cmp	r3, #101	; 0x65
 800082c:	d003      	beq.n	8000836 <_atof+0x176>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b45      	cmp	r3, #69	; 0x45
 8000834:	d17b      	bne.n	800092e <_atof+0x26e>
        unsigned int expon;
        p += 1;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f103 0301 	add.w	r3, r3, #1
 800083c:	607b      	str	r3, [r7, #4]

        // Get sign of exponent, if any.
        frac = 0;
 800083e:	f04f 0300 	mov.w	r3, #0
 8000842:	637b      	str	r3, [r7, #52]	; 0x34
        if (*p == '-') {
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b2d      	cmp	r3, #45	; 0x2d
 800084a:	d107      	bne.n	800085c <_atof+0x19c>
            frac = 1;
 800084c:	f04f 0301 	mov.w	r3, #1
 8000850:	637b      	str	r3, [r7, #52]	; 0x34
            p += 1;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f103 0301 	add.w	r3, r3, #1
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	e007      	b.n	800086c <_atof+0x1ac>

        } else if (*p == '+') {
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b2b      	cmp	r3, #43	; 0x2b
 8000862:	d103      	bne.n	800086c <_atof+0x1ac>
            p += 1;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f103 0301 	add.w	r3, r3, #1
 800086a:	607b      	str	r3, [r7, #4]
        }

        // Get digits of exponent, if any.
        expon = 0;
 800086c:	f04f 0300 	mov.w	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
        while (valid_digit(*p)) {
 8000872:	e011      	b.n	8000898 <_atof+0x1d8>
            expon = expon * 10 + (*p - '0');
 8000874:	68fa      	ldr	r2, [r7, #12]
 8000876:	4613      	mov	r3, r2
 8000878:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800087c:	189b      	adds	r3, r3, r2
 800087e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000882:	461a      	mov	r2, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	18d3      	adds	r3, r2, r3
 800088a:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800088e:	60fb      	str	r3, [r7, #12]
            p += 1;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f103 0301 	add.w	r3, r3, #1
 8000896:	607b      	str	r3, [r7, #4]
            p += 1;
        }

        // Get digits of exponent, if any.
        expon = 0;
        while (valid_digit(*p)) {
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b2f      	cmp	r3, #47	; 0x2f
 800089e:	d903      	bls.n	80008a8 <_atof+0x1e8>
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b39      	cmp	r3, #57	; 0x39
 80008a6:	d9e5      	bls.n	8000874 <_atof+0x1b4>
            expon = expon * 10 + (*p - '0');
            p += 1;
        }
        if (expon > 308) expon = 308;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 80008ae:	d912      	bls.n	80008d6 <_atof+0x216>
 80008b0:	f44f 739a 	mov.w	r3, #308	; 0x134
 80008b4:	60fb      	str	r3, [r7, #12]

        // Calculate scaling factor.
        while (expon >= 50) { scale *= 1E50; expon -= 50; }
 80008b6:	e00e      	b.n	80008d6 <_atof+0x216>
 80008b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80008bc:	a330      	add	r3, pc, #192	; (adr r3, 8000980 <_atof+0x2c0>)
 80008be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008c2:	f017 fec1 	bl	8018648 <__aeabi_dmul>
 80008c6:	4602      	mov	r2, r0
 80008c8:	460b      	mov	r3, r1
 80008ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f1a3 0332 	sub.w	r3, r3, #50	; 0x32
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b31      	cmp	r3, #49	; 0x31
 80008da:	d8ed      	bhi.n	80008b8 <_atof+0x1f8>
        while (expon >=  8) { scale *= 1E8;  expon -=  8; }
 80008dc:	e00e      	b.n	80008fc <_atof+0x23c>
 80008de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80008e2:	a329      	add	r3, pc, #164	; (adr r3, 8000988 <_atof+0x2c8>)
 80008e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008e8:	f017 feae 	bl	8018648 <__aeabi_dmul>
 80008ec:	4602      	mov	r2, r0
 80008ee:	460b      	mov	r3, r1
 80008f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	f1a3 0308 	sub.w	r3, r3, #8
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	2b07      	cmp	r3, #7
 8000900:	d8ed      	bhi.n	80008de <_atof+0x21e>
        while (expon >   0) { scale *= 10.0; expon -=  1; }
 8000902:	e011      	b.n	8000928 <_atof+0x268>
 8000904:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000908:	f04f 0200 	mov.w	r2, #0
 800090c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000910:	f503 1310 	add.w	r3, r3, #2359296	; 0x240000
 8000914:	f017 fe98 	bl	8018648 <__aeabi_dmul>
 8000918:	4602      	mov	r2, r0
 800091a:	460b      	mov	r3, r1
 800091c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f103 33ff 	add.w	r3, r3, #4294967295
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d1ea      	bne.n	8000904 <_atof+0x244>
    }

    // Return signed and scaled floating point result.
    return sign * (frac ? (value / scale) : (value * scale));
 800092e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000930:	2b00      	cmp	r3, #0
 8000932:	d008      	beq.n	8000946 <_atof+0x286>
 8000934:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000938:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800093c:	f017 ffae 	bl	801889c <__aeabi_ddiv>
 8000940:	4602      	mov	r2, r0
 8000942:	460b      	mov	r3, r1
 8000944:	e007      	b.n	8000956 <_atof+0x296>
 8000946:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800094a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800094e:	f017 fe7b 	bl	8018648 <__aeabi_dmul>
 8000952:	4602      	mov	r2, r0
 8000954:	460b      	mov	r3, r1
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800095e:	f017 fe73 	bl	8018648 <__aeabi_dmul>
 8000962:	4602      	mov	r2, r0
 8000964:	460b      	mov	r3, r1
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	f018 f92f 	bl	8018bcc <__aeabi_d2f>
 800096e:	4603      	mov	r3, r0
}
 8000970:	4618      	mov	r0, r3
 8000972:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8000976:	46bd      	mov	sp, r7
 8000978:	bdb0      	pop	{r4, r5, r7, pc}
 800097a:	bf00      	nop
 800097c:	f3af 8000 	nop.w
 8000980:	c57e649a 	.word	0xc57e649a
 8000984:	4a511b0e 	.word	0x4a511b0e
 8000988:	00000000 	.word	0x00000000
 800098c:	4197d784 	.word	0x4197d784

08000990 <ftoa>:

///////////////////////////////////////////////////////////////////////////////
// FTOA
///////////////////////////////////////////////////////////////////////////////
static char *ftoa(float x, char *floatString)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
    int32_t value;
    char intString1[12];
    char intString2[12] = { 0, };
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	f04f 0200 	mov.w	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	f103 0304 	add.w	r3, r3, #4
 80009a8:	f04f 0200 	mov.w	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	f103 0304 	add.w	r3, r3, #4
 80009b2:	f04f 0200 	mov.w	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	f103 0304 	add.w	r3, r3, #4
    char *decimalPoint = ".";
 80009bc:	4b58      	ldr	r3, [pc, #352]	; (8000b20 <ftoa+0x190>)
 80009be:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t dpLocation;

    if (x > 0)                  // Rounding for x.xxx display format
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	4958      	ldr	r1, [pc, #352]	; (8000b24 <ftoa+0x194>)
 80009c4:	f018 fc1c 	bl	8019200 <__aeabi_fcmpgt>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d006      	beq.n	80009dc <ftoa+0x4c>
        x += 0.0005f;
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	4955      	ldr	r1, [pc, #340]	; (8000b28 <ftoa+0x198>)
 80009d2:	f018 f951 	bl	8018c78 <__addsf3>
 80009d6:	4603      	mov	r3, r0
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	e005      	b.n	80009e8 <ftoa+0x58>
    else
        x -= 0.0005f;
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	4952      	ldr	r1, [pc, #328]	; (8000b28 <ftoa+0x198>)
 80009e0:	f018 f948 	bl	8018c74 <__aeabi_fsub>
 80009e4:	4603      	mov	r3, r0
 80009e6:	607b      	str	r3, [r7, #4]

    value = (int32_t) (x * 1000.0f);    // Convert float * 1000 to an integer
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	4950      	ldr	r1, [pc, #320]	; (8000b2c <ftoa+0x19c>)
 80009ec:	f018 fa4c 	bl	8018e88 <__aeabi_fmul>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f018 fc0e 	bl	8019214 <__aeabi_f2iz>
 80009f8:	4603      	mov	r3, r0
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28

    itoa(abs(value), intString1, 10);   // Create string from abs of integer value
 80009fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fe:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000a02:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000a06:	f107 0318 	add.w	r3, r7, #24
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f04f 020a 	mov.w	r2, #10
 8000a12:	f7ff fe1d 	bl	8000650 <itoa>

    if (value >= 0)
 8000a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	db03      	blt.n	8000a24 <ftoa+0x94>
        intString2[0] = ' ';    // Positive number, add a pad space
 8000a1c:	f04f 0320 	mov.w	r3, #32
 8000a20:	733b      	strb	r3, [r7, #12]
 8000a22:	e002      	b.n	8000a2a <ftoa+0x9a>
    else
        intString2[0] = '-';    // Negative number, add a negative sign
 8000a24:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8000a28:	733b      	strb	r3, [r7, #12]

    if (strlen(intString1) == 1) {
 8000a2a:	f107 0318 	add.w	r3, r7, #24
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f018 feba 	bl	80197a8 <strlen>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d111      	bne.n	8000a5e <ftoa+0xce>
        intString2[1] = '0';
 8000a3a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000a3e:	737b      	strb	r3, [r7, #13]
        intString2[2] = '0';
 8000a40:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000a44:	73bb      	strb	r3, [r7, #14]
        intString2[3] = '0';
 8000a46:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000a4a:	73fb      	strb	r3, [r7, #15]
        strcat(intString2, intString1);
 8000a4c:	f107 020c 	add.w	r2, r7, #12
 8000a50:	f107 0318 	add.w	r3, r7, #24
 8000a54:	4610      	mov	r0, r2
 8000a56:	4619      	mov	r1, r3
 8000a58:	f018 fda2 	bl	80195a0 <strcat>
 8000a5c:	e032      	b.n	8000ac4 <ftoa+0x134>
    } else if (strlen(intString1) == 2) {
 8000a5e:	f107 0318 	add.w	r3, r7, #24
 8000a62:	4618      	mov	r0, r3
 8000a64:	f018 fea0 	bl	80197a8 <strlen>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d10e      	bne.n	8000a8c <ftoa+0xfc>
        intString2[1] = '0';
 8000a6e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000a72:	737b      	strb	r3, [r7, #13]
        intString2[2] = '0';
 8000a74:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000a78:	73bb      	strb	r3, [r7, #14]
        strcat(intString2, intString1);
 8000a7a:	f107 020c 	add.w	r2, r7, #12
 8000a7e:	f107 0318 	add.w	r3, r7, #24
 8000a82:	4610      	mov	r0, r2
 8000a84:	4619      	mov	r1, r3
 8000a86:	f018 fd8b 	bl	80195a0 <strcat>
 8000a8a:	e01b      	b.n	8000ac4 <ftoa+0x134>
    } else if (strlen(intString1) == 3) {
 8000a8c:	f107 0318 	add.w	r3, r7, #24
 8000a90:	4618      	mov	r0, r3
 8000a92:	f018 fe89 	bl	80197a8 <strlen>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	d10b      	bne.n	8000ab4 <ftoa+0x124>
        intString2[1] = '0';
 8000a9c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8000aa0:	737b      	strb	r3, [r7, #13]
        strcat(intString2, intString1);
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	f107 0318 	add.w	r3, r7, #24
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4619      	mov	r1, r3
 8000aae:	f018 fd77 	bl	80195a0 <strcat>
 8000ab2:	e007      	b.n	8000ac4 <ftoa+0x134>
    } else {
        strcat(intString2, intString1);
 8000ab4:	f107 020c 	add.w	r2, r7, #12
 8000ab8:	f107 0318 	add.w	r3, r7, #24
 8000abc:	4610      	mov	r0, r2
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f018 fd6e 	bl	80195a0 <strcat>
    }

    dpLocation = strlen(intString2) - 3;
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f018 fe6d 	bl	80197a8 <strlen>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	f1a3 0303 	sub.w	r3, r3, #3
 8000ad6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    strncpy(floatString, intString2, dpLocation);
 8000ada:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ade:	f107 020c 	add.w	r2, r7, #12
 8000ae2:	6838      	ldr	r0, [r7, #0]
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	f018 feb8 	bl	801985c <strncpy>
    floatString[dpLocation] = '\0';
 8000aec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000af0:	683a      	ldr	r2, [r7, #0]
 8000af2:	18d3      	adds	r3, r2, r3
 8000af4:	f04f 0200 	mov.w	r2, #0
 8000af8:	701a      	strb	r2, [r3, #0]
    strcat(floatString, decimalPoint);
 8000afa:	6838      	ldr	r0, [r7, #0]
 8000afc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000afe:	f018 fd4f 	bl	80195a0 <strcat>
    strcat(floatString, intString2 + dpLocation);
 8000b02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000b06:	f107 020c 	add.w	r2, r7, #12
 8000b0a:	18d3      	adds	r3, r2, r3
 8000b0c:	6838      	ldr	r0, [r7, #0]
 8000b0e:	4619      	mov	r1, r3
 8000b10:	f018 fd46 	bl	80195a0 <strcat>

    return floatString;
 8000b14:	683b      	ldr	r3, [r7, #0]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	0801af9c 	.word	0x0801af9c
 8000b24:	00000000 	.word	0x00000000
 8000b28:	3a03126f 	.word	0x3a03126f
 8000b2c:	447a0000 	.word	0x447a0000

08000b30 <cliPrompt>:

static void cliPrompt(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
    uartPrint("\r\n# ");
 8000b34:	4801      	ldr	r0, [pc, #4]	; (8000b3c <cliPrompt+0xc>)
 8000b36:	f006 f8af 	bl	8006c98 <uartPrint>
}
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	0801afa0 	.word	0x0801afa0

08000b40 <cliCompare>:

static int cliCompare(const void *a, const void *b)
{
 8000b40:	b5b0      	push	{r4, r5, r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
    const clicmd_t *ca = a, *cb = b;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	60bb      	str	r3, [r7, #8]
    return strncasecmp(ca->name, cb->name, strlen(cb->name));
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	681d      	ldr	r5, [r3, #0]
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	681c      	ldr	r4, [r3, #0]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f018 fe22 	bl	80197a8 <strlen>
 8000b64:	4603      	mov	r3, r0
 8000b66:	4628      	mov	r0, r5
 8000b68:	4621      	mov	r1, r4
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	f018 fe4c 	bl	8019808 <strncasecmp>
 8000b70:	4603      	mov	r3, r0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	f107 0710 	add.w	r7, r7, #16
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bdb0      	pop	{r4, r5, r7, pc}

08000b7c <cliAux>:

static void cliAux(char *cmdline)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
    int i, val = 0;
 8000b84:	f04f 0300 	mov.w	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
    uint8_t len;
    char *ptr;

    len = strlen(cmdline);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f018 fe0c 	bl	80197a8 <strlen>
 8000b90:	4603      	mov	r3, r0
 8000b92:	73fb      	strb	r3, [r7, #15]
    if (len == 0) {
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d116      	bne.n	8000bc8 <cliAux+0x4c>
        // print out aux channel settings
        for (i = 0; i < CHECKBOXITEMS; i++)
 8000b9a:	f04f 0300 	mov.w	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	e00e      	b.n	8000bc0 <cliAux+0x44>
            printf("aux %u %u\r\n", i, cfg.activate[i]);
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	; (8000c14 <cliAux+0x98>)
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	f102 021c 	add.w	r2, r2, #28
 8000baa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000bae:	481a      	ldr	r0, [pc, #104]	; (8000c18 <cliAux+0x9c>)
 8000bb0:	6979      	ldr	r1, [r7, #20]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	f00c fe00 	bl	800d7b8 <tfp_printf>
    char *ptr;

    len = strlen(cmdline);
    if (len == 0) {
        // print out aux channel settings
        for (i = 0; i < CHECKBOXITEMS; i++)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	f103 0301 	add.w	r3, r3, #1
 8000bbe:	617b      	str	r3, [r7, #20]
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	2b13      	cmp	r3, #19
 8000bc4:	dded      	ble.n	8000ba2 <cliAux+0x26>
 8000bc6:	e020      	b.n	8000c0a <cliAux+0x8e>
            printf("aux %u %u\r\n", i, cfg.activate[i]);
    } else {
        ptr = cmdline;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	60bb      	str	r3, [r7, #8]
        i = atoi(ptr);
 8000bcc:	68b8      	ldr	r0, [r7, #8]
 8000bce:	f018 fb67 	bl	80192a0 <atoi>
 8000bd2:	6178      	str	r0, [r7, #20]
        if (i < CHECKBOXITEMS) {
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	2b13      	cmp	r3, #19
 8000bd8:	dc12      	bgt.n	8000c00 <cliAux+0x84>
            ptr = strchr(cmdline, ' ');
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f04f 0120 	mov.w	r1, #32
 8000be0:	f018 fd04 	bl	80195ec <strchr>
 8000be4:	60b8      	str	r0, [r7, #8]
            val = atoi(ptr);
 8000be6:	68b8      	ldr	r0, [r7, #8]
 8000be8:	f018 fb5a 	bl	80192a0 <atoi>
 8000bec:	6138      	str	r0, [r7, #16]
            cfg.activate[i] = val;
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	b299      	uxth	r1, r3
 8000bf2:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <cliAux+0x98>)
 8000bf4:	697a      	ldr	r2, [r7, #20]
 8000bf6:	f102 021c 	add.w	r2, r2, #28
 8000bfa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8000bfe:	e004      	b.n	8000c0a <cliAux+0x8e>
        } else {
            printf("Invalid Feature index: must be < %u\r\n", CHECKBOXITEMS);
 8000c00:	4806      	ldr	r0, [pc, #24]	; (8000c1c <cliAux+0xa0>)
 8000c02:	f04f 0114 	mov.w	r1, #20
 8000c06:	f00c fdd7 	bl	800d7b8 <tfp_printf>
        }
    }
}
 8000c0a:	f107 0718 	add.w	r7, r7, #24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000be0 	.word	0x20000be0
 8000c18:	0801afa8 	.word	0x0801afa8
 8000c1c:	0801afb4 	.word	0x0801afb4

08000c20 <cliCMix>:

static void cliCMix(char *cmdline)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08e      	sub	sp, #56	; 0x38
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
    int i, check = 0;
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	633b      	str	r3, [r7, #48]	; 0x30
    int num_motors = 0;
 8000c2e:	f04f 0300 	mov.w	r3, #0
 8000c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t len;
    char buf[16];
    float mixsum[3];
    char *ptr;

    len = strlen(cmdline);
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f018 fdb7 	bl	80197a8 <strlen>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (len == 0) {
 8000c40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f040 80e2 	bne.w	8000e0e <cliCMix+0x1ee>
        uartPrint("Custom mixer: \r\nMotor\tThr\tRoll\tPitch\tYaw\r\n");
 8000c4a:	48a6      	ldr	r0, [pc, #664]	; (8000ee4 <cliCMix+0x2c4>)
 8000c4c:	f006 f824 	bl	8006c98 <uartPrint>
        for (i = 0; i < MAX_MOTORS; i++) {
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	637b      	str	r3, [r7, #52]	; 0x34
 8000c56:	e06b      	b.n	8000d30 <cliCMix+0x110>
            if (mcfg.customMixer[i].throttle == 0.0f)
 8000c58:	4aa3      	ldr	r2, [pc, #652]	; (8000ee8 <cliCMix+0x2c8>)
 8000c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c5c:	f103 0301 	add.w	r3, r3, #1
 8000c60:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000c64:	18d3      	adds	r3, r2, r3
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	49ad      	ldr	r1, [pc, #692]	; (8000f20 <cliCMix+0x300>)
 8000c6c:	f018 faa0 	bl	80191b0 <__aeabi_fcmpeq>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d160      	bne.n	8000d38 <cliCMix+0x118>
                break;
            num_motors++;
 8000c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c78:	f103 0301 	add.w	r3, r3, #1
 8000c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
            printf("#%d:\t", i + 1);
 8000c7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c80:	f103 0301 	add.w	r3, r3, #1
 8000c84:	4899      	ldr	r0, [pc, #612]	; (8000eec <cliCMix+0x2cc>)
 8000c86:	4619      	mov	r1, r3
 8000c88:	f00c fd96 	bl	800d7b8 <tfp_printf>
            printf("%s\t", ftoa(mcfg.customMixer[i].throttle, buf));
 8000c8c:	4a96      	ldr	r2, [pc, #600]	; (8000ee8 <cliCMix+0x2c8>)
 8000c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c90:	f103 0301 	add.w	r3, r3, #1
 8000c94:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000c98:	18d3      	adds	r3, r2, r3
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	f107 0314 	add.w	r3, r7, #20
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f7ff fe74 	bl	8000990 <ftoa>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4891      	ldr	r0, [pc, #580]	; (8000ef0 <cliCMix+0x2d0>)
 8000cac:	4619      	mov	r1, r3
 8000cae:	f00c fd83 	bl	800d7b8 <tfp_printf>
            printf("%s\t", ftoa(mcfg.customMixer[i].roll, buf));
 8000cb2:	4a8d      	ldr	r2, [pc, #564]	; (8000ee8 <cliCMix+0x2c8>)
 8000cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cb6:	f103 0301 	add.w	r3, r3, #1
 8000cba:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000cbe:	18d3      	adds	r3, r2, r3
 8000cc0:	f103 0304 	add.w	r3, r3, #4
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4610      	mov	r0, r2
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f7ff fe5f 	bl	8000990 <ftoa>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	4886      	ldr	r0, [pc, #536]	; (8000ef0 <cliCMix+0x2d0>)
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	f00c fd6e 	bl	800d7b8 <tfp_printf>
            printf("%s\t", ftoa(mcfg.customMixer[i].pitch, buf));
 8000cdc:	4a82      	ldr	r2, [pc, #520]	; (8000ee8 <cliCMix+0x2c8>)
 8000cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ce0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000ce4:	18d3      	adds	r3, r2, r3
 8000ce6:	f103 0318 	add.w	r3, r3, #24
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f7ff fe4c 	bl	8000990 <ftoa>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	487d      	ldr	r0, [pc, #500]	; (8000ef0 <cliCMix+0x2d0>)
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f00c fd5b 	bl	800d7b8 <tfp_printf>
            printf("%s\r\n", ftoa(mcfg.customMixer[i].yaw, buf));
 8000d02:	4a79      	ldr	r2, [pc, #484]	; (8000ee8 <cliCMix+0x2c8>)
 8000d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d06:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d0a:	18d3      	adds	r3, r2, r3
 8000d0c:	f103 031c 	add.w	r3, r3, #28
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	f107 0314 	add.w	r3, r7, #20
 8000d16:	4610      	mov	r0, r2
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f7ff fe39 	bl	8000990 <ftoa>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4874      	ldr	r0, [pc, #464]	; (8000ef4 <cliCMix+0x2d4>)
 8000d22:	4619      	mov	r1, r3
 8000d24:	f00c fd48 	bl	800d7b8 <tfp_printf>

    len = strlen(cmdline);

    if (len == 0) {
        uartPrint("Custom mixer: \r\nMotor\tThr\tRoll\tPitch\tYaw\r\n");
        for (i = 0; i < MAX_MOTORS; i++) {
 8000d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d2a:	f103 0301 	add.w	r3, r3, #1
 8000d2e:	637b      	str	r3, [r7, #52]	; 0x34
 8000d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d32:	2b0b      	cmp	r3, #11
 8000d34:	dd90      	ble.n	8000c58 <cliCMix+0x38>
 8000d36:	e000      	b.n	8000d3a <cliCMix+0x11a>
            if (mcfg.customMixer[i].throttle == 0.0f)
                break;
 8000d38:	bf00      	nop
            printf("%s\t", ftoa(mcfg.customMixer[i].throttle, buf));
            printf("%s\t", ftoa(mcfg.customMixer[i].roll, buf));
            printf("%s\t", ftoa(mcfg.customMixer[i].pitch, buf));
            printf("%s\r\n", ftoa(mcfg.customMixer[i].yaw, buf));
        }
        mixsum[0] = mixsum[1] = mixsum[2] = 0.0f;
 8000d3a:	4b79      	ldr	r3, [pc, #484]	; (8000f20 <cliCMix+0x300>)
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < num_motors; i++) {
 8000d46:	f04f 0300 	mov.w	r3, #0
 8000d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8000d4c:	e032      	b.n	8000db4 <cliCMix+0x194>
            mixsum[0] += mcfg.customMixer[i].roll;
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	4965      	ldr	r1, [pc, #404]	; (8000ee8 <cliCMix+0x2c8>)
 8000d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d54:	f103 0301 	add.w	r3, r3, #1
 8000d58:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d5c:	18cb      	adds	r3, r1, r3
 8000d5e:	f103 0304 	add.w	r3, r3, #4
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4610      	mov	r0, r2
 8000d66:	4619      	mov	r1, r3
 8000d68:	f017 ff86 	bl	8018c78 <__addsf3>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	60bb      	str	r3, [r7, #8]
            mixsum[1] += mcfg.customMixer[i].pitch;
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	495d      	ldr	r1, [pc, #372]	; (8000ee8 <cliCMix+0x2c8>)
 8000d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d76:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d7a:	18cb      	adds	r3, r1, r3
 8000d7c:	f103 0318 	add.w	r3, r3, #24
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4610      	mov	r0, r2
 8000d84:	4619      	mov	r1, r3
 8000d86:	f017 ff77 	bl	8018c78 <__addsf3>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	60fb      	str	r3, [r7, #12]
            mixsum[2] += mcfg.customMixer[i].yaw;
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4955      	ldr	r1, [pc, #340]	; (8000ee8 <cliCMix+0x2c8>)
 8000d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d94:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d98:	18cb      	adds	r3, r1, r3
 8000d9a:	f103 031c 	add.w	r3, r3, #28
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4610      	mov	r0, r2
 8000da2:	4619      	mov	r1, r3
 8000da4:	f017 ff68 	bl	8018c78 <__addsf3>
 8000da8:	4603      	mov	r3, r0
 8000daa:	613b      	str	r3, [r7, #16]
            printf("%s\t", ftoa(mcfg.customMixer[i].roll, buf));
            printf("%s\t", ftoa(mcfg.customMixer[i].pitch, buf));
            printf("%s\r\n", ftoa(mcfg.customMixer[i].yaw, buf));
        }
        mixsum[0] = mixsum[1] = mixsum[2] = 0.0f;
        for (i = 0; i < num_motors; i++) {
 8000dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dae:	f103 0301 	add.w	r3, r3, #1
 8000db2:	637b      	str	r3, [r7, #52]	; 0x34
 8000db4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000db8:	429a      	cmp	r2, r3
 8000dba:	dbc8      	blt.n	8000d4e <cliCMix+0x12e>
            mixsum[0] += mcfg.customMixer[i].roll;
            mixsum[1] += mcfg.customMixer[i].pitch;
            mixsum[2] += mcfg.customMixer[i].yaw;
        }
        uartPrint("Sanity check:\t");
 8000dbc:	484e      	ldr	r0, [pc, #312]	; (8000ef8 <cliCMix+0x2d8>)
 8000dbe:	f005 ff6b 	bl	8006c98 <uartPrint>
        for (i = 0; i < 3; i++)
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	637b      	str	r3, [r7, #52]	; 0x34
 8000dc8:	e01a      	b.n	8000e00 <cliCMix+0x1e0>
            uartPrint(fabs(mixsum[i]) > 0.01f ? "NG\t" : "OK\t");
 8000dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000dd0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000dda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000dde:	4618      	mov	r0, r3
 8000de0:	4950      	ldr	r1, [pc, #320]	; (8000f24 <cliCMix+0x304>)
 8000de2:	f018 fa0d 	bl	8019200 <__aeabi_fcmpgt>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <cliCMix+0x1d0>
 8000dec:	4b43      	ldr	r3, [pc, #268]	; (8000efc <cliCMix+0x2dc>)
 8000dee:	e000      	b.n	8000df2 <cliCMix+0x1d2>
 8000df0:	4b43      	ldr	r3, [pc, #268]	; (8000f00 <cliCMix+0x2e0>)
 8000df2:	4618      	mov	r0, r3
 8000df4:	f005 ff50 	bl	8006c98 <uartPrint>
            mixsum[0] += mcfg.customMixer[i].roll;
            mixsum[1] += mcfg.customMixer[i].pitch;
            mixsum[2] += mcfg.customMixer[i].yaw;
        }
        uartPrint("Sanity check:\t");
        for (i = 0; i < 3; i++)
 8000df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dfa:	f103 0301 	add.w	r3, r3, #1
 8000dfe:	637b      	str	r3, [r7, #52]	; 0x34
 8000e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	dde1      	ble.n	8000dca <cliCMix+0x1aa>
            uartPrint(fabs(mixsum[i]) > 0.01f ? "NG\t" : "OK\t");
        uartPrint("\r\n");
 8000e06:	483f      	ldr	r0, [pc, #252]	; (8000f04 <cliCMix+0x2e4>)
 8000e08:	f005 ff46 	bl	8006c98 <uartPrint>
 8000e0c:	e122      	b.n	8001054 <cliCMix+0x434>
        return;
    } else if (strncasecmp(cmdline, "reset", 5) == 0) {
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	493d      	ldr	r1, [pc, #244]	; (8000f08 <cliCMix+0x2e8>)
 8000e12:	f04f 0205 	mov.w	r2, #5
 8000e16:	f018 fcf7 	bl	8019808 <strncasecmp>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d114      	bne.n	8000e4a <cliCMix+0x22a>
        // erase custom mixer
        for (i = 0; i < MAX_MOTORS; i++)
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
 8000e26:	e00c      	b.n	8000e42 <cliCMix+0x222>
            mcfg.customMixer[i].throttle = 0.0f;
 8000e28:	4a2f      	ldr	r2, [pc, #188]	; (8000ee8 <cliCMix+0x2c8>)
 8000e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e2c:	f103 0301 	add.w	r3, r3, #1
 8000e30:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000e34:	18d3      	adds	r3, r2, r3
 8000e36:	4a3a      	ldr	r2, [pc, #232]	; (8000f20 <cliCMix+0x300>)
 8000e38:	601a      	str	r2, [r3, #0]
            uartPrint(fabs(mixsum[i]) > 0.01f ? "NG\t" : "OK\t");
        uartPrint("\r\n");
        return;
    } else if (strncasecmp(cmdline, "reset", 5) == 0) {
        // erase custom mixer
        for (i = 0; i < MAX_MOTORS; i++)
 8000e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e3c:	f103 0301 	add.w	r3, r3, #1
 8000e40:	637b      	str	r3, [r7, #52]	; 0x34
 8000e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e44:	2b0b      	cmp	r3, #11
 8000e46:	ddef      	ble.n	8000e28 <cliCMix+0x208>
 8000e48:	e104      	b.n	8001054 <cliCMix+0x434>
            mcfg.customMixer[i].throttle = 0.0f;
    } else if (strncasecmp(cmdline, "load", 4) == 0) {
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	492f      	ldr	r1, [pc, #188]	; (8000f0c <cliCMix+0x2ec>)
 8000e4e:	f04f 0204 	mov.w	r2, #4
 8000e52:	f018 fcd9 	bl	8019808 <strncasecmp>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d165      	bne.n	8000f28 <cliCMix+0x308>
        ptr = strchr(cmdline, ' ');
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f04f 0120 	mov.w	r1, #32
 8000e62:	f018 fbc3 	bl	80195ec <strchr>
 8000e66:	62b8      	str	r0, [r7, #40]	; 0x28
        if (ptr) {
 8000e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 80f1 	beq.w	8001052 <cliCMix+0x432>
            len = strlen(++ptr);
 8000e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e72:	f103 0301 	add.w	r3, r3, #1
 8000e76:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e7a:	f018 fc95 	bl	80197a8 <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            for (i = 0; ; i++) {
 8000e84:	f04f 0300 	mov.w	r3, #0
 8000e88:	637b      	str	r3, [r7, #52]	; 0x34
                if (mixerNames[i] == NULL) {
 8000e8a:	4b21      	ldr	r3, [pc, #132]	; (8000f10 <cliCMix+0x2f0>)
 8000e8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d103      	bne.n	8000e9e <cliCMix+0x27e>
                    uartPrint("Invalid mixer type...\r\n");
 8000e96:	481f      	ldr	r0, [pc, #124]	; (8000f14 <cliCMix+0x2f4>)
 8000e98:	f005 fefe 	bl	8006c98 <uartPrint>
                    break;
 8000e9c:	e0da      	b.n	8001054 <cliCMix+0x434>
                }
                if (strncasecmp(ptr, mixerNames[i], len) == 0) {
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <cliCMix+0x2f0>)
 8000ea0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ea2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000eac:	4611      	mov	r1, r2
 8000eae:	461a      	mov	r2, r3
 8000eb0:	f018 fcaa 	bl	8019808 <strncasecmp>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d10f      	bne.n	8000eda <cliCMix+0x2ba>
                    mixerLoadMix(i);
 8000eba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000ebc:	f009 fbd6 	bl	800a66c <mixerLoadMix>
                    printf("Loaded %s mix...\r\n", mixerNames[i]);
 8000ec0:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <cliCMix+0x2f0>)
 8000ec2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ec8:	4813      	ldr	r0, [pc, #76]	; (8000f18 <cliCMix+0x2f8>)
 8000eca:	4619      	mov	r1, r3
 8000ecc:	f00c fc74 	bl	800d7b8 <tfp_printf>
                    cliCMix("");
 8000ed0:	4812      	ldr	r0, [pc, #72]	; (8000f1c <cliCMix+0x2fc>)
 8000ed2:	f7ff fea5 	bl	8000c20 <cliCMix>
                    break;
 8000ed6:	bf00      	nop
 8000ed8:	e0bc      	b.n	8001054 <cliCMix+0x434>
            mcfg.customMixer[i].throttle = 0.0f;
    } else if (strncasecmp(cmdline, "load", 4) == 0) {
        ptr = strchr(cmdline, ' ');
        if (ptr) {
            len = strlen(++ptr);
            for (i = 0; ; i++) {
 8000eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000edc:	f103 0301 	add.w	r3, r3, #1
 8000ee0:	637b      	str	r3, [r7, #52]	; 0x34
                    mixerLoadMix(i);
                    printf("Loaded %s mix...\r\n", mixerNames[i]);
                    cliCMix("");
                    break;
                }
            }
 8000ee2:	e7d2      	b.n	8000e8a <cliCMix+0x26a>
 8000ee4:	0801afdc 	.word	0x0801afdc
 8000ee8:	20000c7c 	.word	0x20000c7c
 8000eec:	0801b008 	.word	0x0801b008
 8000ef0:	0801b010 	.word	0x0801b010
 8000ef4:	0801b014 	.word	0x0801b014
 8000ef8:	0801b01c 	.word	0x0801b01c
 8000efc:	0801b02c 	.word	0x0801b02c
 8000f00:	0801b030 	.word	0x0801b030
 8000f04:	0801b034 	.word	0x0801b034
 8000f08:	0801b038 	.word	0x0801b038
 8000f0c:	0801b040 	.word	0x0801b040
 8000f10:	08019dec 	.word	0x08019dec
 8000f14:	0801b048 	.word	0x0801b048
 8000f18:	0801b060 	.word	0x0801b060
 8000f1c:	08019f34 	.word	0x08019f34
 8000f20:	00000000 	.word	0x00000000
 8000f24:	3c23d70a 	.word	0x3c23d70a
        }
    } else {
        ptr = cmdline;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	62bb      	str	r3, [r7, #40]	; 0x28
        i = atoi(ptr); // get motor number
 8000f2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f2e:	f018 f9b7 	bl	80192a0 <atoi>
 8000f32:	6378      	str	r0, [r7, #52]	; 0x34
        if (--i < MAX_MOTORS) {
 8000f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f36:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f3a:	637b      	str	r3, [r7, #52]	; 0x34
 8000f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f3e:	2b0b      	cmp	r3, #11
 8000f40:	f300 8081 	bgt.w	8001046 <cliCMix+0x426>
            ptr = strchr(ptr, ' ');
 8000f44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f46:	f04f 0120 	mov.w	r1, #32
 8000f4a:	f018 fb4f 	bl	80195ec <strchr>
 8000f4e:	62b8      	str	r0, [r7, #40]	; 0x28
            if (ptr) {
 8000f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d013      	beq.n	8000f7e <cliCMix+0x35e>
                mcfg.customMixer[i].throttle = _atof(++ptr);
 8000f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f58:	f103 0301 	add.w	r3, r3, #1
 8000f5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f60:	f7ff fbae 	bl	80006c0 <_atof>
 8000f64:	4602      	mov	r2, r0
 8000f66:	493d      	ldr	r1, [pc, #244]	; (800105c <cliCMix+0x43c>)
 8000f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f6a:	f103 0301 	add.w	r3, r3, #1
 8000f6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000f72:	18cb      	adds	r3, r1, r3
 8000f74:	601a      	str	r2, [r3, #0]
                check++;
 8000f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f78:	f103 0301 	add.w	r3, r3, #1
 8000f7c:	633b      	str	r3, [r7, #48]	; 0x30
            }
            ptr = strchr(ptr, ' ');
 8000f7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f80:	f04f 0120 	mov.w	r1, #32
 8000f84:	f018 fb32 	bl	80195ec <strchr>
 8000f88:	62b8      	str	r0, [r7, #40]	; 0x28
            if (ptr) {
 8000f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d015      	beq.n	8000fbc <cliCMix+0x39c>
                mcfg.customMixer[i].roll = _atof(++ptr);
 8000f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f92:	f103 0301 	add.w	r3, r3, #1
 8000f96:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f9a:	f7ff fb91 	bl	80006c0 <_atof>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	492e      	ldr	r1, [pc, #184]	; (800105c <cliCMix+0x43c>)
 8000fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fa4:	f103 0301 	add.w	r3, r3, #1
 8000fa8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000fac:	18cb      	adds	r3, r1, r3
 8000fae:	f103 0304 	add.w	r3, r3, #4
 8000fb2:	601a      	str	r2, [r3, #0]
                check++;
 8000fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fb6:	f103 0301 	add.w	r3, r3, #1
 8000fba:	633b      	str	r3, [r7, #48]	; 0x30
            }
            ptr = strchr(ptr, ' ');
 8000fbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fbe:	f04f 0120 	mov.w	r1, #32
 8000fc2:	f018 fb13 	bl	80195ec <strchr>
 8000fc6:	62b8      	str	r0, [r7, #40]	; 0x28
            if (ptr) {
 8000fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d013      	beq.n	8000ff6 <cliCMix+0x3d6>
                mcfg.customMixer[i].pitch = _atof(++ptr);
 8000fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fd0:	f103 0301 	add.w	r3, r3, #1
 8000fd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fd8:	f7ff fb72 	bl	80006c0 <_atof>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	491f      	ldr	r1, [pc, #124]	; (800105c <cliCMix+0x43c>)
 8000fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fe2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000fe6:	18cb      	adds	r3, r1, r3
 8000fe8:	f103 0318 	add.w	r3, r3, #24
 8000fec:	601a      	str	r2, [r3, #0]
                check++;
 8000fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ff0:	f103 0301 	add.w	r3, r3, #1
 8000ff4:	633b      	str	r3, [r7, #48]	; 0x30
            }
            ptr = strchr(ptr, ' ');
 8000ff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000ff8:	f04f 0120 	mov.w	r1, #32
 8000ffc:	f018 faf6 	bl	80195ec <strchr>
 8001000:	62b8      	str	r0, [r7, #40]	; 0x28
            if (ptr) {
 8001002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001004:	2b00      	cmp	r3, #0
 8001006:	d013      	beq.n	8001030 <cliCMix+0x410>
                mcfg.customMixer[i].yaw = _atof(++ptr);
 8001008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800100a:	f103 0301 	add.w	r3, r3, #1
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001010:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001012:	f7ff fb55 	bl	80006c0 <_atof>
 8001016:	4602      	mov	r2, r0
 8001018:	4910      	ldr	r1, [pc, #64]	; (800105c <cliCMix+0x43c>)
 800101a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800101c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001020:	18cb      	adds	r3, r1, r3
 8001022:	f103 031c 	add.w	r3, r3, #28
 8001026:	601a      	str	r2, [r3, #0]
                check++;
 8001028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800102a:	f103 0301 	add.w	r3, r3, #1
 800102e:	633b      	str	r3, [r7, #48]	; 0x30
            }
            if (check != 4) {
 8001030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001032:	2b04      	cmp	r3, #4
 8001034:	d003      	beq.n	800103e <cliCMix+0x41e>
                uartPrint("Wrong number of arguments, needs idx thr roll pitch yaw\r\n");
 8001036:	480a      	ldr	r0, [pc, #40]	; (8001060 <cliCMix+0x440>)
 8001038:	f005 fe2e 	bl	8006c98 <uartPrint>
 800103c:	e00a      	b.n	8001054 <cliCMix+0x434>
            } else {
                cliCMix("");
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <cliCMix+0x444>)
 8001040:	f7ff fdee 	bl	8000c20 <cliCMix>
 8001044:	e006      	b.n	8001054 <cliCMix+0x434>
            }
        } else {
            printf("Motor number must be between 1 and %d\r\n", MAX_MOTORS);
 8001046:	4808      	ldr	r0, [pc, #32]	; (8001068 <cliCMix+0x448>)
 8001048:	f04f 010c 	mov.w	r1, #12
 800104c:	f00c fbb4 	bl	800d7b8 <tfp_printf>
 8001050:	e000      	b.n	8001054 <cliCMix+0x434>
                    mixerLoadMix(i);
                    printf("Loaded %s mix...\r\n", mixerNames[i]);
                    cliCMix("");
                    break;
                }
            }
 8001052:	bf00      	nop
            }
        } else {
            printf("Motor number must be between 1 and %d\r\n", MAX_MOTORS);
        }
    }
}
 8001054:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000c7c 	.word	0x20000c7c
 8001060:	0801b074 	.word	0x0801b074
 8001064:	08019f34 	.word	0x08019f34
 8001068:	0801b0b0 	.word	0x0801b0b0

0800106c <cliI2C>:

static void cliI2C(char *cmdline)
{   uint32_t len;
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    uint8_t buffer;

    len = strlen(cmdline);
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f018 fb97 	bl	80197a8 <strlen>
 800107a:	60f8      	str	r0, [r7, #12]
    if (len > 0)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d016      	beq.n	80010b0 <cliI2C+0x44>
    {
    	uartPrint("Connecting to slave...\r\n");
 8001082:	480d      	ldr	r0, [pc, #52]	; (80010b8 <cliI2C+0x4c>)
 8001084:	f005 fe08 	bl	8006c98 <uartPrint>
    	reg = atoi(cmdline);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f018 f909 	bl	80192a0 <atoi>
 800108e:	4603      	mov	r3, r0
 8001090:	72fb      	strb	r3, [r7, #11]
    	i2cRead(0x20, reg, 1, &buffer);
 8001092:	7afa      	ldrb	r2, [r7, #11]
 8001094:	f107 030a 	add.w	r3, r7, #10
 8001098:	f04f 0020 	mov.w	r0, #32
 800109c:	4611      	mov	r1, r2
 800109e:	f04f 0201 	mov.w	r2, #1
 80010a2:	f002 feeb 	bl	8003e7c <i2cRead>
    	printf("Read back: 0x%02x\r\n", buffer);
 80010a6:	7abb      	ldrb	r3, [r7, #10]
 80010a8:	4804      	ldr	r0, [pc, #16]	; (80010bc <cliI2C+0x50>)
 80010aa:	4619      	mov	r1, r3
 80010ac:	f00c fb84 	bl	800d7b8 <tfp_printf>
    }
}
 80010b0:	f107 0710 	add.w	r7, r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	0801b0d8 	.word	0x0801b0d8
 80010bc:	0801b0f4 	.word	0x0801b0f4

080010c0 <cliDefaults>:

static void cliDefaults(char *cmdline)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    uartPrint("Resetting to defaults...\r\n");
 80010c8:	480a      	ldr	r0, [pc, #40]	; (80010f4 <cliDefaults+0x34>)
 80010ca:	f005 fde5 	bl	8006c98 <uartPrint>
    checkFirstTime(true);
 80010ce:	f04f 0001 	mov.w	r0, #1
 80010d2:	f001 fa4b 	bl	800256c <checkFirstTime>
    uartPrint("Rebooting...");
 80010d6:	4808      	ldr	r0, [pc, #32]	; (80010f8 <cliDefaults+0x38>)
 80010d8:	f005 fdde 	bl	8006c98 <uartPrint>
    delay(10);
 80010dc:	f04f 000a 	mov.w	r0, #10
 80010e0:	f005 fbd4 	bl	800688c <delay>
    systemReset(false);
 80010e4:	f04f 0000 	mov.w	r0, #0
 80010e8:	f005 fc1e 	bl	8006928 <systemReset>
}
 80010ec:	f107 0708 	add.w	r7, r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	0801b108 	.word	0x0801b108
 80010f8:	0801b124 	.word	0x0801b124

080010fc <cliDump>:

static void cliDump(char *cmdline)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08e      	sub	sp, #56	; 0x38
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    char buf[16];
    float thr, roll, pitch, yaw;
    uint32_t mask;
    const clivalue_t *setval;

    printf("Current Config: Copy everything below here...\r\n");
 8001104:	48a8      	ldr	r0, [pc, #672]	; (80013a8 <cliDump+0x2ac>)
 8001106:	f00c fb57 	bl	800d7b8 <tfp_printf>

    // print out aux switches
    cliAux("");
 800110a:	48a8      	ldr	r0, [pc, #672]	; (80013ac <cliDump+0x2b0>)
 800110c:	f7ff fd36 	bl	8000b7c <cliAux>

    // print out current motor mix
    printf("mixer %s\r\n", mixerNames[mcfg.mixerConfiguration - 1]);
 8001110:	4ba7      	ldr	r3, [pc, #668]	; (80013b0 <cliDump+0x2b4>)
 8001112:	795b      	ldrb	r3, [r3, #5]
 8001114:	f103 32ff 	add.w	r2, r3, #4294967295
 8001118:	4ba6      	ldr	r3, [pc, #664]	; (80013b4 <cliDump+0x2b8>)
 800111a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800111e:	48a6      	ldr	r0, [pc, #664]	; (80013b8 <cliDump+0x2bc>)
 8001120:	4619      	mov	r1, r3
 8001122:	f00c fb49 	bl	800d7b8 <tfp_printf>

    // print custom mix if exists
    if (mcfg.customMixer[0].throttle != 0.0f) {
 8001126:	4ba2      	ldr	r3, [pc, #648]	; (80013b0 <cliDump+0x2b4>)
 8001128:	691b      	ldr	r3, [r3, #16]
 800112a:	4618      	mov	r0, r3
 800112c:	49b0      	ldr	r1, [pc, #704]	; (80013f0 <cliDump+0x2f4>)
 800112e:	f018 f83f 	bl	80191b0 <__aeabi_fcmpeq>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	f040 80a6 	bne.w	8001286 <cliDump+0x18a>
        for (i = 0; i < MAX_MOTORS; i++) {
 800113a:	f04f 0300 	mov.w	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
 8001140:	e094      	b.n	800126c <cliDump+0x170>
            if (mcfg.customMixer[i].throttle == 0.0f)
 8001142:	4a9b      	ldr	r2, [pc, #620]	; (80013b0 <cliDump+0x2b4>)
 8001144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001146:	f103 0301 	add.w	r3, r3, #1
 800114a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800114e:	18d3      	adds	r3, r2, r3
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	49a6      	ldr	r1, [pc, #664]	; (80013f0 <cliDump+0x2f4>)
 8001156:	f018 f82b 	bl	80191b0 <__aeabi_fcmpeq>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	f040 808a 	bne.w	8001276 <cliDump+0x17a>
                break;
            thr = mcfg.customMixer[i].throttle;
 8001162:	4a93      	ldr	r2, [pc, #588]	; (80013b0 <cliDump+0x2b4>)
 8001164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001166:	f103 0301 	add.w	r3, r3, #1
 800116a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800116e:	18d3      	adds	r3, r2, r3
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	633b      	str	r3, [r7, #48]	; 0x30
            roll = mcfg.customMixer[i].roll;
 8001174:	4a8e      	ldr	r2, [pc, #568]	; (80013b0 <cliDump+0x2b4>)
 8001176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001178:	f103 0301 	add.w	r3, r3, #1
 800117c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001180:	18d3      	adds	r3, r2, r3
 8001182:	f103 0304 	add.w	r3, r3, #4
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	62fb      	str	r3, [r7, #44]	; 0x2c
            pitch = mcfg.customMixer[i].pitch;
 800118a:	4a89      	ldr	r2, [pc, #548]	; (80013b0 <cliDump+0x2b4>)
 800118c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800118e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001192:	18d3      	adds	r3, r2, r3
 8001194:	f103 0318 	add.w	r3, r3, #24
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
            yaw = mcfg.customMixer[i].yaw;
 800119c:	4a84      	ldr	r2, [pc, #528]	; (80013b0 <cliDump+0x2b4>)
 800119e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80011a4:	18d3      	adds	r3, r2, r3
 80011a6:	f103 031c 	add.w	r3, r3, #28
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
            printf("cmix %d", i + 1);
 80011ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b0:	f103 0301 	add.w	r3, r3, #1
 80011b4:	4881      	ldr	r0, [pc, #516]	; (80013bc <cliDump+0x2c0>)
 80011b6:	4619      	mov	r1, r3
 80011b8:	f00c fafe 	bl	800d7b8 <tfp_printf>
            if (thr < 0)
 80011bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80011be:	498c      	ldr	r1, [pc, #560]	; (80013f0 <cliDump+0x2f4>)
 80011c0:	f018 f800 	bl	80191c4 <__aeabi_fcmplt>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d002      	beq.n	80011d0 <cliDump+0xd4>
                printf(" ");
 80011ca:	487d      	ldr	r0, [pc, #500]	; (80013c0 <cliDump+0x2c4>)
 80011cc:	f00c faf4 	bl	800d7b8 <tfp_printf>
            printf("%s", ftoa(thr, buf));
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fbda 	bl	8000990 <ftoa>
 80011dc:	4603      	mov	r3, r0
 80011de:	4879      	ldr	r0, [pc, #484]	; (80013c4 <cliDump+0x2c8>)
 80011e0:	4619      	mov	r1, r3
 80011e2:	f00c fae9 	bl	800d7b8 <tfp_printf>
            if (roll < 0)
 80011e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80011e8:	4981      	ldr	r1, [pc, #516]	; (80013f0 <cliDump+0x2f4>)
 80011ea:	f017 ffeb 	bl	80191c4 <__aeabi_fcmplt>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <cliDump+0xfe>
                printf(" ");
 80011f4:	4872      	ldr	r0, [pc, #456]	; (80013c0 <cliDump+0x2c4>)
 80011f6:	f00c fadf 	bl	800d7b8 <tfp_printf>
            printf("%s", ftoa(roll, buf));
 80011fa:	f107 030c 	add.w	r3, r7, #12
 80011fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001200:	4619      	mov	r1, r3
 8001202:	f7ff fbc5 	bl	8000990 <ftoa>
 8001206:	4603      	mov	r3, r0
 8001208:	486e      	ldr	r0, [pc, #440]	; (80013c4 <cliDump+0x2c8>)
 800120a:	4619      	mov	r1, r3
 800120c:	f00c fad4 	bl	800d7b8 <tfp_printf>
            if (pitch < 0)
 8001210:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001212:	4977      	ldr	r1, [pc, #476]	; (80013f0 <cliDump+0x2f4>)
 8001214:	f017 ffd6 	bl	80191c4 <__aeabi_fcmplt>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d002      	beq.n	8001224 <cliDump+0x128>
                printf(" ");
 800121e:	4868      	ldr	r0, [pc, #416]	; (80013c0 <cliDump+0x2c4>)
 8001220:	f00c faca 	bl	800d7b8 <tfp_printf>
            printf("%s", ftoa(pitch, buf));
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff fbb0 	bl	8000990 <ftoa>
 8001230:	4603      	mov	r3, r0
 8001232:	4864      	ldr	r0, [pc, #400]	; (80013c4 <cliDump+0x2c8>)
 8001234:	4619      	mov	r1, r3
 8001236:	f00c fabf 	bl	800d7b8 <tfp_printf>
            if (yaw < 0)
 800123a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800123c:	496c      	ldr	r1, [pc, #432]	; (80013f0 <cliDump+0x2f4>)
 800123e:	f017 ffc1 	bl	80191c4 <__aeabi_fcmplt>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d002      	beq.n	800124e <cliDump+0x152>
                printf(" ");
 8001248:	485d      	ldr	r0, [pc, #372]	; (80013c0 <cliDump+0x2c4>)
 800124a:	f00c fab5 	bl	800d7b8 <tfp_printf>
            printf("%s\r\n", ftoa(yaw, buf));
 800124e:	f107 030c 	add.w	r3, r7, #12
 8001252:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001254:	4619      	mov	r1, r3
 8001256:	f7ff fb9b 	bl	8000990 <ftoa>
 800125a:	4603      	mov	r3, r0
 800125c:	485a      	ldr	r0, [pc, #360]	; (80013c8 <cliDump+0x2cc>)
 800125e:	4619      	mov	r1, r3
 8001260:	f00c faaa 	bl	800d7b8 <tfp_printf>
    // print out current motor mix
    printf("mixer %s\r\n", mixerNames[mcfg.mixerConfiguration - 1]);

    // print custom mix if exists
    if (mcfg.customMixer[0].throttle != 0.0f) {
        for (i = 0; i < MAX_MOTORS; i++) {
 8001264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001266:	f103 0301 	add.w	r3, r3, #1
 800126a:	637b      	str	r3, [r7, #52]	; 0x34
 800126c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800126e:	2b0b      	cmp	r3, #11
 8001270:	f77f af67 	ble.w	8001142 <cliDump+0x46>
 8001274:	e000      	b.n	8001278 <cliDump+0x17c>
            if (mcfg.customMixer[i].throttle == 0.0f)
                break;
 8001276:	bf00      	nop
            printf("%s", ftoa(pitch, buf));
            if (yaw < 0)
                printf(" ");
            printf("%s\r\n", ftoa(yaw, buf));
        }
        printf("cmix %d 0 0 0 0\r\n", i + 1);
 8001278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800127a:	f103 0301 	add.w	r3, r3, #1
 800127e:	4853      	ldr	r0, [pc, #332]	; (80013cc <cliDump+0x2d0>)
 8001280:	4619      	mov	r1, r3
 8001282:	f00c fa99 	bl	800d7b8 <tfp_printf>
    }

    // print enabled features
    mask = featureMask();
 8001286:	f001 fc8d 	bl	8002ba4 <featureMask>
 800128a:	6238      	str	r0, [r7, #32]
    for (i = 0; ; i++) { // disable all feature first
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	637b      	str	r3, [r7, #52]	; 0x34
        if (featureNames[i] == NULL)
 8001292:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <cliDump+0x2d4>)
 8001294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d00c      	beq.n	80012b8 <cliDump+0x1bc>
            break;
        printf("feature -%s\r\n", featureNames[i]);
 800129e:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <cliDump+0x2d4>)
 80012a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012a6:	484b      	ldr	r0, [pc, #300]	; (80013d4 <cliDump+0x2d8>)
 80012a8:	4619      	mov	r1, r3
 80012aa:	f00c fa85 	bl	800d7b8 <tfp_printf>
        printf("cmix %d 0 0 0 0\r\n", i + 1);
    }

    // print enabled features
    mask = featureMask();
    for (i = 0; ; i++) { // disable all feature first
 80012ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b0:	f103 0301 	add.w	r3, r3, #1
 80012b4:	637b      	str	r3, [r7, #52]	; 0x34
        if (featureNames[i] == NULL)
            break;
        printf("feature -%s\r\n", featureNames[i]);
    }
 80012b6:	e7ec      	b.n	8001292 <cliDump+0x196>

    // print enabled features
    mask = featureMask();
    for (i = 0; ; i++) { // disable all feature first
        if (featureNames[i] == NULL)
            break;
 80012b8:	bf00      	nop
        printf("feature -%s\r\n", featureNames[i]);
    }
    for (i = 0; ; i++) {  // reenable what we want.
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
        if (featureNames[i] == NULL)
 80012c0:	4b43      	ldr	r3, [pc, #268]	; (80013d0 <cliDump+0x2d4>)
 80012c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d016      	beq.n	80012fa <cliDump+0x1fe>
            break;
        if (mask & (1 << i))
 80012cc:	f04f 0201 	mov.w	r2, #1
 80012d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	461a      	mov	r2, r3
 80012d8:	6a3b      	ldr	r3, [r7, #32]
 80012da:	4013      	ands	r3, r2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d007      	beq.n	80012f0 <cliDump+0x1f4>
            printf("feature %s\r\n", featureNames[i]);
 80012e0:	4b3b      	ldr	r3, [pc, #236]	; (80013d0 <cliDump+0x2d4>)
 80012e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e8:	483b      	ldr	r0, [pc, #236]	; (80013d8 <cliDump+0x2dc>)
 80012ea:	4619      	mov	r1, r3
 80012ec:	f00c fa64 	bl	800d7b8 <tfp_printf>
    for (i = 0; ; i++) { // disable all feature first
        if (featureNames[i] == NULL)
            break;
        printf("feature -%s\r\n", featureNames[i]);
    }
    for (i = 0; ; i++) {  // reenable what we want.
 80012f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f2:	f103 0301 	add.w	r3, r3, #1
 80012f6:	637b      	str	r3, [r7, #52]	; 0x34
        if (featureNames[i] == NULL)
            break;
        if (mask & (1 << i))
            printf("feature %s\r\n", featureNames[i]);
    }
 80012f8:	e7e2      	b.n	80012c0 <cliDump+0x1c4>
            break;
        printf("feature -%s\r\n", featureNames[i]);
    }
    for (i = 0; ; i++) {  // reenable what we want.
        if (featureNames[i] == NULL)
            break;
 80012fa:	bf00      	nop
        if (mask & (1 << i))
            printf("feature %s\r\n", featureNames[i]);
    }

    // print RC MAPPING
    for (i = 0; i < 8; i++)
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	637b      	str	r3, [r7, #52]	; 0x34
 8001302:	e012      	b.n	800132a <cliDump+0x22e>
        buf[mcfg.rcmap[i]] = rcChannelLetters[i];
 8001304:	4a2a      	ldr	r2, [pc, #168]	; (80013b0 <cliDump+0x2b4>)
 8001306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001308:	18d3      	adds	r3, r2, r3
 800130a:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
 800130e:	799b      	ldrb	r3, [r3, #6]
 8001310:	4932      	ldr	r1, [pc, #200]	; (80013dc <cliDump+0x2e0>)
 8001312:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001314:	188a      	adds	r2, r1, r2
 8001316:	7812      	ldrb	r2, [r2, #0]
 8001318:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800131c:	18cb      	adds	r3, r1, r3
 800131e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        if (mask & (1 << i))
            printf("feature %s\r\n", featureNames[i]);
    }

    // print RC MAPPING
    for (i = 0; i < 8; i++)
 8001322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001324:	f103 0301 	add.w	r3, r3, #1
 8001328:	637b      	str	r3, [r7, #52]	; 0x34
 800132a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800132c:	2b07      	cmp	r3, #7
 800132e:	dde9      	ble.n	8001304 <cliDump+0x208>
        buf[mcfg.rcmap[i]] = rcChannelLetters[i];
    buf[i] = '\0';
 8001330:	f107 020c 	add.w	r2, r7, #12
 8001334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001336:	18d3      	adds	r3, r2, r3
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
    printf("map %s\r\n", buf);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	4827      	ldr	r0, [pc, #156]	; (80013e0 <cliDump+0x2e4>)
 8001344:	4619      	mov	r1, r3
 8001346:	f00c fa37 	bl	800d7b8 <tfp_printf>

    // print settings
    for (i = 0; i < VALUE_COUNT; i++) {
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	637b      	str	r3, [r7, #52]	; 0x34
 8001350:	e023      	b.n	800139a <cliDump+0x29e>
        setval = &valueTable[i];
 8001352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001354:	4613      	mov	r3, r2
 8001356:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800135a:	189b      	adds	r3, r3, r2
 800135c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001360:	4a20      	ldr	r2, [pc, #128]	; (80013e4 <cliDump+0x2e8>)
 8001362:	189b      	adds	r3, r3, r2
 8001364:	61fb      	str	r3, [r7, #28]
        printf("set %s = ", valueTable[i].name);
 8001366:	491f      	ldr	r1, [pc, #124]	; (80013e4 <cliDump+0x2e8>)
 8001368:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800136a:	4613      	mov	r3, r2
 800136c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001370:	189b      	adds	r3, r3, r2
 8001372:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001376:	18cb      	adds	r3, r1, r3
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	481b      	ldr	r0, [pc, #108]	; (80013e8 <cliDump+0x2ec>)
 800137c:	4619      	mov	r1, r3
 800137e:	f00c fa1b 	bl	800d7b8 <tfp_printf>
        cliPrintVar(setval, 0);
 8001382:	69f8      	ldr	r0, [r7, #28]
 8001384:	f04f 0100 	mov.w	r1, #0
 8001388:	f000 fad0 	bl	800192c <cliPrintVar>
        uartPrint("\r\n");
 800138c:	4817      	ldr	r0, [pc, #92]	; (80013ec <cliDump+0x2f0>)
 800138e:	f005 fc83 	bl	8006c98 <uartPrint>
        buf[mcfg.rcmap[i]] = rcChannelLetters[i];
    buf[i] = '\0';
    printf("map %s\r\n", buf);

    // print settings
    for (i = 0; i < VALUE_COUNT; i++) {
 8001392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001394:	f103 0301 	add.w	r3, r3, #1
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
 800139a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800139c:	2b66      	cmp	r3, #102	; 0x66
 800139e:	d9d8      	bls.n	8001352 <cliDump+0x256>
        setval = &valueTable[i];
        printf("set %s = ", valueTable[i].name);
        cliPrintVar(setval, 0);
        uartPrint("\r\n");
    }
}
 80013a0:	f107 0738 	add.w	r7, r7, #56	; 0x38
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	0801b134 	.word	0x0801b134
 80013ac:	08019f34 	.word	0x08019f34
 80013b0:	20000c7c 	.word	0x20000c7c
 80013b4:	08019dec 	.word	0x08019dec
 80013b8:	0801b164 	.word	0x0801b164
 80013bc:	0801b170 	.word	0x0801b170
 80013c0:	0801b178 	.word	0x0801b178
 80013c4:	0801b17c 	.word	0x0801b17c
 80013c8:	0801b014 	.word	0x0801b014
 80013cc:	0801b180 	.word	0x0801b180
 80013d0:	08019ed0 	.word	0x08019ed0
 80013d4:	0801b194 	.word	0x0801b194
 80013d8:	0801b1a4 	.word	0x0801b1a4
 80013dc:	0801b4e4 	.word	0x0801b4e4
 80013e0:	0801b1b4 	.word	0x0801b1b4
 80013e4:	0801a768 	.word	0x0801a768
 80013e8:	0801b1c0 	.word	0x0801b1c0
 80013ec:	0801b034 	.word	0x0801b034
 80013f0:	00000000 	.word	0x00000000

080013f4 <cliExit>:

static void cliExit(char *cmdline)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
    uartPrint("\r\nLeaving CLI mode...\r\n");
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <cliExit+0x3c>)
 80013fe:	f005 fc4b 	bl	8006c98 <uartPrint>
    memset(cliBuffer, 0, sizeof(cliBuffer));
 8001402:	480c      	ldr	r0, [pc, #48]	; (8001434 <cliExit+0x40>)
 8001404:	f04f 0100 	mov.w	r1, #0
 8001408:	f04f 0230 	mov.w	r2, #48	; 0x30
 800140c:	f018 f862 	bl	80194d4 <memset>
    bufferIndex = 0;
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <cliExit+0x44>)
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
    cliMode = 0;
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <cliExit+0x48>)
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
    // save and reboot... I think this makes the most sense
    cliSave(cmdline);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 fa63 	bl	80018ec <cliSave>
}
 8001426:	f107 0708 	add.w	r7, r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	0801b1cc 	.word	0x0801b1cc
 8001434:	20000374 	.word	0x20000374
 8001438:	200003a4 	.word	0x200003a4
 800143c:	20000ba2 	.word	0x20000ba2

08001440 <cliFeature>:

static void cliFeature(char *cmdline)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    uint32_t i;
    uint32_t len;
    uint32_t mask;

    len = strlen(cmdline);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f018 f9ad 	bl	80197a8 <strlen>
 800144e:	6138      	str	r0, [r7, #16]
    mask = featureMask();
 8001450:	f001 fba8 	bl	8002ba4 <featureMask>
 8001454:	60b8      	str	r0, [r7, #8]

    if (len == 0) {
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d127      	bne.n	80014ac <cliFeature+0x6c>
        uartPrint("Enabled features: ");
 800145c:	4852      	ldr	r0, [pc, #328]	; (80015a8 <cliFeature+0x168>)
 800145e:	f005 fc1b 	bl	8006c98 <uartPrint>
        for (i = 0; ; i++) {
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	617b      	str	r3, [r7, #20]
            if (featureNames[i] == NULL)
 8001468:	4b50      	ldr	r3, [pc, #320]	; (80015ac <cliFeature+0x16c>)
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d016      	beq.n	80014a2 <cliFeature+0x62>
                break;
            if (mask & (1 << i))
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	f04f 0201 	mov.w	r2, #1
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	461a      	mov	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	4013      	ands	r3, r2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d007      	beq.n	8001498 <cliFeature+0x58>
                printf("%s ", featureNames[i]);
 8001488:	4b48      	ldr	r3, [pc, #288]	; (80015ac <cliFeature+0x16c>)
 800148a:	697a      	ldr	r2, [r7, #20]
 800148c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001490:	4847      	ldr	r0, [pc, #284]	; (80015b0 <cliFeature+0x170>)
 8001492:	4619      	mov	r1, r3
 8001494:	f00c f990 	bl	800d7b8 <tfp_printf>
    len = strlen(cmdline);
    mask = featureMask();

    if (len == 0) {
        uartPrint("Enabled features: ");
        for (i = 0; ; i++) {
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	f103 0301 	add.w	r3, r3, #1
 800149e:	617b      	str	r3, [r7, #20]
            if (featureNames[i] == NULL)
                break;
            if (mask & (1 << i))
                printf("%s ", featureNames[i]);
        }
 80014a0:	e7e2      	b.n	8001468 <cliFeature+0x28>

    if (len == 0) {
        uartPrint("Enabled features: ");
        for (i = 0; ; i++) {
            if (featureNames[i] == NULL)
                break;
 80014a2:	bf00      	nop
            if (mask & (1 << i))
                printf("%s ", featureNames[i]);
        }
        uartPrint("\r\n");
 80014a4:	4843      	ldr	r0, [pc, #268]	; (80015b4 <cliFeature+0x174>)
 80014a6:	f005 fbf7 	bl	8006c98 <uartPrint>
 80014aa:	e079      	b.n	80015a0 <cliFeature+0x160>
    } else if (strncasecmp(cmdline, "list", len) == 0) {
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	4942      	ldr	r1, [pc, #264]	; (80015b8 <cliFeature+0x178>)
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	f018 f9a9 	bl	8019808 <strncasecmp>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d11d      	bne.n	80014f8 <cliFeature+0xb8>
        uartPrint("Available features: ");
 80014bc:	483f      	ldr	r0, [pc, #252]	; (80015bc <cliFeature+0x17c>)
 80014be:	f005 fbeb 	bl	8006c98 <uartPrint>
        for (i = 0; ; i++) {
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
            if (featureNames[i] == NULL)
 80014c8:	4b38      	ldr	r3, [pc, #224]	; (80015ac <cliFeature+0x16c>)
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00c      	beq.n	80014ee <cliFeature+0xae>
                break;
            printf("%s ", featureNames[i]);
 80014d4:	4b35      	ldr	r3, [pc, #212]	; (80015ac <cliFeature+0x16c>)
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014dc:	4834      	ldr	r0, [pc, #208]	; (80015b0 <cliFeature+0x170>)
 80014de:	4619      	mov	r1, r3
 80014e0:	f00c f96a 	bl	800d7b8 <tfp_printf>
                printf("%s ", featureNames[i]);
        }
        uartPrint("\r\n");
    } else if (strncasecmp(cmdline, "list", len) == 0) {
        uartPrint("Available features: ");
        for (i = 0; ; i++) {
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f103 0301 	add.w	r3, r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
            if (featureNames[i] == NULL)
                break;
            printf("%s ", featureNames[i]);
        }
 80014ec:	e7ec      	b.n	80014c8 <cliFeature+0x88>
        uartPrint("\r\n");
    } else if (strncasecmp(cmdline, "list", len) == 0) {
        uartPrint("Available features: ");
        for (i = 0; ; i++) {
            if (featureNames[i] == NULL)
                break;
 80014ee:	bf00      	nop
            printf("%s ", featureNames[i]);
        }
        uartPrint("\r\n");
 80014f0:	4830      	ldr	r0, [pc, #192]	; (80015b4 <cliFeature+0x174>)
 80014f2:	f005 fbd1 	bl	8006c98 <uartPrint>
        return;
 80014f6:	e053      	b.n	80015a0 <cliFeature+0x160>
    } else {
        bool remove = false;
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	73fb      	strb	r3, [r7, #15]
        if (cmdline[0] == '-') {
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b2d      	cmp	r3, #45	; 0x2d
 8001504:	d10a      	bne.n	800151c <cliFeature+0xdc>
            // remove feature
            remove = true;
 8001506:	f04f 0301 	mov.w	r3, #1
 800150a:	73fb      	strb	r3, [r7, #15]
            cmdline++; // skip over -
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f103 0301 	add.w	r3, r3, #1
 8001512:	607b      	str	r3, [r7, #4]
            len--;
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	f103 33ff 	add.w	r3, r3, #4294967295
 800151a:	613b      	str	r3, [r7, #16]
        }

        for (i = 0; ; i++) {
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
            if (featureNames[i] == NULL) {
 8001522:	4b22      	ldr	r3, [pc, #136]	; (80015ac <cliFeature+0x16c>)
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d103      	bne.n	8001536 <cliFeature+0xf6>
                uartPrint("Invalid feature name...\r\n");
 800152e:	4824      	ldr	r0, [pc, #144]	; (80015c0 <cliFeature+0x180>)
 8001530:	f005 fbb2 	bl	8006c98 <uartPrint>
                break;
 8001534:	e034      	b.n	80015a0 <cliFeature+0x160>
            }
            if (strncasecmp(cmdline, featureNames[i], len) == 0) {
 8001536:	4b1d      	ldr	r3, [pc, #116]	; (80015ac <cliFeature+0x16c>)
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	4619      	mov	r1, r3
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	f018 f960 	bl	8019808 <strncasecmp>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d123      	bne.n	8001596 <cliFeature+0x156>
                if (remove) {
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00b      	beq.n	800156c <cliFeature+0x12c>
                    featureClear(1 << i);
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	f04f 0201 	mov.w	r2, #1
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	4618      	mov	r0, r3
 8001560:	f001 fb00 	bl	8002b64 <featureClear>
                    uartPrint("Disabled ");
 8001564:	4817      	ldr	r0, [pc, #92]	; (80015c4 <cliFeature+0x184>)
 8001566:	f005 fb97 	bl	8006c98 <uartPrint>
 800156a:	e00a      	b.n	8001582 <cliFeature+0x142>
                } else {
                    featureSet(1 << i);
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	f04f 0201 	mov.w	r2, #1
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f001 fae2 	bl	8002b40 <featureSet>
                    uartPrint("Enabled ");
 800157c:	4812      	ldr	r0, [pc, #72]	; (80015c8 <cliFeature+0x188>)
 800157e:	f005 fb8b 	bl	8006c98 <uartPrint>
                }
                printf("%s\r\n", featureNames[i]);
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <cliFeature+0x16c>)
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800158a:	4810      	ldr	r0, [pc, #64]	; (80015cc <cliFeature+0x18c>)
 800158c:	4619      	mov	r1, r3
 800158e:	f00c f913 	bl	800d7b8 <tfp_printf>
                break;
 8001592:	bf00      	nop
 8001594:	e004      	b.n	80015a0 <cliFeature+0x160>
            remove = true;
            cmdline++; // skip over -
            len--;
        }

        for (i = 0; ; i++) {
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	f103 0301 	add.w	r3, r3, #1
 800159c:	617b      	str	r3, [r7, #20]
                    uartPrint("Enabled ");
                }
                printf("%s\r\n", featureNames[i]);
                break;
            }
        }
 800159e:	e7c0      	b.n	8001522 <cliFeature+0xe2>
    }
}
 80015a0:	f107 0718 	add.w	r7, r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	0801b1e4 	.word	0x0801b1e4
 80015ac:	08019ed0 	.word	0x08019ed0
 80015b0:	0801b1f8 	.word	0x0801b1f8
 80015b4:	0801b034 	.word	0x0801b034
 80015b8:	0801b1fc 	.word	0x0801b1fc
 80015bc:	0801b204 	.word	0x0801b204
 80015c0:	0801b21c 	.word	0x0801b21c
 80015c4:	0801b238 	.word	0x0801b238
 80015c8:	0801b244 	.word	0x0801b244
 80015cc:	0801b014 	.word	0x0801b014

080015d0 <cliHelp>:

static void cliHelp(char *cmdline)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    uint32_t i = 0;
 80015d8:	f04f 0300 	mov.w	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]

    uartPrint("Available commands:\r\n");
 80015de:	4816      	ldr	r0, [pc, #88]	; (8001638 <cliHelp+0x68>)
 80015e0:	f005 fb5a 	bl	8006c98 <uartPrint>
    for (i = 0; i < CMD_COUNT; i++)
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	e01d      	b.n	8001628 <cliHelp+0x58>
        printf("%s\t%s\r\n", cmdTable[i].name, cmdTable[i].param);
 80015ec:	4913      	ldr	r1, [pc, #76]	; (800163c <cliHelp+0x6c>)
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4613      	mov	r3, r2
 80015f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015f6:	189b      	adds	r3, r3, r2
 80015f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015fc:	18cb      	adds	r3, r1, r3
 80015fe:	6819      	ldr	r1, [r3, #0]
 8001600:	480e      	ldr	r0, [pc, #56]	; (800163c <cliHelp+0x6c>)
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	4613      	mov	r3, r2
 8001606:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800160a:	189b      	adds	r3, r3, r2
 800160c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001610:	18c3      	adds	r3, r0, r3
 8001612:	f103 0304 	add.w	r3, r3, #4
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4809      	ldr	r0, [pc, #36]	; (8001640 <cliHelp+0x70>)
 800161a:	461a      	mov	r2, r3
 800161c:	f00c f8cc 	bl	800d7b8 <tfp_printf>
static void cliHelp(char *cmdline)
{
    uint32_t i = 0;

    uartPrint("Available commands:\r\n");
    for (i = 0; i < CMD_COUNT; i++)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f103 0301 	add.w	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b0e      	cmp	r3, #14
 800162c:	d9de      	bls.n	80015ec <cliHelp+0x1c>
        printf("%s\t%s\r\n", cmdTable[i].name, cmdTable[i].param);
}
 800162e:	f107 0710 	add.w	r7, r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	0801b250 	.word	0x0801b250
 800163c:	0801a108 	.word	0x0801a108
 8001640:	0801b268 	.word	0x0801b268

08001644 <cliMap>:

static void cliMap(char *cmdline)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
    uint32_t len;
    uint32_t i;
    char out[9];

    len = strlen(cmdline);
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f018 f8ab 	bl	80197a8 <strlen>
 8001652:	61b8      	str	r0, [r7, #24]

    if (len == 8) {
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b08      	cmp	r3, #8
 8001658:	d152      	bne.n	8001700 <cliMap+0xbc>
        // uppercase it
        for (i = 0; i < 8; i++)
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
 8001660:	e01d      	b.n	800169e <cliMap+0x5a>
            cmdline[i] = toupper(cmdline[i]);
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	18d2      	adds	r2, r2, r3
 8001668:	6879      	ldr	r1, [r7, #4]
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	18cb      	adds	r3, r1, r3
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	75fb      	strb	r3, [r7, #23]
 8001672:	4b3a      	ldr	r3, [pc, #232]	; (800175c <cliMap+0x118>)
 8001674:	6819      	ldr	r1, [r3, #0]
 8001676:	7dfb      	ldrb	r3, [r7, #23]
 8001678:	f103 0301 	add.w	r3, r3, #1
 800167c:	18cb      	adds	r3, r1, r3
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	f003 0303 	and.w	r3, r3, #3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d103      	bne.n	8001690 <cliMap+0x4c>
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	f1a3 0320 	sub.w	r3, r3, #32
 800168e:	e000      	b.n	8001692 <cliMap+0x4e>
 8001690:	7dfb      	ldrb	r3, [r7, #23]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	7013      	strb	r3, [r2, #0]

    len = strlen(cmdline);

    if (len == 8) {
        // uppercase it
        for (i = 0; i < 8; i++)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	f103 0301 	add.w	r3, r3, #1
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	2b07      	cmp	r3, #7
 80016a2:	d9de      	bls.n	8001662 <cliMap+0x1e>
            cmdline[i] = toupper(cmdline[i]);
        for (i = 0; i < 8; i++) {
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	e023      	b.n	80016f4 <cliMap+0xb0>
            if (strchr(rcChannelLetters, cmdline[i]) && !strchr(cmdline + i + 1, cmdline[i]))
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	18d3      	adds	r3, r2, r3
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	482a      	ldr	r0, [pc, #168]	; (8001760 <cliMap+0x11c>)
 80016b6:	4619      	mov	r1, r3
 80016b8:	f017 ff98 	bl	80195ec <strchr>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d014      	beq.n	80016ec <cliMap+0xa8>
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	f103 0301 	add.w	r3, r3, #1
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	18d2      	adds	r2, r2, r3
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	18cb      	adds	r3, r1, r3
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f017 ff88 	bl	80195ec <strchr>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d104      	bne.n	80016ec <cliMap+0xa8>

    if (len == 8) {
        // uppercase it
        for (i = 0; i < 8; i++)
            cmdline[i] = toupper(cmdline[i]);
        for (i = 0; i < 8; i++) {
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f103 0301 	add.w	r3, r3, #1
 80016e8:	61fb      	str	r3, [r7, #28]
 80016ea:	e003      	b.n	80016f4 <cliMap+0xb0>
            if (strchr(rcChannelLetters, cmdline[i]) && !strchr(cmdline + i + 1, cmdline[i]))
                continue;
            uartPrint("Must be any order of AETR1234\r\n");
 80016ec:	481d      	ldr	r0, [pc, #116]	; (8001764 <cliMap+0x120>)
 80016ee:	f005 fad3 	bl	8006c98 <uartPrint>
 80016f2:	e02f      	b.n	8001754 <cliMap+0x110>

    if (len == 8) {
        // uppercase it
        for (i = 0; i < 8; i++)
            cmdline[i] = toupper(cmdline[i]);
        for (i = 0; i < 8; i++) {
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	2b07      	cmp	r3, #7
 80016f8:	d9d8      	bls.n	80016ac <cliMap+0x68>
            if (strchr(rcChannelLetters, cmdline[i]) && !strchr(cmdline + i + 1, cmdline[i]))
                continue;
            uartPrint("Must be any order of AETR1234\r\n");
            return;
        }
        parseRcChannels(cmdline);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 fd04 	bl	8002108 <parseRcChannels>
    }
    uartPrint("Current assignment: ");
 8001700:	4819      	ldr	r0, [pc, #100]	; (8001768 <cliMap+0x124>)
 8001702:	f005 fac9 	bl	8006c98 <uartPrint>
    for (i = 0; i < 8; i++)
 8001706:	f04f 0300 	mov.w	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
 800170c:	e012      	b.n	8001734 <cliMap+0xf0>
        out[mcfg.rcmap[i]] = rcChannelLetters[i];
 800170e:	4a17      	ldr	r2, [pc, #92]	; (800176c <cliMap+0x128>)
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	18d3      	adds	r3, r2, r3
 8001714:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
 8001718:	799b      	ldrb	r3, [r3, #6]
 800171a:	4911      	ldr	r1, [pc, #68]	; (8001760 <cliMap+0x11c>)
 800171c:	69fa      	ldr	r2, [r7, #28]
 800171e:	188a      	adds	r2, r1, r2
 8001720:	7812      	ldrb	r2, [r2, #0]
 8001722:	f107 0120 	add.w	r1, r7, #32
 8001726:	18cb      	adds	r3, r1, r3
 8001728:	f803 2c14 	strb.w	r2, [r3, #-20]
            return;
        }
        parseRcChannels(cmdline);
    }
    uartPrint("Current assignment: ");
    for (i = 0; i < 8; i++)
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	f103 0301 	add.w	r3, r3, #1
 8001732:	61fb      	str	r3, [r7, #28]
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	2b07      	cmp	r3, #7
 8001738:	d9e9      	bls.n	800170e <cliMap+0xca>
        out[mcfg.rcmap[i]] = rcChannelLetters[i];
    out[i] = '\0';
 800173a:	f107 020c 	add.w	r2, r7, #12
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	18d3      	adds	r3, r2, r3
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
    printf("%s\r\n", out);
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4808      	ldr	r0, [pc, #32]	; (8001770 <cliMap+0x12c>)
 800174e:	4619      	mov	r1, r3
 8001750:	f00c f832 	bl	800d7b8 <tfp_printf>
}
 8001754:	f107 0720 	add.w	r7, r7, #32
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000250 	.word	0x20000250
 8001760:	0801b4e4 	.word	0x0801b4e4
 8001764:	0801b270 	.word	0x0801b270
 8001768:	0801b290 	.word	0x0801b290
 800176c:	20000c7c 	.word	0x20000c7c
 8001770:	0801b014 	.word	0x0801b014

08001774 <cliMixer>:

static void cliMixer(char *cmdline)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
    int i;
    int len;

    len = strlen(cmdline);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f018 f813 	bl	80197a8 <strlen>
 8001782:	4603      	mov	r3, r0
 8001784:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d10b      	bne.n	80017a4 <cliMixer+0x30>
        printf("Current mixer: %s\r\n", mixerNames[mcfg.mixerConfiguration - 1]);
 800178c:	4b33      	ldr	r3, [pc, #204]	; (800185c <cliMixer+0xe8>)
 800178e:	795b      	ldrb	r3, [r3, #5]
 8001790:	f103 32ff 	add.w	r2, r3, #4294967295
 8001794:	4b32      	ldr	r3, [pc, #200]	; (8001860 <cliMixer+0xec>)
 8001796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800179a:	4832      	ldr	r0, [pc, #200]	; (8001864 <cliMixer+0xf0>)
 800179c:	4619      	mov	r1, r3
 800179e:	f00c f80b 	bl	800d7b8 <tfp_printf>
        return;
 80017a2:	e056      	b.n	8001852 <cliMixer+0xde>
    } else if (strncasecmp(cmdline, "list", len) == 0) {
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	492f      	ldr	r1, [pc, #188]	; (8001868 <cliMixer+0xf4>)
 80017aa:	461a      	mov	r2, r3
 80017ac:	f018 f82c 	bl	8019808 <strncasecmp>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d11d      	bne.n	80017f2 <cliMixer+0x7e>
        uartPrint("Available mixers: ");
 80017b6:	482d      	ldr	r0, [pc, #180]	; (800186c <cliMixer+0xf8>)
 80017b8:	f005 fa6e 	bl	8006c98 <uartPrint>
        for (i = 0; ; i++) {
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
            if (mixerNames[i] == NULL)
 80017c2:	4b27      	ldr	r3, [pc, #156]	; (8001860 <cliMixer+0xec>)
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00c      	beq.n	80017e8 <cliMixer+0x74>
                break;
            printf("%s ", mixerNames[i]);
 80017ce:	4b24      	ldr	r3, [pc, #144]	; (8001860 <cliMixer+0xec>)
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017d6:	4826      	ldr	r0, [pc, #152]	; (8001870 <cliMixer+0xfc>)
 80017d8:	4619      	mov	r1, r3
 80017da:	f00b ffed 	bl	800d7b8 <tfp_printf>
    if (len == 0) {
        printf("Current mixer: %s\r\n", mixerNames[mcfg.mixerConfiguration - 1]);
        return;
    } else if (strncasecmp(cmdline, "list", len) == 0) {
        uartPrint("Available mixers: ");
        for (i = 0; ; i++) {
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f103 0301 	add.w	r3, r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
            if (mixerNames[i] == NULL)
                break;
            printf("%s ", mixerNames[i]);
        }
 80017e6:	e7ec      	b.n	80017c2 <cliMixer+0x4e>
        return;
    } else if (strncasecmp(cmdline, "list", len) == 0) {
        uartPrint("Available mixers: ");
        for (i = 0; ; i++) {
            if (mixerNames[i] == NULL)
                break;
 80017e8:	bf00      	nop
            printf("%s ", mixerNames[i]);
        }
        uartPrint("\r\n");
 80017ea:	4822      	ldr	r0, [pc, #136]	; (8001874 <cliMixer+0x100>)
 80017ec:	f005 fa54 	bl	8006c98 <uartPrint>
        return;
 80017f0:	e02f      	b.n	8001852 <cliMixer+0xde>
    }

    for (i = 0; ; i++) {
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
        if (mixerNames[i] == NULL) {
 80017f8:	4b19      	ldr	r3, [pc, #100]	; (8001860 <cliMixer+0xec>)
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d103      	bne.n	800180c <cliMixer+0x98>
            uartPrint("Invalid mixer type...\r\n");
 8001804:	481c      	ldr	r0, [pc, #112]	; (8001878 <cliMixer+0x104>)
 8001806:	f005 fa47 	bl	8006c98 <uartPrint>
            break;
 800180a:	e022      	b.n	8001852 <cliMixer+0xde>
        }
        if (strncasecmp(cmdline, mixerNames[i], len) == 0) {
 800180c:	4b14      	ldr	r3, [pc, #80]	; (8001860 <cliMixer+0xec>)
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	4611      	mov	r1, r2
 800181a:	461a      	mov	r2, r3
 800181c:	f017 fff4 	bl	8019808 <strncasecmp>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d110      	bne.n	8001848 <cliMixer+0xd4>
            mcfg.mixerConfiguration = i + 1;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	f103 0301 	add.w	r3, r3, #1
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <cliMixer+0xe8>)
 8001832:	715a      	strb	r2, [r3, #5]
            printf("Mixer set to %s\r\n", mixerNames[i]);
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <cliMixer+0xec>)
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183c:	480f      	ldr	r0, [pc, #60]	; (800187c <cliMixer+0x108>)
 800183e:	4619      	mov	r1, r3
 8001840:	f00b ffba 	bl	800d7b8 <tfp_printf>
            break;
 8001844:	bf00      	nop
 8001846:	e004      	b.n	8001852 <cliMixer+0xde>
        }
        uartPrint("\r\n");
        return;
    }

    for (i = 0; ; i++) {
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f103 0301 	add.w	r3, r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
        if (strncasecmp(cmdline, mixerNames[i], len) == 0) {
            mcfg.mixerConfiguration = i + 1;
            printf("Mixer set to %s\r\n", mixerNames[i]);
            break;
        }
    }
 8001850:	e7d2      	b.n	80017f8 <cliMixer+0x84>
}
 8001852:	f107 0710 	add.w	r7, r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000c7c 	.word	0x20000c7c
 8001860:	08019dec 	.word	0x08019dec
 8001864:	0801b2a8 	.word	0x0801b2a8
 8001868:	0801b1fc 	.word	0x0801b1fc
 800186c:	0801b2bc 	.word	0x0801b2bc
 8001870:	0801b1f8 	.word	0x0801b1f8
 8001874:	0801b034 	.word	0x0801b034
 8001878:	0801b048 	.word	0x0801b048
 800187c:	0801b2d0 	.word	0x0801b2d0

08001880 <cliProfile>:

static void cliProfile(char *cmdline)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    uint8_t len;
    int i;

    len = strlen(cmdline);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f017 ff8d 	bl	80197a8 <strlen>
 800188e:	4603      	mov	r3, r0
 8001890:	73fb      	strb	r3, [r7, #15]
    if (len == 0) {
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d107      	bne.n	80018a8 <cliProfile+0x28>
        printf("Current profile: %d\r\n", mcfg.current_profile);
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <cliProfile+0x60>)
 800189a:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 800189e:	4811      	ldr	r0, [pc, #68]	; (80018e4 <cliProfile+0x64>)
 80018a0:	4619      	mov	r1, r3
 80018a2:	f00b ff89 	bl	800d7b8 <tfp_printf>
        return;
 80018a6:	e017      	b.n	80018d8 <cliProfile+0x58>
    } else {
        i = atoi(cmdline);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f017 fcf9 	bl	80192a0 <atoi>
 80018ae:	60b8      	str	r0, [r7, #8]
        if (i >= 0 && i <= 2) {
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	db10      	blt.n	80018d8 <cliProfile+0x58>
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	dc0d      	bgt.n	80018d8 <cliProfile+0x58>
            mcfg.current_profile = i;
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <cliProfile+0x60>)
 80018c2:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
            writeEEPROM(0, false);
 80018c6:	f04f 0000 	mov.w	r0, #0
 80018ca:	f04f 0100 	mov.w	r1, #0
 80018ce:	f000 fd9d 	bl	800240c <writeEEPROM>
            cliProfile("");
 80018d2:	4805      	ldr	r0, [pc, #20]	; (80018e8 <cliProfile+0x68>)
 80018d4:	f7ff ffd4 	bl	8001880 <cliProfile>
        }
    }
}
 80018d8:	f107 0710 	add.w	r7, r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000c7c 	.word	0x20000c7c
 80018e4:	0801b2e4 	.word	0x0801b2e4
 80018e8:	08019f34 	.word	0x08019f34

080018ec <cliSave>:

static void cliSave(char *cmdline)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    uartPrint("Saving...");
 80018f4:	480b      	ldr	r0, [pc, #44]	; (8001924 <cliSave+0x38>)
 80018f6:	f005 f9cf 	bl	8006c98 <uartPrint>
    writeEEPROM(0, true);
 80018fa:	f04f 0000 	mov.w	r0, #0
 80018fe:	f04f 0101 	mov.w	r1, #1
 8001902:	f000 fd83 	bl	800240c <writeEEPROM>
    uartPrint("\r\nRebooting...");
 8001906:	4808      	ldr	r0, [pc, #32]	; (8001928 <cliSave+0x3c>)
 8001908:	f005 f9c6 	bl	8006c98 <uartPrint>
    delay(10);
 800190c:	f04f 000a 	mov.w	r0, #10
 8001910:	f004 ffbc 	bl	800688c <delay>
    systemReset(false);
 8001914:	f04f 0000 	mov.w	r0, #0
 8001918:	f005 f806 	bl	8006928 <systemReset>
}
 800191c:	f107 0708 	add.w	r7, r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	0801b2fc 	.word	0x0801b2fc
 8001928:	0801b308 	.word	0x0801b308

0800192c <cliPrintVar>:

static void cliPrintVar(const clivalue_t *var, uint32_t full)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
    int32_t value = 0;
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
    char buf[8];

    switch (var->type) {
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	791b      	ldrb	r3, [r3, #4]
 8001940:	2b05      	cmp	r3, #5
 8001942:	d85e      	bhi.n	8001a02 <cliPrintVar+0xd6>
 8001944:	a201      	add	r2, pc, #4	; (adr r2, 800194c <cliPrintVar+0x20>)
 8001946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800194a:	bf00      	nop
 800194c:	08001965 	.word	0x08001965
 8001950:	0800196f 	.word	0x0800196f
 8001954:	0800197b 	.word	0x0800197b
 8001958:	08001985 	.word	0x08001985
 800195c:	08001991 	.word	0x08001991
 8001960:	0800199b 	.word	0x0800199b
        case VAR_UINT8:
            value = *(uint8_t *)var->ptr;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	617b      	str	r3, [r7, #20]
            break;
 800196c:	e049      	b.n	8001a02 <cliPrintVar+0xd6>

        case VAR_INT8:
            value = *(int8_t *)var->ptr;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	b25b      	sxtb	r3, r3
 8001976:	617b      	str	r3, [r7, #20]
            break;
 8001978:	e043      	b.n	8001a02 <cliPrintVar+0xd6>

        case VAR_UINT16:
            value = *(uint16_t *)var->ptr;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	617b      	str	r3, [r7, #20]
            break;
 8001982:	e03e      	b.n	8001a02 <cliPrintVar+0xd6>

        case VAR_INT16:
            value = *(int16_t *)var->ptr;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	b21b      	sxth	r3, r3
 800198c:	617b      	str	r3, [r7, #20]
            break;
 800198e:	e038      	b.n	8001a02 <cliPrintVar+0xd6>

        case VAR_UINT32:
            value = *(uint32_t *)var->ptr;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	617b      	str	r3, [r7, #20]
            break;
 8001998:	e033      	b.n	8001a02 <cliPrintVar+0xd6>

        case VAR_FLOAT:
            printf("%s", ftoa(*(float *)var->ptr, buf));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	f107 030c 	add.w	r3, r7, #12
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f7fe fff2 	bl	8000990 <ftoa>
 80019ac:	4603      	mov	r3, r0
 80019ae:	481f      	ldr	r0, [pc, #124]	; (8001a2c <cliPrintVar+0x100>)
 80019b0:	4619      	mov	r1, r3
 80019b2:	f00b ff01 	bl	800d7b8 <tfp_printf>
            if (full) {
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d032      	beq.n	8001a22 <cliPrintVar+0xf6>
                printf(" %s", ftoa((float)var->min, buf));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f017 fa0d 	bl	8018de0 <__aeabi_i2f>
 80019c6:	4602      	mov	r2, r0
 80019c8:	f107 030c 	add.w	r3, r7, #12
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	f7fe ffde 	bl	8000990 <ftoa>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4816      	ldr	r0, [pc, #88]	; (8001a30 <cliPrintVar+0x104>)
 80019d8:	4619      	mov	r1, r3
 80019da:	f00b feed 	bl	800d7b8 <tfp_printf>
                printf(" %s", ftoa((float)var->max, buf));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f017 f9fc 	bl	8018de0 <__aeabi_i2f>
 80019e8:	4602      	mov	r2, r0
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	4610      	mov	r0, r2
 80019f0:	4619      	mov	r1, r3
 80019f2:	f7fe ffcd 	bl	8000990 <ftoa>
 80019f6:	4603      	mov	r3, r0
 80019f8:	480d      	ldr	r0, [pc, #52]	; (8001a30 <cliPrintVar+0x104>)
 80019fa:	4619      	mov	r1, r3
 80019fc:	f00b fedc 	bl	800d7b8 <tfp_printf>
 8001a00:	e00f      	b.n	8001a22 <cliPrintVar+0xf6>
            }
            return; // return from case for float only
    }
    printf("%d", value);
 8001a02:	480c      	ldr	r0, [pc, #48]	; (8001a34 <cliPrintVar+0x108>)
 8001a04:	6979      	ldr	r1, [r7, #20]
 8001a06:	f00b fed7 	bl	800d7b8 <tfp_printf>
    if (full)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d008      	beq.n	8001a22 <cliPrintVar+0xf6>
        printf(" %d %d", var->min, var->max);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	4807      	ldr	r0, [pc, #28]	; (8001a38 <cliPrintVar+0x10c>)
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f00b fecb 	bl	800d7b8 <tfp_printf>
}
 8001a22:	f107 0718 	add.w	r7, r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	0801b17c 	.word	0x0801b17c
 8001a30:	0801b318 	.word	0x0801b318
 8001a34:	0801b31c 	.word	0x0801b31c
 8001a38:	0801b320 	.word	0x0801b320

08001a3c <cliSetVar>:

static void cliSetVar(const clivalue_t *var, const int32_t value)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
    switch (var->type) {
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	791b      	ldrb	r3, [r3, #4]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d825      	bhi.n	8001a9a <cliSetVar+0x5e>
 8001a4e:	a201      	add	r2, pc, #4	; (adr r2, 8001a54 <cliSetVar+0x18>)
 8001a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a54:	08001a6d 	.word	0x08001a6d
 8001a58:	08001a6d 	.word	0x08001a6d
 8001a5c:	08001a79 	.word	0x08001a79
 8001a60:	08001a79 	.word	0x08001a79
 8001a64:	08001a85 	.word	0x08001a85
 8001a68:	08001a8f 	.word	0x08001a8f
        case VAR_UINT8:
        case VAR_INT8:
            *(char *)var->ptr = (char)value;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	701a      	strb	r2, [r3, #0]
            break;
 8001a76:	e010      	b.n	8001a9a <cliSetVar+0x5e>

        case VAR_UINT16:
        case VAR_INT16:
            *(short *)var->ptr = (short)value;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	b292      	uxth	r2, r2
 8001a80:	801a      	strh	r2, [r3, #0]
            break;
 8001a82:	e00a      	b.n	8001a9a <cliSetVar+0x5e>

        case VAR_UINT32:
            *(int *)var->ptr = (int)value;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	601a      	str	r2, [r3, #0]
            break;
 8001a8c:	e005      	b.n	8001a9a <cliSetVar+0x5e>

        case VAR_FLOAT:
            *(float *)var->ptr = *(float *)&value;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	463a      	mov	r2, r7
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	601a      	str	r2, [r3, #0]
            break;
 8001a98:	bf00      	nop
    }
}
 8001a9a:	f107 070c 	add.w	r7, r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <cliSet>:

static void cliSet(char *cmdline)
{
 8001aa4:	b590      	push	{r4, r7, lr}
 8001aa6:	b089      	sub	sp, #36	; 0x24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
    uint32_t i;
    uint32_t len;
    const clivalue_t *val;
    char *eqptr = NULL;
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
    int32_t value = 0;
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
    float valuef = 0;
 8001ab8:	4b80      	ldr	r3, [pc, #512]	; (8001cbc <cliSet+0x218>)
 8001aba:	60bb      	str	r3, [r7, #8]

    len = strlen(cmdline);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f017 fe73 	bl	80197a8 <strlen>
 8001ac2:	6138      	str	r0, [r7, #16]

    if (len == 0 || (len == 1 && cmdline[0] == '*')) {
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d006      	beq.n	8001ad8 <cliSet+0x34>
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d131      	bne.n	8001b34 <cliSet+0x90>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b2a      	cmp	r3, #42	; 0x2a
 8001ad6:	d12d      	bne.n	8001b34 <cliSet+0x90>
        uartPrint("Current settings: \r\n");
 8001ad8:	4871      	ldr	r0, [pc, #452]	; (8001ca0 <cliSet+0x1fc>)
 8001ada:	f005 f8dd 	bl	8006c98 <uartPrint>
        for (i = 0; i < VALUE_COUNT; i++) {
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
 8001ae4:	e022      	b.n	8001b2c <cliSet+0x88>
            val = &valueTable[i];
 8001ae6:	69fa      	ldr	r2, [r7, #28]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001aee:	189b      	adds	r3, r3, r2
 8001af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001af4:	4a6b      	ldr	r2, [pc, #428]	; (8001ca4 <cliSet+0x200>)
 8001af6:	189b      	adds	r3, r3, r2
 8001af8:	60fb      	str	r3, [r7, #12]
            printf("%s = ", valueTable[i].name);
 8001afa:	496a      	ldr	r1, [pc, #424]	; (8001ca4 <cliSet+0x200>)
 8001afc:	69fa      	ldr	r2, [r7, #28]
 8001afe:	4613      	mov	r3, r2
 8001b00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b04:	189b      	adds	r3, r3, r2
 8001b06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b0a:	18cb      	adds	r3, r1, r3
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4866      	ldr	r0, [pc, #408]	; (8001ca8 <cliSet+0x204>)
 8001b10:	4619      	mov	r1, r3
 8001b12:	f00b fe51 	bl	800d7b8 <tfp_printf>
            cliPrintVar(val, len); // when len is 1 (when * is passed as argument), it will print min/max values as well, for gui
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	6939      	ldr	r1, [r7, #16]
 8001b1a:	f7ff ff07 	bl	800192c <cliPrintVar>
            uartPrint("\r\n");
 8001b1e:	4863      	ldr	r0, [pc, #396]	; (8001cac <cliSet+0x208>)
 8001b20:	f005 f8ba 	bl	8006c98 <uartPrint>

    len = strlen(cmdline);

    if (len == 0 || (len == 1 && cmdline[0] == '*')) {
        uartPrint("Current settings: \r\n");
        for (i = 0; i < VALUE_COUNT; i++) {
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f103 0301 	add.w	r3, r3, #1
 8001b2a:	61fb      	str	r3, [r7, #28]
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	2b66      	cmp	r3, #102	; 0x66
 8001b30:	d9d9      	bls.n	8001ae6 <cliSet+0x42>
    int32_t value = 0;
    float valuef = 0;

    len = strlen(cmdline);

    if (len == 0 || (len == 1 && cmdline[0] == '*')) {
 8001b32:	e0b0      	b.n	8001c96 <cliSet+0x1f2>
            val = &valueTable[i];
            printf("%s = ", valueTable[i].name);
            cliPrintVar(val, len); // when len is 1 (when * is passed as argument), it will print min/max values as well, for gui
            uartPrint("\r\n");
        }
    } else if ((eqptr = strstr(cmdline, "="))) {
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f04f 013d 	mov.w	r1, #61	; 0x3d
 8001b3a:	f017 fd57 	bl	80195ec <strchr>
 8001b3e:	61b8      	str	r0, [r7, #24]
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 80a7 	beq.w	8001c96 <cliSet+0x1f2>
        // has equal, set var
        eqptr++;
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	f103 0301 	add.w	r3, r3, #1
 8001b4e:	61bb      	str	r3, [r7, #24]
        len--;
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b56:	613b      	str	r3, [r7, #16]
        value = atoi(eqptr);
 8001b58:	69b8      	ldr	r0, [r7, #24]
 8001b5a:	f017 fba1 	bl	80192a0 <atoi>
 8001b5e:	6178      	str	r0, [r7, #20]
        valuef = _atof(eqptr);
 8001b60:	69b8      	ldr	r0, [r7, #24]
 8001b62:	f7fe fdad 	bl	80006c0 <_atof>
 8001b66:	4603      	mov	r3, r0
 8001b68:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < VALUE_COUNT; i++) {
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
 8001b70:	e08a      	b.n	8001c88 <cliSet+0x1e4>
            val = &valueTable[i];
 8001b72:	69fa      	ldr	r2, [r7, #28]
 8001b74:	4613      	mov	r3, r2
 8001b76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b7a:	189b      	adds	r3, r3, r2
 8001b7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b80:	4a48      	ldr	r2, [pc, #288]	; (8001ca4 <cliSet+0x200>)
 8001b82:	189b      	adds	r3, r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
            if (strncasecmp(cmdline, valueTable[i].name, strlen(valueTable[i].name)) == 0) {
 8001b86:	4947      	ldr	r1, [pc, #284]	; (8001ca4 <cliSet+0x200>)
 8001b88:	69fa      	ldr	r2, [r7, #28]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b90:	189b      	adds	r3, r3, r2
 8001b92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b96:	18cb      	adds	r3, r1, r3
 8001b98:	681c      	ldr	r4, [r3, #0]
 8001b9a:	4942      	ldr	r1, [pc, #264]	; (8001ca4 <cliSet+0x200>)
 8001b9c:	69fa      	ldr	r2, [r7, #28]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ba4:	189b      	adds	r3, r3, r2
 8001ba6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001baa:	18cb      	adds	r3, r1, r3
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f017 fdfa 	bl	80197a8 <strlen>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	4621      	mov	r1, r4
 8001bba:	461a      	mov	r2, r3
 8001bbc:	f017 fe24 	bl	8019808 <strncasecmp>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d15c      	bne.n	8001c80 <cliSet+0x1dc>
                if (valuef >= valueTable[i].min && valuef <= valueTable[i].max) { // here we compare the float value since... it should work, RIGHT?
 8001bc6:	4937      	ldr	r1, [pc, #220]	; (8001ca4 <cliSet+0x200>)
 8001bc8:	69fa      	ldr	r2, [r7, #28]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bd0:	189b      	adds	r3, r3, r2
 8001bd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bd6:	18cb      	adds	r3, r1, r3
 8001bd8:	f103 030c 	add.w	r3, r3, #12
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f017 f8fe 	bl	8018de0 <__aeabi_i2f>
 8001be4:	4602      	mov	r2, r0
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	4610      	mov	r0, r2
 8001bea:	4619      	mov	r1, r3
 8001bec:	f017 faf4 	bl	80191d8 <__aeabi_fcmple>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d040      	beq.n	8001c78 <cliSet+0x1d4>
 8001bf6:	492b      	ldr	r1, [pc, #172]	; (8001ca4 <cliSet+0x200>)
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c00:	189b      	adds	r3, r3, r2
 8001c02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c06:	18cb      	adds	r3, r1, r3
 8001c08:	f103 0310 	add.w	r3, r3, #16
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f017 f8e6 	bl	8018de0 <__aeabi_i2f>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f017 fae6 	bl	80191ec <__aeabi_fcmpge>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d028      	beq.n	8001c78 <cliSet+0x1d4>
                    cliSetVar(val, valueTable[i].type == VAR_FLOAT ? *(uint32_t *)&valuef : value); // this is a silly dirty hack. please fix me later.
 8001c26:	491f      	ldr	r1, [pc, #124]	; (8001ca4 <cliSet+0x200>)
 8001c28:	69fa      	ldr	r2, [r7, #28]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c30:	189b      	adds	r3, r3, r2
 8001c32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c36:	18cb      	adds	r3, r1, r3
 8001c38:	791b      	ldrb	r3, [r3, #4]
 8001c3a:	2b05      	cmp	r3, #5
 8001c3c:	d103      	bne.n	8001c46 <cliSet+0x1a2>
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	e000      	b.n	8001c48 <cliSet+0x1a4>
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f7ff fef6 	bl	8001a3c <cliSetVar>
                    printf("%s set to ", valueTable[i].name);
 8001c50:	4914      	ldr	r1, [pc, #80]	; (8001ca4 <cliSet+0x200>)
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	4613      	mov	r3, r2
 8001c56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c5a:	189b      	adds	r3, r3, r2
 8001c5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c60:	18cb      	adds	r3, r1, r3
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4812      	ldr	r0, [pc, #72]	; (8001cb0 <cliSet+0x20c>)
 8001c66:	4619      	mov	r1, r3
 8001c68:	f00b fda6 	bl	800d7b8 <tfp_printf>
                    cliPrintVar(val, 0);
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f04f 0100 	mov.w	r1, #0
 8001c72:	f7ff fe5b 	bl	800192c <cliPrintVar>
 8001c76:	e00e      	b.n	8001c96 <cliSet+0x1f2>
                } else {
                    uartPrint("ERR: Value assignment out of range\r\n");
 8001c78:	480e      	ldr	r0, [pc, #56]	; (8001cb4 <cliSet+0x210>)
 8001c7a:	f005 f80d 	bl	8006c98 <uartPrint>
 8001c7e:	e00a      	b.n	8001c96 <cliSet+0x1f2>
        // has equal, set var
        eqptr++;
        len--;
        value = atoi(eqptr);
        valuef = _atof(eqptr);
        for (i = 0; i < VALUE_COUNT; i++) {
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f103 0301 	add.w	r3, r3, #1
 8001c86:	61fb      	str	r3, [r7, #28]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	2b66      	cmp	r3, #102	; 0x66
 8001c8c:	f67f af71 	bls.w	8001b72 <cliSet+0xce>
                    uartPrint("ERR: Value assignment out of range\r\n");
                }
                return;
            }
        }
        uartPrint("ERR: Unknown variable name\r\n");
 8001c90:	4809      	ldr	r0, [pc, #36]	; (8001cb8 <cliSet+0x214>)
 8001c92:	f005 f801 	bl	8006c98 <uartPrint>
    }
}
 8001c96:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd90      	pop	{r4, r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	0801b328 	.word	0x0801b328
 8001ca4:	0801a768 	.word	0x0801a768
 8001ca8:	0801b340 	.word	0x0801b340
 8001cac:	0801b034 	.word	0x0801b034
 8001cb0:	0801b348 	.word	0x0801b348
 8001cb4:	0801b354 	.word	0x0801b354
 8001cb8:	0801b37c 	.word	0x0801b37c
 8001cbc:	00000000 	.word	0x00000000

08001cc0 <cliStatus>:

static void cliStatus(char *cmdline)
{
 8001cc0:	b590      	push	{r4, r7, lr}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    uint8_t i;
    uint32_t mask;

    printf("System Uptime: %d seconds, Voltage: %d * 0.1V (%dS battery)\r\n",
        millis() / 1000, vbat, batteryCellCount);
 8001cc8:	f004 fd1a 	bl	8006700 <millis>
 8001ccc:	4602      	mov	r2, r0
static void cliStatus(char *cmdline)
{
    uint8_t i;
    uint32_t mask;

    printf("System Uptime: %d seconds, Voltage: %d * 0.1V (%dS battery)\r\n",
 8001cce:	4b39      	ldr	r3, [pc, #228]	; (8001db4 <cliStatus+0xf4>)
 8001cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd4:	ea4f 1193 	mov.w	r1, r3, lsr #6
 8001cd8:	4b37      	ldr	r3, [pc, #220]	; (8001db8 <cliStatus+0xf8>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4b37      	ldr	r3, [pc, #220]	; (8001dbc <cliStatus+0xfc>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	4837      	ldr	r0, [pc, #220]	; (8001dc0 <cliStatus+0x100>)
 8001ce4:	f00b fd68 	bl	800d7b8 <tfp_printf>
        millis() / 1000, vbat, batteryCellCount);
    mask = sensorsMask();
 8001ce8:	f000 ff0a 	bl	8002b00 <sensorsMask>
 8001cec:	60b8      	str	r0, [r7, #8]

    printf("CPU %dMHz, detected sensors: ", (SystemCoreClock / 1000000));
 8001cee:	4b35      	ldr	r3, [pc, #212]	; (8001dc4 <cliStatus+0x104>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	4b35      	ldr	r3, [pc, #212]	; (8001dc8 <cliStatus+0x108>)
 8001cf4:	fba3 1302 	umull	r1, r3, r3, r2
 8001cf8:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8001cfc:	4833      	ldr	r0, [pc, #204]	; (8001dcc <cliStatus+0x10c>)
 8001cfe:	4619      	mov	r1, r3
 8001d00:	f00b fd5a 	bl	800d7b8 <tfp_printf>
    for (i = 0; ; i++) {
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
        if (sensorNames[i] == NULL)
 8001d0a:	7bfa      	ldrb	r2, [r7, #15]
 8001d0c:	4b30      	ldr	r3, [pc, #192]	; (8001dd0 <cliStatus+0x110>)
 8001d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <cliStatus+0x84>
            break;
        if (mask & (1 << i))
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	f04f 0201 	mov.w	r2, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d007      	beq.n	8001d3a <cliStatus+0x7a>
            printf("%s ", sensorNames[i]);
 8001d2a:	7bfa      	ldrb	r2, [r7, #15]
 8001d2c:	4b28      	ldr	r3, [pc, #160]	; (8001dd0 <cliStatus+0x110>)
 8001d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d32:	4828      	ldr	r0, [pc, #160]	; (8001dd4 <cliStatus+0x114>)
 8001d34:	4619      	mov	r1, r3
 8001d36:	f00b fd3f 	bl	800d7b8 <tfp_printf>
    printf("System Uptime: %d seconds, Voltage: %d * 0.1V (%dS battery)\r\n",
        millis() / 1000, vbat, batteryCellCount);
    mask = sensorsMask();

    printf("CPU %dMHz, detected sensors: ", (SystemCoreClock / 1000000));
    for (i = 0; ; i++) {
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
 8001d3c:	f103 0301 	add.w	r3, r3, #1
 8001d40:	73fb      	strb	r3, [r7, #15]
        if (sensorNames[i] == NULL)
            break;
        if (mask & (1 << i))
            printf("%s ", sensorNames[i]);
    }
 8001d42:	e7e2      	b.n	8001d0a <cliStatus+0x4a>
    mask = sensorsMask();

    printf("CPU %dMHz, detected sensors: ", (SystemCoreClock / 1000000));
    for (i = 0; ; i++) {
        if (sensorNames[i] == NULL)
            break;
 8001d44:	bf00      	nop
        if (mask & (1 << i))
            printf("%s ", sensorNames[i]);
    }
    if (sensors(SENSOR_ACC)) {
 8001d46:	f04f 0001 	mov.w	r0, #1
 8001d4a:	f000 fe9d 	bl	8002a88 <sensors>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d01b      	beq.n	8001d8c <cliStatus+0xcc>
        printf("ACCHW: %s", accNames[accHardware]);
 8001d54:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <cliStatus+0x118>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4b20      	ldr	r3, [pc, #128]	; (8001ddc <cliStatus+0x11c>)
 8001d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d60:	481f      	ldr	r0, [pc, #124]	; (8001de0 <cliStatus+0x120>)
 8001d62:	4619      	mov	r1, r3
 8001d64:	f00b fd28 	bl	800d7b8 <tfp_printf>
        if (accHardware == ACC_MPU6050)
 8001d68:	4b1b      	ldr	r3, [pc, #108]	; (8001dd8 <cliStatus+0x118>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d10d      	bne.n	8001d8c <cliStatus+0xcc>
            printf(".%c", mcfg.mpu6050_scale ? 'o' : 'n');
 8001d70:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <cliStatus+0x124>)
 8001d72:	f893 30ed 	ldrb.w	r3, [r3, #237]	; 0xed
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <cliStatus+0xc0>
 8001d7a:	f04f 036f 	mov.w	r3, #111	; 0x6f
 8001d7e:	e001      	b.n	8001d84 <cliStatus+0xc4>
 8001d80:	f04f 036e 	mov.w	r3, #110	; 0x6e
 8001d84:	4818      	ldr	r0, [pc, #96]	; (8001de8 <cliStatus+0x128>)
 8001d86:	4619      	mov	r1, r3
 8001d88:	f00b fd16 	bl	800d7b8 <tfp_printf>
    }
    uartPrint("\r\n");
 8001d8c:	4817      	ldr	r0, [pc, #92]	; (8001dec <cliStatus+0x12c>)
 8001d8e:	f004 ff83 	bl	8006c98 <uartPrint>

    printf("Cycle Time: %d, I2C Errors: %d, config size: %d\r\n", cycleTime, i2cGetErrorCounter(), sizeof(master_t));
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <cliStatus+0x130>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	461c      	mov	r4, r3
 8001d98:	f002 fc28 	bl	80045ec <i2cGetErrorCounter>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	4815      	ldr	r0, [pc, #84]	; (8001df4 <cliStatus+0x134>)
 8001da0:	4621      	mov	r1, r4
 8001da2:	461a      	mov	r2, r3
 8001da4:	f44f 733c 	mov.w	r3, #752	; 0x2f0
 8001da8:	f00b fd06 	bl	800d7b8 <tfp_printf>
}
 8001dac:	f107 0714 	add.w	r7, r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}
 8001db4:	10624dd3 	.word	0x10624dd3
 8001db8:	200012a0 	.word	0x200012a0
 8001dbc:	20000114 	.word	0x20000114
 8001dc0:	0801b39c 	.word	0x0801b39c
 8001dc4:	20000238 	.word	0x20000238
 8001dc8:	431bde83 	.word	0x431bde83
 8001dcc:	0801b3dc 	.word	0x0801b3dc
 8001dd0:	08019f1c 	.word	0x08019f1c
 8001dd4:	0801b1f8 	.word	0x0801b1f8
 8001dd8:	200009ee 	.word	0x200009ee
 8001ddc:	08019f50 	.word	0x08019f50
 8001de0:	0801b3fc 	.word	0x0801b3fc
 8001de4:	20000c7c 	.word	0x20000c7c
 8001de8:	0801b408 	.word	0x0801b408
 8001dec:	0801b034 	.word	0x0801b034
 8001df0:	2000090c 	.word	0x2000090c
 8001df4:	0801b40c 	.word	0x0801b40c

08001df8 <cliVersion>:

static void cliVersion(char *cmdline)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    uartPrint("Afro32 CLI version 2.1a " __DATE__ " / " __TIME__);
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <cliVersion+0x18>)
 8001e02:	f004 ff49 	bl	8006c98 <uartPrint>
}
 8001e06:	f107 0708 	add.w	r7, r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	0801b440 	.word	0x0801b440

08001e14 <cliProcess>:

void cliProcess(void)
{
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b08d      	sub	sp, #52	; 0x34
 8001e18:	af02      	add	r7, sp, #8
    if (!cliMode) {
 8001e1a:	4b97      	ldr	r3, [pc, #604]	; (8002078 <cliProcess+0x264>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f040 8161 	bne.w	80020e6 <cliProcess+0x2d2>
        cliMode = 1;
 8001e24:	4b94      	ldr	r3, [pc, #592]	; (8002078 <cliProcess+0x264>)
 8001e26:	f04f 0201 	mov.w	r2, #1
 8001e2a:	701a      	strb	r2, [r3, #0]
        uartPrint("\r\nEntering CLI Mode, type 'exit' to return, or 'help'\r\n");
 8001e2c:	4893      	ldr	r0, [pc, #588]	; (800207c <cliProcess+0x268>)
 8001e2e:	f004 ff33 	bl	8006c98 <uartPrint>
        cliPrompt();
 8001e32:	f7fe fe7d 	bl	8000b30 <cliPrompt>
    }

    while (uartAvailable()) {
 8001e36:	e156      	b.n	80020e6 <cliProcess+0x2d2>
        uint8_t c = uartRead();
 8001e38:	f004 fed8 	bl	8006bec <uartRead>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	75fb      	strb	r3, [r7, #23]
        if (c == '\t' || c == '?') {
 8001e40:	7dfb      	ldrb	r3, [r7, #23]
 8001e42:	2b09      	cmp	r3, #9
 8001e44:	d003      	beq.n	8001e4e <cliProcess+0x3a>
 8001e46:	7dfb      	ldrb	r3, [r7, #23]
 8001e48:	2b3f      	cmp	r3, #63	; 0x3f
 8001e4a:	f040 809b 	bne.w	8001f84 <cliProcess+0x170>
            // do tab completion
            const clicmd_t *cmd, *pstart = NULL, *pend = NULL;
 8001e4e:	f04f 0300 	mov.w	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
 8001e54:	f04f 0300 	mov.w	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
            int i = bufferIndex;
 8001e5a:	4b89      	ldr	r3, [pc, #548]	; (8002080 <cliProcess+0x26c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	61bb      	str	r3, [r7, #24]
            for (cmd = cmdTable; cmd < cmdTable + CMD_COUNT; cmd++) {
 8001e60:	4b88      	ldr	r3, [pc, #544]	; (8002084 <cliProcess+0x270>)
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
 8001e64:	e01c      	b.n	8001ea0 <cliProcess+0x8c>
                if (bufferIndex && (strncasecmp(cliBuffer, cmd->name, bufferIndex) != 0))
 8001e66:	4b86      	ldr	r3, [pc, #536]	; (8002080 <cliProcess+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00b      	beq.n	8001e86 <cliProcess+0x72>
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b83      	ldr	r3, [pc, #524]	; (8002080 <cliProcess+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4884      	ldr	r0, [pc, #528]	; (8002088 <cliProcess+0x274>)
 8001e78:	4611      	mov	r1, r2
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	f017 fcc4 	bl	8019808 <strncasecmp>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d107      	bne.n	8001e96 <cliProcess+0x82>
                    continue;
                if (!pstart)
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d101      	bne.n	8001e90 <cliProcess+0x7c>
                    pstart = cmd;
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8e:	623b      	str	r3, [r7, #32]
                pend = cmd;
 8001e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	e000      	b.n	8001e98 <cliProcess+0x84>
            // do tab completion
            const clicmd_t *cmd, *pstart = NULL, *pend = NULL;
            int i = bufferIndex;
            for (cmd = cmdTable; cmd < cmdTable + CMD_COUNT; cmd++) {
                if (bufferIndex && (strncasecmp(cliBuffer, cmd->name, bufferIndex) != 0))
                    continue;
 8001e96:	bf00      	nop
        uint8_t c = uartRead();
        if (c == '\t' || c == '?') {
            // do tab completion
            const clicmd_t *cmd, *pstart = NULL, *pend = NULL;
            int i = bufferIndex;
            for (cmd = cmdTable; cmd < cmdTable + CMD_COUNT; cmd++) {
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	f103 030c 	add.w	r3, r3, #12
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ea2:	4b7a      	ldr	r3, [pc, #488]	; (800208c <cliProcess+0x278>)
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d3de      	bcc.n	8001e66 <cliProcess+0x52>
                    continue;
                if (!pstart)
                    pstart = cmd;
                pend = cmd;
            }
            if (pstart) {    /* Buffer matches one or more commands */
 8001ea8:	6a3b      	ldr	r3, [r7, #32]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d032      	beq.n	8001f14 <cliProcess+0x100>
                for (; ; bufferIndex++) {
                    if (pstart->name[bufferIndex] != pend->name[bufferIndex])
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	4b73      	ldr	r3, [pc, #460]	; (8002080 <cliProcess+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	18d3      	adds	r3, r2, r3
 8001eb8:	781a      	ldrb	r2, [r3, #0]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	6819      	ldr	r1, [r3, #0]
 8001ebe:	4b70      	ldr	r3, [pc, #448]	; (8002080 <cliProcess+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	18cb      	adds	r3, r1, r3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d123      	bne.n	8001f12 <cliProcess+0xfe>
                        break;
                    if (!pstart->name[bufferIndex]) {
 8001eca:	6a3b      	ldr	r3, [r7, #32]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4b6c      	ldr	r3, [pc, #432]	; (8002080 <cliProcess+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	18d3      	adds	r3, r2, r3
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10a      	bne.n	8001ef0 <cliProcess+0xdc>
                        /* Unambiguous -- append a space */
                        cliBuffer[bufferIndex++] = ' ';
 8001eda:	4b69      	ldr	r3, [pc, #420]	; (8002080 <cliProcess+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a6a      	ldr	r2, [pc, #424]	; (8002088 <cliProcess+0x274>)
 8001ee0:	f04f 0120 	mov.w	r1, #32
 8001ee4:	54d1      	strb	r1, [r2, r3]
 8001ee6:	f103 0201 	add.w	r2, r3, #1
 8001eea:	4b65      	ldr	r3, [pc, #404]	; (8002080 <cliProcess+0x26c>)
 8001eec:	601a      	str	r2, [r3, #0]
                        break;
 8001eee:	e011      	b.n	8001f14 <cliProcess+0x100>
                    }
                    cliBuffer[bufferIndex] = pstart->name[bufferIndex];
 8001ef0:	4b63      	ldr	r3, [pc, #396]	; (8002080 <cliProcess+0x26c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6a3a      	ldr	r2, [r7, #32]
 8001ef6:	6811      	ldr	r1, [r2, #0]
 8001ef8:	4a61      	ldr	r2, [pc, #388]	; (8002080 <cliProcess+0x26c>)
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	188a      	adds	r2, r1, r2
 8001efe:	7811      	ldrb	r1, [r2, #0]
 8001f00:	4a61      	ldr	r2, [pc, #388]	; (8002088 <cliProcess+0x274>)
 8001f02:	54d1      	strb	r1, [r2, r3]
                if (!pstart)
                    pstart = cmd;
                pend = cmd;
            }
            if (pstart) {    /* Buffer matches one or more commands */
                for (; ; bufferIndex++) {
 8001f04:	4b5e      	ldr	r3, [pc, #376]	; (8002080 <cliProcess+0x26c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f103 0201 	add.w	r2, r3, #1
 8001f0c:	4b5c      	ldr	r3, [pc, #368]	; (8002080 <cliProcess+0x26c>)
 8001f0e:	601a      	str	r2, [r3, #0]
                        /* Unambiguous -- append a space */
                        cliBuffer[bufferIndex++] = ' ';
                        break;
                    }
                    cliBuffer[bufferIndex] = pstart->name[bufferIndex];
                }
 8001f10:	e7cd      	b.n	8001eae <cliProcess+0x9a>
                pend = cmd;
            }
            if (pstart) {    /* Buffer matches one or more commands */
                for (; ; bufferIndex++) {
                    if (pstart->name[bufferIndex] != pend->name[bufferIndex])
                        break;
 8001f12:	bf00      	nop
                        break;
                    }
                    cliBuffer[bufferIndex] = pstart->name[bufferIndex];
                }
            }
            if (!bufferIndex || pstart != pend) {
 8001f14:	4b5a      	ldr	r3, [pc, #360]	; (8002080 <cliProcess+0x26c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d003      	beq.n	8001f24 <cliProcess+0x110>
 8001f1c:	6a3a      	ldr	r2, [r7, #32]
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d028      	beq.n	8001f76 <cliProcess+0x162>
                /* Print list of ambiguous matches */
                uartPrint("\r\033[K");
 8001f24:	485a      	ldr	r0, [pc, #360]	; (8002090 <cliProcess+0x27c>)
 8001f26:	f004 feb7 	bl	8006c98 <uartPrint>
                for (cmd = pstart; cmd <= pend; cmd++) {
 8001f2a:	6a3b      	ldr	r3, [r7, #32]
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2e:	e00c      	b.n	8001f4a <cliProcess+0x136>
                    uartPrint(cmd->name);
 8001f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f004 feaf 	bl	8006c98 <uartPrint>
                    uartWrite('\t');
 8001f3a:	f04f 0009 	mov.w	r0, #9
 8001f3e:	f004 fe87 	bl	8006c50 <uartWrite>
                }
            }
            if (!bufferIndex || pstart != pend) {
                /* Print list of ambiguous matches */
                uartPrint("\r\033[K");
                for (cmd = pstart; cmd <= pend; cmd++) {
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	f103 030c 	add.w	r3, r3, #12
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
 8001f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d9ee      	bls.n	8001f30 <cliProcess+0x11c>
                    uartPrint(cmd->name);
                    uartWrite('\t');
                }
                cliPrompt();
 8001f52:	f7fe fded 	bl	8000b30 <cliPrompt>
                i = 0;    /* Redraw prompt */
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
            }
            for (; i < bufferIndex; i++)
 8001f5c:	e00b      	b.n	8001f76 <cliProcess+0x162>
                uartWrite(cliBuffer[i]);
 8001f5e:	4a4a      	ldr	r2, [pc, #296]	; (8002088 <cliProcess+0x274>)
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	18d3      	adds	r3, r2, r3
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f004 fe72 	bl	8006c50 <uartWrite>
                    uartWrite('\t');
                }
                cliPrompt();
                i = 0;    /* Redraw prompt */
            }
            for (; i < bufferIndex; i++)
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	f103 0301 	add.w	r3, r3, #1
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	e000      	b.n	8001f78 <cliProcess+0x164>
 8001f76:	bf00      	nop
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4b41      	ldr	r3, [pc, #260]	; (8002080 <cliProcess+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d3ed      	bcc.n	8001f5e <cliProcess+0x14a>
        cliPrompt();
    }

    while (uartAvailable()) {
        uint8_t c = uartRead();
        if (c == '\t' || c == '?') {
 8001f82:	e0b3      	b.n	80020ec <cliProcess+0x2d8>
                cliPrompt();
                i = 0;    /* Redraw prompt */
            }
            for (; i < bufferIndex; i++)
                uartWrite(cliBuffer[i]);
        } else if (!bufferIndex && c == 4) {
 8001f84:	4b3e      	ldr	r3, [pc, #248]	; (8002080 <cliProcess+0x26c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d106      	bne.n	8001f9a <cliProcess+0x186>
 8001f8c:	7dfb      	ldrb	r3, [r7, #23]
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	d103      	bne.n	8001f9a <cliProcess+0x186>
            cliExit(cliBuffer);
 8001f92:	483d      	ldr	r0, [pc, #244]	; (8002088 <cliProcess+0x274>)
 8001f94:	f7ff fa2e 	bl	80013f4 <cliExit>
            return;
 8001f98:	e0ae      	b.n	80020f8 <cliProcess+0x2e4>
        } else if (c == 12) {
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	2b0c      	cmp	r3, #12
 8001f9e:	d105      	bne.n	8001fac <cliProcess+0x198>
            // clear screen
            uartPrint("\033[2J\033[1;1H");
 8001fa0:	483c      	ldr	r0, [pc, #240]	; (8002094 <cliProcess+0x280>)
 8001fa2:	f004 fe79 	bl	8006c98 <uartPrint>
            cliPrompt();
 8001fa6:	f7fe fdc3 	bl	8000b30 <cliPrompt>
 8001faa:	e09f      	b.n	80020ec <cliProcess+0x2d8>
        } else if (bufferIndex && (c == '\n' || c == '\r')) {
 8001fac:	4b34      	ldr	r3, [pc, #208]	; (8002080 <cliProcess+0x26c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d04a      	beq.n	800204a <cliProcess+0x236>
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	2b0a      	cmp	r3, #10
 8001fb8:	d002      	beq.n	8001fc0 <cliProcess+0x1ac>
 8001fba:	7dfb      	ldrb	r3, [r7, #23]
 8001fbc:	2b0d      	cmp	r3, #13
 8001fbe:	d144      	bne.n	800204a <cliProcess+0x236>
            // enter pressed
            clicmd_t *cmd = NULL;
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
            clicmd_t target;
            uartPrint("\r\n");
 8001fc6:	4834      	ldr	r0, [pc, #208]	; (8002098 <cliProcess+0x284>)
 8001fc8:	f004 fe66 	bl	8006c98 <uartPrint>
            cliBuffer[bufferIndex] = 0; // null terminate
 8001fcc:	4b2c      	ldr	r3, [pc, #176]	; (8002080 <cliProcess+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a2d      	ldr	r2, [pc, #180]	; (8002088 <cliProcess+0x274>)
 8001fd2:	f04f 0100 	mov.w	r1, #0
 8001fd6:	54d1      	strb	r1, [r2, r3]

            target.name = cliBuffer;
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <cliProcess+0x274>)
 8001fda:	607b      	str	r3, [r7, #4]
            target.param = NULL;
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]

            cmd = bsearch(&target, cmdTable, CMD_COUNT, sizeof cmdTable[0], cliCompare);
 8001fe2:	f107 0304 	add.w	r3, r7, #4
 8001fe6:	4a2d      	ldr	r2, [pc, #180]	; (800209c <cliProcess+0x288>)
 8001fe8:	9200      	str	r2, [sp, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	4925      	ldr	r1, [pc, #148]	; (8002084 <cliProcess+0x270>)
 8001fee:	f04f 020f 	mov.w	r2, #15
 8001ff2:	f04f 030c 	mov.w	r3, #12
 8001ff6:	f017 f95b 	bl	80192b0 <bsearch>
 8001ffa:	6138      	str	r0, [r7, #16]
            if (cmd)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00e      	beq.n	8002020 <cliProcess+0x20c>
                cmd->func(cliBuffer + strlen(cmd->name) + 1);
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	689c      	ldr	r4, [r3, #8]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f017 fbcc 	bl	80197a8 <strlen>
 8002010:	4603      	mov	r3, r0
 8002012:	f103 0201 	add.w	r2, r3, #1
 8002016:	4b1c      	ldr	r3, [pc, #112]	; (8002088 <cliProcess+0x274>)
 8002018:	18d3      	adds	r3, r2, r3
 800201a:	4618      	mov	r0, r3
 800201c:	47a0      	blx	r4
 800201e:	e002      	b.n	8002026 <cliProcess+0x212>
            else
                uartPrint("ERR: Unknown command, try 'help'");
 8002020:	481f      	ldr	r0, [pc, #124]	; (80020a0 <cliProcess+0x28c>)
 8002022:	f004 fe39 	bl	8006c98 <uartPrint>

            memset(cliBuffer, 0, sizeof(cliBuffer));
 8002026:	4818      	ldr	r0, [pc, #96]	; (8002088 <cliProcess+0x274>)
 8002028:	f04f 0100 	mov.w	r1, #0
 800202c:	f04f 0230 	mov.w	r2, #48	; 0x30
 8002030:	f017 fa50 	bl	80194d4 <memset>
            bufferIndex = 0;
 8002034:	4b12      	ldr	r3, [pc, #72]	; (8002080 <cliProcess+0x26c>)
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	601a      	str	r2, [r3, #0]

            // 'exit' will reset this flag, so we don't need to print prompt again
            if (!cliMode)
 800203c:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <cliProcess+0x264>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d059      	beq.n	80020f8 <cliProcess+0x2e4>
                return;
            cliPrompt();
 8002044:	f7fe fd74 	bl	8000b30 <cliPrompt>
            return;
        } else if (c == 12) {
            // clear screen
            uartPrint("\033[2J\033[1;1H");
            cliPrompt();
        } else if (bufferIndex && (c == '\n' || c == '\r')) {
 8002048:	e050      	b.n	80020ec <cliProcess+0x2d8>

            // 'exit' will reset this flag, so we don't need to print prompt again
            if (!cliMode)
                return;
            cliPrompt();
        } else if (c == 127) {
 800204a:	7dfb      	ldrb	r3, [r7, #23]
 800204c:	2b7f      	cmp	r3, #127	; 0x7f
 800204e:	d12b      	bne.n	80020a8 <cliProcess+0x294>
            // backspace
            if (bufferIndex) {
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <cliProcess+0x26c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d049      	beq.n	80020ec <cliProcess+0x2d8>
                cliBuffer[--bufferIndex] = 0;
 8002058:	4b09      	ldr	r3, [pc, #36]	; (8002080 <cliProcess+0x26c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f103 32ff 	add.w	r2, r3, #4294967295
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <cliProcess+0x26c>)
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <cliProcess+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a07      	ldr	r2, [pc, #28]	; (8002088 <cliProcess+0x274>)
 800206a:	f04f 0100 	mov.w	r1, #0
 800206e:	54d1      	strb	r1, [r2, r3]
                uartPrint("\010 \010");
 8002070:	480c      	ldr	r0, [pc, #48]	; (80020a4 <cliProcess+0x290>)
 8002072:	f004 fe11 	bl	8006c98 <uartPrint>
 8002076:	e039      	b.n	80020ec <cliProcess+0x2d8>
 8002078:	20000ba2 	.word	0x20000ba2
 800207c:	0801b470 	.word	0x0801b470
 8002080:	200003a4 	.word	0x200003a4
 8002084:	0801a108 	.word	0x0801a108
 8002088:	20000374 	.word	0x20000374
 800208c:	0801a1bc 	.word	0x0801a1bc
 8002090:	0801b4a8 	.word	0x0801b4a8
 8002094:	0801b4b0 	.word	0x0801b4b0
 8002098:	0801b034 	.word	0x0801b034
 800209c:	08000b41 	.word	0x08000b41
 80020a0:	0801b4bc 	.word	0x0801b4bc
 80020a4:	0801b4e0 	.word	0x0801b4e0
            }
        } else if (bufferIndex < sizeof(cliBuffer) && c >= 32 && c <= 126) {
 80020a8:	4b15      	ldr	r3, [pc, #84]	; (8002100 <cliProcess+0x2ec>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b2f      	cmp	r3, #47	; 0x2f
 80020ae:	d81d      	bhi.n	80020ec <cliProcess+0x2d8>
 80020b0:	7dfb      	ldrb	r3, [r7, #23]
 80020b2:	2b1f      	cmp	r3, #31
 80020b4:	d91a      	bls.n	80020ec <cliProcess+0x2d8>
 80020b6:	7dfb      	ldrb	r3, [r7, #23]
 80020b8:	2b7e      	cmp	r3, #126	; 0x7e
 80020ba:	d817      	bhi.n	80020ec <cliProcess+0x2d8>
            if (!bufferIndex && c == 32)
 80020bc:	4b10      	ldr	r3, [pc, #64]	; (8002100 <cliProcess+0x2ec>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d102      	bne.n	80020ca <cliProcess+0x2b6>
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	2b20      	cmp	r3, #32
 80020c8:	d00f      	beq.n	80020ea <cliProcess+0x2d6>
                continue;
            cliBuffer[bufferIndex++] = c;
 80020ca:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <cliProcess+0x2ec>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a0d      	ldr	r2, [pc, #52]	; (8002104 <cliProcess+0x2f0>)
 80020d0:	7df9      	ldrb	r1, [r7, #23]
 80020d2:	54d1      	strb	r1, [r2, r3]
 80020d4:	f103 0201 	add.w	r2, r3, #1
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <cliProcess+0x2ec>)
 80020da:	601a      	str	r2, [r3, #0]
            uartWrite(c);
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	4618      	mov	r0, r3
 80020e0:	f004 fdb6 	bl	8006c50 <uartWrite>
 80020e4:	e002      	b.n	80020ec <cliProcess+0x2d8>
        cliMode = 1;
        uartPrint("\r\nEntering CLI Mode, type 'exit' to return, or 'help'\r\n");
        cliPrompt();
    }

    while (uartAvailable()) {
 80020e6:	bf00      	nop
 80020e8:	e000      	b.n	80020ec <cliProcess+0x2d8>
                cliBuffer[--bufferIndex] = 0;
                uartPrint("\010 \010");
            }
        } else if (bufferIndex < sizeof(cliBuffer) && c >= 32 && c <= 126) {
            if (!bufferIndex && c == 32)
                continue;
 80020ea:	bf00      	nop
        cliMode = 1;
        uartPrint("\r\nEntering CLI Mode, type 'exit' to return, or 'help'\r\n");
        cliPrompt();
    }

    while (uartAvailable()) {
 80020ec:	f004 fd56 	bl	8006b9c <uartAvailable>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f47f aea0 	bne.w	8001e38 <cliProcess+0x24>
                continue;
            cliBuffer[bufferIndex++] = c;
            uartWrite(c);
        }
    }
}
 80020f8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd90      	pop	{r4, r7, pc}
 8002100:	200003a4 	.word	0x200003a4
 8002104:	20000374 	.word	0x20000374

08002108 <parseRcChannels>:
static uint8_t EEPROM_CONF_VERSION = 47;
static uint32_t enabledSensors = 0;
static void resetConf(void);

void parseRcChannels(const char *input)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
    const char *c, *s;

    for (c = input; *c; c++) {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	e018      	b.n	8002148 <parseRcChannels+0x40>
        s = strchr(rcChannelLetters, *c);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	480f      	ldr	r0, [pc, #60]	; (8002158 <parseRcChannels+0x50>)
 800211c:	4619      	mov	r1, r3
 800211e:	f017 fa65 	bl	80195ec <strchr>
 8002122:	60b8      	str	r0, [r7, #8]
        if (s)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00a      	beq.n	8002140 <parseRcChannels+0x38>
            mcfg.rcmap[s - rcChannelLetters] = c - input;
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <parseRcChannels+0x50>)
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	68f9      	ldr	r1, [r7, #12]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	1a8a      	subs	r2, r1, r2
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	4908      	ldr	r1, [pc, #32]	; (800215c <parseRcChannels+0x54>)
 800213a:	18cb      	adds	r3, r1, r3
 800213c:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe

void parseRcChannels(const char *input)
{
    const char *c, *s;

    for (c = input; *c; c++) {
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f103 0301 	add.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1e2      	bne.n	8002116 <parseRcChannels+0xe>
        s = strchr(rcChannelLetters, *c);
        if (s)
            mcfg.rcmap[s - rcChannelLetters] = c - input;
    }
}
 8002150:	f107 0710 	add.w	r7, r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	0801b4e4 	.word	0x0801b4e4
 800215c:	20000c7c 	.word	0x20000c7c

08002160 <validEEPROM>:

static uint8_t validEEPROM(void)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
    const master_t *temp = (const master_t *)FLASH_WRITE_ADDR;
 8002166:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <validEEPROM+0x84>)
 8002168:	607b      	str	r3, [r7, #4]
    const uint8_t *p;
    uint8_t chk = 0;
 800216a:	f04f 0300 	mov.w	r3, #0
 800216e:	72fb      	strb	r3, [r7, #11]

    // check version number
    if (EEPROM_CONF_VERSION != temp->version)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	781a      	ldrb	r2, [r3, #0]
 8002174:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <validEEPROM+0x88>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	429a      	cmp	r2, r3
 800217a:	d002      	beq.n	8002182 <validEEPROM+0x22>
        return 0;
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	e02a      	b.n	80021d8 <validEEPROM+0x78>

    // check size and magic numbers
    if (temp->size != sizeof(master_t) || temp->magic_be != 0xBE || temp->magic_ef != 0xEF)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	885b      	ldrh	r3, [r3, #2]
 8002186:	f5b3 7f3c 	cmp.w	r3, #752	; 0x2f0
 800218a:	d108      	bne.n	800219e <validEEPROM+0x3e>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	2bbe      	cmp	r3, #190	; 0xbe
 8002192:	d104      	bne.n	800219e <validEEPROM+0x3e>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 32ed 	ldrb.w	r3, [r3, #749]	; 0x2ed
 800219a:	2bef      	cmp	r3, #239	; 0xef
 800219c:	d002      	beq.n	80021a4 <validEEPROM+0x44>
        return 0;
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	e019      	b.n	80021d8 <validEEPROM+0x78>

    // verify integrity of temporary copy
    for (p = (const uint8_t *)temp; p < ((const uint8_t *)temp + sizeof(master_t)); p++)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	e008      	b.n	80021bc <validEEPROM+0x5c>
        chk ^= *p;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	781a      	ldrb	r2, [r3, #0]
 80021ae:	7afb      	ldrb	r3, [r7, #11]
 80021b0:	4053      	eors	r3, r2
 80021b2:	72fb      	strb	r3, [r7, #11]
    // check size and magic numbers
    if (temp->size != sizeof(master_t) || temp->magic_be != 0xBE || temp->magic_ef != 0xEF)
        return 0;

    // verify integrity of temporary copy
    for (p = (const uint8_t *)temp; p < ((const uint8_t *)temp + sizeof(master_t)); p++)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f103 0301 	add.w	r3, r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f503 723c 	add.w	r2, r3, #752	; 0x2f0
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d8f0      	bhi.n	80021aa <validEEPROM+0x4a>
        chk ^= *p;

    // checksum failed
    if (chk != 0)
 80021c8:	7afb      	ldrb	r3, [r7, #11]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <validEEPROM+0x74>
        return 0;
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e001      	b.n	80021d8 <validEEPROM+0x78>

    // looks good, let's roll!
    return 1;
 80021d4:	f04f 0301 	mov.w	r3, #1
}
 80021d8:	4618      	mov	r0, r3
 80021da:	f107 0714 	add.w	r7, r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	0801fc00 	.word	0x0801fc00
 80021e8:	20000000 	.word	0x20000000

080021ec <readEEPROM>:

void readEEPROM(void)
{
 80021ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
    uint8_t i;

    // Sanity check
    if (!validEEPROM())
 80021f2:	f7ff ffb5 	bl	8002160 <validEEPROM>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d103      	bne.n	8002204 <readEEPROM+0x18>
        failureMode(10);
 80021fc:	f04f 000a 	mov.w	r0, #10
 8002200:	f004 fb5e 	bl	80068c0 <failureMode>

    // Read flash
    memcpy(&mcfg, (char *)FLASH_WRITE_ADDR, sizeof(master_t));
 8002204:	4879      	ldr	r0, [pc, #484]	; (80023ec <readEEPROM+0x200>)
 8002206:	497a      	ldr	r1, [pc, #488]	; (80023f0 <readEEPROM+0x204>)
 8002208:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 800220c:	f017 f8a8 	bl	8019360 <memcpy>
    // Copy current profile
    if (mcfg.current_profile > 2) // sanity check
 8002210:	4b76      	ldr	r3, [pc, #472]	; (80023ec <readEEPROM+0x200>)
 8002212:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 8002216:	2b02      	cmp	r3, #2
 8002218:	d904      	bls.n	8002224 <readEEPROM+0x38>
        mcfg.current_profile = 0;
 800221a:	4b74      	ldr	r3, [pc, #464]	; (80023ec <readEEPROM+0x200>)
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
    memcpy(&cfg, &mcfg.profile[mcfg.current_profile], sizeof(config_t));
 8002224:	4b71      	ldr	r3, [pc, #452]	; (80023ec <readEEPROM+0x200>)
 8002226:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 800222a:	f04f 029c 	mov.w	r2, #156	; 0x9c
 800222e:	fb02 f303 	mul.w	r3, r2, r3
 8002232:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8002236:	4b6d      	ldr	r3, [pc, #436]	; (80023ec <readEEPROM+0x200>)
 8002238:	18d3      	adds	r3, r2, r3
 800223a:	4a6e      	ldr	r2, [pc, #440]	; (80023f4 <readEEPROM+0x208>)
 800223c:	4611      	mov	r1, r2
 800223e:	461a      	mov	r2, r3
 8002240:	f04f 039c 	mov.w	r3, #156	; 0x9c
 8002244:	4608      	mov	r0, r1
 8002246:	4611      	mov	r1, r2
 8002248:	461a      	mov	r2, r3
 800224a:	f017 f889 	bl	8019360 <memcpy>

    for (i = 0; i < 6; i++)
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	71fb      	strb	r3, [r7, #7]
 8002254:	e023      	b.n	800229e <readEEPROM+0xb2>
        lookupPitchRollRC[i] = (2500 + cfg.rcExpo8 * (i * i - 25)) * i * (int32_t) cfg.rcRate8 / 2500;
 8002256:	79fa      	ldrb	r2, [r7, #7]
 8002258:	4b66      	ldr	r3, [pc, #408]	; (80023f4 <readEEPROM+0x208>)
 800225a:	7fdb      	ldrb	r3, [r3, #31]
 800225c:	79f9      	ldrb	r1, [r7, #7]
 800225e:	79f8      	ldrb	r0, [r7, #7]
 8002260:	fb00 f101 	mul.w	r1, r0, r1
 8002264:	f1a1 0119 	sub.w	r1, r1, #25
 8002268:	fb01 f303 	mul.w	r3, r1, r3
 800226c:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8002270:	79f9      	ldrb	r1, [r7, #7]
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	495f      	ldr	r1, [pc, #380]	; (80023f4 <readEEPROM+0x208>)
 8002278:	7f89      	ldrb	r1, [r1, #30]
 800227a:	fb01 f303 	mul.w	r3, r1, r3
 800227e:	495e      	ldr	r1, [pc, #376]	; (80023f8 <readEEPROM+0x20c>)
 8002280:	fb81 0103 	smull	r0, r1, r1, r3
 8002284:	ea4f 21a1 	mov.w	r1, r1, asr #10
 8002288:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800228c:	1acb      	subs	r3, r1, r3
 800228e:	b299      	uxth	r1, r3
 8002290:	4b5a      	ldr	r3, [pc, #360]	; (80023fc <readEEPROM+0x210>)
 8002292:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    // Copy current profile
    if (mcfg.current_profile > 2) // sanity check
        mcfg.current_profile = 0;
    memcpy(&cfg, &mcfg.profile[mcfg.current_profile], sizeof(config_t));

    for (i = 0; i < 6; i++)
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	f103 0301 	add.w	r3, r3, #1
 800229c:	71fb      	strb	r3, [r7, #7]
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	2b05      	cmp	r3, #5
 80022a2:	d9d8      	bls.n	8002256 <readEEPROM+0x6a>
        lookupPitchRollRC[i] = (2500 + cfg.rcExpo8 * (i * i - 25)) * i * (int32_t) cfg.rcRate8 / 2500;

    for (i = 0; i < 11; i++) {
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
 80022aa:	e07e      	b.n	80023aa <readEEPROM+0x1be>
        int16_t tmp = 10 * i - cfg.thrMid8;
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	461a      	mov	r2, r3
 80022b2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80022b6:	18d3      	adds	r3, r2, r3
 80022b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80022bc:	b29a      	uxth	r2, r3
 80022be:	4b4d      	ldr	r3, [pc, #308]	; (80023f4 <readEEPROM+0x208>)
 80022c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	80bb      	strh	r3, [r7, #4]
        uint8_t y = 1;
 80022ca:	f04f 0301 	mov.w	r3, #1
 80022ce:	71bb      	strb	r3, [r7, #6]
        if (tmp > 0)
 80022d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	dd05      	ble.n	80022e4 <readEEPROM+0xf8>
            y = 100 - cfg.thrMid8;
 80022d8:	4b46      	ldr	r3, [pc, #280]	; (80023f4 <readEEPROM+0x208>)
 80022da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022de:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80022e2:	71bb      	strb	r3, [r7, #6]
        if (tmp < 0)
 80022e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	da03      	bge.n	80022f4 <readEEPROM+0x108>
            y = cfg.thrMid8;
 80022ec:	4b41      	ldr	r3, [pc, #260]	; (80023f4 <readEEPROM+0x208>)
 80022ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022f2:	71bb      	strb	r3, [r7, #6]
        lookupThrottleRC[i] = 10 * cfg.thrMid8 + tmp * (100 - cfg.thrExpo8 + (int32_t) cfg.thrExpo8 * (tmp * tmp) / (y * y)) / 10;      // [0;1000]
 80022f4:	79fa      	ldrb	r2, [r7, #7]
 80022f6:	4b3f      	ldr	r3, [pc, #252]	; (80023f4 <readEEPROM+0x208>)
 80022f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022fc:	4619      	mov	r1, r3
 80022fe:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002302:	18cb      	adds	r3, r1, r3
 8002304:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002308:	b299      	uxth	r1, r3
 800230a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800230e:	4839      	ldr	r0, [pc, #228]	; (80023f4 <readEEPROM+0x208>)
 8002310:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8002314:	f1c0 0464 	rsb	r4, r0, #100	; 0x64
 8002318:	4836      	ldr	r0, [pc, #216]	; (80023f4 <readEEPROM+0x208>)
 800231a:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 800231e:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 8002322:	f9b7 6004 	ldrsh.w	r6, [r7, #4]
 8002326:	fb06 f505 	mul.w	r5, r6, r5
 800232a:	fb05 f500 	mul.w	r5, r5, r0
 800232e:	79b8      	ldrb	r0, [r7, #6]
 8002330:	79be      	ldrb	r6, [r7, #6]
 8002332:	fb06 f000 	mul.w	r0, r6, r0
 8002336:	fb95 f0f0 	sdiv	r0, r5, r0
 800233a:	1820      	adds	r0, r4, r0
 800233c:	fb00 f303 	mul.w	r3, r0, r3
 8002340:	482f      	ldr	r0, [pc, #188]	; (8002400 <readEEPROM+0x214>)
 8002342:	fb80 c003 	smull	ip, r0, r0, r3
 8002346:	ea4f 00a0 	mov.w	r0, r0, asr #2
 800234a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800234e:	1ac3      	subs	r3, r0, r3
 8002350:	b29b      	uxth	r3, r3
 8002352:	18cb      	adds	r3, r1, r3
 8002354:	b29b      	uxth	r3, r3
 8002356:	b299      	uxth	r1, r3
 8002358:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <readEEPROM+0x218>)
 800235a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        lookupThrottleRC[i] = mcfg.minthrottle + (int32_t) (mcfg.maxthrottle - mcfg.minthrottle) * lookupThrottleRC[i] / 1000;     // [0;1000] -> [MINTHROTTLE;MAXTHROTTLE]
 800235e:	79fa      	ldrb	r2, [r7, #7]
 8002360:	4b22      	ldr	r3, [pc, #136]	; (80023ec <readEEPROM+0x200>)
 8002362:	f8b3 10d0 	ldrh.w	r1, [r3, #208]	; 0xd0
 8002366:	4b21      	ldr	r3, [pc, #132]	; (80023ec <readEEPROM+0x200>)
 8002368:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800236c:	4618      	mov	r0, r3
 800236e:	4b1f      	ldr	r3, [pc, #124]	; (80023ec <readEEPROM+0x200>)
 8002370:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 8002374:	1ac3      	subs	r3, r0, r3
 8002376:	79fc      	ldrb	r4, [r7, #7]
 8002378:	4822      	ldr	r0, [pc, #136]	; (8002404 <readEEPROM+0x218>)
 800237a:	f830 0014 	ldrh.w	r0, [r0, r4, lsl #1]
 800237e:	b200      	sxth	r0, r0
 8002380:	fb00 f303 	mul.w	r3, r0, r3
 8002384:	4820      	ldr	r0, [pc, #128]	; (8002408 <readEEPROM+0x21c>)
 8002386:	fb80 c003 	smull	ip, r0, r0, r3
 800238a:	ea4f 10a0 	mov.w	r0, r0, asr #6
 800238e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8002392:	1ac3      	subs	r3, r0, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	18cb      	adds	r3, r1, r3
 8002398:	b29b      	uxth	r3, r3
 800239a:	b299      	uxth	r1, r3
 800239c:	4b19      	ldr	r3, [pc, #100]	; (8002404 <readEEPROM+0x218>)
 800239e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    memcpy(&cfg, &mcfg.profile[mcfg.current_profile], sizeof(config_t));

    for (i = 0; i < 6; i++)
        lookupPitchRollRC[i] = (2500 + cfg.rcExpo8 * (i * i - 25)) * i * (int32_t) cfg.rcRate8 / 2500;

    for (i = 0; i < 11; i++) {
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	f103 0301 	add.w	r3, r3, #1
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	2b0a      	cmp	r3, #10
 80023ae:	f67f af7d 	bls.w	80022ac <readEEPROM+0xc0>
            y = cfg.thrMid8;
        lookupThrottleRC[i] = 10 * cfg.thrMid8 + tmp * (100 - cfg.thrExpo8 + (int32_t) cfg.thrExpo8 * (tmp * tmp) / (y * y)) / 10;      // [0;1000]
        lookupThrottleRC[i] = mcfg.minthrottle + (int32_t) (mcfg.maxthrottle - mcfg.minthrottle) * lookupThrottleRC[i] / 1000;     // [0;1000] -> [MINTHROTTLE;MAXTHROTTLE]
    }

    cfg.tri_yaw_middle = constrain(cfg.tri_yaw_middle, cfg.tri_yaw_min, cfg.tri_yaw_max);       //REAR
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <readEEPROM+0x208>)
 80023b4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <readEEPROM+0x208>)
 80023ba:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023be:	429a      	cmp	r2, r3
 80023c0:	d203      	bcs.n	80023ca <readEEPROM+0x1de>
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <readEEPROM+0x208>)
 80023c4:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023c8:	e009      	b.n	80023de <readEEPROM+0x1f2>
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <readEEPROM+0x208>)
 80023cc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <readEEPROM+0x208>)
 80023d2:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 80023d6:	429a      	cmp	r2, r3
 80023d8:	bf38      	it	cc
 80023da:	4613      	movcc	r3, r2
 80023dc:	b29b      	uxth	r3, r3
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <readEEPROM+0x208>)
 80023e0:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
}
 80023e4:	f107 070c 	add.w	r7, r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ec:	20000c7c 	.word	0x20000c7c
 80023f0:	0801fc00 	.word	0x0801fc00
 80023f4:	20000be0 	.word	0x20000be0
 80023f8:	68db8bad 	.word	0x68db8bad
 80023fc:	200012ec 	.word	0x200012ec
 8002400:	66666667 	.word	0x66666667
 8002404:	20001268 	.word	0x20001268
 8002408:	10624dd3 	.word	0x10624dd3

0800240c <writeEEPROM>:

void writeEEPROM(uint8_t b, uint8_t updateProfile)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	71fa      	strb	r2, [r7, #7]
 8002418:	71bb      	strb	r3, [r7, #6]
    FLASH_Status status;
    uint32_t i;
    uint8_t chk = 0;
 800241a:	f04f 0300 	mov.w	r3, #0
 800241e:	76fb      	strb	r3, [r7, #27]
    const uint8_t *p;
    int tries = 0;
 8002420:	f04f 0300 	mov.w	r3, #0
 8002424:	613b      	str	r3, [r7, #16]

    // prepare checksum/version constants
    mcfg.version = EEPROM_CONF_VERSION;
 8002426:	4b4c      	ldr	r3, [pc, #304]	; (8002558 <writeEEPROM+0x14c>)
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	4b4c      	ldr	r3, [pc, #304]	; (800255c <writeEEPROM+0x150>)
 800242c:	701a      	strb	r2, [r3, #0]
    mcfg.size = sizeof(master_t);
 800242e:	4b4b      	ldr	r3, [pc, #300]	; (800255c <writeEEPROM+0x150>)
 8002430:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 8002434:	805a      	strh	r2, [r3, #2]
    mcfg.magic_be = 0xBE;
 8002436:	4b49      	ldr	r3, [pc, #292]	; (800255c <writeEEPROM+0x150>)
 8002438:	f04f 02be 	mov.w	r2, #190	; 0xbe
 800243c:	711a      	strb	r2, [r3, #4]
    mcfg.magic_ef = 0xEF;
 800243e:	4b47      	ldr	r3, [pc, #284]	; (800255c <writeEEPROM+0x150>)
 8002440:	f04f 02ef 	mov.w	r2, #239	; 0xef
 8002444:	f883 22ed 	strb.w	r2, [r3, #749]	; 0x2ed
    mcfg.chk = 0;
 8002448:	4b44      	ldr	r3, [pc, #272]	; (800255c <writeEEPROM+0x150>)
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee

    // when updateProfile = true, we copy contents of cfg to global configuration. when false, only profile number is updated, and then that profile is loaded on readEEPROM()
    if (updateProfile) {
 8002452:	79bb      	ldrb	r3, [r7, #6]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d014      	beq.n	8002482 <writeEEPROM+0x76>
        // copy current in-memory profile to stored configuration
        memcpy(&mcfg.profile[mcfg.current_profile], &cfg, sizeof(config_t));
 8002458:	4b40      	ldr	r3, [pc, #256]	; (800255c <writeEEPROM+0x150>)
 800245a:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 800245e:	f04f 029c 	mov.w	r2, #156	; 0x9c
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	f503 728c 	add.w	r2, r3, #280	; 0x118
 800246a:	4b3c      	ldr	r3, [pc, #240]	; (800255c <writeEEPROM+0x150>)
 800246c:	18d2      	adds	r2, r2, r3
 800246e:	4b3c      	ldr	r3, [pc, #240]	; (8002560 <writeEEPROM+0x154>)
 8002470:	4611      	mov	r1, r2
 8002472:	461a      	mov	r2, r3
 8002474:	f04f 039c 	mov.w	r3, #156	; 0x9c
 8002478:	4608      	mov	r0, r1
 800247a:	4611      	mov	r1, r2
 800247c:	461a      	mov	r2, r3
 800247e:	f016 ff6f 	bl	8019360 <memcpy>
    }

    // recalculate checksum before writing
    for (p = (const uint8_t *)&mcfg; p < ((const uint8_t *)&mcfg + sizeof(master_t)); p++)
 8002482:	4b36      	ldr	r3, [pc, #216]	; (800255c <writeEEPROM+0x150>)
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e008      	b.n	800249a <writeEEPROM+0x8e>
        chk ^= *p;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	781a      	ldrb	r2, [r3, #0]
 800248c:	7efb      	ldrb	r3, [r7, #27]
 800248e:	4053      	eors	r3, r2
 8002490:	76fb      	strb	r3, [r7, #27]
        // copy current in-memory profile to stored configuration
        memcpy(&mcfg.profile[mcfg.current_profile], &cfg, sizeof(config_t));
    }

    // recalculate checksum before writing
    for (p = (const uint8_t *)&mcfg; p < ((const uint8_t *)&mcfg + sizeof(master_t)); p++)
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f103 0301 	add.w	r3, r3, #1
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4b31      	ldr	r3, [pc, #196]	; (8002564 <writeEEPROM+0x158>)
 800249e:	429a      	cmp	r2, r3
 80024a0:	d3f2      	bcc.n	8002488 <writeEEPROM+0x7c>
        chk ^= *p;
    mcfg.chk = chk;
 80024a2:	4b2e      	ldr	r3, [pc, #184]	; (800255c <writeEEPROM+0x150>)
 80024a4:	7efa      	ldrb	r2, [r7, #27]
 80024a6:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee

    // write it
retry:
    FLASH_Unlock();
 80024aa:	f00f f9b5 	bl	8011818 <FLASH_Unlock>
    FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80024ae:	f04f 0034 	mov.w	r0, #52	; 0x34
 80024b2:	f00f fd97 	bl	8011fe4 <FLASH_ClearFlag>

    if (FLASH_ErasePage(FLASH_WRITE_ADDR) == FLASH_COMPLETE) {
 80024b6:	482c      	ldr	r0, [pc, #176]	; (8002568 <writeEEPROM+0x15c>)
 80024b8:	f00f f9ee 	bl	8011898 <FLASH_ErasePage>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d12a      	bne.n	8002518 <writeEEPROM+0x10c>
        for (i = 0; i < sizeof(master_t); i += 4) {
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	61fb      	str	r3, [r7, #28]
 80024c8:	e01f      	b.n	800250a <writeEEPROM+0xfe>
            status = FLASH_ProgramWord(FLASH_WRITE_ADDR + i, *(uint32_t *) ((char *)&mcfg + i));
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80024d0:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 80024d4:	69f9      	ldr	r1, [r7, #28]
 80024d6:	4a21      	ldr	r2, [pc, #132]	; (800255c <writeEEPROM+0x150>)
 80024d8:	188a      	adds	r2, r1, r2
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	4611      	mov	r1, r2
 80024e0:	f00f fadc 	bl	8011a9c <FLASH_ProgramWord>
 80024e4:	4603      	mov	r3, r0
 80024e6:	73fb      	strb	r3, [r7, #15]
            if (status != FLASH_COMPLETE) {
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d009      	beq.n	8002502 <writeEEPROM+0xf6>
                FLASH_Lock();
 80024ee:	f00f f9b7 	bl	8011860 <FLASH_Lock>
                tries++;
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	f103 0301 	add.w	r3, r3, #1
 80024f8:	613b      	str	r3, [r7, #16]
                if (tries < 3)
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	dc0a      	bgt.n	8002516 <writeEEPROM+0x10a>
                    goto retry;
 8002500:	e7d3      	b.n	80024aa <writeEEPROM+0x9e>
retry:
    FLASH_Unlock();
    FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);

    if (FLASH_ErasePage(FLASH_WRITE_ADDR) == FLASH_COMPLETE) {
        for (i = 0; i < sizeof(master_t); i += 4) {
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	f103 0304 	add.w	r3, r3, #4
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	69fa      	ldr	r2, [r7, #28]
 800250c:	f240 23ef 	movw	r3, #751	; 0x2ef
 8002510:	429a      	cmp	r2, r3
 8002512:	d9da      	bls.n	80024ca <writeEEPROM+0xbe>
 8002514:	e000      	b.n	8002518 <writeEEPROM+0x10c>
                FLASH_Lock();
                tries++;
                if (tries < 3)
                    goto retry;
                else
                    break;
 8002516:	bf00      	nop
            }
        }
    }
    FLASH_Lock();
 8002518:	f00f f9a2 	bl	8011860 <FLASH_Lock>

    // Flash write failed - just die now
    if (tries == 3 || !validEEPROM()) {
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	2b03      	cmp	r3, #3
 8002520:	d004      	beq.n	800252c <writeEEPROM+0x120>
 8002522:	f7ff fe1d 	bl	8002160 <validEEPROM>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d103      	bne.n	8002534 <writeEEPROM+0x128>
        failureMode(10);
 800252c:	f04f 000a 	mov.w	r0, #10
 8002530:	f004 f9c6 	bl	80068c0 <failureMode>
    }

    // re-read written data
    readEEPROM();
 8002534:	f7ff fe5a 	bl	80021ec <readEEPROM>
    if (b)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <writeEEPROM+0x142>
        blinkLED(15, 20, 1);
 800253e:	f04f 000f 	mov.w	r0, #15
 8002542:	f04f 0114 	mov.w	r1, #20
 8002546:	f04f 0201 	mov.w	r2, #1
 800254a:	f008 fe81 	bl	800b250 <blinkLED>
}
 800254e:	f107 0720 	add.w	r7, r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000000 	.word	0x20000000
 800255c:	20000c7c 	.word	0x20000c7c
 8002560:	20000be0 	.word	0x20000be0
 8002564:	20000f6c 	.word	0x20000f6c
 8002568:	0801fc00 	.word	0x0801fc00

0800256c <checkFirstTime>:

void checkFirstTime(bool reset)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    // check the EEPROM integrity before resetting values
    if (!validEEPROM() || reset) {
 8002576:	f7ff fdf3 	bl	8002160 <validEEPROM>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <checkFirstTime+0x1a>
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d007      	beq.n	8002596 <checkFirstTime+0x2a>
        resetConf();
 8002586:	f000 f80b 	bl	80025a0 <resetConf>
        // no need to memcpy profile again, we just did it in resetConf() above
        writeEEPROM(0, false);
 800258a:	f04f 0000 	mov.w	r0, #0
 800258e:	f04f 0100 	mov.w	r1, #0
 8002592:	f7ff ff3b 	bl	800240c <writeEEPROM>
    }
}
 8002596:	f107 0708 	add.w	r7, r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop

080025a0 <resetConf>:

// Default settings
static void resetConf(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
    int i;
    const int8_t default_align[3][3] = { /* GYRO */ { 0, 0, 0 }, /* ACC */ { 0, 0, 0 }, /* MAG */ { -2, -3, 1 } };
 80025a6:	4a9c      	ldr	r2, [pc, #624]	; (8002818 <resetConf+0x278>)
 80025a8:	463b      	mov	r3, r7
 80025aa:	6810      	ldr	r0, [r2, #0]
 80025ac:	6851      	ldr	r1, [r2, #4]
 80025ae:	c303      	stmia	r3!, {r0, r1}
 80025b0:	7a12      	ldrb	r2, [r2, #8]
 80025b2:	701a      	strb	r2, [r3, #0]

    // Clear all configuration
    memset(&mcfg, 0, sizeof(master_t));
 80025b4:	4899      	ldr	r0, [pc, #612]	; (800281c <resetConf+0x27c>)
 80025b6:	f04f 0100 	mov.w	r1, #0
 80025ba:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 80025be:	f016 ff89 	bl	80194d4 <memset>
    memset(&cfg, 0, sizeof(config_t));
 80025c2:	4897      	ldr	r0, [pc, #604]	; (8002820 <resetConf+0x280>)
 80025c4:	f04f 0100 	mov.w	r1, #0
 80025c8:	f04f 029c 	mov.w	r2, #156	; 0x9c
 80025cc:	f016 ff82 	bl	80194d4 <memset>

    mcfg.version = EEPROM_CONF_VERSION;
 80025d0:	4b94      	ldr	r3, [pc, #592]	; (8002824 <resetConf+0x284>)
 80025d2:	781a      	ldrb	r2, [r3, #0]
 80025d4:	4b91      	ldr	r3, [pc, #580]	; (800281c <resetConf+0x27c>)
 80025d6:	701a      	strb	r2, [r3, #0]
    mcfg.mixerConfiguration = MULTITYPE_QUADX;
 80025d8:	4b90      	ldr	r3, [pc, #576]	; (800281c <resetConf+0x27c>)
 80025da:	f04f 0203 	mov.w	r2, #3
 80025de:	715a      	strb	r2, [r3, #5]
    featureClearAll();
 80025e0:	f000 fad4 	bl	8002b8c <featureClearAll>
    featureSet(FEATURE_VBAT|FEATURE_SPEKTRUM);
 80025e4:	f04f 000a 	mov.w	r0, #10
 80025e8:	f000 faaa 	bl	8002b40 <featureSet>

    // global settings
    mcfg.current_profile = 0;       // default profile
 80025ec:	4b8b      	ldr	r3, [pc, #556]	; (800281c <resetConf+0x27c>)
 80025ee:	f04f 0200 	mov.w	r2, #0
 80025f2:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
    mcfg.gyro_cmpf_factor = 400;    // default MWC
 80025f6:	4b89      	ldr	r3, [pc, #548]	; (800281c <resetConf+0x27c>)
 80025f8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80025fc:	f8a3 20e6 	strh.w	r2, [r3, #230]	; 0xe6
    mcfg.gyro_lpf = 42;             // supported by all gyro drivers now. In case of ST gyro, will default to 32Hz instead
 8002600:	4b86      	ldr	r3, [pc, #536]	; (800281c <resetConf+0x27c>)
 8002602:	f04f 022a 	mov.w	r2, #42	; 0x2a
 8002606:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
    mcfg.accZero[0] = 0;
 800260a:	4b84      	ldr	r3, [pc, #528]	; (800281c <resetConf+0x27c>)
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
    mcfg.accZero[1] = 0;
 8002614:	4b81      	ldr	r3, [pc, #516]	; (800281c <resetConf+0x27c>)
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
    mcfg.accZero[2] = 0;
 800261e:	4b7f      	ldr	r3, [pc, #508]	; (800281c <resetConf+0x27c>)
 8002620:	f04f 0200 	mov.w	r2, #0
 8002624:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
    memcpy(&mcfg.align, default_align, sizeof(mcfg.align));
 8002628:	4b7c      	ldr	r3, [pc, #496]	; (800281c <resetConf+0x27c>)
 800262a:	f103 02da 	add.w	r2, r3, #218	; 0xda
 800262e:	463b      	mov	r3, r7
 8002630:	cb03      	ldmia	r3!, {r0, r1}
 8002632:	6010      	str	r0, [r2, #0]
 8002634:	6051      	str	r1, [r2, #4]
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	7213      	strb	r3, [r2, #8]
    mcfg.acc_hardware = ACC_DEFAULT;     // default/autodetect
 800263a:	4b78      	ldr	r3, [pc, #480]	; (800281c <resetConf+0x27c>)
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    mcfg.moron_threshold = 32;
 8002644:	4b75      	ldr	r3, [pc, #468]	; (800281c <resetConf+0x27c>)
 8002646:	f04f 0220 	mov.w	r2, #32
 800264a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    mcfg.gyro_smoothing_factor = 0x00141403;     // default factors of 20, 20, 3 for R/P/Y
 800264e:	4b73      	ldr	r3, [pc, #460]	; (800281c <resetConf+0x27c>)
 8002650:	4a75      	ldr	r2, [pc, #468]	; (8002828 <resetConf+0x288>)
 8002652:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    mcfg.vbatscale = 110;
 8002656:	4b71      	ldr	r3, [pc, #452]	; (800281c <resetConf+0x27c>)
 8002658:	f04f 026e 	mov.w	r2, #110	; 0x6e
 800265c:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
    mcfg.vbatmaxcellvoltage = 43;
 8002660:	4b6e      	ldr	r3, [pc, #440]	; (800281c <resetConf+0x27c>)
 8002662:	f04f 022b 	mov.w	r2, #43	; 0x2b
 8002666:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
    mcfg.vbatmincellvoltage = 33;
 800266a:	4b6c      	ldr	r3, [pc, #432]	; (800281c <resetConf+0x27c>)
 800266c:	f04f 0221 	mov.w	r2, #33	; 0x21
 8002670:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    mcfg.power_adc_channel = 0;
 8002674:	4b69      	ldr	r3, [pc, #420]	; (800281c <resetConf+0x27c>)
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
    mcfg.spektrum_hires = 1;
 800267e:	4b67      	ldr	r3, [pc, #412]	; (800281c <resetConf+0x27c>)
 8002680:	f04f 0201 	mov.w	r2, #1
 8002684:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    mcfg.midrc = 1500;
 8002688:	4b64      	ldr	r3, [pc, #400]	; (800281c <resetConf+0x27c>)
 800268a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800268e:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
    mcfg.mincheck = 1100;
 8002692:	4b62      	ldr	r3, [pc, #392]	; (800281c <resetConf+0x27c>)
 8002694:	f240 424c 	movw	r2, #1100	; 0x44c
 8002698:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    mcfg.maxcheck = 1900;
 800269c:	4b5f      	ldr	r3, [pc, #380]	; (800281c <resetConf+0x27c>)
 800269e:	f240 726c 	movw	r2, #1900	; 0x76c
 80026a2:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
    mcfg.retarded_arm = 0;       // disable arm/disarm on roll left/right
 80026a6:	4b5d      	ldr	r3, [pc, #372]	; (800281c <resetConf+0x27c>)
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
    // Motor/ESC/Servo
    mcfg.minthrottle = 1150;
 80026b0:	4b5a      	ldr	r3, [pc, #360]	; (800281c <resetConf+0x27c>)
 80026b2:	f240 427e 	movw	r2, #1150	; 0x47e
 80026b6:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
    mcfg.maxthrottle = 1850;
 80026ba:	4b58      	ldr	r3, [pc, #352]	; (800281c <resetConf+0x27c>)
 80026bc:	f240 723a 	movw	r2, #1850	; 0x73a
 80026c0:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
    mcfg.mincommand = 1000;
 80026c4:	4b55      	ldr	r3, [pc, #340]	; (800281c <resetConf+0x27c>)
 80026c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026ca:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    mcfg.motor_pwm_rate = 400;
 80026ce:	4b53      	ldr	r3, [pc, #332]	; (800281c <resetConf+0x27c>)
 80026d0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80026d4:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
    mcfg.servo_pwm_rate = 50;
 80026d8:	4b50      	ldr	r3, [pc, #320]	; (800281c <resetConf+0x27c>)
 80026da:	f04f 0232 	mov.w	r2, #50	; 0x32
 80026de:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
    // gps/nav stuff
    mcfg.gps_type = GPS_I2C;
 80026e2:	4b4e      	ldr	r3, [pc, #312]	; (800281c <resetConf+0x27c>)
 80026e4:	f04f 0203 	mov.w	r2, #3
 80026e8:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
    mcfg.gps_baudrate = 115200;
 80026ec:	4b4b      	ldr	r3, [pc, #300]	; (800281c <resetConf+0x27c>)
 80026ee:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026f2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    // serial (USART1) baudrate
    mcfg.serial_baudrate = 115200;
 80026f6:	4b49      	ldr	r3, [pc, #292]	; (800281c <resetConf+0x27c>)
 80026f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026fc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    mcfg.looptime = 3500;
 8002700:	4b46      	ldr	r3, [pc, #280]	; (800281c <resetConf+0x27c>)
 8002702:	f640 52ac 	movw	r2, #3500	; 0xdac
 8002706:	819a      	strh	r2, [r3, #12]

    cfg.P8[ROLL] = 40;
 8002708:	4b45      	ldr	r3, [pc, #276]	; (8002820 <resetConf+0x280>)
 800270a:	f04f 0228 	mov.w	r2, #40	; 0x28
 800270e:	701a      	strb	r2, [r3, #0]
    cfg.I8[ROLL] = 30;
 8002710:	4b43      	ldr	r3, [pc, #268]	; (8002820 <resetConf+0x280>)
 8002712:	f04f 021e 	mov.w	r2, #30
 8002716:	729a      	strb	r2, [r3, #10]
    cfg.D8[ROLL] = 23;
 8002718:	4b41      	ldr	r3, [pc, #260]	; (8002820 <resetConf+0x280>)
 800271a:	f04f 0217 	mov.w	r2, #23
 800271e:	751a      	strb	r2, [r3, #20]
    cfg.P8[PITCH] = 40;
 8002720:	4b3f      	ldr	r3, [pc, #252]	; (8002820 <resetConf+0x280>)
 8002722:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002726:	705a      	strb	r2, [r3, #1]
    cfg.I8[PITCH] = 30;
 8002728:	4b3d      	ldr	r3, [pc, #244]	; (8002820 <resetConf+0x280>)
 800272a:	f04f 021e 	mov.w	r2, #30
 800272e:	72da      	strb	r2, [r3, #11]
    cfg.D8[PITCH] = 23;
 8002730:	4b3b      	ldr	r3, [pc, #236]	; (8002820 <resetConf+0x280>)
 8002732:	f04f 0217 	mov.w	r2, #23
 8002736:	755a      	strb	r2, [r3, #21]
    cfg.P8[YAW] = 85;
 8002738:	4b39      	ldr	r3, [pc, #228]	; (8002820 <resetConf+0x280>)
 800273a:	f04f 0255 	mov.w	r2, #85	; 0x55
 800273e:	709a      	strb	r2, [r3, #2]
    cfg.I8[YAW] = 45;
 8002740:	4b37      	ldr	r3, [pc, #220]	; (8002820 <resetConf+0x280>)
 8002742:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8002746:	731a      	strb	r2, [r3, #12]
    cfg.D8[YAW] = 0;
 8002748:	4b35      	ldr	r3, [pc, #212]	; (8002820 <resetConf+0x280>)
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	759a      	strb	r2, [r3, #22]
    cfg.P8[PIDALT] = 64;
 8002750:	4b33      	ldr	r3, [pc, #204]	; (8002820 <resetConf+0x280>)
 8002752:	f04f 0240 	mov.w	r2, #64	; 0x40
 8002756:	70da      	strb	r2, [r3, #3]
    cfg.I8[PIDALT] = 25;
 8002758:	4b31      	ldr	r3, [pc, #196]	; (8002820 <resetConf+0x280>)
 800275a:	f04f 0219 	mov.w	r2, #25
 800275e:	735a      	strb	r2, [r3, #13]
    cfg.D8[PIDALT] = 24;
 8002760:	4b2f      	ldr	r3, [pc, #188]	; (8002820 <resetConf+0x280>)
 8002762:	f04f 0218 	mov.w	r2, #24
 8002766:	75da      	strb	r2, [r3, #23]
    cfg.P8[PIDPOS] = 11; // POSHOLD_P * 100;
 8002768:	4b2d      	ldr	r3, [pc, #180]	; (8002820 <resetConf+0x280>)
 800276a:	f04f 020b 	mov.w	r2, #11
 800276e:	711a      	strb	r2, [r3, #4]
    cfg.I8[PIDPOS] = 0; // POSHOLD_I * 100;
 8002770:	4b2b      	ldr	r3, [pc, #172]	; (8002820 <resetConf+0x280>)
 8002772:	f04f 0200 	mov.w	r2, #0
 8002776:	739a      	strb	r2, [r3, #14]
    cfg.D8[PIDPOS] = 0;
 8002778:	4b29      	ldr	r3, [pc, #164]	; (8002820 <resetConf+0x280>)
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	761a      	strb	r2, [r3, #24]
    cfg.P8[PIDPOSR] = 20; // POSHOLD_RATE_P * 10;
 8002780:	4b27      	ldr	r3, [pc, #156]	; (8002820 <resetConf+0x280>)
 8002782:	f04f 0214 	mov.w	r2, #20
 8002786:	715a      	strb	r2, [r3, #5]
    cfg.I8[PIDPOSR] = 8; // POSHOLD_RATE_I * 100;
 8002788:	4b25      	ldr	r3, [pc, #148]	; (8002820 <resetConf+0x280>)
 800278a:	f04f 0208 	mov.w	r2, #8
 800278e:	73da      	strb	r2, [r3, #15]
    cfg.D8[PIDPOSR] = 45; // POSHOLD_RATE_D * 1000;
 8002790:	4b23      	ldr	r3, [pc, #140]	; (8002820 <resetConf+0x280>)
 8002792:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8002796:	765a      	strb	r2, [r3, #25]
    cfg.P8[PIDNAVR] = 14; // NAV_P * 10;
 8002798:	4b21      	ldr	r3, [pc, #132]	; (8002820 <resetConf+0x280>)
 800279a:	f04f 020e 	mov.w	r2, #14
 800279e:	719a      	strb	r2, [r3, #6]
    cfg.I8[PIDNAVR] = 20; // NAV_I * 100;
 80027a0:	4b1f      	ldr	r3, [pc, #124]	; (8002820 <resetConf+0x280>)
 80027a2:	f04f 0214 	mov.w	r2, #20
 80027a6:	741a      	strb	r2, [r3, #16]
    cfg.D8[PIDNAVR] = 80; // NAV_D * 1000;
 80027a8:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <resetConf+0x280>)
 80027aa:	f04f 0250 	mov.w	r2, #80	; 0x50
 80027ae:	769a      	strb	r2, [r3, #26]
    cfg.P8[PIDLEVEL] = 90;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	; (8002820 <resetConf+0x280>)
 80027b2:	f04f 025a 	mov.w	r2, #90	; 0x5a
 80027b6:	71da      	strb	r2, [r3, #7]
    cfg.I8[PIDLEVEL] = 10;
 80027b8:	4b19      	ldr	r3, [pc, #100]	; (8002820 <resetConf+0x280>)
 80027ba:	f04f 020a 	mov.w	r2, #10
 80027be:	745a      	strb	r2, [r3, #17]
    cfg.D8[PIDLEVEL] = 100;
 80027c0:	4b17      	ldr	r3, [pc, #92]	; (8002820 <resetConf+0x280>)
 80027c2:	f04f 0264 	mov.w	r2, #100	; 0x64
 80027c6:	76da      	strb	r2, [r3, #27]
    cfg.P8[PIDMAG] = 40;
 80027c8:	4b15      	ldr	r3, [pc, #84]	; (8002820 <resetConf+0x280>)
 80027ca:	f04f 0228 	mov.w	r2, #40	; 0x28
 80027ce:	721a      	strb	r2, [r3, #8]
    cfg.P8[PIDVEL] = 0;
 80027d0:	4b13      	ldr	r3, [pc, #76]	; (8002820 <resetConf+0x280>)
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	725a      	strb	r2, [r3, #9]
    cfg.I8[PIDVEL] = 0;
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <resetConf+0x280>)
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	74da      	strb	r2, [r3, #19]
    cfg.D8[PIDVEL] = 0;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <resetConf+0x280>)
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	775a      	strb	r2, [r3, #29]
    cfg.rcRate8 = 90;
 80027e8:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <resetConf+0x280>)
 80027ea:	f04f 025a 	mov.w	r2, #90	; 0x5a
 80027ee:	779a      	strb	r2, [r3, #30]
    cfg.rcExpo8 = 65;
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <resetConf+0x280>)
 80027f2:	f04f 0241 	mov.w	r2, #65	; 0x41
 80027f6:	77da      	strb	r2, [r3, #31]
    cfg.rollPitchRate = 0;
 80027f8:	4b09      	ldr	r3, [pc, #36]	; (8002820 <resetConf+0x280>)
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    cfg.yawRate = 0;
 8002802:	4b07      	ldr	r3, [pc, #28]	; (8002820 <resetConf+0x280>)
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    cfg.dynThrPID = 0;
 800280c:	4b04      	ldr	r3, [pc, #16]	; (8002820 <resetConf+0x280>)
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002816:	e009      	b.n	800282c <resetConf+0x28c>
 8002818:	0801b4fc 	.word	0x0801b4fc
 800281c:	20000c7c 	.word	0x20000c7c
 8002820:	20000be0 	.word	0x20000be0
 8002824:	20000000 	.word	0x20000000
 8002828:	00141403 	.word	0x00141403
    cfg.thrMid8 = 50;
 800282c:	4b90      	ldr	r3, [pc, #576]	; (8002a70 <resetConf+0x4d0>)
 800282e:	f04f 0232 	mov.w	r2, #50	; 0x32
 8002832:	f883 2020 	strb.w	r2, [r3, #32]
    cfg.thrExpo8 = 0;
 8002836:	4b8e      	ldr	r3, [pc, #568]	; (8002a70 <resetConf+0x4d0>)
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    // for (i = 0; i < CHECKBOXITEMS; i++)
    //     cfg.activate[i] = 0;
    cfg.angleTrim[0] = 0;
 8002840:	4b8b      	ldr	r3, [pc, #556]	; (8002a70 <resetConf+0x4d0>)
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	851a      	strh	r2, [r3, #40]	; 0x28
    cfg.angleTrim[1] = 0;
 8002848:	4b89      	ldr	r3, [pc, #548]	; (8002a70 <resetConf+0x4d0>)
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	855a      	strh	r2, [r3, #42]	; 0x2a
    cfg.mag_declination = 0;    // For example, -6deg 37min, = -637 Japan, format is [sign]dddmm (degreesminutes) default is zero.
 8002850:	4b87      	ldr	r3, [pc, #540]	; (8002a70 <resetConf+0x4d0>)
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	84da      	strh	r2, [r3, #38]	; 0x26
    cfg.acc_lpf_factor = 4;
 8002858:	4b85      	ldr	r3, [pc, #532]	; (8002a70 <resetConf+0x4d0>)
 800285a:	f04f 0204 	mov.w	r2, #4
 800285e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    cfg.acc_lpf_for_velocity = 10;
 8002862:	4b83      	ldr	r3, [pc, #524]	; (8002a70 <resetConf+0x4d0>)
 8002864:	f04f 020a 	mov.w	r2, #10
 8002868:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    cfg.accz_deadband = 50;
 800286c:	4b80      	ldr	r3, [pc, #512]	; (8002a70 <resetConf+0x4d0>)
 800286e:	f04f 0232 	mov.w	r2, #50	; 0x32
 8002872:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    cfg.baro_tab_size = 21;
 8002876:	4b7e      	ldr	r3, [pc, #504]	; (8002a70 <resetConf+0x4d0>)
 8002878:	f04f 0215 	mov.w	r2, #21
 800287c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    cfg.baro_noise_lpf = 0.6f;
 8002880:	4b7b      	ldr	r3, [pc, #492]	; (8002a70 <resetConf+0x4d0>)
 8002882:	4a7e      	ldr	r2, [pc, #504]	; (8002a7c <resetConf+0x4dc>)
 8002884:	631a      	str	r2, [r3, #48]	; 0x30
    cfg.baro_cf = 0.985f;
 8002886:	4b7a      	ldr	r3, [pc, #488]	; (8002a70 <resetConf+0x4d0>)
 8002888:	4a7d      	ldr	r2, [pc, #500]	; (8002a80 <resetConf+0x4e0>)
 800288a:	635a      	str	r2, [r3, #52]	; 0x34

    // Radio
    parseRcChannels("AETR1234");
 800288c:	4879      	ldr	r0, [pc, #484]	; (8002a74 <resetConf+0x4d4>)
 800288e:	f7ff fc3b 	bl	8002108 <parseRcChannels>
    cfg.deadband = 0;
 8002892:	4b77      	ldr	r3, [pc, #476]	; (8002a70 <resetConf+0x4d0>)
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    cfg.yawdeadband = 0;
 800289c:	4b74      	ldr	r3, [pc, #464]	; (8002a70 <resetConf+0x4d0>)
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    cfg.alt_hold_throttle_neutral = 40;
 80028a6:	4b72      	ldr	r3, [pc, #456]	; (8002a70 <resetConf+0x4d0>)
 80028a8:	f04f 0228 	mov.w	r2, #40	; 0x28
 80028ac:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    cfg.alt_hold_fast_change = 1;
 80028b0:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <resetConf+0x4d0>)
 80028b2:	f04f 0201 	mov.w	r2, #1
 80028b6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63

    // Failsafe Variables
    cfg.failsafe_delay = 10;            // 1sec
 80028ba:	4b6d      	ldr	r3, [pc, #436]	; (8002a70 <resetConf+0x4d0>)
 80028bc:	f04f 020a 	mov.w	r2, #10
 80028c0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    cfg.failsafe_off_delay = 200;       // 20sec
 80028c4:	4b6a      	ldr	r3, [pc, #424]	; (8002a70 <resetConf+0x4d0>)
 80028c6:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80028ca:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    cfg.failsafe_throttle = 1200;       // decent default which should always be below hover throttle for people.
 80028ce:	4b68      	ldr	r3, [pc, #416]	; (8002a70 <resetConf+0x4d0>)
 80028d0:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80028d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

    // servos
    cfg.yaw_direction = 1;
 80028d8:	4b65      	ldr	r3, [pc, #404]	; (8002a70 <resetConf+0x4d0>)
 80028da:	f04f 0201 	mov.w	r2, #1
 80028de:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    cfg.tri_yaw_middle = 1500;
 80028e2:	4b63      	ldr	r3, [pc, #396]	; (8002a70 <resetConf+0x4d0>)
 80028e4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80028e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    cfg.tri_yaw_min = 1020;
 80028ec:	4b60      	ldr	r3, [pc, #384]	; (8002a70 <resetConf+0x4d0>)
 80028ee:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80028f2:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    cfg.tri_yaw_max = 2000;
 80028f6:	4b5e      	ldr	r3, [pc, #376]	; (8002a70 <resetConf+0x4d0>)
 80028f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80028fc:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

    // flying wing
    cfg.wing_left_min = 1020;
 8002900:	4b5b      	ldr	r3, [pc, #364]	; (8002a70 <resetConf+0x4d0>)
 8002902:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8002906:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
    cfg.wing_left_mid = 1500;
 800290a:	4b59      	ldr	r3, [pc, #356]	; (8002a70 <resetConf+0x4d0>)
 800290c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002910:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
    cfg.wing_left_max = 2000;
 8002914:	4b56      	ldr	r3, [pc, #344]	; (8002a70 <resetConf+0x4d0>)
 8002916:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800291a:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
    cfg.wing_right_min = 1020;
 800291e:	4b54      	ldr	r3, [pc, #336]	; (8002a70 <resetConf+0x4d0>)
 8002920:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8002924:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
    cfg.wing_right_mid = 1500;
 8002928:	4b51      	ldr	r3, [pc, #324]	; (8002a70 <resetConf+0x4d0>)
 800292a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800292e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
    cfg.wing_right_max = 2000;
 8002932:	4b4f      	ldr	r3, [pc, #316]	; (8002a70 <resetConf+0x4d0>)
 8002934:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002938:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
    cfg.pitch_direction_l = 1;
 800293c:	4b4c      	ldr	r3, [pc, #304]	; (8002a70 <resetConf+0x4d0>)
 800293e:	f04f 0201 	mov.w	r2, #1
 8002942:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    cfg.pitch_direction_r = -1;
 8002946:	4b4a      	ldr	r3, [pc, #296]	; (8002a70 <resetConf+0x4d0>)
 8002948:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800294c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    cfg.roll_direction_l = 1;
 8002950:	4b47      	ldr	r3, [pc, #284]	; (8002a70 <resetConf+0x4d0>)
 8002952:	f04f 0201 	mov.w	r2, #1
 8002956:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
    cfg.roll_direction_r = 1;
 800295a:	4b45      	ldr	r3, [pc, #276]	; (8002a70 <resetConf+0x4d0>)
 800295c:	f04f 0201 	mov.w	r2, #1
 8002960:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f

    // gimbal
    cfg.gimbal_pitch_gain = 10;
 8002964:	4b42      	ldr	r3, [pc, #264]	; (8002a70 <resetConf+0x4d0>)
 8002966:	f04f 020a 	mov.w	r2, #10
 800296a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    cfg.gimbal_roll_gain = 10;
 800296e:	4b40      	ldr	r3, [pc, #256]	; (8002a70 <resetConf+0x4d0>)
 8002970:	f04f 020a 	mov.w	r2, #10
 8002974:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    cfg.gimbal_flags = GIMBAL_NORMAL;
 8002978:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <resetConf+0x4d0>)
 800297a:	f04f 0201 	mov.w	r2, #1
 800297e:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    cfg.gimbal_pitch_min = 1020;
 8002982:	4b3b      	ldr	r3, [pc, #236]	; (8002a70 <resetConf+0x4d0>)
 8002984:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8002988:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
    cfg.gimbal_pitch_max = 2000;
 800298c:	4b38      	ldr	r3, [pc, #224]	; (8002a70 <resetConf+0x4d0>)
 800298e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002992:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
    cfg.gimbal_pitch_mid = 1500;
 8002996:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <resetConf+0x4d0>)
 8002998:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800299c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    cfg.gimbal_roll_min = 1020;
 80029a0:	4b33      	ldr	r3, [pc, #204]	; (8002a70 <resetConf+0x4d0>)
 80029a2:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80029a6:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
    cfg.gimbal_roll_max = 2000;
 80029aa:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <resetConf+0x4d0>)
 80029ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80029b0:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
    cfg.gimbal_roll_mid = 1500;
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <resetConf+0x4d0>)
 80029b6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80029ba:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e

    // gps/nav stuff
    cfg.gps_wp_radius = 200;
 80029be:	4b2c      	ldr	r3, [pc, #176]	; (8002a70 <resetConf+0x4d0>)
 80029c0:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80029c4:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
    cfg.gps_lpf = 20;
 80029c8:	4b29      	ldr	r3, [pc, #164]	; (8002a70 <resetConf+0x4d0>)
 80029ca:	f04f 0214 	mov.w	r2, #20
 80029ce:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
    cfg.nav_slew_rate = 30;
 80029d2:	4b27      	ldr	r3, [pc, #156]	; (8002a70 <resetConf+0x4d0>)
 80029d4:	f04f 021e 	mov.w	r2, #30
 80029d8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    cfg.nav_controls_heading = 1;
 80029dc:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <resetConf+0x4d0>)
 80029de:	f04f 0201 	mov.w	r2, #1
 80029e2:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    cfg.nav_speed_min = 100;
 80029e6:	4b22      	ldr	r3, [pc, #136]	; (8002a70 <resetConf+0x4d0>)
 80029e8:	f04f 0264 	mov.w	r2, #100	; 0x64
 80029ec:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
    cfg.nav_speed_max = 300;
 80029f0:	4b1f      	ldr	r3, [pc, #124]	; (8002a70 <resetConf+0x4d0>)
 80029f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029f6:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
    cfg.ap_mode = 40;
 80029fa:	4b1d      	ldr	r3, [pc, #116]	; (8002a70 <resetConf+0x4d0>)
 80029fc:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002a00:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a

    // custom mixer. clear by defaults.
    for (i = 0; i < MAX_MOTORS; i++)
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	e00c      	b.n	8002a26 <resetConf+0x486>
        mcfg.customMixer[i].throttle = 0.0f;
 8002a0c:	4a1a      	ldr	r2, [pc, #104]	; (8002a78 <resetConf+0x4d8>)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f103 0301 	add.w	r3, r3, #1
 8002a14:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002a18:	18d3      	adds	r3, r2, r3
 8002a1a:	4a1a      	ldr	r2, [pc, #104]	; (8002a84 <resetConf+0x4e4>)
 8002a1c:	601a      	str	r2, [r3, #0]
    cfg.nav_speed_min = 100;
    cfg.nav_speed_max = 300;
    cfg.ap_mode = 40;

    // custom mixer. clear by defaults.
    for (i = 0; i < MAX_MOTORS; i++)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f103 0301 	add.w	r3, r3, #1
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2b0b      	cmp	r3, #11
 8002a2a:	ddef      	ble.n	8002a0c <resetConf+0x46c>
        mcfg.customMixer[i].throttle = 0.0f;

    // copy default config into all 3 profiles
    for (i = 0; i < 3; i++)
 8002a2c:	f04f 0300 	mov.w	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	e016      	b.n	8002a62 <resetConf+0x4c2>
        memcpy(&mcfg.profile[i], &cfg, sizeof(config_t));
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f04f 029c 	mov.w	r2, #156	; 0x9c
 8002a3a:	fb02 f303 	mul.w	r3, r2, r3
 8002a3e:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8002a42:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <resetConf+0x4d8>)
 8002a44:	18d2      	adds	r2, r2, r3
 8002a46:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <resetConf+0x4d0>)
 8002a48:	4611      	mov	r1, r2
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	f04f 039c 	mov.w	r3, #156	; 0x9c
 8002a50:	4608      	mov	r0, r1
 8002a52:	4611      	mov	r1, r2
 8002a54:	461a      	mov	r2, r3
 8002a56:	f016 fc83 	bl	8019360 <memcpy>
    // custom mixer. clear by defaults.
    for (i = 0; i < MAX_MOTORS; i++)
        mcfg.customMixer[i].throttle = 0.0f;

    // copy default config into all 3 profiles
    for (i = 0; i < 3; i++)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f103 0301 	add.w	r3, r3, #1
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	dde5      	ble.n	8002a34 <resetConf+0x494>
        memcpy(&mcfg.profile[i], &cfg, sizeof(config_t));
}
 8002a68:	f107 0710 	add.w	r7, r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000be0 	.word	0x20000be0
 8002a74:	0801b4f0 	.word	0x0801b4f0
 8002a78:	20000c7c 	.word	0x20000c7c
 8002a7c:	3f19999a 	.word	0x3f19999a
 8002a80:	3f7c28f6 	.word	0x3f7c28f6
 8002a84:	00000000 	.word	0x00000000

08002a88 <sensors>:

bool sensors(uint32_t mask)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
    return enabledSensors & mask;
 8002a90:	4b07      	ldr	r3, [pc, #28]	; (8002ab0 <sensors+0x28>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	bf0c      	ite	eq
 8002a9c:	2300      	moveq	r3, #0
 8002a9e:	2301      	movne	r3, #1
 8002aa0:	b2db      	uxtb	r3, r3
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f107 070c 	add.w	r7, r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	200003a8 	.word	0x200003a8

08002ab4 <sensorsSet>:

void sensorsSet(uint32_t mask)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
    enabledSensors |= mask;
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <sensorsSet+0x20>)
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <sensorsSet+0x20>)
 8002ac6:	601a      	str	r2, [r3, #0]
}
 8002ac8:	f107 070c 	add.w	r7, r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	200003a8 	.word	0x200003a8

08002ad8 <sensorsClear>:

void sensorsClear(uint32_t mask)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    enabledSensors &= ~(mask);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	ea6f 0203 	mvn.w	r2, r3
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <sensorsClear+0x24>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	401a      	ands	r2, r3
 8002aec:	4b03      	ldr	r3, [pc, #12]	; (8002afc <sensorsClear+0x24>)
 8002aee:	601a      	str	r2, [r3, #0]
}
 8002af0:	f107 070c 	add.w	r7, r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	200003a8 	.word	0x200003a8

08002b00 <sensorsMask>:

uint32_t sensorsMask(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
    return enabledSensors;
 8002b04:	4b02      	ldr	r3, [pc, #8]	; (8002b10 <sensorsMask+0x10>)
 8002b06:	681b      	ldr	r3, [r3, #0]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr
 8002b10:	200003a8 	.word	0x200003a8

08002b14 <feature>:

bool feature(uint32_t mask)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
    return mcfg.enabledFeatures & mask;
 8002b1c:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <feature+0x28>)
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	bf0c      	ite	eq
 8002b28:	2300      	moveq	r3, #0
 8002b2a:	2301      	movne	r3, #1
 8002b2c:	b2db      	uxtb	r3, r3
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f107 070c 	add.w	r7, r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20000c7c 	.word	0x20000c7c

08002b40 <featureSet>:

void featureSet(uint32_t mask)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    mcfg.enabledFeatures |= mask;
 8002b48:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <featureSet+0x20>)
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <featureSet+0x20>)
 8002b52:	609a      	str	r2, [r3, #8]
}
 8002b54:	f107 070c 	add.w	r7, r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	20000c7c 	.word	0x20000c7c

08002b64 <featureClear>:

void featureClear(uint32_t mask)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
    mcfg.enabledFeatures &= ~(mask);
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <featureClear+0x24>)
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	ea6f 0303 	mvn.w	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <featureClear+0x24>)
 8002b7a:	609a      	str	r2, [r3, #8]
}
 8002b7c:	f107 070c 	add.w	r7, r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000c7c 	.word	0x20000c7c

08002b8c <featureClearAll>:

void featureClearAll()
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
    mcfg.enabledFeatures = 0;
 8002b90:	4b03      	ldr	r3, [pc, #12]	; (8002ba0 <featureClearAll+0x14>)
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	609a      	str	r2, [r3, #8]
}
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000c7c 	.word	0x20000c7c

08002ba4 <featureMask>:

uint32_t featureMask(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
    return mcfg.enabledFeatures;
 8002ba8:	4b02      	ldr	r3, [pc, #8]	; (8002bb4 <featureMask+0x10>)
 8002baa:	689b      	ldr	r3, [r3, #8]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	20000c7c 	.word	0x20000c7c

08002bb8 <adcInit>:

// static volatile uint16_t adc1Ch4Value = 0;
static volatile uint16_t adcValues[2];

void adcInit(drv_adc_config_t *init)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b094      	sub	sp, #80	; 0x50
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
    ADC_InitTypeDef ADC_InitStructure;
    DMA_InitTypeDef DMA_InitStructure;
    bool multiChannel = init->powerAdcChannel > 0;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2300      	moveq	r3, #0
 8002bca:	2301      	movne	r3, #1
 8002bcc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

    // ADC assumes all the GPIO was already placed in 'AIN' mode
    DMA_DeInit(DMA1_Channel1);
 8002bd0:	484d      	ldr	r0, [pc, #308]	; (8002d08 <adcInit+0x150>)
 8002bd2:	f00e fa9b 	bl	801110c <DMA_DeInit>
    DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 8002bd6:	4b4d      	ldr	r3, [pc, #308]	; (8002d0c <adcInit+0x154>)
 8002bd8:	60fb      	str	r3, [r7, #12]
    DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)adcValues;
 8002bda:	4b4d      	ldr	r3, [pc, #308]	; (8002d10 <adcInit+0x158>)
 8002bdc:	613b      	str	r3, [r7, #16]
    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]
    DMA_InitStructure.DMA_BufferSize = multiChannel ? 2 : 1;
 8002be4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <adcInit+0x3a>
 8002bec:	f04f 0302 	mov.w	r3, #2
 8002bf0:	e001      	b.n	8002bf6 <adcInit+0x3e>
 8002bf2:	f04f 0301 	mov.w	r3, #1
 8002bf6:	61bb      	str	r3, [r7, #24]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
    DMA_InitStructure.DMA_MemoryInc = multiChannel ? DMA_MemoryInc_Enable : DMA_MemoryInc_Disable;
 8002bfe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d002      	beq.n	8002c0c <adcInit+0x54>
 8002c06:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002c0a:	e001      	b.n	8002c10 <adcInit+0x58>
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	623b      	str	r3, [r7, #32]
    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8002c12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8002c18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002c1e:	f04f 0320 	mov.w	r3, #32
 8002c22:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002c24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c28:	633b      	str	r3, [r7, #48]	; 0x30
    DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002c2a:	f04f 0300 	mov.w	r3, #0
 8002c2e:	637b      	str	r3, [r7, #52]	; 0x34
    DMA_Init(DMA1_Channel1, &DMA_InitStructure);
 8002c30:	f107 030c 	add.w	r3, r7, #12
 8002c34:	4834      	ldr	r0, [pc, #208]	; (8002d08 <adcInit+0x150>)
 8002c36:	4619      	mov	r1, r3
 8002c38:	f00e fb28 	bl	801128c <DMA_Init>
    /* Enable DMA1 channel1 */
    DMA_Cmd(DMA1_Channel1, ENABLE);
 8002c3c:	4832      	ldr	r0, [pc, #200]	; (8002d08 <adcInit+0x150>)
 8002c3e:	f04f 0101 	mov.w	r1, #1
 8002c42:	f00e fb99 	bl	8011378 <DMA_Cmd>

    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	63bb      	str	r3, [r7, #56]	; 0x38
    ADC_InitStructure.ADC_ScanConvMode = multiChannel ? ENABLE : DISABLE;
 8002c4c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002c50:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8002c54:	f04f 0301 	mov.w	r3, #1
 8002c58:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8002c5c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002c60:	643b      	str	r3, [r7, #64]	; 0x40
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	647b      	str	r3, [r7, #68]	; 0x44
    ADC_InitStructure.ADC_NbrOfChannel = multiChannel ? 2 : 1;
 8002c68:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <adcInit+0xbe>
 8002c70:	f04f 0302 	mov.w	r3, #2
 8002c74:	e001      	b.n	8002c7a <adcInit+0xc2>
 8002c76:	f04f 0301 	mov.w	r3, #1
 8002c7a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
    ADC_Init(ADC1, &ADC_InitStructure);
 8002c7e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002c82:	4824      	ldr	r0, [pc, #144]	; (8002d14 <adcInit+0x15c>)
 8002c84:	4619      	mov	r1, r3
 8002c86:	f00d fd01 	bl	801068c <ADC_Init>

    ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 1, ADC_SampleTime_28Cycles5);
 8002c8a:	4822      	ldr	r0, [pc, #136]	; (8002d14 <adcInit+0x15c>)
 8002c8c:	f04f 0104 	mov.w	r1, #4
 8002c90:	f04f 0201 	mov.w	r2, #1
 8002c94:	f04f 0303 	mov.w	r3, #3
 8002c98:	f00d fea0 	bl	80109dc <ADC_RegularChannelConfig>
    if (multiChannel)
 8002c9c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d009      	beq.n	8002cb8 <adcInit+0x100>
        ADC_RegularChannelConfig(ADC1, init->powerAdcChannel, 2, ADC_SampleTime_28Cycles5);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	481a      	ldr	r0, [pc, #104]	; (8002d14 <adcInit+0x15c>)
 8002caa:	4619      	mov	r1, r3
 8002cac:	f04f 0202 	mov.w	r2, #2
 8002cb0:	f04f 0303 	mov.w	r3, #3
 8002cb4:	f00d fe92 	bl	80109dc <ADC_RegularChannelConfig>
    ADC_DMACmd(ADC1, ENABLE);
 8002cb8:	4816      	ldr	r0, [pc, #88]	; (8002d14 <adcInit+0x15c>)
 8002cba:	f04f 0101 	mov.w	r1, #1
 8002cbe:	f00d fd7b 	bl	80107b8 <ADC_DMACmd>

    ADC_Cmd(ADC1, ENABLE);
 8002cc2:	4814      	ldr	r0, [pc, #80]	; (8002d14 <adcInit+0x15c>)
 8002cc4:	f04f 0101 	mov.w	r1, #1
 8002cc8:	f00d fd5a 	bl	8010780 <ADC_Cmd>

    // Calibrate ADC
    ADC_ResetCalibration(ADC1);
 8002ccc:	4811      	ldr	r0, [pc, #68]	; (8002d14 <adcInit+0x15c>)
 8002cce:	f00d fdb3 	bl	8010838 <ADC_ResetCalibration>
    while(ADC_GetResetCalibrationStatus(ADC1));
 8002cd2:	bf00      	nop
 8002cd4:	480f      	ldr	r0, [pc, #60]	; (8002d14 <adcInit+0x15c>)
 8002cd6:	f00d fdbf 	bl	8010858 <ADC_GetResetCalibrationStatus>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1f9      	bne.n	8002cd4 <adcInit+0x11c>
    ADC_StartCalibration(ADC1);
 8002ce0:	480c      	ldr	r0, [pc, #48]	; (8002d14 <adcInit+0x15c>)
 8002ce2:	f00d fdd5 	bl	8010890 <ADC_StartCalibration>
    while(ADC_GetCalibrationStatus(ADC1));
 8002ce6:	bf00      	nop
 8002ce8:	480a      	ldr	r0, [pc, #40]	; (8002d14 <adcInit+0x15c>)
 8002cea:	f00d fde1 	bl	80108b0 <ADC_GetCalibrationStatus>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1f9      	bne.n	8002ce8 <adcInit+0x130>

    // Fire off ADC
    ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8002cf4:	4807      	ldr	r0, [pc, #28]	; (8002d14 <adcInit+0x15c>)
 8002cf6:	f04f 0101 	mov.w	r1, #1
 8002cfa:	f00d fdf5 	bl	80108e8 <ADC_SoftwareStartConvCmd>
}
 8002cfe:	f107 0750 	add.w	r7, r7, #80	; 0x50
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40020008 	.word	0x40020008
 8002d0c:	4001244c 	.word	0x4001244c
 8002d10:	200003ac 	.word	0x200003ac
 8002d14:	40012400 	.word	0x40012400

08002d18 <adcGetChannel>:

uint16_t adcGetChannel(uint8_t channel)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
    return adcValues[channel];
 8002d22:	79fa      	ldrb	r2, [r7, #7]
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <adcGetChannel+0x20>)
 8002d26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d2a:	b29b      	uxth	r3, r3
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f107 070c 	add.w	r7, r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	200003ac 	.word	0x200003ac

08002d3c <adxl345Detect>:
static void adxl345Align(int16_t *accelData);

static bool useFifo = false;

bool adxl345Detect(drv_adxl345_config_t *init, sensor_t *acc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
    bool ack = false;
 8002d46:	f04f 0300 	mov.w	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]
    uint8_t sig = 0;
 8002d4c:	f04f 0300 	mov.w	r3, #0
 8002d50:	73bb      	strb	r3, [r7, #14]

    ack = i2cRead(ADXL345_ADDRESS, 0x00, 1, &sig);
 8002d52:	f107 030e 	add.w	r3, r7, #14
 8002d56:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002d5a:	f04f 0100 	mov.w	r1, #0
 8002d5e:	f04f 0201 	mov.w	r2, #1
 8002d62:	f001 f88b 	bl	8003e7c <i2cRead>
 8002d66:	4603      	mov	r3, r0
 8002d68:	73fb      	strb	r3, [r7, #15]
    if (!ack || sig != 0xE5)
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
 8002d6c:	f083 0301 	eor.w	r3, r3, #1
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d102      	bne.n	8002d7c <adxl345Detect+0x40>
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	2be5      	cmp	r3, #229	; 0xe5
 8002d7a:	d002      	beq.n	8002d82 <adxl345Detect+0x46>
        return false;
 8002d7c:	f04f 0300 	mov.w	r3, #0
 8002d80:	e00e      	b.n	8002da0 <adxl345Detect+0x64>

    // use ADXL345's fifo to filter data or not
    useFifo = init->useFifo;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	4b09      	ldr	r3, [pc, #36]	; (8002dac <adxl345Detect+0x70>)
 8002d88:	701a      	strb	r2, [r3, #0]

    acc->init = adxl345Init;
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	4a08      	ldr	r2, [pc, #32]	; (8002db0 <adxl345Detect+0x74>)
 8002d8e:	601a      	str	r2, [r3, #0]
    acc->read = adxl345Read;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	4a08      	ldr	r2, [pc, #32]	; (8002db4 <adxl345Detect+0x78>)
 8002d94:	605a      	str	r2, [r3, #4]
    acc->align = adxl345Align;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	4a07      	ldr	r2, [pc, #28]	; (8002db8 <adxl345Detect+0x7c>)
 8002d9a:	609a      	str	r2, [r3, #8]
    return true;
 8002d9c:	f04f 0301 	mov.w	r3, #1
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	f107 0710 	add.w	r7, r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200003b0 	.word	0x200003b0
 8002db0:	08002dbd 	.word	0x08002dbd
 8002db4:	08002e69 	.word	0x08002e69
 8002db8:	08002fb9 	.word	0x08002fb9

08002dbc <adxl345Init>:

static void adxl345Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
   if (useFifo) {
 8002dc2:	4b27      	ldr	r3, [pc, #156]	; (8002e60 <adxl345Init+0xa4>)
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d02a      	beq.n	8002e20 <adxl345Init+0x64>
        uint8_t fifoDepth = 16;
 8002dca:	f04f 0310 	mov.w	r3, #16
 8002dce:	71fb      	strb	r3, [r7, #7]
        i2cWrite(ADXL345_ADDRESS, ADXL345_POWER_CTL, ADXL345_POWER_MEAS);
 8002dd0:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002dd4:	f04f 012d 	mov.w	r1, #45	; 0x2d
 8002dd8:	f04f 0208 	mov.w	r2, #8
 8002ddc:	f001 f834 	bl	8003e48 <i2cWrite>
        i2cWrite(ADXL345_ADDRESS, ADXL345_DATA_FORMAT, ADXL345_FULL_RANGE | ADXL345_RANGE_8G);
 8002de0:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002de4:	f04f 0131 	mov.w	r1, #49	; 0x31
 8002de8:	f04f 020a 	mov.w	r2, #10
 8002dec:	f001 f82c 	bl	8003e48 <i2cWrite>
        i2cWrite(ADXL345_ADDRESS, ADXL345_BW_RATE, ADXL345_RATE_400);
 8002df0:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002df4:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8002df8:	f04f 020c 	mov.w	r2, #12
 8002dfc:	f001 f824 	bl	8003e48 <i2cWrite>
        i2cWrite(ADXL345_ADDRESS, ADXL345_FIFO_CTL, (fifoDepth & 0x1F) | ADXL345_FIFO_STREAM);
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002e14:	f04f 0138 	mov.w	r1, #56	; 0x38
 8002e18:	461a      	mov	r2, r3
 8002e1a:	f001 f815 	bl	8003e48 <i2cWrite>
 8002e1e:	e017      	b.n	8002e50 <adxl345Init+0x94>
    } else {
        i2cWrite(ADXL345_ADDRESS, ADXL345_POWER_CTL, ADXL345_POWER_MEAS);
 8002e20:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002e24:	f04f 012d 	mov.w	r1, #45	; 0x2d
 8002e28:	f04f 0208 	mov.w	r2, #8
 8002e2c:	f001 f80c 	bl	8003e48 <i2cWrite>
        i2cWrite(ADXL345_ADDRESS, ADXL345_DATA_FORMAT, ADXL345_FULL_RANGE | ADXL345_RANGE_8G);
 8002e30:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002e34:	f04f 0131 	mov.w	r1, #49	; 0x31
 8002e38:	f04f 020a 	mov.w	r2, #10
 8002e3c:	f001 f804 	bl	8003e48 <i2cWrite>
        i2cWrite(ADXL345_ADDRESS, ADXL345_BW_RATE, ADXL345_RATE_100);
 8002e40:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002e44:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8002e48:	f04f 020a 	mov.w	r2, #10
 8002e4c:	f000 fffc 	bl	8003e48 <i2cWrite>
    }
    acc_1G = 265; // 3.3V operation
 8002e50:	4b04      	ldr	r3, [pc, #16]	; (8002e64 <adxl345Init+0xa8>)
 8002e52:	f240 1209 	movw	r2, #265	; 0x109
 8002e56:	801a      	strh	r2, [r3, #0]
}
 8002e58:	f107 0708 	add.w	r7, r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	200003b0 	.word	0x200003b0
 8002e64:	20000118 	.word	0x20000118

08002e68 <adxl345Read>:

uint8_t acc_samples = 0;

static void adxl345Read(int16_t *accelData)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
    uint8_t buf[8];

    if (useFifo) {
 8002e70:	4b4f      	ldr	r3, [pc, #316]	; (8002fb0 <adxl345Read+0x148>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d067      	beq.n	8002f48 <adxl345Read+0xe0>
        int32_t x = 0;
 8002e78:	f04f 0300 	mov.w	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
        int32_t y = 0;
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	61bb      	str	r3, [r7, #24]
        int32_t z = 0;
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
        uint8_t i = 0;
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	74fb      	strb	r3, [r7, #19]
        uint8_t samples_remaining;

        do {
            i++;
 8002e90:	7cfb      	ldrb	r3, [r7, #19]
 8002e92:	f103 0301 	add.w	r3, r3, #1
 8002e96:	74fb      	strb	r3, [r7, #19]
            i2cRead(ADXL345_ADDRESS, ADXL345_DATA_OUT, 8, buf);
 8002e98:	f107 0308 	add.w	r3, r7, #8
 8002e9c:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002ea0:	f04f 0132 	mov.w	r1, #50	; 0x32
 8002ea4:	f04f 0208 	mov.w	r2, #8
 8002ea8:	f000 ffe8 	bl	8003e7c <i2cRead>
            x += (int16_t)(buf[0] + (buf[1] << 8));
 8002eac:	7a3b      	ldrb	r3, [r7, #8]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	7a7b      	ldrb	r3, [r7, #9]
 8002eb2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	18d3      	adds	r3, r2, r3
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	b21b      	sxth	r3, r3
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	18d3      	adds	r3, r2, r3
 8002ec4:	61fb      	str	r3, [r7, #28]
            y += (int16_t)(buf[2] + (buf[3] << 8));
 8002ec6:	7abb      	ldrb	r3, [r7, #10]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	7afb      	ldrb	r3, [r7, #11]
 8002ecc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	18d3      	adds	r3, r2, r3
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	b21b      	sxth	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	18d3      	adds	r3, r2, r3
 8002ede:	61bb      	str	r3, [r7, #24]
            z += (int16_t)(buf[4] + (buf[5] << 8));
 8002ee0:	7b3b      	ldrb	r3, [r7, #12]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	7b7b      	ldrb	r3, [r7, #13]
 8002ee6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	18d3      	adds	r3, r2, r3
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	b21b      	sxth	r3, r3
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	18d3      	adds	r3, r2, r3
 8002ef8:	617b      	str	r3, [r7, #20]
            samples_remaining = buf[7] & 0x7F;
 8002efa:	7bfb      	ldrb	r3, [r7, #15]
 8002efc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f00:	74bb      	strb	r3, [r7, #18]
        } while ((i < 32) && (samples_remaining > 0));
 8002f02:	7cfb      	ldrb	r3, [r7, #19]
 8002f04:	2b1f      	cmp	r3, #31
 8002f06:	d802      	bhi.n	8002f0e <adxl345Read+0xa6>
 8002f08:	7cbb      	ldrb	r3, [r7, #18]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1c0      	bne.n	8002e90 <adxl345Read+0x28>
        accelData[0] = x / i;
 8002f0e:	7cfb      	ldrb	r3, [r7, #19]
 8002f10:	69fa      	ldr	r2, [r7, #28]
 8002f12:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	801a      	strh	r2, [r3, #0]
        accelData[1] = y / i;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f103 0302 	add.w	r3, r3, #2
 8002f22:	7cfa      	ldrb	r2, [r7, #19]
 8002f24:	69b9      	ldr	r1, [r7, #24]
 8002f26:	fb91 f2f2 	sdiv	r2, r1, r2
 8002f2a:	b292      	uxth	r2, r2
 8002f2c:	801a      	strh	r2, [r3, #0]
        accelData[2] = z / i;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f103 0304 	add.w	r3, r3, #4
 8002f34:	7cfa      	ldrb	r2, [r7, #19]
 8002f36:	6979      	ldr	r1, [r7, #20]
 8002f38:	fb91 f2f2 	sdiv	r2, r1, r2
 8002f3c:	b292      	uxth	r2, r2
 8002f3e:	801a      	strh	r2, [r3, #0]
        acc_samples = i;
 8002f40:	4b1c      	ldr	r3, [pc, #112]	; (8002fb4 <adxl345Read+0x14c>)
 8002f42:	7cfa      	ldrb	r2, [r7, #19]
 8002f44:	701a      	strb	r2, [r3, #0]
 8002f46:	e02e      	b.n	8002fa6 <adxl345Read+0x13e>
    } else {
        i2cRead(ADXL345_ADDRESS, ADXL345_DATA_OUT, 6, buf);
 8002f48:	f107 0308 	add.w	r3, r7, #8
 8002f4c:	f04f 0053 	mov.w	r0, #83	; 0x53
 8002f50:	f04f 0132 	mov.w	r1, #50	; 0x32
 8002f54:	f04f 0206 	mov.w	r2, #6
 8002f58:	f000 ff90 	bl	8003e7c <i2cRead>
        accelData[0] = buf[0] + (buf[1] << 8);
 8002f5c:	7a3b      	ldrb	r3, [r7, #8]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	7a7b      	ldrb	r3, [r7, #9]
 8002f62:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	18d3      	adds	r3, r2, r3
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	801a      	strh	r2, [r3, #0]
        accelData[1] = buf[2] + (buf[3] << 8);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f103 0302 	add.w	r3, r3, #2
 8002f78:	7aba      	ldrb	r2, [r7, #10]
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	7afa      	ldrb	r2, [r7, #11]
 8002f7e:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002f82:	b292      	uxth	r2, r2
 8002f84:	188a      	adds	r2, r1, r2
 8002f86:	b292      	uxth	r2, r2
 8002f88:	b292      	uxth	r2, r2
 8002f8a:	801a      	strh	r2, [r3, #0]
        accelData[2] = buf[4] + (buf[5] << 8);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f103 0304 	add.w	r3, r3, #4
 8002f92:	7b3a      	ldrb	r2, [r7, #12]
 8002f94:	4611      	mov	r1, r2
 8002f96:	7b7a      	ldrb	r2, [r7, #13]
 8002f98:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002f9c:	b292      	uxth	r2, r2
 8002f9e:	188a      	adds	r2, r1, r2
 8002fa0:	b292      	uxth	r2, r2
 8002fa2:	b292      	uxth	r2, r2
 8002fa4:	801a      	strh	r2, [r3, #0]
    }
}
 8002fa6:	f107 0720 	add.w	r7, r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	200003b0 	.word	0x200003b0
 8002fb4:	200003b1 	.word	0x200003b1

08002fb8 <adxl345Align>:

static void adxl345Align(int16_t *accData)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
    // official direction is RPY, nothing to change here.
}
 8002fc0:	f107 070c 	add.w	r7, r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop

08002fcc <EXTI15_10_IRQHandler>:
#define BARO_OFF                 digitalLo(BARO_GPIO, BARO_PIN);
#define BARO_ON                  digitalHi(BARO_GPIO, BARO_PIN);

// EXTI14 for BMP085 End of Conversion Interrupt
void EXTI15_10_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line14) == SET) {
 8002fd0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002fd4:	f00e fb9e 	bl	8011714 <EXTI_GetITStatus>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d107      	bne.n	8002fee <EXTI15_10_IRQHandler+0x22>
        EXTI_ClearITPendingBit(EXTI_Line14);
 8002fde:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002fe2:	f00e fbbf 	bl	8011764 <EXTI_ClearITPendingBit>
        convDone = true;
 8002fe6:	4b02      	ldr	r3, [pc, #8]	; (8002ff0 <EXTI15_10_IRQHandler+0x24>)
 8002fe8:	f04f 0201 	mov.w	r2, #1
 8002fec:	701a      	strb	r2, [r3, #0]
    }
}
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	200003b4 	.word	0x200003b4

08002ff4 <bmp085Detect>:
static int32_t bmp085_get_temperature(uint32_t ut);
static int32_t bmp085_get_pressure(uint32_t up);
static void bmp085_calculate(int32_t *pressure, int32_t *temperature);

bool bmp085Detect(baro_t *baro)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStructure;
    EXTI_InitTypeDef EXTI_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;
    uint8_t data;

    if (bmp085InitDone)
 8002ffc:	4b53      	ldr	r3, [pc, #332]	; (800314c <bmp085Detect+0x158>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <bmp085Detect+0x16>
        return true;
 8003004:	f04f 0301 	mov.w	r3, #1
 8003008:	e09b      	b.n	8003142 <bmp085Detect+0x14e>

    // PC13, PC14 (Barometer XCLR reset output, EOC input)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 800300a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800300e:	83bb      	strh	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8003010:	f04f 0302 	mov.w	r3, #2
 8003014:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003016:	f04f 0310 	mov.w	r3, #16
 800301a:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 800301c:	f107 031c 	add.w	r3, r7, #28
 8003020:	484b      	ldr	r0, [pc, #300]	; (8003150 <bmp085Detect+0x15c>)
 8003022:	4619      	mov	r1, r3
 8003024:	f00f f934 	bl	8012290 <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 8003028:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800302c:	83bb      	strh	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800302e:	f04f 0304 	mov.w	r3, #4
 8003032:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003034:	f107 031c 	add.w	r3, r7, #28
 8003038:	4845      	ldr	r0, [pc, #276]	; (8003150 <bmp085Detect+0x15c>)
 800303a:	4619      	mov	r1, r3
 800303c:	f00f f928 	bl	8012290 <GPIO_Init>
    BARO_ON;
 8003040:	4b43      	ldr	r3, [pc, #268]	; (8003150 <bmp085Detect+0x15c>)
 8003042:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003046:	611a      	str	r2, [r3, #16]

    // EXTI interrupt for barometer EOC
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOC, GPIO_PinSource14);
 8003048:	f04f 0002 	mov.w	r0, #2
 800304c:	f04f 010e 	mov.w	r1, #14
 8003050:	f00f fb7e 	bl	8012750 <GPIO_EXTILineConfig>
    EXTI_InitStructure.EXTI_Line = EXTI_Line14;
 8003054:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003058:	617b      	str	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 800305a:	f04f 0300 	mov.w	r3, #0
 800305e:	763b      	strb	r3, [r7, #24]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8003060:	f04f 0308 	mov.w	r3, #8
 8003064:	767b      	strb	r3, [r7, #25]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8003066:	f04f 0301 	mov.w	r3, #1
 800306a:	76bb      	strb	r3, [r7, #26]
    EXTI_Init(&EXTI_InitStructure);
 800306c:	f107 0314 	add.w	r3, r7, #20
 8003070:	4618      	mov	r0, r3
 8003072:	f00e fa83 	bl	801157c <EXTI_Init>

    // Enable and set EXTI10-15 Interrupt to the lowest priority
    NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
 8003076:	f04f 0328 	mov.w	r3, #40	; 0x28
 800307a:	743b      	strb	r3, [r7, #16]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800307c:	f04f 030f 	mov.w	r3, #15
 8003080:	747b      	strb	r3, [r7, #17]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8003082:	f04f 030f 	mov.w	r3, #15
 8003086:	74bb      	strb	r3, [r7, #18]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003088:	f04f 0301 	mov.w	r3, #1
 800308c:	74fb      	strb	r3, [r7, #19]
    NVIC_Init(&NVIC_InitStructure);
 800308e:	f107 0310 	add.w	r3, r7, #16
 8003092:	4618      	mov	r0, r3
 8003094:	f00d f9fe 	bl	8010494 <NVIC_Init>

    delay(20); // datasheet says 10ms, we'll be careful and do 20. this is after ms5611 driver kills us, so longer the better.
 8003098:	f04f 0014 	mov.w	r0, #20
 800309c:	f003 fbf6 	bl	800688c <delay>

    i2cRead(BMP085_I2C_ADDR, BMP085_CHIP_ID__REG, 1, &data);  /* read Chip Id */
 80030a0:	f107 030f 	add.w	r3, r7, #15
 80030a4:	f04f 0077 	mov.w	r0, #119	; 0x77
 80030a8:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80030ac:	f04f 0201 	mov.w	r2, #1
 80030b0:	f000 fee4 	bl	8003e7c <i2cRead>
    bmp085.chip_id = BMP085_GET_BITSLICE(data, BMP085_CHIP_ID);
 80030b4:	7bfa      	ldrb	r2, [r7, #15]
 80030b6:	4b27      	ldr	r3, [pc, #156]	; (8003154 <bmp085Detect+0x160>)
 80030b8:	75da      	strb	r2, [r3, #23]
    bmp085.oversampling_setting = 3;
 80030ba:	4b26      	ldr	r3, [pc, #152]	; (8003154 <bmp085Detect+0x160>)
 80030bc:	f04f 0203 	mov.w	r2, #3
 80030c0:	841a      	strh	r2, [r3, #32]

    if (bmp085.chip_id == BMP085_CHIP_ID) {            /* get bitslice */
 80030c2:	4b24      	ldr	r3, [pc, #144]	; (8003154 <bmp085Detect+0x160>)
 80030c4:	7ddb      	ldrb	r3, [r3, #23]
 80030c6:	2b55      	cmp	r3, #85	; 0x55
 80030c8:	d135      	bne.n	8003136 <bmp085Detect+0x142>
        i2cRead(BMP085_I2C_ADDR, BMP085_VERSION_REG, 1, &data); /* read Version reg */
 80030ca:	f107 030f 	add.w	r3, r7, #15
 80030ce:	f04f 0077 	mov.w	r0, #119	; 0x77
 80030d2:	f04f 01d1 	mov.w	r1, #209	; 0xd1
 80030d6:	f04f 0201 	mov.w	r2, #1
 80030da:	f000 fecf 	bl	8003e7c <i2cRead>
        bmp085.ml_version = BMP085_GET_BITSLICE(data, BMP085_ML_VERSION);        /* get ML Version */
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4b1b      	ldr	r3, [pc, #108]	; (8003154 <bmp085Detect+0x160>)
 80030e8:	761a      	strb	r2, [r3, #24]
        bmp085.al_version = BMP085_GET_BITSLICE(data, BMP085_AL_VERSION);        /* get AL Version */
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	4b18      	ldr	r3, [pc, #96]	; (8003154 <bmp085Detect+0x160>)
 80030f4:	765a      	strb	r2, [r3, #25]
        bmp085_get_cal_param(); /* readout bmp085 calibparam structure */
 80030f6:	f000 f9e7 	bl	80034c8 <bmp085_get_cal_param>
        bmp085InitDone = true;
 80030fa:	4b14      	ldr	r3, [pc, #80]	; (800314c <bmp085Detect+0x158>)
 80030fc:	f04f 0201 	mov.w	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
        baro->ut_delay = 6000;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f241 7270 	movw	r2, #6000	; 0x1770
 8003108:	801a      	strh	r2, [r3, #0]
        baro->up_delay = 27000;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f646 1278 	movw	r2, #27000	; 0x6978
 8003110:	805a      	strh	r2, [r3, #2]
        baro->start_ut = bmp085_start_ut;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a10      	ldr	r2, [pc, #64]	; (8003158 <bmp085Detect+0x164>)
 8003116:	605a      	str	r2, [r3, #4]
        baro->get_ut = bmp085_get_ut;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a10      	ldr	r2, [pc, #64]	; (800315c <bmp085Detect+0x168>)
 800311c:	609a      	str	r2, [r3, #8]
        baro->start_up = bmp085_start_up;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a0f      	ldr	r2, [pc, #60]	; (8003160 <bmp085Detect+0x16c>)
 8003122:	60da      	str	r2, [r3, #12]
        baro->get_up = bmp085_get_up;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a0f      	ldr	r2, [pc, #60]	; (8003164 <bmp085Detect+0x170>)
 8003128:	611a      	str	r2, [r3, #16]
        baro->calculate = bmp085_calculate;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a0e      	ldr	r2, [pc, #56]	; (8003168 <bmp085Detect+0x174>)
 800312e:	615a      	str	r2, [r3, #20]
        return true;
 8003130:	f04f 0301 	mov.w	r3, #1
 8003134:	e005      	b.n	8003142 <bmp085Detect+0x14e>
    }
    BARO_OFF;
 8003136:	4b06      	ldr	r3, [pc, #24]	; (8003150 <bmp085Detect+0x15c>)
 8003138:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800313c:	615a      	str	r2, [r3, #20]
    return false;
 800313e:	f04f 0300 	mov.w	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	f107 0720 	add.w	r7, r7, #32
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	200003dc 	.word	0x200003dc
 8003150:	40011000 	.word	0x40011000
 8003154:	200003b8 	.word	0x200003b8
 8003158:	0800333d 	.word	0x0800333d
 800315c:	08003361 	.word	0x08003361
 8003160:	080033c5 	.word	0x080033c5
 8003164:	08003405 	.word	0x08003405
 8003168:	0800347d 	.word	0x0800347d

0800316c <bmp085_get_temperature>:

static int32_t bmp085_get_temperature(uint32_t ut)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
    int32_t temperature;
    int32_t x1, x2;

    x1 = (((int32_t)ut - (int32_t)bmp085.cal_param.ac6) * (int32_t)bmp085.cal_param.ac5) >> 15;
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	4b18      	ldr	r3, [pc, #96]	; (80031d8 <bmp085_get_temperature+0x6c>)
 8003178:	895b      	ldrh	r3, [r3, #10]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	4a16      	ldr	r2, [pc, #88]	; (80031d8 <bmp085_get_temperature+0x6c>)
 800317e:	8912      	ldrh	r2, [r2, #8]
 8003180:	fb02 f303 	mul.w	r3, r2, r3
 8003184:	ea4f 33e3 	mov.w	r3, r3, asr #15
 8003188:	617b      	str	r3, [r7, #20]
    x2 = ((int32_t)bmp085.cal_param.mc << 11) / (x1 + bmp085.cal_param.md);
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <bmp085_get_temperature+0x6c>)
 800318c:	8a5b      	ldrh	r3, [r3, #18]
 800318e:	b21b      	sxth	r3, r3
 8003190:	ea4f 22c3 	mov.w	r2, r3, lsl #11
 8003194:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <bmp085_get_temperature+0x6c>)
 8003196:	8a9b      	ldrh	r3, [r3, #20]
 8003198:	b219      	sxth	r1, r3
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	18cb      	adds	r3, r1, r3
 800319e:	fb92 f3f3 	sdiv	r3, r2, r3
 80031a2:	613b      	str	r3, [r7, #16]
    bmp085.param_b5 = x1 + x2;
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	18d2      	adds	r2, r2, r3
 80031aa:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <bmp085_get_temperature+0x6c>)
 80031ac:	61da      	str	r2, [r3, #28]
    temperature = ((bmp085.param_b5 * 10 + 8) >> 4);  // temperature in 0.01C (make same as MS5611)
 80031ae:	4b0a      	ldr	r3, [pc, #40]	; (80031d8 <bmp085_get_temperature+0x6c>)
 80031b0:	69da      	ldr	r2, [r3, #28]
 80031b2:	4613      	mov	r3, r2
 80031b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031b8:	189b      	adds	r3, r3, r2
 80031ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80031be:	f103 0308 	add.w	r3, r3, #8
 80031c2:	ea4f 1323 	mov.w	r3, r3, asr #4
 80031c6:	60fb      	str	r3, [r7, #12]

    return temperature;
 80031c8:	68fb      	ldr	r3, [r7, #12]
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	f107 071c 	add.w	r7, r7, #28
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bc80      	pop	{r7}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	200003b8 	.word	0x200003b8

080031dc <bmp085_get_pressure>:

static int32_t bmp085_get_pressure(uint32_t up)
{
 80031dc:	b480      	push	{r7}
 80031de:	b08b      	sub	sp, #44	; 0x2c
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
    int32_t pressure, x1, x2, x3, b3, b6;
    uint32_t b4, b7;

    b6 = bmp085.param_b5 - 4000;
 80031e4:	4b53      	ldr	r3, [pc, #332]	; (8003334 <bmp085_get_pressure+0x158>)
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80031ec:	623b      	str	r3, [r7, #32]
    // *****calculate B3************
    x1 = (b6 * b6) >> 12;
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	6a3a      	ldr	r2, [r7, #32]
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	ea4f 3323 	mov.w	r3, r3, asr #12
 80031fa:	61fb      	str	r3, [r7, #28]
    x1 *= bmp085.cal_param.b2;
 80031fc:	4b4d      	ldr	r3, [pc, #308]	; (8003334 <bmp085_get_pressure+0x158>)
 80031fe:	89db      	ldrh	r3, [r3, #14]
 8003200:	b21a      	sxth	r2, r3
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	fb02 f303 	mul.w	r3, r2, r3
 8003208:	61fb      	str	r3, [r7, #28]
    x1 >>= 11;
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	ea4f 23e3 	mov.w	r3, r3, asr #11
 8003210:	61fb      	str	r3, [r7, #28]

    x2 = (bmp085.cal_param.ac2 * b6);
 8003212:	4b48      	ldr	r3, [pc, #288]	; (8003334 <bmp085_get_pressure+0x158>)
 8003214:	885b      	ldrh	r3, [r3, #2]
 8003216:	b21b      	sxth	r3, r3
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	61bb      	str	r3, [r7, #24]
    x2 >>= 11;
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	ea4f 23e3 	mov.w	r3, r3, asr #11
 8003226:	61bb      	str	r3, [r7, #24]

    x3 = x1 + x2;
 8003228:	69fa      	ldr	r2, [r7, #28]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	18d3      	adds	r3, r2, r3
 800322e:	617b      	str	r3, [r7, #20]

    b3 = (((((int32_t)bmp085.cal_param.ac1) * 4 + x3) << bmp085.oversampling_setting) + 2) >> 2;
 8003230:	4b40      	ldr	r3, [pc, #256]	; (8003334 <bmp085_get_pressure+0x158>)
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	b21b      	sxth	r3, r3
 8003236:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	18d2      	adds	r2, r2, r3
 800323e:	4b3d      	ldr	r3, [pc, #244]	; (8003334 <bmp085_get_pressure+0x158>)
 8003240:	8c1b      	ldrh	r3, [r3, #32]
 8003242:	b21b      	sxth	r3, r3
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	f103 0302 	add.w	r3, r3, #2
 800324c:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8003250:	613b      	str	r3, [r7, #16]

    // *****calculate B4************
    x1 = (bmp085.cal_param.ac3 * b6) >> 13;
 8003252:	4b38      	ldr	r3, [pc, #224]	; (8003334 <bmp085_get_pressure+0x158>)
 8003254:	889b      	ldrh	r3, [r3, #4]
 8003256:	b21b      	sxth	r3, r3
 8003258:	6a3a      	ldr	r2, [r7, #32]
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	ea4f 3363 	mov.w	r3, r3, asr #13
 8003262:	61fb      	str	r3, [r7, #28]
    x2 = (bmp085.cal_param.b1 * ((b6 * b6) >> 12) ) >> 16;
 8003264:	4b33      	ldr	r3, [pc, #204]	; (8003334 <bmp085_get_pressure+0x158>)
 8003266:	899b      	ldrh	r3, [r3, #12]
 8003268:	b21b      	sxth	r3, r3
 800326a:	6a3a      	ldr	r2, [r7, #32]
 800326c:	6a39      	ldr	r1, [r7, #32]
 800326e:	fb01 f202 	mul.w	r2, r1, r2
 8003272:	ea4f 3222 	mov.w	r2, r2, asr #12
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800327e:	61bb      	str	r3, [r7, #24]
    x3 = ((x1 + x2) + 2) >> 2;
 8003280:	69fa      	ldr	r2, [r7, #28]
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	18d3      	adds	r3, r2, r3
 8003286:	f103 0302 	add.w	r3, r3, #2
 800328a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800328e:	617b      	str	r3, [r7, #20]
    b4 = (bmp085.cal_param.ac4 * (uint32_t) (x3 + 32768)) >> 15;
 8003290:	4b28      	ldr	r3, [pc, #160]	; (8003334 <bmp085_get_pressure+0x158>)
 8003292:	88db      	ldrh	r3, [r3, #6]
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800329a:	fb02 f303 	mul.w	r3, r2, r3
 800329e:	ea4f 33d3 	mov.w	r3, r3, lsr #15
 80032a2:	60fb      	str	r3, [r7, #12]
     
    b7 = ((uint32_t)(up - b3) * (50000 >> bmp085.oversampling_setting));
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	4a22      	ldr	r2, [pc, #136]	; (8003334 <bmp085_get_pressure+0x158>)
 80032ac:	8c12      	ldrh	r2, [r2, #32]
 80032ae:	b212      	sxth	r2, r2
 80032b0:	f24c 3150 	movw	r1, #50000	; 0xc350
 80032b4:	fa41 f202 	asr.w	r2, r1, r2
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	60bb      	str	r3, [r7, #8]
    if (b7 < 0x80000000) {
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	db07      	blt.n	80032d4 <bmp085_get_pressure+0xf8>
        pressure = (b7 << 1) / b4;
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d0:	627b      	str	r3, [r7, #36]	; 0x24
 80032d2:	e006      	b.n	80032e2 <bmp085_get_pressure+0x106>
    } else { 
        pressure = (b7 / b4) << 1;
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80032e0:	627b      	str	r3, [r7, #36]	; 0x24
    }

    x1 = pressure >> 8;
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80032e8:	61fb      	str	r3, [r7, #28]
    x1 *= x1;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	69fa      	ldr	r2, [r7, #28]
 80032ee:	fb02 f303 	mul.w	r3, r2, r3
 80032f2:	61fb      	str	r3, [r7, #28]
    x1 = (x1 * SMD500_PARAM_MG) >> 16;
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f640 32de 	movw	r2, #3038	; 0xbde
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	ea4f 4323 	mov.w	r3, r3, asr #16
 8003302:	61fb      	str	r3, [r7, #28]
    x2 = (pressure * SMD500_PARAM_MH) >> 16;
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	4a0c      	ldr	r2, [pc, #48]	; (8003338 <bmp085_get_pressure+0x15c>)
 8003308:	fb02 f303 	mul.w	r3, r2, r3
 800330c:	ea4f 4323 	mov.w	r3, r3, asr #16
 8003310:	61bb      	str	r3, [r7, #24]
    pressure += (x1 + x2 + SMD500_PARAM_MI) >> 4;   // pressure in Pa
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	18d3      	adds	r3, r2, r3
 8003318:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800331c:	ea4f 1323 	mov.w	r3, r3, asr #4
 8003320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003322:	18d3      	adds	r3, r2, r3
 8003324:	627b      	str	r3, [r7, #36]	; 0x24

    return pressure;
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003328:	4618      	mov	r0, r3
 800332a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr
 8003334:	200003b8 	.word	0x200003b8
 8003338:	ffffe343 	.word	0xffffe343

0800333c <bmp085_start_ut>:

static void bmp085_start_ut(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
    convDone = false;
 8003340:	4b06      	ldr	r3, [pc, #24]	; (800335c <bmp085_start_ut+0x20>)
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	701a      	strb	r2, [r3, #0]
    i2cWrite(BMP085_I2C_ADDR, BMP085_CTRL_MEAS_REG, BMP085_T_MEASURE);
 8003348:	f04f 0077 	mov.w	r0, #119	; 0x77
 800334c:	f04f 01f4 	mov.w	r1, #244	; 0xf4
 8003350:	f04f 022e 	mov.w	r2, #46	; 0x2e
 8003354:	f000 fd78 	bl	8003e48 <i2cWrite>
}
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200003b4 	.word	0x200003b4

08003360 <bmp085_get_ut>:

static void bmp085_get_ut(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
    uint8_t data[2];    
    uint16_t timeout = 10000;
 8003366:	f242 7310 	movw	r3, #10000	; 0x2710
 800336a:	80fb      	strh	r3, [r7, #6]

    // wait in case of cockup
    if (!convDone)
 800336c:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <bmp085_get_ut+0x58>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	f083 0301 	eor.w	r3, r3, #1
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d006      	beq.n	8003388 <bmp085_get_ut+0x28>
        convOverrun++;
 800337a:	4b10      	ldr	r3, [pc, #64]	; (80033bc <bmp085_get_ut+0x5c>)
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	f103 0301 	add.w	r3, r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <bmp085_get_ut+0x5c>)
 8003386:	801a      	strh	r2, [r3, #0]
#if 0
    while (!convDone && timeout-- > 0) {
        __NOP();
    }
#endif
    i2cRead(BMP085_I2C_ADDR, BMP085_ADC_OUT_MSB_REG, 2, data);
 8003388:	f107 0304 	add.w	r3, r7, #4
 800338c:	f04f 0077 	mov.w	r0, #119	; 0x77
 8003390:	f04f 01f6 	mov.w	r1, #246	; 0xf6
 8003394:	f04f 0202 	mov.w	r2, #2
 8003398:	f000 fd70 	bl	8003e7c <i2cRead>
    bmp085_ut = (data[0] << 8) | data[1];
 800339c:	793b      	ldrb	r3, [r7, #4]
 800339e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	797b      	ldrb	r3, [r7, #5]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <bmp085_get_ut+0x60>)
 80033ae:	801a      	strh	r2, [r3, #0]
}
 80033b0:	f107 0708 	add.w	r7, r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	200003b4 	.word	0x200003b4
 80033bc:	200003b6 	.word	0x200003b6
 80033c0:	200003de 	.word	0x200003de

080033c4 <bmp085_start_up>:

static void bmp085_start_up(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
    uint8_t ctrl_reg_data;

    ctrl_reg_data = BMP085_P_MEASURE + (bmp085.oversampling_setting << 6);
 80033ca:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <bmp085_start_up+0x38>)
 80033cc:	8c1b      	ldrh	r3, [r3, #32]
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80033da:	71fb      	strb	r3, [r7, #7]
    convDone = false;
 80033dc:	4b08      	ldr	r3, [pc, #32]	; (8003400 <bmp085_start_up+0x3c>)
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	701a      	strb	r2, [r3, #0]
    i2cWrite(BMP085_I2C_ADDR, BMP085_CTRL_MEAS_REG, ctrl_reg_data);
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	f04f 0077 	mov.w	r0, #119	; 0x77
 80033ea:	f04f 01f4 	mov.w	r1, #244	; 0xf4
 80033ee:	461a      	mov	r2, r3
 80033f0:	f000 fd2a 	bl	8003e48 <i2cWrite>
}
 80033f4:	f107 0708 	add.w	r7, r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	200003b8 	.word	0x200003b8
 8003400:	200003b4 	.word	0x200003b4

08003404 <bmp085_get_up>:
/** read out up for pressure conversion
  depending on the oversampling ratio setting up can be 16 to 19 bit
   \return up parameter that represents the uncompensated pressure value
*/
static void bmp085_get_up(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
    uint8_t data[3];
    uint16_t timeout = 10000;
 800340a:	f242 7310 	movw	r3, #10000	; 0x2710
 800340e:	80fb      	strh	r3, [r7, #6]
    
    // wait in case of cockup
    if (!convDone)
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <bmp085_get_up+0x68>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	f083 0301 	eor.w	r3, r3, #1
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d006      	beq.n	800342c <bmp085_get_up+0x28>
        convOverrun++;
 800341e:	4b14      	ldr	r3, [pc, #80]	; (8003470 <bmp085_get_up+0x6c>)
 8003420:	881b      	ldrh	r3, [r3, #0]
 8003422:	f103 0301 	add.w	r3, r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	4b11      	ldr	r3, [pc, #68]	; (8003470 <bmp085_get_up+0x6c>)
 800342a:	801a      	strh	r2, [r3, #0]
#if 0
    while (!convDone && timeout-- > 0) {
        __NOP();
    }
#endif
    i2cRead(BMP085_I2C_ADDR, BMP085_ADC_OUT_MSB_REG, 3, data);
 800342c:	463b      	mov	r3, r7
 800342e:	f04f 0077 	mov.w	r0, #119	; 0x77
 8003432:	f04f 01f6 	mov.w	r1, #246	; 0xf6
 8003436:	f04f 0203 	mov.w	r2, #3
 800343a:	f000 fd1f 	bl	8003e7c <i2cRead>
    bmp085_up = (((uint32_t) data[0] << 16) | ((uint32_t) data[1] << 8) | (uint32_t) data[2]) >> (8 - bmp085.oversampling_setting);
 800343e:	783b      	ldrb	r3, [r7, #0]
 8003440:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8003444:	787b      	ldrb	r3, [r7, #1]
 8003446:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800344a:	431a      	orrs	r2, r3
 800344c:	78bb      	ldrb	r3, [r7, #2]
 800344e:	431a      	orrs	r2, r3
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <bmp085_get_up+0x70>)
 8003452:	8c1b      	ldrh	r3, [r3, #32]
 8003454:	b21b      	sxth	r3, r3
 8003456:	f1c3 0308 	rsb	r3, r3, #8
 800345a:	fa22 f203 	lsr.w	r2, r2, r3
 800345e:	4b06      	ldr	r3, [pc, #24]	; (8003478 <bmp085_get_up+0x74>)
 8003460:	601a      	str	r2, [r3, #0]
}
 8003462:	f107 0708 	add.w	r7, r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	200003b4 	.word	0x200003b4
 8003470:	200003b6 	.word	0x200003b6
 8003474:	200003b8 	.word	0x200003b8
 8003478:	200003e0 	.word	0x200003e0

0800347c <bmp085_calculate>:

static void bmp085_calculate(int32_t *pressure, int32_t *temperature)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
    int32_t temp, press;
    temp = bmp085_get_temperature(bmp085_ut);
 8003486:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <bmp085_calculate+0x44>)
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fe6e 	bl	800316c <bmp085_get_temperature>
 8003490:	60f8      	str	r0, [r7, #12]
    press = bmp085_get_pressure(bmp085_up);
 8003492:	4b0c      	ldr	r3, [pc, #48]	; (80034c4 <bmp085_calculate+0x48>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fea0 	bl	80031dc <bmp085_get_pressure>
 800349c:	60b8      	str	r0, [r7, #8]
    if (pressure)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <bmp085_calculate+0x2e>
        *pressure = press;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	601a      	str	r2, [r3, #0]
    if (temperature)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <bmp085_calculate+0x3a>
        *temperature = temp;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	601a      	str	r2, [r3, #0]
}
 80034b6:	f107 0710 	add.w	r7, r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	200003de 	.word	0x200003de
 80034c4:	200003e0 	.word	0x200003e0

080034c8 <bmp085_get_cal_param>:

static void bmp085_get_cal_param(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
    uint8_t data[22];
    i2cRead(BMP085_I2C_ADDR, BMP085_PROM_START__ADDR, BMP085_PROM_DATA__LEN, data);
 80034ce:	463b      	mov	r3, r7
 80034d0:	f04f 0077 	mov.w	r0, #119	; 0x77
 80034d4:	f04f 01aa 	mov.w	r1, #170	; 0xaa
 80034d8:	f04f 0216 	mov.w	r2, #22
 80034dc:	f000 fcce 	bl	8003e7c <i2cRead>

    /*parameters AC1-AC6*/
    bmp085.cal_param.ac1 = (data[0] << 8) | data[1];
 80034e0:	783b      	ldrb	r3, [r7, #0]
 80034e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	4b31      	ldr	r3, [pc, #196]	; (80035b4 <bmp085_get_cal_param+0xec>)
 80034f0:	801a      	strh	r2, [r3, #0]
    bmp085.cal_param.ac2 = (data[2] << 8) | data[3];
 80034f2:	78bb      	ldrb	r3, [r7, #2]
 80034f4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	78fb      	ldrb	r3, [r7, #3]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	b29a      	uxth	r2, r3
 8003500:	4b2c      	ldr	r3, [pc, #176]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003502:	805a      	strh	r2, [r3, #2]
    bmp085.cal_param.ac3 = (data[4] << 8) | data[5];
 8003504:	793b      	ldrb	r3, [r7, #4]
 8003506:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800350a:	b29a      	uxth	r2, r3
 800350c:	797b      	ldrb	r3, [r7, #5]
 800350e:	4313      	orrs	r3, r2
 8003510:	b29a      	uxth	r2, r3
 8003512:	4b28      	ldr	r3, [pc, #160]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003514:	809a      	strh	r2, [r3, #4]
    bmp085.cal_param.ac4 = (data[6] << 8) | data[7];
 8003516:	79bb      	ldrb	r3, [r7, #6]
 8003518:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800351c:	b29a      	uxth	r2, r3
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	4313      	orrs	r3, r2
 8003522:	b29b      	uxth	r3, r3
 8003524:	b29a      	uxth	r2, r3
 8003526:	4b23      	ldr	r3, [pc, #140]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003528:	80da      	strh	r2, [r3, #6]
    bmp085.cal_param.ac5 = (data[8] << 8) | data[9];
 800352a:	7a3b      	ldrb	r3, [r7, #8]
 800352c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003530:	b29a      	uxth	r2, r3
 8003532:	7a7b      	ldrb	r3, [r7, #9]
 8003534:	4313      	orrs	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	b29a      	uxth	r2, r3
 800353a:	4b1e      	ldr	r3, [pc, #120]	; (80035b4 <bmp085_get_cal_param+0xec>)
 800353c:	811a      	strh	r2, [r3, #8]
    bmp085.cal_param.ac6 = (data[10] << 8) | data[11];
 800353e:	7abb      	ldrb	r3, [r7, #10]
 8003540:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003544:	b29a      	uxth	r2, r3
 8003546:	7afb      	ldrb	r3, [r7, #11]
 8003548:	4313      	orrs	r3, r2
 800354a:	b29b      	uxth	r3, r3
 800354c:	b29a      	uxth	r2, r3
 800354e:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003550:	815a      	strh	r2, [r3, #10]

    /*parameters B1,B2*/
    bmp085.cal_param.b1 = (data[12] << 8) | data[13];
 8003552:	7b3b      	ldrb	r3, [r7, #12]
 8003554:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003558:	b29a      	uxth	r2, r3
 800355a:	7b7b      	ldrb	r3, [r7, #13]
 800355c:	4313      	orrs	r3, r2
 800355e:	b29a      	uxth	r2, r3
 8003560:	4b14      	ldr	r3, [pc, #80]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003562:	819a      	strh	r2, [r3, #12]
    bmp085.cal_param.b2 = (data[14] << 8) | data[15];
 8003564:	7bbb      	ldrb	r3, [r7, #14]
 8003566:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800356a:	b29a      	uxth	r2, r3
 800356c:	7bfb      	ldrb	r3, [r7, #15]
 800356e:	4313      	orrs	r3, r2
 8003570:	b29a      	uxth	r2, r3
 8003572:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003574:	81da      	strh	r2, [r3, #14]

    /*parameters MB,MC,MD*/
    bmp085.cal_param.mb = (data[16] << 8) | data[17];
 8003576:	7c3b      	ldrb	r3, [r7, #16]
 8003578:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800357c:	b29a      	uxth	r2, r3
 800357e:	7c7b      	ldrb	r3, [r7, #17]
 8003580:	4313      	orrs	r3, r2
 8003582:	b29a      	uxth	r2, r3
 8003584:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003586:	821a      	strh	r2, [r3, #16]
    bmp085.cal_param.mc = (data[18] << 8) | data[19];
 8003588:	7cbb      	ldrb	r3, [r7, #18]
 800358a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800358e:	b29a      	uxth	r2, r3
 8003590:	7cfb      	ldrb	r3, [r7, #19]
 8003592:	4313      	orrs	r3, r2
 8003594:	b29a      	uxth	r2, r3
 8003596:	4b07      	ldr	r3, [pc, #28]	; (80035b4 <bmp085_get_cal_param+0xec>)
 8003598:	825a      	strh	r2, [r3, #18]
    bmp085.cal_param.md = (data[20] << 8) | data[21];
 800359a:	7d3b      	ldrb	r3, [r7, #20]
 800359c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	7d7b      	ldrb	r3, [r7, #21]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	4b02      	ldr	r3, [pc, #8]	; (80035b4 <bmp085_get_cal_param+0xec>)
 80035aa:	829a      	strh	r2, [r3, #20]
}
 80035ac:	f107 0718 	add.w	r7, r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	200003b8 	.word	0x200003b8

080035b8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80035c2:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <NVIC_EnableIRQ+0x30>)
 80035c4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80035c8:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80035cc:	79f9      	ldrb	r1, [r7, #7]
 80035ce:	f001 011f 	and.w	r1, r1, #31
 80035d2:	f04f 0001 	mov.w	r0, #1
 80035d6:	fa00 f101 	lsl.w	r1, r0, r1
 80035da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80035de:	f107 070c 	add.w	r7, r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	e000e100 	.word	0xe000e100

080035ec <ECHO_EXTI_IRQHandler>:

static uint32_t last_measurement;
static volatile int16_t* distance_ptr;

void ECHO_EXTI_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
    static uint32_t timing_start;
    uint32_t timing_stop;
    if(GPIO_ReadInputDataBit(GPIOB, echo_pin) != 0)
 80035f2:	4b19      	ldr	r3, [pc, #100]	; (8003658 <ECHO_EXTI_IRQHandler+0x6c>)
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	4819      	ldr	r0, [pc, #100]	; (800365c <ECHO_EXTI_IRQHandler+0x70>)
 80035f8:	4619      	mov	r1, r3
 80035fa:	f00e ff37 	bl	801246c <GPIO_ReadInputDataBit>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <ECHO_EXTI_IRQHandler+0x24>
        timing_start = micros();
 8003604:	f003 f85a 	bl	80066bc <micros>
 8003608:	4602      	mov	r2, r0
 800360a:	4b15      	ldr	r3, [pc, #84]	; (8003660 <ECHO_EXTI_IRQHandler+0x74>)
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	e019      	b.n	8003644 <ECHO_EXTI_IRQHandler+0x58>
    else 
    {
        timing_stop = micros();
 8003610:	f003 f854 	bl	80066bc <micros>
 8003614:	6078      	str	r0, [r7, #4]
        if(timing_stop > timing_start) 
 8003616:	4b12      	ldr	r3, [pc, #72]	; (8003660 <ECHO_EXTI_IRQHandler+0x74>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	429a      	cmp	r2, r3
 800361e:	d911      	bls.n	8003644 <ECHO_EXTI_IRQHandler+0x58>
            // The speed of sound is 340 m/s or approx. 29 microseconds per centimeter.
            // The ping travels out and back, so to find the distance of the
            // object we take half of the distance traveled.
            //
            // 340 m/s = 0.034 cm/microsecond = 29.41176471 *2 = 58.82352941 rounded to 59
            int32_t pulse_duration = timing_stop - timing_start;          
 8003620:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <ECHO_EXTI_IRQHandler+0x74>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	603b      	str	r3, [r7, #0]
            *distance_ptr = pulse_duration / 59 ;
 800362a:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <ECHO_EXTI_IRQHandler+0x78>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	490d      	ldr	r1, [pc, #52]	; (8003668 <ECHO_EXTI_IRQHandler+0x7c>)
 8003632:	fb81 0103 	smull	r0, r1, r1, r3
 8003636:	ea4f 01e1 	mov.w	r1, r1, asr #3
 800363a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800363e:	1acb      	subs	r3, r1, r3
 8003640:	b29b      	uxth	r3, r3
 8003642:	8013      	strh	r3, [r2, #0]
        }
    }

    EXTI_ClearITPendingBit(exti_line);   
 8003644:	4b09      	ldr	r3, [pc, #36]	; (800366c <ECHO_EXTI_IRQHandler+0x80>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4618      	mov	r0, r3
 800364a:	f00e f88b 	bl	8011764 <EXTI_ClearITPendingBit>
}
 800364e:	f107 0708 	add.w	r7, r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	200003e6 	.word	0x200003e6
 800365c:	40010c00 	.word	0x40010c00
 8003660:	200003f8 	.word	0x200003f8
 8003664:	200003f4 	.word	0x200003f4
 8003668:	22b63cbf 	.word	0x22b63cbf
 800366c:	200003e8 	.word	0x200003e8

08003670 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
    ECHO_EXTI_IRQHandler();
 8003674:	f7ff ffba 	bl	80035ec <ECHO_EXTI_IRQHandler>
}
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop

0800367c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
    ECHO_EXTI_IRQHandler();
 8003680:	f7ff ffb4 	bl	80035ec <ECHO_EXTI_IRQHandler>
}
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop

08003688 <hcsr04_init>:

void hcsr04_init(sonar_config_t config)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	71fb      	strb	r3, [r7, #7]
    EXTI_InitTypeDef EXTIInit;

    //enable AFIO for EXTI support - already done is drv_system.c
    //RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph, ENABLE); 

    switch(config)
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d002      	beq.n	800369e <hcsr04_init+0x16>
 8003698:	2b01      	cmp	r3, #1
 800369a:	d015      	beq.n	80036c8 <hcsr04_init+0x40>
 800369c:	e029      	b.n	80036f2 <hcsr04_init+0x6a>
    {
    case sonar_pwm56:
        trigger_pin = GPIO_Pin_8;   // PWM5 (PB8) - 5v tolerant
 800369e:	4b39      	ldr	r3, [pc, #228]	; (8003784 <hcsr04_init+0xfc>)
 80036a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036a4:	801a      	strh	r2, [r3, #0]
        echo_pin = GPIO_Pin_9;      // PWM6 (PB9) - 5v tolerant
 80036a6:	4b38      	ldr	r3, [pc, #224]	; (8003788 <hcsr04_init+0x100>)
 80036a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ac:	801a      	strh	r2, [r3, #0]
        exti_line = EXTI_Line9;
 80036ae:	4b37      	ldr	r3, [pc, #220]	; (800378c <hcsr04_init+0x104>)
 80036b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b4:	601a      	str	r2, [r3, #0]
        exti_pin_source = GPIO_PinSource9;
 80036b6:	4b36      	ldr	r3, [pc, #216]	; (8003790 <hcsr04_init+0x108>)
 80036b8:	f04f 0209 	mov.w	r2, #9
 80036bc:	701a      	strb	r2, [r3, #0]
        exti_irqn = EXTI9_5_IRQn;
 80036be:	4b35      	ldr	r3, [pc, #212]	; (8003794 <hcsr04_init+0x10c>)
 80036c0:	f04f 0217 	mov.w	r2, #23
 80036c4:	701a      	strb	r2, [r3, #0]
        break;
 80036c6:	e014      	b.n	80036f2 <hcsr04_init+0x6a>
    case sonar_rc78:    
        trigger_pin = GPIO_Pin_0;   // RX7 (PB0) - only 3.3v ( add a 1K Ohms resistor )
 80036c8:	4b2e      	ldr	r3, [pc, #184]	; (8003784 <hcsr04_init+0xfc>)
 80036ca:	f04f 0201 	mov.w	r2, #1
 80036ce:	801a      	strh	r2, [r3, #0]
        echo_pin = GPIO_Pin_1;      // RX8 (PB1) - only 3.3v ( add a 1K Ohms resistor )
 80036d0:	4b2d      	ldr	r3, [pc, #180]	; (8003788 <hcsr04_init+0x100>)
 80036d2:	f04f 0202 	mov.w	r2, #2
 80036d6:	801a      	strh	r2, [r3, #0]
        exti_line = EXTI_Line1;
 80036d8:	4b2c      	ldr	r3, [pc, #176]	; (800378c <hcsr04_init+0x104>)
 80036da:	f04f 0202 	mov.w	r2, #2
 80036de:	601a      	str	r2, [r3, #0]
        exti_pin_source = GPIO_PinSource1;
 80036e0:	4b2b      	ldr	r3, [pc, #172]	; (8003790 <hcsr04_init+0x108>)
 80036e2:	f04f 0201 	mov.w	r2, #1
 80036e6:	701a      	strb	r2, [r3, #0]
        exti_irqn = EXTI1_IRQn;
 80036e8:	4b2a      	ldr	r3, [pc, #168]	; (8003794 <hcsr04_init+0x10c>)
 80036ea:	f04f 0207 	mov.w	r2, #7
 80036ee:	701a      	strb	r2, [r3, #0]
        break;
 80036f0:	bf00      	nop
    }
    
    // tp - trigger pin 
    GPIO_InitStructure.GPIO_Pin = trigger_pin;
 80036f2:	4b24      	ldr	r3, [pc, #144]	; (8003784 <hcsr04_init+0xfc>)
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	82bb      	strh	r3, [r7, #20]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80036f8:	f04f 0310 	mov.w	r3, #16
 80036fc:	75fb      	strb	r3, [r7, #23]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80036fe:	f04f 0302 	mov.w	r3, #2
 8003702:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	4823      	ldr	r0, [pc, #140]	; (8003798 <hcsr04_init+0x110>)
 800370a:	4619      	mov	r1, r3
 800370c:	f00e fdc0 	bl	8012290 <GPIO_Init>

    // ep - echo pin
    GPIO_InitStructure.GPIO_Pin = echo_pin;
 8003710:	4b1d      	ldr	r3, [pc, #116]	; (8003788 <hcsr04_init+0x100>)
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	82bb      	strh	r3, [r7, #20]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003716:	f04f 0304 	mov.w	r3, #4
 800371a:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 800371c:	f107 0314 	add.w	r3, r7, #20
 8003720:	481d      	ldr	r0, [pc, #116]	; (8003798 <hcsr04_init+0x110>)
 8003722:	4619      	mov	r1, r3
 8003724:	f00e fdb4 	bl	8012290 <GPIO_Init>

    // setup external interrupt on echo pin
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOB, exti_pin_source);
 8003728:	4b19      	ldr	r3, [pc, #100]	; (8003790 <hcsr04_init+0x108>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	f04f 0001 	mov.w	r0, #1
 8003730:	4619      	mov	r1, r3
 8003732:	f00f f80d 	bl	8012750 <GPIO_EXTILineConfig>

    EXTI_ClearITPendingBit(exti_line);
 8003736:	4b15      	ldr	r3, [pc, #84]	; (800378c <hcsr04_init+0x104>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f00e f812 	bl	8011764 <EXTI_ClearITPendingBit>
       
    EXTIInit.EXTI_Line = exti_line;
 8003740:	4b12      	ldr	r3, [pc, #72]	; (800378c <hcsr04_init+0x104>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	60fb      	str	r3, [r7, #12]
    EXTIInit.EXTI_Mode = EXTI_Mode_Interrupt;
 8003746:	f04f 0300 	mov.w	r3, #0
 800374a:	743b      	strb	r3, [r7, #16]
    EXTIInit.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 800374c:	f04f 0310 	mov.w	r3, #16
 8003750:	747b      	strb	r3, [r7, #17]
    EXTIInit.EXTI_LineCmd = ENABLE;    
 8003752:	f04f 0301 	mov.w	r3, #1
 8003756:	74bb      	strb	r3, [r7, #18]
    EXTI_Init(&EXTIInit);    
 8003758:	f107 030c 	add.w	r3, r7, #12
 800375c:	4618      	mov	r0, r3
 800375e:	f00d ff0d 	bl	801157c <EXTI_Init>

    NVIC_EnableIRQ(exti_irqn);
 8003762:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <hcsr04_init+0x10c>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b25b      	sxtb	r3, r3
 8003768:	4618      	mov	r0, r3
 800376a:	f7ff ff25 	bl	80035b8 <NVIC_EnableIRQ>

    last_measurement = millis() - 60; // force 1st measurement in hcsr04_get_distance()
 800376e:	f002 ffc7 	bl	8006700 <millis>
 8003772:	4603      	mov	r3, r0
 8003774:	f1a3 023c 	sub.w	r2, r3, #60	; 0x3c
 8003778:	4b08      	ldr	r3, [pc, #32]	; (800379c <hcsr04_init+0x114>)
 800377a:	601a      	str	r2, [r3, #0]
}
 800377c:	f107 0718 	add.w	r7, r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	200003e4 	.word	0x200003e4
 8003788:	200003e6 	.word	0x200003e6
 800378c:	200003e8 	.word	0x200003e8
 8003790:	200003ec 	.word	0x200003ec
 8003794:	200003ed 	.word	0x200003ed
 8003798:	40010c00 	.word	0x40010c00
 800379c:	200003f0 	.word	0x200003f0

080037a0 <hcsr04_get_distance>:

// distance calculation is done asynchronously, using interrupt
void hcsr04_get_distance(volatile int16_t* distance)
{   
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
    uint32_t current_time = millis();
 80037a8:	f002 ffaa 	bl	8006700 <millis>
 80037ac:	60f8      	str	r0, [r7, #12]

    if( current_time < (last_measurement + 60) )
 80037ae:	4b11      	ldr	r3, [pc, #68]	; (80037f4 <hcsr04_get_distance+0x54>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d816      	bhi.n	80037ea <hcsr04_get_distance+0x4a>
        // the repeat interval of trig signal should be greater than 60ms
        // to avoid interference between connective measurements.
        return;
    }
        
    last_measurement = current_time;
 80037bc:	4b0d      	ldr	r3, [pc, #52]	; (80037f4 <hcsr04_get_distance+0x54>)
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	601a      	str	r2, [r3, #0]
    distance_ptr = distance;
 80037c2:	4b0d      	ldr	r3, [pc, #52]	; (80037f8 <hcsr04_get_distance+0x58>)
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	601a      	str	r2, [r3, #0]

    GPIO_SetBits(GPIOB, trigger_pin);
 80037c8:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <hcsr04_get_distance+0x5c>)
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	480c      	ldr	r0, [pc, #48]	; (8003800 <hcsr04_get_distance+0x60>)
 80037ce:	4619      	mov	r1, r3
 80037d0:	f00e fea4 	bl	801251c <GPIO_SetBits>
    //  The width of trig signal must be greater than 10us
    delayMicroseconds(11);
 80037d4:	f04f 000b 	mov.w	r0, #11
 80037d8:	f003 f844 	bl	8006864 <delayMicroseconds>
    GPIO_ResetBits(GPIOB, trigger_pin);
 80037dc:	4b07      	ldr	r3, [pc, #28]	; (80037fc <hcsr04_get_distance+0x5c>)
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	4807      	ldr	r0, [pc, #28]	; (8003800 <hcsr04_get_distance+0x60>)
 80037e2:	4619      	mov	r1, r3
 80037e4:	f00e fea8 	bl	8012538 <GPIO_ResetBits>
 80037e8:	e000      	b.n	80037ec <hcsr04_get_distance+0x4c>

    if( current_time < (last_measurement + 60) )
    {
        // the repeat interval of trig signal should be greater than 60ms
        // to avoid interference between connective measurements.
        return;
 80037ea:	bf00      	nop

    GPIO_SetBits(GPIOB, trigger_pin);
    //  The width of trig signal must be greater than 10us
    delayMicroseconds(11);
    GPIO_ResetBits(GPIOB, trigger_pin);
}
 80037ec:	f107 0710 	add.w	r7, r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	200003f0 	.word	0x200003f0
 80037f8:	200003f4 	.word	0x200003f4
 80037fc:	200003e4 	.word	0x200003e4
 8003800:	40010c00 	.word	0x40010c00
 8003804:	00000000 	.word	0x00000000

08003808 <hmc5883lDetect>:
#define SELF_TEST_HIGH_LIMIT (575.0 / 390.0)    // High limit when gain is 5.
#define HMC_POS_BIAS 1
#define HMC_NEG_BIAS 2

bool hmc5883lDetect(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
    bool ack = false;
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	71fb      	strb	r3, [r7, #7]
    uint8_t sig = 0;
 8003814:	f04f 0300 	mov.w	r3, #0
 8003818:	71bb      	strb	r3, [r7, #6]

    ack = i2cRead(MAG_ADDRESS, 0x0A, 1, &sig);
 800381a:	f107 0306 	add.w	r3, r7, #6
 800381e:	f04f 001e 	mov.w	r0, #30
 8003822:	f04f 010a 	mov.w	r1, #10
 8003826:	f04f 0201 	mov.w	r2, #1
 800382a:	f000 fb27 	bl	8003e7c <i2cRead>
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
    if (!ack || sig != 'H')
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	f083 0301 	eor.w	r3, r3, #1
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d102      	bne.n	8003844 <hmc5883lDetect+0x3c>
 800383e:	79bb      	ldrb	r3, [r7, #6]
 8003840:	2b48      	cmp	r3, #72	; 0x48
 8003842:	d002      	beq.n	800384a <hmc5883lDetect+0x42>
        return false;
 8003844:	f04f 0300 	mov.w	r3, #0
 8003848:	e001      	b.n	800384e <hmc5883lDetect+0x46>

    return true;
 800384a:	f04f 0301 	mov.w	r3, #1
}
 800384e:	4618      	mov	r0, r3
 8003850:	f107 0708 	add.w	r7, r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <hmc5883lInit>:

void hmc5883lInit(float *calibrationGain)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08e      	sub	sp, #56	; 0x38
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStructure;
    float magGain[3];
    int16_t magADC[3];
    int i;
    int32_t xyz_total[3] = { 0, 0, 0 }; // 32 bit totals so they won't overflow.
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
 800386c:	f04f 0300 	mov.w	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
    bool bret = true;           // Error indicator
 8003872:	f04f 0301 	mov.w	r3, #1
 8003876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

    // PB12 - MAG_DRDY output on rev4 hardware
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 800387a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800387e:	85bb      	strh	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8003880:	f04f 0302 	mov.w	r3, #2
 8003884:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003888:	f04f 0304 	mov.w	r3, #4
 800388c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003890:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003894:	48a0      	ldr	r0, [pc, #640]	; (8003b18 <hmc5883lInit+0x2c0>)
 8003896:	4619      	mov	r1, r3
 8003898:	f00e fcfa 	bl	8012290 <GPIO_Init>

    delay(50);
 800389c:	f04f 0032 	mov.w	r0, #50	; 0x32
 80038a0:	f002 fff4 	bl	800688c <delay>
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFA, 0x010 + HMC_POS_BIAS);   // Reg A DOR = 0x010 + MS1, MS0 set to pos bias
 80038a4:	f04f 001e 	mov.w	r0, #30
 80038a8:	f04f 0100 	mov.w	r1, #0
 80038ac:	f04f 0211 	mov.w	r2, #17
 80038b0:	f000 faca 	bl	8003e48 <i2cWrite>
    // Note that the  very first measurement after a gain change maintains the same gain as the previous setting. 
    // The new gain setting is effective from the second measurement and on.
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFB, 2 << 5); // Set the Gain
 80038b4:	f04f 001e 	mov.w	r0, #30
 80038b8:	f04f 0101 	mov.w	r1, #1
 80038bc:	f04f 0240 	mov.w	r2, #64	; 0x40
 80038c0:	f000 fac2 	bl	8003e48 <i2cWrite>
    delay(100);
 80038c4:	f04f 0064 	mov.w	r0, #100	; 0x64
 80038c8:	f002 ffe0 	bl	800688c <delay>
    hmc5883lRead(magADC);
 80038cc:	f107 0318 	add.w	r3, r7, #24
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 f927 	bl	8003b24 <hmc5883lRead>

    for (i = 0; i < 10; i++) {  // Collect 10 samples
 80038d6:	f04f 0300 	mov.w	r3, #0
 80038da:	637b      	str	r3, [r7, #52]	; 0x34
 80038dc:	e041      	b.n	8003962 <hmc5883lInit+0x10a>
        i2cWrite(MAG_ADDRESS, HMC58X3_R_MODE, 1);
 80038de:	f04f 001e 	mov.w	r0, #30
 80038e2:	f04f 0102 	mov.w	r1, #2
 80038e6:	f04f 0201 	mov.w	r2, #1
 80038ea:	f000 faad 	bl	8003e48 <i2cWrite>
        delay(50);
 80038ee:	f04f 0032 	mov.w	r0, #50	; 0x32
 80038f2:	f002 ffcb 	bl	800688c <delay>
        hmc5883lRead(magADC);       // Get the raw values in case the scales have already been changed.
 80038f6:	f107 0318 	add.w	r3, r7, #24
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f912 	bl	8003b24 <hmc5883lRead>

        // Since the measurements are noisy, they should be averaged rather than taking the max.
        xyz_total[0] += magADC[0];
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	8b3b      	ldrh	r3, [r7, #24]
 8003904:	b21b      	sxth	r3, r3
 8003906:	18d3      	adds	r3, r2, r3
 8003908:	60fb      	str	r3, [r7, #12]
        xyz_total[1] += magADC[1];
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	8b7b      	ldrh	r3, [r7, #26]
 800390e:	b21b      	sxth	r3, r3
 8003910:	18d3      	adds	r3, r2, r3
 8003912:	613b      	str	r3, [r7, #16]
        xyz_total[2] += magADC[2];
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	8bbb      	ldrh	r3, [r7, #28]
 8003918:	b21b      	sxth	r3, r3
 800391a:	18d3      	adds	r3, r2, r3
 800391c:	617b      	str	r3, [r7, #20]

        // Detect saturation.
        if (-4096 >= min(magADC[0], min(magADC[1], magADC[2]))) {
 800391e:	8bba      	ldrh	r2, [r7, #28]
 8003920:	8b7b      	ldrh	r3, [r7, #26]
 8003922:	b212      	sxth	r2, r2
 8003924:	b21b      	sxth	r3, r3
 8003926:	429a      	cmp	r2, r3
 8003928:	bfb8      	it	lt
 800392a:	4613      	movlt	r3, r2
 800392c:	b29a      	uxth	r2, r3
 800392e:	8b3b      	ldrh	r3, [r7, #24]
 8003930:	b212      	sxth	r2, r2
 8003932:	b21b      	sxth	r3, r3
 8003934:	429a      	cmp	r2, r3
 8003936:	bfb8      	it	lt
 8003938:	4613      	movlt	r3, r2
 800393a:	b29b      	uxth	r3, r3
 800393c:	b21a      	sxth	r2, r3
 800393e:	4b77      	ldr	r3, [pc, #476]	; (8003b1c <hmc5883lInit+0x2c4>)
 8003940:	429a      	cmp	r2, r3
 8003942:	da04      	bge.n	800394e <hmc5883lInit+0xf6>
            bret = false;
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;              // Breaks out of the for loop.  No sense in continuing if we saturated.
 800394c:	e00c      	b.n	8003968 <hmc5883lInit+0x110>
        }
        LED1_TOGGLE;
 800394e:	4b72      	ldr	r3, [pc, #456]	; (8003b18 <hmc5883lInit+0x2c0>)
 8003950:	4a71      	ldr	r2, [pc, #452]	; (8003b18 <hmc5883lInit+0x2c0>)
 8003952:	68d2      	ldr	r2, [r2, #12]
 8003954:	f082 0210 	eor.w	r2, r2, #16
 8003958:	60da      	str	r2, [r3, #12]
    // The new gain setting is effective from the second measurement and on.
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFB, 2 << 5); // Set the Gain
    delay(100);
    hmc5883lRead(magADC);

    for (i = 0; i < 10; i++) {  // Collect 10 samples
 800395a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800395c:	f103 0301 	add.w	r3, r3, #1
 8003960:	637b      	str	r3, [r7, #52]	; 0x34
 8003962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003964:	2b09      	cmp	r3, #9
 8003966:	ddba      	ble.n	80038de <hmc5883lInit+0x86>
        }
        LED1_TOGGLE;
    }

    // Apply the negative bias. (Same gain)
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFA, 0x010 + HMC_NEG_BIAS);   // Reg A DOR = 0x010 + MS1, MS0 set to negative bias.
 8003968:	f04f 001e 	mov.w	r0, #30
 800396c:	f04f 0100 	mov.w	r1, #0
 8003970:	f04f 0212 	mov.w	r2, #18
 8003974:	f000 fa68 	bl	8003e48 <i2cWrite>
    for (i = 0; i < 10; i++) {
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	637b      	str	r3, [r7, #52]	; 0x34
 800397e:	e041      	b.n	8003a04 <hmc5883lInit+0x1ac>
        i2cWrite(MAG_ADDRESS, HMC58X3_R_MODE, 1);
 8003980:	f04f 001e 	mov.w	r0, #30
 8003984:	f04f 0102 	mov.w	r1, #2
 8003988:	f04f 0201 	mov.w	r2, #1
 800398c:	f000 fa5c 	bl	8003e48 <i2cWrite>
        delay(50);
 8003990:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003994:	f002 ff7a 	bl	800688c <delay>
        hmc5883lRead(magADC);               // Get the raw values in case the scales have already been changed.
 8003998:	f107 0318 	add.w	r3, r7, #24
 800399c:	4618      	mov	r0, r3
 800399e:	f000 f8c1 	bl	8003b24 <hmc5883lRead>

        // Since the measurements are noisy, they should be averaged.
        xyz_total[0] -= magADC[0];
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	8b3b      	ldrh	r3, [r7, #24]
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	60fb      	str	r3, [r7, #12]
        xyz_total[1] -= magADC[1];
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	8b7b      	ldrh	r3, [r7, #26]
 80039b0:	b21b      	sxth	r3, r3
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	613b      	str	r3, [r7, #16]
        xyz_total[2] -= magADC[2];
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	8bbb      	ldrh	r3, [r7, #28]
 80039ba:	b21b      	sxth	r3, r3
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	617b      	str	r3, [r7, #20]

        // Detect saturation.
        if (-4096 >= min(magADC[0], min(magADC[1], magADC[2]))) {
 80039c0:	8bba      	ldrh	r2, [r7, #28]
 80039c2:	8b7b      	ldrh	r3, [r7, #26]
 80039c4:	b212      	sxth	r2, r2
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	429a      	cmp	r2, r3
 80039ca:	bfb8      	it	lt
 80039cc:	4613      	movlt	r3, r2
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	8b3b      	ldrh	r3, [r7, #24]
 80039d2:	b212      	sxth	r2, r2
 80039d4:	b21b      	sxth	r3, r3
 80039d6:	429a      	cmp	r2, r3
 80039d8:	bfb8      	it	lt
 80039da:	4613      	movlt	r3, r2
 80039dc:	b29b      	uxth	r3, r3
 80039de:	b21a      	sxth	r2, r3
 80039e0:	4b4e      	ldr	r3, [pc, #312]	; (8003b1c <hmc5883lInit+0x2c4>)
 80039e2:	429a      	cmp	r2, r3
 80039e4:	da04      	bge.n	80039f0 <hmc5883lInit+0x198>
            bret = false;
 80039e6:	f04f 0300 	mov.w	r3, #0
 80039ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;              // Breaks out of the for loop.  No sense in continuing if we saturated.
 80039ee:	e00c      	b.n	8003a0a <hmc5883lInit+0x1b2>
        }
        LED1_TOGGLE;
 80039f0:	4b49      	ldr	r3, [pc, #292]	; (8003b18 <hmc5883lInit+0x2c0>)
 80039f2:	4a49      	ldr	r2, [pc, #292]	; (8003b18 <hmc5883lInit+0x2c0>)
 80039f4:	68d2      	ldr	r2, [r2, #12]
 80039f6:	f082 0210 	eor.w	r2, r2, #16
 80039fa:	60da      	str	r2, [r3, #12]
        LED1_TOGGLE;
    }

    // Apply the negative bias. (Same gain)
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFA, 0x010 + HMC_NEG_BIAS);   // Reg A DOR = 0x010 + MS1, MS0 set to negative bias.
    for (i = 0; i < 10; i++) {
 80039fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fe:	f103 0301 	add.w	r3, r3, #1
 8003a02:	637b      	str	r3, [r7, #52]	; 0x34
 8003a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a06:	2b09      	cmp	r3, #9
 8003a08:	ddba      	ble.n	8003980 <hmc5883lInit+0x128>
            break;              // Breaks out of the for loop.  No sense in continuing if we saturated.
        }
        LED1_TOGGLE;
    }

    magGain[0] = fabs(820.0 * HMC58X3_X_SELF_TEST_GAUSS * 2.0 * 10.0 / xyz_total[0]);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f014 fdb5 	bl	801857c <__aeabi_i2d>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	a13c      	add	r1, pc, #240	; (adr r1, 8003b08 <hmc5883lInit+0x2b0>)
 8003a18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a1c:	f014 ff3e 	bl	801889c <__aeabi_ddiv>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4610      	mov	r0, r2
 8003a26:	4619      	mov	r1, r3
 8003a28:	f015 f8d0 	bl	8018bcc <__aeabi_d2f>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a32:	623b      	str	r3, [r7, #32]
    magGain[1] = fabs(820.0 * HMC58X3_Y_SELF_TEST_GAUSS * 2.0 * 10.0 / xyz_total[1]);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f014 fda0 	bl	801857c <__aeabi_i2d>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	a131      	add	r1, pc, #196	; (adr r1, 8003b08 <hmc5883lInit+0x2b0>)
 8003a42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a46:	f014 ff29 	bl	801889c <__aeabi_ddiv>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4610      	mov	r0, r2
 8003a50:	4619      	mov	r1, r3
 8003a52:	f015 f8bb 	bl	8018bcc <__aeabi_d2f>
 8003a56:	4603      	mov	r3, r0
 8003a58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
    magGain[2] = fabs(820.0 * HMC58X3_Z_SELF_TEST_GAUSS * 2.0 * 10.0 / xyz_total[2]);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f014 fd8b 	bl	801857c <__aeabi_i2d>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	a129      	add	r1, pc, #164	; (adr r1, 8003b10 <hmc5883lInit+0x2b8>)
 8003a6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a70:	f014 ff14 	bl	801889c <__aeabi_ddiv>
 8003a74:	4602      	mov	r2, r0
 8003a76:	460b      	mov	r3, r1
 8003a78:	4610      	mov	r0, r2
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	f015 f8a6 	bl	8018bcc <__aeabi_d2f>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a86:	62bb      	str	r3, [r7, #40]	; 0x28

    // leave test mode
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFA, 0x70);   // Configuration Register A  -- 0 11 100 00  num samples: 8 ; output rate: 15Hz ; normal measurement mode
 8003a88:	f04f 001e 	mov.w	r0, #30
 8003a8c:	f04f 0100 	mov.w	r1, #0
 8003a90:	f04f 0270 	mov.w	r2, #112	; 0x70
 8003a94:	f000 f9d8 	bl	8003e48 <i2cWrite>
    i2cWrite(MAG_ADDRESS, HMC58X3_R_CONFB, 0x20);   // Configuration Register B  -- 001 00000    configuration gain 1.3Ga
 8003a98:	f04f 001e 	mov.w	r0, #30
 8003a9c:	f04f 0101 	mov.w	r1, #1
 8003aa0:	f04f 0220 	mov.w	r2, #32
 8003aa4:	f000 f9d0 	bl	8003e48 <i2cWrite>
    i2cWrite(MAG_ADDRESS, HMC58X3_R_MODE, 0x00);    // Mode register             -- 000000 00    continuous Conversion Mode
 8003aa8:	f04f 001e 	mov.w	r0, #30
 8003aac:	f04f 0102 	mov.w	r1, #2
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	f000 f9c8 	bl	8003e48 <i2cWrite>
    delay(100);
 8003ab8:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003abc:	f002 fee6 	bl	800688c <delay>

    if (!bret) {                // Something went wrong so get a best guess
 8003ac0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ac4:	f083 0301 	eor.w	r3, r3, #1
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <hmc5883lInit+0x282>
        magGain[0] = 1.0;
 8003ace:	4b14      	ldr	r3, [pc, #80]	; (8003b20 <hmc5883lInit+0x2c8>)
 8003ad0:	623b      	str	r3, [r7, #32]
        magGain[1] = 1.0;
 8003ad2:	4b13      	ldr	r3, [pc, #76]	; (8003b20 <hmc5883lInit+0x2c8>)
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24
        magGain[2] = 1.0;
 8003ad6:	4b12      	ldr	r3, [pc, #72]	; (8003b20 <hmc5883lInit+0x2c8>)
 8003ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    // if parameter was passed, give calibration values back
    if (calibrationGain) {
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00c      	beq.n	8003afa <hmc5883lInit+0x2a2>
        calibrationGain[0] = magGain[0];
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	601a      	str	r2, [r3, #0]
        calibrationGain[1] = magGain[1];
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f103 0304 	add.w	r3, r3, #4
 8003aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aee:	601a      	str	r2, [r3, #0]
        calibrationGain[2] = magGain[2];
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f103 0308 	add.w	r3, r3, #8
 8003af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003af8:	601a      	str	r2, [r3, #0]
    }
}
 8003afa:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	f3af 8000 	nop.w
 8003b08:	00000000 	.word	0x00000000
 8003b0c:	40d29400 	.word	0x40d29400
 8003b10:	00000000 	.word	0x00000000
 8003b14:	40d14c00 	.word	0x40d14c00
 8003b18:	40010c00 	.word	0x40010c00
 8003b1c:	fffff001 	.word	0xfffff001
 8003b20:	3f800000 	.word	0x3f800000

08003b24 <hmc5883lRead>:

void hmc5883lRead(int16_t *magData)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];

    i2cRead(MAG_ADDRESS, MAG_DATA_REGISTER, 6, buf);
 8003b2c:	f107 0308 	add.w	r3, r7, #8
 8003b30:	f04f 001e 	mov.w	r0, #30
 8003b34:	f04f 0103 	mov.w	r1, #3
 8003b38:	f04f 0206 	mov.w	r2, #6
 8003b3c:	f000 f99e 	bl	8003e7c <i2cRead>

    magData[0] = buf[0] << 8 | buf[1];
 8003b40:	7a3b      	ldrb	r3, [r7, #8]
 8003b42:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	7a7b      	ldrb	r3, [r7, #9]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	801a      	strh	r2, [r3, #0]
    magData[1] = buf[2] << 8 | buf[3];
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f103 0302 	add.w	r3, r3, #2
 8003b58:	7aba      	ldrb	r2, [r7, #10]
 8003b5a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003b5e:	b291      	uxth	r1, r2
 8003b60:	7afa      	ldrb	r2, [r7, #11]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	b292      	uxth	r2, r2
 8003b66:	801a      	strh	r2, [r3, #0]
    magData[2] = buf[4] << 8 | buf[5];
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f103 0304 	add.w	r3, r3, #4
 8003b6e:	7b3a      	ldrb	r2, [r7, #12]
 8003b70:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003b74:	b291      	uxth	r1, r2
 8003b76:	7b7a      	ldrb	r2, [r7, #13]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	b292      	uxth	r2, r2
 8003b7c:	801a      	strh	r2, [r3, #0]
}
 8003b7e:	f107 0710 	add.w	r7, r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop

08003b88 <__DMB>:
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	f3bf 8f5f 	dmb	sy
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop

08003b98 <I2C1_ER_IRQHandler>:
static void i2c_er_handler(void);
static void i2c_ev_handler(void);
static void i2cUnstick(void);

void I2C1_ER_IRQHandler(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
    i2c_er_handler();
 8003b9c:	f000 f814 	bl	8003bc8 <i2c_er_handler>
}
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop

08003ba4 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
    i2c_ev_handler();
 8003ba8:	f000 fa0a 	bl	8003fc0 <i2c_ev_handler>
}
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop

08003bb0 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
    i2c_er_handler();
 8003bb4:	f000 f808 	bl	8003bc8 <i2c_er_handler>
}
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop

08003bbc <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
    i2c_ev_handler();
 8003bc0:	f000 f9fe 	bl	8003fc0 <i2c_ev_handler>
}
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop

08003bc8 <i2c_er_handler>:
static volatile uint8_t reading;
static volatile uint8_t* write_p;
static volatile uint8_t* read_p;

static void i2c_er_handler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
    volatile uint32_t SR1Register, SR2Register;
    /* Read the I2C1 status register */
    SR1Register = I2Cx->SR1;
 8003bce:	4b3b      	ldr	r3, [pc, #236]	; (8003cbc <i2c_er_handler+0xf4>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	8a9b      	ldrh	r3, [r3, #20]
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	607b      	str	r3, [r7, #4]
    if (SR1Register & 0x0F00) { //an error
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <i2c_er_handler+0x22>
        error = true;
 8003be2:	4b37      	ldr	r3, [pc, #220]	; (8003cc0 <i2c_er_handler+0xf8>)
 8003be4:	f04f 0201 	mov.w	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
        // I2C1error.error = ((SR1Register & 0x0F00) >> 8);        //save error
        // I2C1error.job = job;    //the task
    }
    /* If AF, BERR or ARLO, abandon the current job and commence new if there are jobs */
    if (SR1Register & 0x0700) {
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d051      	beq.n	8003c98 <i2c_er_handler+0xd0>
        SR2Register = I2Cx->SR2;        //read second status register to clear ADDR if it is set (note that BTF will not be set after a NACK)
 8003bf4:	4b31      	ldr	r3, [pc, #196]	; (8003cbc <i2c_er_handler+0xf4>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	8b1b      	ldrh	r3, [r3, #24]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	603b      	str	r3, [r7, #0]
        I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable the RXNE/TXE interrupt - prevent the ISR tailchaining onto the ER (hopefully)
 8003bfe:	4b2f      	ldr	r3, [pc, #188]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c08:	f04f 0200 	mov.w	r2, #0
 8003c0c:	f00f f838 	bl	8012c80 <I2C_ITConfig>
        if (!(SR1Register & 0x0200) && !(I2Cx->CR1 & 0x0200)) {  //if we dont have an ARLO error, ensure sending of a stop
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d13e      	bne.n	8003c98 <i2c_er_handler+0xd0>
 8003c1a:	4b28      	ldr	r3, [pc, #160]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	881b      	ldrh	r3, [r3, #0]
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d136      	bne.n	8003c98 <i2c_er_handler+0xd0>
            if (I2Cx->CR1 & 0x0100) {   //We are currently trying to send a start, this is very bad as start,stop will hang the peripheral
 8003c2a:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d01e      	beq.n	8003c78 <i2c_er_handler+0xb0>
                while (I2Cx->CR1 & 0x0100);     //wait for any start to finish sending
 8003c3a:	bf00      	nop
 8003c3c:	4b1f      	ldr	r3, [pc, #124]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1f7      	bne.n	8003c3c <i2c_er_handler+0x74>
                I2C_GenerateSTOP(I2Cx, ENABLE); //send stop to finalise bus transaction
 8003c4c:	4b1b      	ldr	r3, [pc, #108]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f04f 0101 	mov.w	r1, #1
 8003c56:	f00e ff71 	bl	8012b3c <I2C_GenerateSTOP>
                while (I2Cx->CR1 & 0x0200);     //wait for stop to finish sending
 8003c5a:	bf00      	nop
 8003c5c:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f7      	bne.n	8003c5c <i2c_er_handler+0x94>
                i2cInit(I2Cx);   //reset and configure the hardware
 8003c6c:	4b13      	ldr	r3, [pc, #76]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f000 fc4b 	bl	800450c <i2cInit>
 8003c76:	e00f      	b.n	8003c98 <i2c_er_handler+0xd0>
            } else {
                I2C_GenerateSTOP(I2Cx, ENABLE); //stop to free up the bus
 8003c78:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f04f 0101 	mov.w	r1, #1
 8003c82:	f00e ff5b 	bl	8012b3c <I2C_GenerateSTOP>
                I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);   //Disable EVT and ERR interrupts while bus inactive
 8003c86:	4b0d      	ldr	r3, [pc, #52]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	f00e fff4 	bl	8012c80 <I2C_ITConfig>
            }
        }
    }
    I2Cx->SR1 &= ~0x0F00;       //reset all the error bits to clear the interrupt
 8003c98:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a07      	ldr	r2, [pc, #28]	; (8003cbc <i2c_er_handler+0xf4>)
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	8a92      	ldrh	r2, [r2, #20]
 8003ca2:	b292      	uxth	r2, r2
 8003ca4:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8003ca8:	b292      	uxth	r2, r2
 8003caa:	829a      	strh	r2, [r3, #20]
    busy = 0;
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <i2c_er_handler+0xfc>)
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	701a      	strb	r2, [r3, #0]
}
 8003cb4:	f107 0708 	add.w	r7, r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	200003fc 	.word	0x200003fc
 8003cc0:	20000402 	.word	0x20000402
 8003cc4:	20000403 	.word	0x20000403

08003cc8 <i2cWriteBuffer>:

bool i2cWriteBuffer(uint8_t addr_, uint8_t reg_, uint8_t len_, uint8_t *data)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	71fb      	strb	r3, [r7, #7]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	71bb      	strb	r3, [r7, #6]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    uint8_t my_data[16];
    uint32_t timeout = I2C_DEFAULT_TIMEOUT;
 8003cdc:	f247 5330 	movw	r3, #30000	; 0x7530
 8003ce0:	61bb      	str	r3, [r7, #24]

    addr = addr_ << 1;
 8003ce2:	79fb      	ldrb	r3, [r7, #7]
 8003ce4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	4b4c      	ldr	r3, [pc, #304]	; (8003e1c <i2cWriteBuffer+0x154>)
 8003cec:	701a      	strb	r2, [r3, #0]
    reg = reg_;
 8003cee:	4b4c      	ldr	r3, [pc, #304]	; (8003e20 <i2cWriteBuffer+0x158>)
 8003cf0:	79ba      	ldrb	r2, [r7, #6]
 8003cf2:	701a      	strb	r2, [r3, #0]
    writing = 1;
 8003cf4:	4b4b      	ldr	r3, [pc, #300]	; (8003e24 <i2cWriteBuffer+0x15c>)
 8003cf6:	f04f 0201 	mov.w	r2, #1
 8003cfa:	701a      	strb	r2, [r3, #0]
    reading = 0;
 8003cfc:	4b4a      	ldr	r3, [pc, #296]	; (8003e28 <i2cWriteBuffer+0x160>)
 8003cfe:	f04f 0200 	mov.w	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]
    write_p = my_data;
 8003d04:	4b49      	ldr	r3, [pc, #292]	; (8003e2c <i2cWriteBuffer+0x164>)
 8003d06:	f107 0208 	add.w	r2, r7, #8
 8003d0a:	601a      	str	r2, [r3, #0]
    read_p = my_data;
 8003d0c:	4b48      	ldr	r3, [pc, #288]	; (8003e30 <i2cWriteBuffer+0x168>)
 8003d0e:	f107 0208 	add.w	r2, r7, #8
 8003d12:	601a      	str	r2, [r3, #0]
    bytes = len_;
 8003d14:	4b47      	ldr	r3, [pc, #284]	; (8003e34 <i2cWriteBuffer+0x16c>)
 8003d16:	797a      	ldrb	r2, [r7, #5]
 8003d18:	701a      	strb	r2, [r3, #0]
    busy = 1;
 8003d1a:	4b47      	ldr	r3, [pc, #284]	; (8003e38 <i2cWriteBuffer+0x170>)
 8003d1c:	f04f 0201 	mov.w	r2, #1
 8003d20:	701a      	strb	r2, [r3, #0]
    error = false;
 8003d22:	4b46      	ldr	r3, [pc, #280]	; (8003e3c <i2cWriteBuffer+0x174>)
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	701a      	strb	r2, [r3, #0]

    // too long
    if (len_ > 16)
 8003d2a:	797b      	ldrb	r3, [r7, #5]
 8003d2c:	2b10      	cmp	r3, #16
 8003d2e:	d902      	bls.n	8003d36 <i2cWriteBuffer+0x6e>
        return false;
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	e06c      	b.n	8003e10 <i2cWriteBuffer+0x148>

    for (i = 0; i < len_; i++)
 8003d36:	f04f 0300 	mov.w	r3, #0
 8003d3a:	77fb      	strb	r3, [r7, #31]
 8003d3c:	e00d      	b.n	8003d5a <i2cWriteBuffer+0x92>
        my_data[i] = data[i];
 8003d3e:	7ffb      	ldrb	r3, [r7, #31]
 8003d40:	7ffa      	ldrb	r2, [r7, #31]
 8003d42:	6839      	ldr	r1, [r7, #0]
 8003d44:	188a      	adds	r2, r1, r2
 8003d46:	7812      	ldrb	r2, [r2, #0]
 8003d48:	f107 0120 	add.w	r1, r7, #32
 8003d4c:	18cb      	adds	r3, r1, r3
 8003d4e:	f803 2c18 	strb.w	r2, [r3, #-24]

    // too long
    if (len_ > 16)
        return false;

    for (i = 0; i < len_; i++)
 8003d52:	7ffb      	ldrb	r3, [r7, #31]
 8003d54:	f103 0301 	add.w	r3, r3, #1
 8003d58:	77fb      	strb	r3, [r7, #31]
 8003d5a:	7ffa      	ldrb	r2, [r7, #31]
 8003d5c:	797b      	ldrb	r3, [r7, #5]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d3ed      	bcc.n	8003d3e <i2cWriteBuffer+0x76>
        my_data[i] = data[i];

    if (!(I2Cx->CR2 & I2C_IT_EVT)) {        //if we are restarting the driver
 8003d62:	4b37      	ldr	r3, [pc, #220]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	889b      	ldrh	r3, [r3, #4]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d120      	bne.n	8003db4 <i2cWriteBuffer+0xec>
        if (!(I2Cx->CR1 & 0x0100)) {        // ensure sending a start
 8003d72:	4b33      	ldr	r3, [pc, #204]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10f      	bne.n	8003da2 <i2cWriteBuffer+0xda>
            while (I2Cx->CR1 & 0x0200) { ; }               //wait for any stop to finish sending
 8003d82:	bf00      	nop
 8003d84:	4b2e      	ldr	r3, [pc, #184]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f7      	bne.n	8003d84 <i2cWriteBuffer+0xbc>
            I2C_GenerateSTART(I2Cx, ENABLE);        //send the start for the new job
 8003d94:	4b2a      	ldr	r3, [pc, #168]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f04f 0101 	mov.w	r1, #1
 8003d9e:	f00e fead 	bl	8012afc <I2C_GenerateSTART>
        }
        I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, ENABLE);        //allow the interrupts to fire off again
 8003da2:	4b27      	ldr	r3, [pc, #156]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003dac:	f04f 0201 	mov.w	r2, #1
 8003db0:	f00e ff66 	bl	8012c80 <I2C_ITConfig>
    }

    while (busy && --timeout > 0);
 8003db4:	bf00      	nop
 8003db6:	4b20      	ldr	r3, [pc, #128]	; (8003e38 <i2cWriteBuffer+0x170>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d006      	beq.n	8003dce <i2cWriteBuffer+0x106>
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dc6:	61bb      	str	r3, [r7, #24]
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f3      	bne.n	8003db6 <i2cWriteBuffer+0xee>
    if (timeout == 0) {
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10f      	bne.n	8003df4 <i2cWriteBuffer+0x12c>
        i2cErrorCount++;
 8003dd4:	4b1b      	ldr	r3, [pc, #108]	; (8003e44 <i2cWriteBuffer+0x17c>)
 8003dd6:	881b      	ldrh	r3, [r3, #0]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f103 0301 	add.w	r3, r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	4b18      	ldr	r3, [pc, #96]	; (8003e44 <i2cWriteBuffer+0x17c>)
 8003de2:	801a      	strh	r2, [r3, #0]
        // reinit peripheral + clock out garbage
        i2cInit(I2Cx);
 8003de4:	4b16      	ldr	r3, [pc, #88]	; (8003e40 <i2cWriteBuffer+0x178>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fb8f 	bl	800450c <i2cInit>
        return false;
 8003dee:	f04f 0300 	mov.w	r3, #0
 8003df2:	e00d      	b.n	8003e10 <i2cWriteBuffer+0x148>
    }

    return !error;
 8003df4:	4b11      	ldr	r3, [pc, #68]	; (8003e3c <i2cWriteBuffer+0x174>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	bf0c      	ite	eq
 8003dfe:	2300      	moveq	r3, #0
 8003e00:	2301      	movne	r3, #1
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	f083 0301 	eor.w	r3, r3, #1
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	b2db      	uxtb	r3, r3
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	f107 0720 	add.w	r7, r7, #32
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000404 	.word	0x20000404
 8003e20:	20000405 	.word	0x20000405
 8003e24:	20000407 	.word	0x20000407
 8003e28:	20000408 	.word	0x20000408
 8003e2c:	2000040c 	.word	0x2000040c
 8003e30:	20000410 	.word	0x20000410
 8003e34:	20000406 	.word	0x20000406
 8003e38:	20000403 	.word	0x20000403
 8003e3c:	20000402 	.word	0x20000402
 8003e40:	200003fc 	.word	0x200003fc
 8003e44:	20000400 	.word	0x20000400

08003e48 <i2cWrite>:

bool i2cWrite(uint8_t addr_, uint8_t reg_, uint8_t data)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4613      	mov	r3, r2
 8003e50:	4602      	mov	r2, r0
 8003e52:	71fa      	strb	r2, [r7, #7]
 8003e54:	460a      	mov	r2, r1
 8003e56:	71ba      	strb	r2, [r7, #6]
 8003e58:	717b      	strb	r3, [r7, #5]
    return i2cWriteBuffer(addr_, reg_, 1, &data);
 8003e5a:	79f9      	ldrb	r1, [r7, #7]
 8003e5c:	79ba      	ldrb	r2, [r7, #6]
 8003e5e:	f107 0305 	add.w	r3, r7, #5
 8003e62:	4608      	mov	r0, r1
 8003e64:	4611      	mov	r1, r2
 8003e66:	f04f 0201 	mov.w	r2, #1
 8003e6a:	f7ff ff2d 	bl	8003cc8 <i2cWriteBuffer>
 8003e6e:	4603      	mov	r3, r0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	f107 0708 	add.w	r7, r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop

08003e7c <i2cRead>:

bool i2cRead(uint8_t addr_, uint8_t reg_, uint8_t len, uint8_t* buf)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	4603      	mov	r3, r0
 8003e86:	71fb      	strb	r3, [r7, #7]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	71bb      	strb	r3, [r7, #6]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	717b      	strb	r3, [r7, #5]
    uint32_t timeout = I2C_DEFAULT_TIMEOUT;
 8003e90:	f247 5330 	movw	r3, #30000	; 0x7530
 8003e94:	60fb      	str	r3, [r7, #12]

    addr = addr_ << 1;
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e9c:	b2da      	uxtb	r2, r3
 8003e9e:	4b3d      	ldr	r3, [pc, #244]	; (8003f94 <i2cRead+0x118>)
 8003ea0:	701a      	strb	r2, [r3, #0]
    reg = reg_;
 8003ea2:	4b3d      	ldr	r3, [pc, #244]	; (8003f98 <i2cRead+0x11c>)
 8003ea4:	79ba      	ldrb	r2, [r7, #6]
 8003ea6:	701a      	strb	r2, [r3, #0]
    writing = 0;
 8003ea8:	4b3c      	ldr	r3, [pc, #240]	; (8003f9c <i2cRead+0x120>)
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	701a      	strb	r2, [r3, #0]
    reading = 1;
 8003eb0:	4b3b      	ldr	r3, [pc, #236]	; (8003fa0 <i2cRead+0x124>)
 8003eb2:	f04f 0201 	mov.w	r2, #1
 8003eb6:	701a      	strb	r2, [r3, #0]
    read_p = buf;
 8003eb8:	4b3a      	ldr	r3, [pc, #232]	; (8003fa4 <i2cRead+0x128>)
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	601a      	str	r2, [r3, #0]
    write_p = buf;
 8003ebe:	4b3a      	ldr	r3, [pc, #232]	; (8003fa8 <i2cRead+0x12c>)
 8003ec0:	683a      	ldr	r2, [r7, #0]
 8003ec2:	601a      	str	r2, [r3, #0]
    bytes = len;
 8003ec4:	4b39      	ldr	r3, [pc, #228]	; (8003fac <i2cRead+0x130>)
 8003ec6:	797a      	ldrb	r2, [r7, #5]
 8003ec8:	701a      	strb	r2, [r3, #0]
    busy = 1;
 8003eca:	4b39      	ldr	r3, [pc, #228]	; (8003fb0 <i2cRead+0x134>)
 8003ecc:	f04f 0201 	mov.w	r2, #1
 8003ed0:	701a      	strb	r2, [r3, #0]
    error = false;
 8003ed2:	4b38      	ldr	r3, [pc, #224]	; (8003fb4 <i2cRead+0x138>)
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	701a      	strb	r2, [r3, #0]

    if (!(I2Cx->CR2 & I2C_IT_EVT)) {        //if we are restarting the driver
 8003eda:	4b37      	ldr	r3, [pc, #220]	; (8003fb8 <i2cRead+0x13c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	889b      	ldrh	r3, [r3, #4]
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d120      	bne.n	8003f2c <i2cRead+0xb0>
        if (!(I2Cx->CR1 & 0x0100)) {        // ensure sending a start
 8003eea:	4b33      	ldr	r3, [pc, #204]	; (8003fb8 <i2cRead+0x13c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10f      	bne.n	8003f1a <i2cRead+0x9e>
            while (I2Cx->CR1 & 0x0200) { ; }               //wait for any stop to finish sending
 8003efa:	bf00      	nop
 8003efc:	4b2e      	ldr	r3, [pc, #184]	; (8003fb8 <i2cRead+0x13c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1f7      	bne.n	8003efc <i2cRead+0x80>
            I2C_GenerateSTART(I2Cx, ENABLE);        //send the start for the new job
 8003f0c:	4b2a      	ldr	r3, [pc, #168]	; (8003fb8 <i2cRead+0x13c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f04f 0101 	mov.w	r1, #1
 8003f16:	f00e fdf1 	bl	8012afc <I2C_GenerateSTART>
        }
        I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, ENABLE);        //allow the interrupts to fire off again
 8003f1a:	4b27      	ldr	r3, [pc, #156]	; (8003fb8 <i2cRead+0x13c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003f24:	f04f 0201 	mov.w	r2, #1
 8003f28:	f00e feaa 	bl	8012c80 <I2C_ITConfig>
    }

    while (busy && --timeout > 0);
 8003f2c:	bf00      	nop
 8003f2e:	4b20      	ldr	r3, [pc, #128]	; (8003fb0 <i2cRead+0x134>)
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d006      	beq.n	8003f46 <i2cRead+0xca>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f3      	bne.n	8003f2e <i2cRead+0xb2>
    if (timeout == 0) {
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10f      	bne.n	8003f6c <i2cRead+0xf0>
        i2cErrorCount++;
 8003f4c:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <i2cRead+0x140>)
 8003f4e:	881b      	ldrh	r3, [r3, #0]
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	f103 0301 	add.w	r3, r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <i2cRead+0x140>)
 8003f5a:	801a      	strh	r2, [r3, #0]
        // reinit peripheral + clock out garbage
        i2cInit(I2Cx);
 8003f5c:	4b16      	ldr	r3, [pc, #88]	; (8003fb8 <i2cRead+0x13c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f000 fad3 	bl	800450c <i2cInit>
        return false;
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	e00d      	b.n	8003f88 <i2cRead+0x10c>
    }

    return !error;
 8003f6c:	4b11      	ldr	r3, [pc, #68]	; (8003fb4 <i2cRead+0x138>)
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	bf0c      	ite	eq
 8003f76:	2300      	moveq	r3, #0
 8003f78:	2301      	movne	r3, #1
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	f083 0301 	eor.w	r3, r3, #1
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	b2db      	uxtb	r3, r3
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f107 0710 	add.w	r7, r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000404 	.word	0x20000404
 8003f98:	20000405 	.word	0x20000405
 8003f9c:	20000407 	.word	0x20000407
 8003fa0:	20000408 	.word	0x20000408
 8003fa4:	20000410 	.word	0x20000410
 8003fa8:	2000040c 	.word	0x2000040c
 8003fac:	20000406 	.word	0x20000406
 8003fb0:	20000403 	.word	0x20000403
 8003fb4:	20000402 	.word	0x20000402
 8003fb8:	200003fc 	.word	0x200003fc
 8003fbc:	20000400 	.word	0x20000400

08003fc0 <i2c_ev_handler>:

void i2c_ev_handler(void)
{
 8003fc0:	b5b0      	push	{r4, r5, r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
    static uint8_t subaddress_sent, final_stop; //flag to indicate if subaddess sent, flag to indicate final bus condition
    static int8_t index;        //index is signed -1==send the subaddress
    uint8_t SReg_1 = I2Cx->SR1; //read the status register here
 8003fc6:	4b72      	ldr	r3, [pc, #456]	; (8004190 <i2c_ev_handler+0x1d0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	8a9b      	ldrh	r3, [r3, #20]
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	71fb      	strb	r3, [r7, #7]

    if (SReg_1 & 0x0001) {      //we just sent a start - EV5 in ref manual
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d057      	beq.n	800408a <i2c_ev_handler+0xca>
        I2Cx->CR1 &= ~0x0800;  //reset the POS bit so ACK/NACK applied to the current byte
 8003fda:	4b6d      	ldr	r3, [pc, #436]	; (8004190 <i2c_ev_handler+0x1d0>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a6c      	ldr	r2, [pc, #432]	; (8004190 <i2c_ev_handler+0x1d0>)
 8003fe0:	6812      	ldr	r2, [r2, #0]
 8003fe2:	8812      	ldrh	r2, [r2, #0]
 8003fe4:	b292      	uxth	r2, r2
 8003fe6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fea:	b292      	uxth	r2, r2
 8003fec:	801a      	strh	r2, [r3, #0]
        I2C_AcknowledgeConfig(I2Cx, ENABLE);    //make sure ACK is on
 8003fee:	4b68      	ldr	r3, [pc, #416]	; (8004190 <i2c_ev_handler+0x1d0>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f04f 0101 	mov.w	r1, #1
 8003ff8:	f00e fdc0 	bl	8012b7c <I2C_AcknowledgeConfig>
        index = 0;              //reset the index
 8003ffc:	4b65      	ldr	r3, [pc, #404]	; (8004194 <i2c_ev_handler+0x1d4>)
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
        if (reading && (subaddress_sent || 0xFF == reg)) {       //we have sent the subaddr
 8004004:	4b64      	ldr	r3, [pc, #400]	; (8004198 <i2c_ev_handler+0x1d8>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d027      	beq.n	800405e <i2c_ev_handler+0x9e>
 800400e:	4b63      	ldr	r3, [pc, #396]	; (800419c <i2c_ev_handler+0x1dc>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d104      	bne.n	8004020 <i2c_ev_handler+0x60>
 8004016:	4b62      	ldr	r3, [pc, #392]	; (80041a0 <i2c_ev_handler+0x1e0>)
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2bff      	cmp	r3, #255	; 0xff
 800401e:	d11e      	bne.n	800405e <i2c_ev_handler+0x9e>
            subaddress_sent = 1;        //make sure this is set in case of no subaddress, so following code runs correctly
 8004020:	4b5e      	ldr	r3, [pc, #376]	; (800419c <i2c_ev_handler+0x1dc>)
 8004022:	f04f 0201 	mov.w	r2, #1
 8004026:	701a      	strb	r2, [r3, #0]
            if (bytes == 2)
 8004028:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <i2c_ev_handler+0x1e4>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d109      	bne.n	8004046 <i2c_ev_handler+0x86>
                I2Cx->CR1 |= 0x0800;    //set the POS bit so NACK applied to the final byte in the two byte read
 8004032:	4b57      	ldr	r3, [pc, #348]	; (8004190 <i2c_ev_handler+0x1d0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a56      	ldr	r2, [pc, #344]	; (8004190 <i2c_ev_handler+0x1d0>)
 8004038:	6812      	ldr	r2, [r2, #0]
 800403a:	8812      	ldrh	r2, [r2, #0]
 800403c:	b292      	uxth	r2, r2
 800403e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004042:	b292      	uxth	r2, r2
 8004044:	801a      	strh	r2, [r3, #0]
            I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Receiver);   //send the address and set hardware mode
 8004046:	4b52      	ldr	r3, [pc, #328]	; (8004190 <i2c_ev_handler+0x1d0>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	4b57      	ldr	r3, [pc, #348]	; (80041a8 <i2c_ev_handler+0x1e8>)
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	4610      	mov	r0, r2
 8004052:	4619      	mov	r1, r3
 8004054:	f04f 0201 	mov.w	r2, #1
 8004058:	f00e fe54 	bl	8012d04 <I2C_Send7bitAddress>
 800405c:	e221      	b.n	80044a2 <i2c_ev_handler+0x4e2>
        } else {                //direction is Tx, or we havent sent the sub and rep start
            I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Transmitter);        //send the address and set hardware mode
 800405e:	4b4c      	ldr	r3, [pc, #304]	; (8004190 <i2c_ev_handler+0x1d0>)
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	4b51      	ldr	r3, [pc, #324]	; (80041a8 <i2c_ev_handler+0x1e8>)
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	b2db      	uxtb	r3, r3
 8004068:	4610      	mov	r0, r2
 800406a:	4619      	mov	r1, r3
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f00e fe48 	bl	8012d04 <I2C_Send7bitAddress>
            if (reg != 0xFF)       //0xFF as subaddress means it will be ignored, in Tx or Rx mode
 8004074:	4b4a      	ldr	r3, [pc, #296]	; (80041a0 <i2c_ev_handler+0x1e0>)
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2bff      	cmp	r3, #255	; 0xff
 800407c:	f000 8210 	beq.w	80044a0 <i2c_ev_handler+0x4e0>
                index = -1;     //send a subaddress
 8004080:	4b44      	ldr	r3, [pc, #272]	; (8004194 <i2c_ev_handler+0x1d4>)
 8004082:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8004086:	701a      	strb	r2, [r3, #0]
 8004088:	e20a      	b.n	80044a0 <i2c_ev_handler+0x4e0>
        }
    } else if (SReg_1 & 0x0002) {       //we just sent the address - EV6 in ref manual
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 808d 	beq.w	80041b0 <i2c_ev_handler+0x1f0>
        //Read SR1,2 to clear ADDR
        volatile uint8_t a;
        __DMB(); // memory fence to control hardware
 8004096:	f7ff fd77 	bl	8003b88 <__DMB>
        if (bytes == 1 && reading && subaddress_sent) { //we are receiving 1 byte - EV6_3
 800409a:	4b42      	ldr	r3, [pc, #264]	; (80041a4 <i2c_ev_handler+0x1e4>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d12c      	bne.n	80040fe <i2c_ev_handler+0x13e>
 80040a4:	4b3c      	ldr	r3, [pc, #240]	; (8004198 <i2c_ev_handler+0x1d8>)
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d027      	beq.n	80040fe <i2c_ev_handler+0x13e>
 80040ae:	4b3b      	ldr	r3, [pc, #236]	; (800419c <i2c_ev_handler+0x1dc>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d023      	beq.n	80040fe <i2c_ev_handler+0x13e>
            I2C_AcknowledgeConfig(I2Cx, DISABLE);       //turn off ACK
 80040b6:	4b36      	ldr	r3, [pc, #216]	; (8004190 <i2c_ev_handler+0x1d0>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f04f 0100 	mov.w	r1, #0
 80040c0:	f00e fd5c 	bl	8012b7c <I2C_AcknowledgeConfig>
            __DMB();
 80040c4:	f7ff fd60 	bl	8003b88 <__DMB>
            a = I2Cx->SR2;      //clear ADDR after ACK is turned off
 80040c8:	4b31      	ldr	r3, [pc, #196]	; (8004190 <i2c_ev_handler+0x1d0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	8b1b      	ldrh	r3, [r3, #24]
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	71bb      	strb	r3, [r7, #6]
            I2C_GenerateSTOP(I2Cx, ENABLE);     //program the stop
 80040d4:	4b2e      	ldr	r3, [pc, #184]	; (8004190 <i2c_ev_handler+0x1d0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f04f 0101 	mov.w	r1, #1
 80040de:	f00e fd2d 	bl	8012b3c <I2C_GenerateSTOP>
            final_stop = 1;
 80040e2:	4b32      	ldr	r3, [pc, #200]	; (80041ac <i2c_ev_handler+0x1ec>)
 80040e4:	f04f 0201 	mov.w	r2, #1
 80040e8:	701a      	strb	r2, [r3, #0]
            I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);     //allow us to have an EV7
 80040ea:	4b29      	ldr	r3, [pc, #164]	; (8004190 <i2c_ev_handler+0x1d0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80040f4:	f04f 0201 	mov.w	r2, #1
 80040f8:	f00e fdc2 	bl	8012c80 <I2C_ITConfig>
 80040fc:	e1d1      	b.n	80044a2 <i2c_ev_handler+0x4e2>
        } else {                //EV6 and EV6_1
            a = I2Cx->SR2;      //clear the ADDR here
 80040fe:	4b24      	ldr	r3, [pc, #144]	; (8004190 <i2c_ev_handler+0x1d0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	8b1b      	ldrh	r3, [r3, #24]
 8004104:	b29b      	uxth	r3, r3
 8004106:	b2db      	uxtb	r3, r3
 8004108:	71bb      	strb	r3, [r7, #6]
            __DMB();
 800410a:	f7ff fd3d 	bl	8003b88 <__DMB>
            if (bytes == 2 && reading && subaddress_sent) {     //rx 2 bytes - EV6_1
 800410e:	4b25      	ldr	r3, [pc, #148]	; (80041a4 <i2c_ev_handler+0x1e4>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d119      	bne.n	800414c <i2c_ev_handler+0x18c>
 8004118:	4b1f      	ldr	r3, [pc, #124]	; (8004198 <i2c_ev_handler+0x1d8>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d014      	beq.n	800414c <i2c_ev_handler+0x18c>
 8004122:	4b1e      	ldr	r3, [pc, #120]	; (800419c <i2c_ev_handler+0x1dc>)
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d010      	beq.n	800414c <i2c_ev_handler+0x18c>
                I2C_AcknowledgeConfig(I2Cx, DISABLE);   //turn off ACK
 800412a:	4b19      	ldr	r3, [pc, #100]	; (8004190 <i2c_ev_handler+0x1d0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f04f 0100 	mov.w	r1, #0
 8004134:	f00e fd22 	bl	8012b7c <I2C_AcknowledgeConfig>
                I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer to fill
 8004138:	4b15      	ldr	r3, [pc, #84]	; (8004190 <i2c_ev_handler+0x1d0>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f00e fd9b 	bl	8012c80 <I2C_ITConfig>
 800414a:	e1aa      	b.n	80044a2 <i2c_ev_handler+0x4e2>
            } else if (bytes == 3 && reading && subaddress_sent)       //rx 3 bytes
 800414c:	4b15      	ldr	r3, [pc, #84]	; (80041a4 <i2c_ev_handler+0x1e4>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b03      	cmp	r3, #3
 8004154:	d112      	bne.n	800417c <i2c_ev_handler+0x1bc>
 8004156:	4b10      	ldr	r3, [pc, #64]	; (8004198 <i2c_ev_handler+0x1d8>)
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00d      	beq.n	800417c <i2c_ev_handler+0x1bc>
 8004160:	4b0e      	ldr	r3, [pc, #56]	; (800419c <i2c_ev_handler+0x1dc>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d009      	beq.n	800417c <i2c_ev_handler+0x1bc>
                I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //make sure RXNE disabled so we get a BTF in two bytes time
 8004168:	4b09      	ldr	r3, [pc, #36]	; (8004190 <i2c_ev_handler+0x1d0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4618      	mov	r0, r3
 800416e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f00e fd83 	bl	8012c80 <I2C_ITConfig>
 800417a:	e192      	b.n	80044a2 <i2c_ev_handler+0x4e2>
            else                //receiving greater than three bytes, sending subaddress, or transmitting
                I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);
 800417c:	4b04      	ldr	r3, [pc, #16]	; (8004190 <i2c_ev_handler+0x1d0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004186:	f04f 0201 	mov.w	r2, #1
 800418a:	f00e fd79 	bl	8012c80 <I2C_ITConfig>
 800418e:	e188      	b.n	80044a2 <i2c_ev_handler+0x4e2>
 8004190:	200003fc 	.word	0x200003fc
 8004194:	20000414 	.word	0x20000414
 8004198:	20000408 	.word	0x20000408
 800419c:	20000415 	.word	0x20000415
 80041a0:	20000405 	.word	0x20000405
 80041a4:	20000406 	.word	0x20000406
 80041a8:	20000404 	.word	0x20000404
 80041ac:	20000416 	.word	0x20000416
        }
    } else if (SReg_1 & 0x004) {        //Byte transfer finished - EV7_2, EV7_3 or EV8_2
 80041b0:	79fb      	ldrb	r3, [r7, #7]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 80d1 	beq.w	800435e <i2c_ev_handler+0x39e>
        final_stop = 1;
 80041bc:	4b86      	ldr	r3, [pc, #536]	; (80043d8 <i2c_ev_handler+0x418>)
 80041be:	f04f 0201 	mov.w	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]
        if (reading && subaddress_sent) {     //EV7_2, EV7_3
 80041c4:	4b85      	ldr	r3, [pc, #532]	; (80043dc <i2c_ev_handler+0x41c>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 808d 	beq.w	80042ea <i2c_ev_handler+0x32a>
 80041d0:	4b83      	ldr	r3, [pc, #524]	; (80043e0 <i2c_ev_handler+0x420>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8088 	beq.w	80042ea <i2c_ev_handler+0x32a>
            if (bytes > 2) {      //EV7_2
 80041da:	4b82      	ldr	r3, [pc, #520]	; (80043e4 <i2c_ev_handler+0x424>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d941      	bls.n	8004268 <i2c_ev_handler+0x2a8>
                I2C_AcknowledgeConfig(I2Cx, DISABLE);   //turn off ACK
 80041e4:	4b80      	ldr	r3, [pc, #512]	; (80043e8 <i2c_ev_handler+0x428>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f04f 0100 	mov.w	r1, #0
 80041ee:	f00e fcc5 	bl	8012b7c <I2C_AcknowledgeConfig>
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-2
 80041f2:	4b7e      	ldr	r3, [pc, #504]	; (80043ec <i2c_ev_handler+0x42c>)
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	4b7e      	ldr	r3, [pc, #504]	; (80043f0 <i2c_ev_handler+0x430>)
 80041f8:	781c      	ldrb	r4, [r3, #0]
 80041fa:	b263      	sxtb	r3, r4
 80041fc:	18d5      	adds	r5, r2, r3
 80041fe:	4b7a      	ldr	r3, [pc, #488]	; (80043e8 <i2c_ev_handler+0x428>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f00e fd70 	bl	8012ce8 <I2C_ReceiveData>
 8004208:	4603      	mov	r3, r0
 800420a:	702b      	strb	r3, [r5, #0]
 800420c:	4623      	mov	r3, r4
 800420e:	f103 0301 	add.w	r3, r3, #1
 8004212:	b2da      	uxtb	r2, r3
 8004214:	4b76      	ldr	r3, [pc, #472]	; (80043f0 <i2c_ev_handler+0x430>)
 8004216:	701a      	strb	r2, [r3, #0]
                I2C_GenerateSTOP(I2Cx, ENABLE); //program the Stop
 8004218:	4b73      	ldr	r3, [pc, #460]	; (80043e8 <i2c_ev_handler+0x428>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f04f 0101 	mov.w	r1, #1
 8004222:	f00e fc8b 	bl	8012b3c <I2C_GenerateSTOP>
                final_stop = 1; //reuired to fix hardware
 8004226:	4b6c      	ldr	r3, [pc, #432]	; (80043d8 <i2c_ev_handler+0x418>)
 8004228:	f04f 0201 	mov.w	r2, #1
 800422c:	701a      	strb	r2, [r3, #0]
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
 800422e:	4b6f      	ldr	r3, [pc, #444]	; (80043ec <i2c_ev_handler+0x42c>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b6f      	ldr	r3, [pc, #444]	; (80043f0 <i2c_ev_handler+0x430>)
 8004234:	781c      	ldrb	r4, [r3, #0]
 8004236:	b263      	sxtb	r3, r4
 8004238:	18d5      	adds	r5, r2, r3
 800423a:	4b6b      	ldr	r3, [pc, #428]	; (80043e8 <i2c_ev_handler+0x428>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f00e fd52 	bl	8012ce8 <I2C_ReceiveData>
 8004244:	4603      	mov	r3, r0
 8004246:	702b      	strb	r3, [r5, #0]
 8004248:	4623      	mov	r3, r4
 800424a:	f103 0301 	add.w	r3, r3, #1
 800424e:	b2da      	uxtb	r2, r3
 8004250:	4b67      	ldr	r3, [pc, #412]	; (80043f0 <i2c_ev_handler+0x430>)
 8004252:	701a      	strb	r2, [r3, #0]
                I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE); //enable TXE to allow the final EV7
 8004254:	4b64      	ldr	r3, [pc, #400]	; (80043e8 <i2c_ev_handler+0x428>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4618      	mov	r0, r3
 800425a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800425e:	f04f 0201 	mov.w	r2, #1
 8004262:	f00e fd0d 	bl	8012c80 <I2C_ITConfig>
                I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);
        }
    } else if (SReg_1 & 0x004) {        //Byte transfer finished - EV7_2, EV7_3 or EV8_2
        final_stop = 1;
        if (reading && subaddress_sent) {     //EV7_2, EV7_3
            if (bytes > 2) {      //EV7_2
 8004266:	e070      	b.n	800434a <i2c_ev_handler+0x38a>
                I2C_GenerateSTOP(I2Cx, ENABLE); //program the Stop
                final_stop = 1; //reuired to fix hardware
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
                I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE); //enable TXE to allow the final EV7
            } else {            //EV7_3
                if (final_stop)
 8004268:	4b5b      	ldr	r3, [pc, #364]	; (80043d8 <i2c_ev_handler+0x418>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <i2c_ev_handler+0x2c0>
                    I2C_GenerateSTOP(I2Cx, ENABLE);     //program the Stop
 8004270:	4b5d      	ldr	r3, [pc, #372]	; (80043e8 <i2c_ev_handler+0x428>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f04f 0101 	mov.w	r1, #1
 800427a:	f00e fc5f 	bl	8012b3c <I2C_GenerateSTOP>
 800427e:	e006      	b.n	800428e <i2c_ev_handler+0x2ce>
                else
                    I2C_GenerateSTART(I2Cx, ENABLE);    //program a rep start
 8004280:	4b59      	ldr	r3, [pc, #356]	; (80043e8 <i2c_ev_handler+0x428>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4618      	mov	r0, r3
 8004286:	f04f 0101 	mov.w	r1, #1
 800428a:	f00e fc37 	bl	8012afc <I2C_GenerateSTART>
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
 800428e:	4b57      	ldr	r3, [pc, #348]	; (80043ec <i2c_ev_handler+0x42c>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4b57      	ldr	r3, [pc, #348]	; (80043f0 <i2c_ev_handler+0x430>)
 8004294:	781c      	ldrb	r4, [r3, #0]
 8004296:	b263      	sxtb	r3, r4
 8004298:	18d5      	adds	r5, r2, r3
 800429a:	4b53      	ldr	r3, [pc, #332]	; (80043e8 <i2c_ev_handler+0x428>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f00e fd22 	bl	8012ce8 <I2C_ReceiveData>
 80042a4:	4603      	mov	r3, r0
 80042a6:	702b      	strb	r3, [r5, #0]
 80042a8:	4623      	mov	r3, r4
 80042aa:	f103 0301 	add.w	r3, r3, #1
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	4b4f      	ldr	r3, [pc, #316]	; (80043f0 <i2c_ev_handler+0x430>)
 80042b2:	701a      	strb	r2, [r3, #0]
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N
 80042b4:	4b4d      	ldr	r3, [pc, #308]	; (80043ec <i2c_ev_handler+0x42c>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	4b4d      	ldr	r3, [pc, #308]	; (80043f0 <i2c_ev_handler+0x430>)
 80042ba:	781c      	ldrb	r4, [r3, #0]
 80042bc:	b263      	sxtb	r3, r4
 80042be:	18d5      	adds	r5, r2, r3
 80042c0:	4b49      	ldr	r3, [pc, #292]	; (80043e8 <i2c_ev_handler+0x428>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f00e fd0f 	bl	8012ce8 <I2C_ReceiveData>
 80042ca:	4603      	mov	r3, r0
 80042cc:	702b      	strb	r3, [r5, #0]
 80042ce:	4623      	mov	r3, r4
 80042d0:	f103 0301 	add.w	r3, r3, #1
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	4b46      	ldr	r3, [pc, #280]	; (80043f0 <i2c_ev_handler+0x430>)
 80042d8:	701a      	strb	r2, [r3, #0]
                index++;        //to show job completed
 80042da:	4b45      	ldr	r3, [pc, #276]	; (80043f0 <i2c_ev_handler+0x430>)
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	f103 0301 	add.w	r3, r3, #1
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	4b42      	ldr	r3, [pc, #264]	; (80043f0 <i2c_ev_handler+0x430>)
 80042e6:	701a      	strb	r2, [r3, #0]
                I2C_ITConfig(I2Cx, I2C_IT_BUF, ENABLE);
        }
    } else if (SReg_1 & 0x004) {        //Byte transfer finished - EV7_2, EV7_3 or EV8_2
        final_stop = 1;
        if (reading && subaddress_sent) {     //EV7_2, EV7_3
            if (bytes > 2) {      //EV7_2
 80042e8:	e02f      	b.n	800434a <i2c_ev_handler+0x38a>
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N-1
                read_p[index++] = I2C_ReceiveData(I2Cx);    //read data N
                index++;        //to show job completed
            }
        } else {                //EV8_2, which may be due to a subaddress sent or a write completion
            if (subaddress_sent || (writing)) {
 80042ea:	4b3d      	ldr	r3, [pc, #244]	; (80043e0 <i2c_ev_handler+0x420>)
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d104      	bne.n	80042fc <i2c_ev_handler+0x33c>
 80042f2:	4b40      	ldr	r3, [pc, #256]	; (80043f4 <i2c_ev_handler+0x434>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01a      	beq.n	8004332 <i2c_ev_handler+0x372>
                if (final_stop)
 80042fc:	4b36      	ldr	r3, [pc, #216]	; (80043d8 <i2c_ev_handler+0x418>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d007      	beq.n	8004314 <i2c_ev_handler+0x354>
                    I2C_GenerateSTOP(I2Cx, ENABLE);     //program the Stop
 8004304:	4b38      	ldr	r3, [pc, #224]	; (80043e8 <i2c_ev_handler+0x428>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4618      	mov	r0, r3
 800430a:	f04f 0101 	mov.w	r1, #1
 800430e:	f00e fc15 	bl	8012b3c <I2C_GenerateSTOP>
 8004312:	e006      	b.n	8004322 <i2c_ev_handler+0x362>
                else
                    I2C_GenerateSTART(I2Cx, ENABLE);    //program a rep start
 8004314:	4b34      	ldr	r3, [pc, #208]	; (80043e8 <i2c_ev_handler+0x428>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f04f 0101 	mov.w	r1, #1
 800431e:	f00e fbed 	bl	8012afc <I2C_GenerateSTART>
                index++;        //to show that the job is complete
 8004322:	4b33      	ldr	r3, [pc, #204]	; (80043f0 <i2c_ev_handler+0x430>)
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	f103 0301 	add.w	r3, r3, #1
 800432a:	b2da      	uxtb	r2, r3
 800432c:	4b30      	ldr	r3, [pc, #192]	; (80043f0 <i2c_ev_handler+0x430>)
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e00b      	b.n	800434a <i2c_ev_handler+0x38a>
            } else {            //We need to send a subaddress
                I2C_GenerateSTART(I2Cx, ENABLE);        //program the repeated Start
 8004332:	4b2d      	ldr	r3, [pc, #180]	; (80043e8 <i2c_ev_handler+0x428>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4618      	mov	r0, r3
 8004338:	f04f 0101 	mov.w	r1, #1
 800433c:	f00e fbde 	bl	8012afc <I2C_GenerateSTART>
                subaddress_sent = 1;    //this is set back to zero upon completion of the current task
 8004340:	4b27      	ldr	r3, [pc, #156]	; (80043e0 <i2c_ev_handler+0x420>)
 8004342:	f04f 0201 	mov.w	r2, #1
 8004346:	701a      	strb	r2, [r3, #0]
            }
        }
        //we must wait for the start to clear, otherwise we get constant BTF
        while (I2Cx->CR1 & 0x0100) { ; }                       
 8004348:	e7ff      	b.n	800434a <i2c_ev_handler+0x38a>
 800434a:	bf00      	nop
 800434c:	4b26      	ldr	r3, [pc, #152]	; (80043e8 <i2c_ev_handler+0x428>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	881b      	ldrh	r3, [r3, #0]
 8004352:	b29b      	uxth	r3, r3
 8004354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1f7      	bne.n	800434c <i2c_ev_handler+0x38c>
 800435c:	e0a1      	b.n	80044a2 <i2c_ev_handler+0x4e2>
    } else if (SReg_1 & 0x0040) {       //Byte received - EV7
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004364:	2b00      	cmp	r3, #0
 8004366:	d047      	beq.n	80043f8 <i2c_ev_handler+0x438>
        read_p[index++] = I2C_ReceiveData(I2Cx);
 8004368:	4b20      	ldr	r3, [pc, #128]	; (80043ec <i2c_ev_handler+0x42c>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4b20      	ldr	r3, [pc, #128]	; (80043f0 <i2c_ev_handler+0x430>)
 800436e:	781c      	ldrb	r4, [r3, #0]
 8004370:	b263      	sxtb	r3, r4
 8004372:	18d5      	adds	r5, r2, r3
 8004374:	4b1c      	ldr	r3, [pc, #112]	; (80043e8 <i2c_ev_handler+0x428>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4618      	mov	r0, r3
 800437a:	f00e fcb5 	bl	8012ce8 <I2C_ReceiveData>
 800437e:	4603      	mov	r3, r0
 8004380:	702b      	strb	r3, [r5, #0]
 8004382:	4623      	mov	r3, r4
 8004384:	f103 0301 	add.w	r3, r3, #1
 8004388:	b2da      	uxtb	r2, r3
 800438a:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <i2c_ev_handler+0x430>)
 800438c:	701a      	strb	r2, [r3, #0]
        if (bytes == (index + 3))
 800438e:	4b15      	ldr	r3, [pc, #84]	; (80043e4 <i2c_ev_handler+0x424>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	461a      	mov	r2, r3
 8004396:	4b16      	ldr	r3, [pc, #88]	; (80043f0 <i2c_ev_handler+0x430>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	b25b      	sxtb	r3, r3
 800439c:	f103 0303 	add.w	r3, r3, #3
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d108      	bne.n	80043b6 <i2c_ev_handler+0x3f6>
            I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);    //disable TXE to allow the buffer to flush so we can get an EV7_2
 80043a4:	4b10      	ldr	r3, [pc, #64]	; (80043e8 <i2c_ev_handler+0x428>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80043ae:	f04f 0200 	mov.w	r2, #0
 80043b2:	f00e fc65 	bl	8012c80 <I2C_ITConfig>
        if (bytes == index)       //We have completed a final EV7
 80043b6:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <i2c_ev_handler+0x424>)
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	461a      	mov	r2, r3
 80043be:	4b0c      	ldr	r3, [pc, #48]	; (80043f0 <i2c_ev_handler+0x430>)
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	b25b      	sxtb	r3, r3
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d16c      	bne.n	80044a2 <i2c_ev_handler+0x4e2>
            index++;            //to show job is complete
 80043c8:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <i2c_ev_handler+0x430>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	f103 0301 	add.w	r3, r3, #1
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	4b07      	ldr	r3, [pc, #28]	; (80043f0 <i2c_ev_handler+0x430>)
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	e064      	b.n	80044a2 <i2c_ev_handler+0x4e2>
 80043d8:	20000416 	.word	0x20000416
 80043dc:	20000408 	.word	0x20000408
 80043e0:	20000415 	.word	0x20000415
 80043e4:	20000406 	.word	0x20000406
 80043e8:	200003fc 	.word	0x200003fc
 80043ec:	20000410 	.word	0x20000410
 80043f0:	20000414 	.word	0x20000414
 80043f4:	20000407 	.word	0x20000407
    } else if (SReg_1 & 0x0080) {       //Byte transmitted -EV8/EV8_1
 80043f8:	79fb      	ldrb	r3, [r7, #7]
 80043fa:	b25b      	sxtb	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	da50      	bge.n	80044a2 <i2c_ev_handler+0x4e2>
        if (index != -1) {      //we dont have a subaddress to send
 8004400:	4b39      	ldr	r3, [pc, #228]	; (80044e8 <i2c_ev_handler+0x528>)
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	b25b      	sxtb	r3, r3
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440a:	d025      	beq.n	8004458 <i2c_ev_handler+0x498>
            I2C_SendData(I2Cx, write_p[index++]);
 800440c:	4b37      	ldr	r3, [pc, #220]	; (80044ec <i2c_ev_handler+0x52c>)
 800440e:	6819      	ldr	r1, [r3, #0]
 8004410:	4b37      	ldr	r3, [pc, #220]	; (80044f0 <i2c_ev_handler+0x530>)
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	4b34      	ldr	r3, [pc, #208]	; (80044e8 <i2c_ev_handler+0x528>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	b25a      	sxtb	r2, r3
 800441a:	1882      	adds	r2, r0, r2
 800441c:	7812      	ldrb	r2, [r2, #0]
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	f103 0301 	add.w	r3, r3, #1
 8004424:	b2d8      	uxtb	r0, r3
 8004426:	4b30      	ldr	r3, [pc, #192]	; (80044e8 <i2c_ev_handler+0x528>)
 8004428:	7018      	strb	r0, [r3, #0]
 800442a:	4608      	mov	r0, r1
 800442c:	4611      	mov	r1, r2
 800442e:	f00e fc4b 	bl	8012cc8 <I2C_SendData>
            if (bytes == index)   //we have sent all the data
 8004432:	4b30      	ldr	r3, [pc, #192]	; (80044f4 <i2c_ev_handler+0x534>)
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	461a      	mov	r2, r3
 800443a:	4b2b      	ldr	r3, [pc, #172]	; (80044e8 <i2c_ev_handler+0x528>)
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	b25b      	sxtb	r3, r3
 8004440:	429a      	cmp	r2, r3
 8004442:	d12e      	bne.n	80044a2 <i2c_ev_handler+0x4e2>
                I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer to flush
 8004444:	4b29      	ldr	r3, [pc, #164]	; (80044ec <i2c_ev_handler+0x52c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4618      	mov	r0, r3
 800444a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	f00e fc15 	bl	8012c80 <I2C_ITConfig>
 8004456:	e024      	b.n	80044a2 <i2c_ev_handler+0x4e2>
        } else {
            index++;
 8004458:	4b23      	ldr	r3, [pc, #140]	; (80044e8 <i2c_ev_handler+0x528>)
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	f103 0301 	add.w	r3, r3, #1
 8004460:	b2da      	uxtb	r2, r3
 8004462:	4b21      	ldr	r3, [pc, #132]	; (80044e8 <i2c_ev_handler+0x528>)
 8004464:	701a      	strb	r2, [r3, #0]
            I2C_SendData(I2Cx, reg);       //send the subaddress
 8004466:	4b21      	ldr	r3, [pc, #132]	; (80044ec <i2c_ev_handler+0x52c>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	4b23      	ldr	r3, [pc, #140]	; (80044f8 <i2c_ev_handler+0x538>)
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	4610      	mov	r0, r2
 8004472:	4619      	mov	r1, r3
 8004474:	f00e fc28 	bl	8012cc8 <I2C_SendData>
            if (reading || !bytes)      //if receiving or sending 0 bytes, flush now
 8004478:	4b20      	ldr	r3, [pc, #128]	; (80044fc <i2c_ev_handler+0x53c>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d104      	bne.n	800448c <i2c_ev_handler+0x4cc>
 8004482:	4b1c      	ldr	r3, [pc, #112]	; (80044f4 <i2c_ev_handler+0x534>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <i2c_ev_handler+0x4e2>
                I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer to flush
 800448c:	4b17      	ldr	r3, [pc, #92]	; (80044ec <i2c_ev_handler+0x52c>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004496:	f04f 0200 	mov.w	r2, #0
 800449a:	f00e fbf1 	bl	8012c80 <I2C_ITConfig>
 800449e:	e000      	b.n	80044a2 <i2c_ev_handler+0x4e2>
                I2Cx->CR1 |= 0x0800;    //set the POS bit so NACK applied to the final byte in the two byte read
            I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Receiver);   //send the address and set hardware mode
        } else {                //direction is Tx, or we havent sent the sub and rep start
            I2C_Send7bitAddress(I2Cx, addr, I2C_Direction_Transmitter);        //send the address and set hardware mode
            if (reg != 0xFF)       //0xFF as subaddress means it will be ignored, in Tx or Rx mode
                index = -1;     //send a subaddress
 80044a0:	bf00      	nop
            I2C_SendData(I2Cx, reg);       //send the subaddress
            if (reading || !bytes)      //if receiving or sending 0 bytes, flush now
                I2C_ITConfig(I2Cx, I2C_IT_BUF, DISABLE);        //disable TXE to allow the buffer to flush
        }
    }
    if (index == bytes + 1) {   //we have completed the current job
 80044a2:	4b11      	ldr	r3, [pc, #68]	; (80044e8 <i2c_ev_handler+0x528>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	b25a      	sxtb	r2, r3
 80044a8:	4b12      	ldr	r3, [pc, #72]	; (80044f4 <i2c_ev_handler+0x534>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f103 0301 	add.w	r3, r3, #1
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d114      	bne.n	80044e0 <i2c_ev_handler+0x520>
        //Completion Tasks go here
        //End of completion tasks
        subaddress_sent = 0;    //reset this here
 80044b6:	4b12      	ldr	r3, [pc, #72]	; (8004500 <i2c_ev_handler+0x540>)
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	701a      	strb	r2, [r3, #0]
        // I2Cx->CR1 &= ~0x0800;   //reset the POS bit so NACK applied to the current byte
        if (final_stop)  //If there is a final stop and no more jobs, bus is inactive, disable interrupts to prevent BTF
 80044be:	4b11      	ldr	r3, [pc, #68]	; (8004504 <i2c_ev_handler+0x544>)
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d008      	beq.n	80044d8 <i2c_ev_handler+0x518>
            I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);       //Disable EVT and ERR interrupts while bus inactive
 80044c6:	4b09      	ldr	r3, [pc, #36]	; (80044ec <i2c_ev_handler+0x52c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	f00e fbd4 	bl	8012c80 <I2C_ITConfig>
        busy = 0;
 80044d8:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <i2c_ev_handler+0x548>)
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]
    }
}
 80044e0:	f107 0708 	add.w	r7, r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bdb0      	pop	{r4, r5, r7, pc}
 80044e8:	20000414 	.word	0x20000414
 80044ec:	200003fc 	.word	0x200003fc
 80044f0:	2000040c 	.word	0x2000040c
 80044f4:	20000406 	.word	0x20000406
 80044f8:	20000405 	.word	0x20000405
 80044fc:	20000408 	.word	0x20000408
 8004500:	20000415 	.word	0x20000415
 8004504:	20000416 	.word	0x20000416
 8004508:	20000403 	.word	0x20000403

0800450c <i2cInit>:

void i2cInit(I2C_TypeDef *I2C)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
    NVIC_InitTypeDef NVIC_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;
    I2C_InitTypeDef I2C_InitStructure;

    // Init pins
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8004514:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004518:	833b      	strh	r3, [r7, #24]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 800451a:	f04f 0302 	mov.w	r3, #2
 800451e:	76bb      	strb	r3, [r7, #26]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8004520:	f04f 031c 	mov.w	r3, #28
 8004524:	76fb      	strb	r3, [r7, #27]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004526:	f107 0318 	add.w	r3, r7, #24
 800452a:	482d      	ldr	r0, [pc, #180]	; (80045e0 <i2cInit+0xd4>)
 800452c:	4619      	mov	r1, r3
 800452e:	f00d feaf 	bl	8012290 <GPIO_Init>

    I2Cx = I2C;
 8004532:	4b2c      	ldr	r3, [pc, #176]	; (80045e4 <i2cInit+0xd8>)
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	601a      	str	r2, [r3, #0]

    // clock out stuff to make sure slaves arent stuck
    i2cUnstick();
 8004538:	f000 f864 	bl	8004604 <i2cUnstick>

    // Init I2C
    I2C_DeInit(I2Cx);
 800453c:	4b29      	ldr	r3, [pc, #164]	; (80045e4 <i2cInit+0xd8>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f00e f95f 	bl	8012804 <I2C_DeInit>
    I2C_StructInit(&I2C_InitStructure);
 8004546:	f107 0308 	add.w	r3, r7, #8
 800454a:	4618      	mov	r0, r3
 800454c:	f00e fa54 	bl	80129f8 <I2C_StructInit>

    I2C_ITConfig(I2Cx, I2C_IT_EVT | I2C_IT_ERR, DISABLE);       //Enable EVT and ERR interrupts - they are enabled by the first request
 8004550:	4b24      	ldr	r3, [pc, #144]	; (80045e4 <i2cInit+0xd8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4618      	mov	r0, r3
 8004556:	f44f 7140 	mov.w	r1, #768	; 0x300
 800455a:	f04f 0200 	mov.w	r2, #0
 800455e:	f00e fb8f 	bl	8012c80 <I2C_ITConfig>
    I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8004562:	f04f 0300 	mov.w	r3, #0
 8004566:	81bb      	strh	r3, [r7, #12]
    I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8004568:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800456c:	81fb      	strh	r3, [r7, #14]
    I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800456e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004572:	82bb      	strh	r3, [r7, #20]
    I2C_InitStructure.I2C_ClockSpeed = 400000;
 8004574:	4b1c      	ldr	r3, [pc, #112]	; (80045e8 <i2cInit+0xdc>)
 8004576:	60bb      	str	r3, [r7, #8]
    I2C_Cmd(I2Cx, ENABLE);
 8004578:	4b1a      	ldr	r3, [pc, #104]	; (80045e4 <i2cInit+0xd8>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4618      	mov	r0, r3
 800457e:	f04f 0101 	mov.w	r1, #1
 8004582:	f00e fa5b 	bl	8012a3c <I2C_Cmd>
    I2C_Init(I2Cx, &I2C_InitStructure);
 8004586:	4b17      	ldr	r3, [pc, #92]	; (80045e4 <i2cInit+0xd8>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	f107 0308 	add.w	r3, r7, #8
 800458e:	4610      	mov	r0, r2
 8004590:	4619      	mov	r1, r3
 8004592:	f00e f95f 	bl	8012854 <I2C_Init>

    NVIC_PriorityGroupConfig(0x500);
 8004596:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800459a:	f00b ff69 	bl	8010470 <NVIC_PriorityGroupConfig>

    // I2C ER Interrupt
    NVIC_InitStructure.NVIC_IRQChannel = I2C2_ER_IRQn;
 800459e:	f04f 0322 	mov.w	r3, #34	; 0x22
 80045a2:	773b      	strb	r3, [r7, #28]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	777b      	strb	r3, [r7, #29]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80045aa:	f04f 0300 	mov.w	r3, #0
 80045ae:	77bb      	strb	r3, [r7, #30]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80045b0:	f04f 0301 	mov.w	r3, #1
 80045b4:	77fb      	strb	r3, [r7, #31]
    NVIC_Init(&NVIC_InitStructure);
 80045b6:	f107 031c 	add.w	r3, r7, #28
 80045ba:	4618      	mov	r0, r3
 80045bc:	f00b ff6a 	bl	8010494 <NVIC_Init>

    // I2C EV Interrupt
    NVIC_InitStructure.NVIC_IRQChannel = I2C2_EV_IRQn;
 80045c0:	f04f 0321 	mov.w	r3, #33	; 0x21
 80045c4:	773b      	strb	r3, [r7, #28]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	777b      	strb	r3, [r7, #29]
    NVIC_Init(&NVIC_InitStructure);
 80045cc:	f107 031c 	add.w	r3, r7, #28
 80045d0:	4618      	mov	r0, r3
 80045d2:	f00b ff5f 	bl	8010494 <NVIC_Init>

}
 80045d6:	f107 0720 	add.w	r7, r7, #32
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40010c00 	.word	0x40010c00
 80045e4:	200003fc 	.word	0x200003fc
 80045e8:	00061a80 	.word	0x00061a80

080045ec <i2cGetErrorCounter>:

uint16_t i2cGetErrorCounter(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0
    return i2cErrorCount;
 80045f0:	4b03      	ldr	r3, [pc, #12]	; (8004600 <i2cGetErrorCounter+0x14>)
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	b29b      	uxth	r3, r3
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bc80      	pop	{r7}
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	20000400 	.word	0x20000400

08004604 <i2cUnstick>:

static void i2cUnstick(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    uint8_t i;

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 800460a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800460e:	803b      	strh	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8004610:	f04f 0302 	mov.w	r3, #2
 8004614:	70bb      	strb	r3, [r7, #2]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8004616:	f04f 0314 	mov.w	r3, #20
 800461a:	70fb      	strb	r3, [r7, #3]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 800461c:	463b      	mov	r3, r7
 800461e:	4833      	ldr	r0, [pc, #204]	; (80046ec <i2cUnstick+0xe8>)
 8004620:	4619      	mov	r1, r3
 8004622:	f00d fe35 	bl	8012290 <GPIO_Init>

    GPIO_SetBits(GPIOB, GPIO_Pin_10 | GPIO_Pin_11);
 8004626:	4831      	ldr	r0, [pc, #196]	; (80046ec <i2cUnstick+0xe8>)
 8004628:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800462c:	f00d ff76 	bl	801251c <GPIO_SetBits>
    for (i = 0; i < 8; i++) {
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	71fb      	strb	r3, [r7, #7]
 8004636:	e023      	b.n	8004680 <i2cUnstick+0x7c>
        // Wait for any clock stretching to finish
        while (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_10))
            delayMicroseconds(10);
 8004638:	f04f 000a 	mov.w	r0, #10
 800463c:	f002 f912 	bl	8006864 <delayMicroseconds>
 8004640:	e000      	b.n	8004644 <i2cUnstick+0x40>
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_SetBits(GPIOB, GPIO_Pin_10 | GPIO_Pin_11);
    for (i = 0; i < 8; i++) {
        // Wait for any clock stretching to finish
        while (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_10))
 8004642:	bf00      	nop
 8004644:	4829      	ldr	r0, [pc, #164]	; (80046ec <i2cUnstick+0xe8>)
 8004646:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800464a:	f00d ff0f 	bl	801246c <GPIO_ReadInputDataBit>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0f1      	beq.n	8004638 <i2cUnstick+0x34>
            delayMicroseconds(10);

        // Pull low
        GPIO_ResetBits(GPIOB, GPIO_Pin_10); //Set bus low
 8004654:	4825      	ldr	r0, [pc, #148]	; (80046ec <i2cUnstick+0xe8>)
 8004656:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800465a:	f00d ff6d 	bl	8012538 <GPIO_ResetBits>
        delayMicroseconds(10);
 800465e:	f04f 000a 	mov.w	r0, #10
 8004662:	f002 f8ff 	bl	8006864 <delayMicroseconds>
        // Release high again
        GPIO_SetBits(GPIOB, GPIO_Pin_10); //Set bus high
 8004666:	4821      	ldr	r0, [pc, #132]	; (80046ec <i2cUnstick+0xe8>)
 8004668:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800466c:	f00d ff56 	bl	801251c <GPIO_SetBits>
        delayMicroseconds(10);
 8004670:	f04f 000a 	mov.w	r0, #10
 8004674:	f002 f8f6 	bl	8006864 <delayMicroseconds>
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_SetBits(GPIOB, GPIO_Pin_10 | GPIO_Pin_11);
    for (i = 0; i < 8; i++) {
 8004678:	79fb      	ldrb	r3, [r7, #7]
 800467a:	f103 0301 	add.w	r3, r3, #1
 800467e:	71fb      	strb	r3, [r7, #7]
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	2b07      	cmp	r3, #7
 8004684:	d9dd      	bls.n	8004642 <i2cUnstick+0x3e>

    // Generate a start then stop condition
    // SCL  PB10
    // SDA  PB11

    GPIO_ResetBits(GPIOB, GPIO_Pin_11); // Set bus data low
 8004686:	4819      	ldr	r0, [pc, #100]	; (80046ec <i2cUnstick+0xe8>)
 8004688:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800468c:	f00d ff54 	bl	8012538 <GPIO_ResetBits>
    delayMicroseconds(10);
 8004690:	f04f 000a 	mov.w	r0, #10
 8004694:	f002 f8e6 	bl	8006864 <delayMicroseconds>
    GPIO_ResetBits(GPIOB, GPIO_Pin_10); // Set bus scl low
 8004698:	4814      	ldr	r0, [pc, #80]	; (80046ec <i2cUnstick+0xe8>)
 800469a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800469e:	f00d ff4b 	bl	8012538 <GPIO_ResetBits>
    delayMicroseconds(10);
 80046a2:	f04f 000a 	mov.w	r0, #10
 80046a6:	f002 f8dd 	bl	8006864 <delayMicroseconds>
    GPIO_SetBits(GPIOB, GPIO_Pin_10); // Set bus scl high
 80046aa:	4810      	ldr	r0, [pc, #64]	; (80046ec <i2cUnstick+0xe8>)
 80046ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80046b0:	f00d ff34 	bl	801251c <GPIO_SetBits>
    delayMicroseconds(10);
 80046b4:	f04f 000a 	mov.w	r0, #10
 80046b8:	f002 f8d4 	bl	8006864 <delayMicroseconds>
    GPIO_SetBits(GPIOB, GPIO_Pin_11); // Set bus sda high
 80046bc:	480b      	ldr	r0, [pc, #44]	; (80046ec <i2cUnstick+0xe8>)
 80046be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80046c2:	f00d ff2b 	bl	801251c <GPIO_SetBits>

    // Init pins
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 80046c6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80046ca:	803b      	strh	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80046cc:	f04f 0302 	mov.w	r3, #2
 80046d0:	70bb      	strb	r3, [r7, #2]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 80046d2:	f04f 031c 	mov.w	r3, #28
 80046d6:	70fb      	strb	r3, [r7, #3]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046d8:	463b      	mov	r3, r7
 80046da:	4804      	ldr	r0, [pc, #16]	; (80046ec <i2cUnstick+0xe8>)
 80046dc:	4619      	mov	r1, r3
 80046de:	f00d fdd7 	bl	8012290 <GPIO_Init>
}
 80046e2:	f107 0708 	add.w	r7, r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40010c00 	.word	0x40010c00

080046f0 <l3g4200dDetect>:
static void l3g4200dInit(void);
static void l3g4200dRead(int16_t *gyroData);
static void l3g4200dAlign(int16_t *gyroData);

bool l3g4200dDetect(sensor_t *gyro, uint16_t lpf)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	807b      	strh	r3, [r7, #2]
    uint8_t deviceid;

    delay(25);
 80046fc:	f04f 0019 	mov.w	r0, #25
 8004700:	f002 f8c4 	bl	800688c <delay>

    i2cRead(L3G4200D_ADDRESS, L3G4200D_WHO_AM_I, 1, &deviceid);
 8004704:	f107 030f 	add.w	r3, r7, #15
 8004708:	f04f 0068 	mov.w	r0, #104	; 0x68
 800470c:	f04f 010f 	mov.w	r1, #15
 8004710:	f04f 0201 	mov.w	r2, #1
 8004714:	f7ff fbb2 	bl	8003e7c <i2cRead>
    if (deviceid != L3G4200D_ID)
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	2bd3      	cmp	r3, #211	; 0xd3
 800471c:	d002      	beq.n	8004724 <l3g4200dDetect+0x34>
        return false;
 800471e:	f04f 0300 	mov.w	r3, #0
 8004722:	e028      	b.n	8004776 <l3g4200dDetect+0x86>

    gyro->init = l3g4200dInit;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a16      	ldr	r2, [pc, #88]	; (8004780 <l3g4200dDetect+0x90>)
 8004728:	601a      	str	r2, [r3, #0]
    gyro->read = l3g4200dRead;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a15      	ldr	r2, [pc, #84]	; (8004784 <l3g4200dDetect+0x94>)
 800472e:	605a      	str	r2, [r3, #4]
    gyro->align = l3g4200dAlign;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a15      	ldr	r2, [pc, #84]	; (8004788 <l3g4200dDetect+0x98>)
 8004734:	609a      	str	r2, [r3, #8]
    // 14.2857dps/lsb scalefactor
    gyro->scale = (((32767.0f / 14.2857f) * M_PI) / ((32767.0f / 4.0f) * 180.0f * 1000000.0f));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a15      	ldr	r2, [pc, #84]	; (8004790 <l3g4200dDetect+0xa0>)
 800473a:	611a      	str	r2, [r3, #16]

    // default LPF is set to 32Hz
    switch (lpf) {
 800473c:	887b      	ldrh	r3, [r7, #2]
 800473e:	2b4e      	cmp	r3, #78	; 0x4e
 8004740:	d00d      	beq.n	800475e <l3g4200dDetect+0x6e>
 8004742:	2b5d      	cmp	r3, #93	; 0x5d
 8004744:	d010      	beq.n	8004768 <l3g4200dDetect+0x78>
 8004746:	2b36      	cmp	r3, #54	; 0x36
 8004748:	d004      	beq.n	8004754 <l3g4200dDetect+0x64>
        default:
        case 32:
            mpuLowPassFilter = L3G4200D_DLPF_32HZ;
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <l3g4200dDetect+0x9c>)
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	701a      	strb	r2, [r3, #0]
            break;
 8004752:	e00e      	b.n	8004772 <l3g4200dDetect+0x82>
        case 54:
            mpuLowPassFilter = L3G4200D_DLPF_54HZ;
 8004754:	4b0d      	ldr	r3, [pc, #52]	; (800478c <l3g4200dDetect+0x9c>)
 8004756:	f04f 0240 	mov.w	r2, #64	; 0x40
 800475a:	701a      	strb	r2, [r3, #0]
            break;
 800475c:	e009      	b.n	8004772 <l3g4200dDetect+0x82>
        case 78:
            mpuLowPassFilter = L3G4200D_DLPF_78HZ;
 800475e:	4b0b      	ldr	r3, [pc, #44]	; (800478c <l3g4200dDetect+0x9c>)
 8004760:	f04f 0280 	mov.w	r2, #128	; 0x80
 8004764:	701a      	strb	r2, [r3, #0]
            break;
 8004766:	e004      	b.n	8004772 <l3g4200dDetect+0x82>
        case 93:
            mpuLowPassFilter = L3G4200D_DLPF_93HZ;
 8004768:	4b08      	ldr	r3, [pc, #32]	; (800478c <l3g4200dDetect+0x9c>)
 800476a:	f04f 02c0 	mov.w	r2, #192	; 0xc0
 800476e:	701a      	strb	r2, [r3, #0]
            break;
 8004770:	bf00      	nop
    }

    return true;
 8004772:	f04f 0301 	mov.w	r3, #1
}
 8004776:	4618      	mov	r0, r3
 8004778:	f107 0710 	add.w	r7, r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	08004795 	.word	0x08004795
 8004784:	08004845 	.word	0x08004845
 8004788:	080047f9 	.word	0x080047f9
 800478c:	20000418 	.word	0x20000418
 8004790:	31a7e9dd 	.word	0x31a7e9dd

08004794 <l3g4200dInit>:

static void l3g4200dInit(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
    bool ack;

    delay(100);
 800479a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800479e:	f002 f875 	bl	800688c <delay>

    ack = i2cWrite(L3G4200D_ADDRESS, L3G4200D_CTRL_REG4, L3G4200D_FS_SEL_2000DPS);
 80047a2:	f04f 0068 	mov.w	r0, #104	; 0x68
 80047a6:	f04f 0123 	mov.w	r1, #35	; 0x23
 80047aa:	f04f 02f0 	mov.w	r2, #240	; 0xf0
 80047ae:	f7ff fb4b 	bl	8003e48 <i2cWrite>
 80047b2:	4603      	mov	r3, r0
 80047b4:	71fb      	strb	r3, [r7, #7]
    if (!ack)
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	f083 0301 	eor.w	r3, r3, #1
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <l3g4200dInit+0x36>
        failureMode(3);
 80047c2:	f04f 0003 	mov.w	r0, #3
 80047c6:	f002 f87b 	bl	80068c0 <failureMode>

    delay(5);
 80047ca:	f04f 0005 	mov.w	r0, #5
 80047ce:	f002 f85d 	bl	800688c <delay>
    i2cWrite(L3G4200D_ADDRESS, L3G4200D_CTRL_REG1, L3G4200D_POWER_ON | mpuLowPassFilter);
 80047d2:	4b08      	ldr	r3, [pc, #32]	; (80047f4 <l3g4200dInit+0x60>)
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	f043 030f 	orr.w	r3, r3, #15
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	f04f 0068 	mov.w	r0, #104	; 0x68
 80047e0:	f04f 0120 	mov.w	r1, #32
 80047e4:	461a      	mov	r2, r3
 80047e6:	f7ff fb2f 	bl	8003e48 <i2cWrite>
}
 80047ea:	f107 0708 	add.w	r7, r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000418 	.word	0x20000418

080047f8 <l3g4200dAlign>:

static void l3g4200dAlign(int16_t *gyroData)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
    gyroData[0] = -gyroData[0];
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	881b      	ldrh	r3, [r3, #0]
 8004804:	b29b      	uxth	r3, r3
 8004806:	f1c3 0300 	rsb	r3, r3, #0
 800480a:	b29b      	uxth	r3, r3
 800480c:	b29a      	uxth	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	801a      	strh	r2, [r3, #0]
    gyroData[1] = gyroData[1];
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f103 0302 	add.w	r3, r3, #2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	8852      	ldrh	r2, [r2, #2]
 800481c:	801a      	strh	r2, [r3, #0]
    gyroData[2] = -gyroData[2];
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f103 0304 	add.w	r3, r3, #4
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	f102 0204 	add.w	r2, r2, #4
 800482a:	8812      	ldrh	r2, [r2, #0]
 800482c:	b292      	uxth	r2, r2
 800482e:	f1c2 0200 	rsb	r2, r2, #0
 8004832:	b292      	uxth	r2, r2
 8004834:	b292      	uxth	r2, r2
 8004836:	801a      	strh	r2, [r3, #0]
}
 8004838:	f107 070c 	add.w	r7, r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop

08004844 <l3g4200dRead>:

// Read 3 gyro values into user-provided buffer. No overrun checking is done.
static void l3g4200dRead(int16_t *gyroData)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    i2cRead(L3G4200D_ADDRESS, L3G4200D_GYRO_OUT, 6, buf);
 800484c:	f107 0308 	add.w	r3, r7, #8
 8004850:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004854:	f04f 01a8 	mov.w	r1, #168	; 0xa8
 8004858:	f04f 0206 	mov.w	r2, #6
 800485c:	f7ff fb0e 	bl	8003e7c <i2cRead>
    gyroData[1] = (int16_t)((buf[0] << 8) | buf[1]) / 4;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f103 0202 	add.w	r2, r3, #2
 8004866:	7a3b      	ldrb	r3, [r7, #8]
 8004868:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800486c:	b299      	uxth	r1, r3
 800486e:	7a7b      	ldrb	r3, [r7, #9]
 8004870:	430b      	orrs	r3, r1
 8004872:	b29b      	uxth	r3, r3
 8004874:	b21b      	sxth	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	da01      	bge.n	800487e <l3g4200dRead+0x3a>
 800487a:	f103 0303 	add.w	r3, r3, #3
 800487e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004882:	b29b      	uxth	r3, r3
 8004884:	8013      	strh	r3, [r2, #0]
    gyroData[0] = (int16_t)((buf[2] << 8) | buf[3]) / 4;
 8004886:	7abb      	ldrb	r3, [r7, #10]
 8004888:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800488c:	b29a      	uxth	r2, r3
 800488e:	7afb      	ldrb	r3, [r7, #11]
 8004890:	4313      	orrs	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	b21b      	sxth	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	da01      	bge.n	800489e <l3g4200dRead+0x5a>
 800489a:	f103 0303 	add.w	r3, r3, #3
 800489e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80048a2:	b29a      	uxth	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	801a      	strh	r2, [r3, #0]
    gyroData[2] = (int16_t)((buf[4] << 8) | buf[5]) / 4;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f103 0204 	add.w	r2, r3, #4
 80048ae:	7b3b      	ldrb	r3, [r7, #12]
 80048b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80048b4:	b299      	uxth	r1, r3
 80048b6:	7b7b      	ldrb	r3, [r7, #13]
 80048b8:	430b      	orrs	r3, r1
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	b21b      	sxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	da01      	bge.n	80048c6 <l3g4200dRead+0x82>
 80048c2:	f103 0303 	add.w	r3, r3, #3
 80048c6:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	8013      	strh	r3, [r2, #0]
}
 80048ce:	f107 0710 	add.w	r7, r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop

080048d8 <ledringDetect>:

// Driver for DFRobot I2C Led Ring
#define LED_RING_ADDRESS    0x6D

bool ledringDetect(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
    bool ack = false;
 80048de:	f04f 0300 	mov.w	r3, #0
 80048e2:	71fb      	strb	r3, [r7, #7]
    uint8_t sig = 'e';
 80048e4:	f04f 0365 	mov.w	r3, #101	; 0x65
 80048e8:	71bb      	strb	r3, [r7, #6]
    
    ack = i2cWrite(LED_RING_ADDRESS, 0xFF, sig);
 80048ea:	79bb      	ldrb	r3, [r7, #6]
 80048ec:	f04f 006d 	mov.w	r0, #109	; 0x6d
 80048f0:	f04f 01ff 	mov.w	r1, #255	; 0xff
 80048f4:	461a      	mov	r2, r3
 80048f6:	f7ff faa7 	bl	8003e48 <i2cWrite>
 80048fa:	4603      	mov	r3, r0
 80048fc:	71fb      	strb	r3, [r7, #7]
    if (!ack)
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	f083 0301 	eor.w	r3, r3, #1
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <ledringDetect+0x38>
        return false;
 800490a:	f04f 0300 	mov.w	r3, #0
 800490e:	e001      	b.n	8004914 <ledringDetect+0x3c>
    return true;
 8004910:	f04f 0301 	mov.w	r3, #1
}
 8004914:	4618      	mov	r0, r3
 8004916:	f107 0708 	add.w	r7, r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop

08004920 <ledringState>:

void ledringState(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
    uint8_t b[10];
    static uint8_t state;

    if (state == 0) {
 8004926:	4b57      	ldr	r3, [pc, #348]	; (8004a84 <ledringState+0x164>)
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d11d      	bne.n	800496a <ledringState+0x4a>
        b[0] = 'z';
 800492e:	f04f 037a 	mov.w	r3, #122	; 0x7a
 8004932:	713b      	strb	r3, [r7, #4]
        b[1] = (180 - heading) / 2;	// 1 unit = 2 degrees;
 8004934:	4b54      	ldr	r3, [pc, #336]	; (8004a88 <ledringState+0x168>)
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	b21b      	sxth	r3, r3
 800493a:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800493e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8004942:	18d3      	adds	r3, r2, r3
 8004944:	ea4f 0363 	mov.w	r3, r3, asr #1
 8004948:	b2db      	uxtb	r3, r3
 800494a:	717b      	strb	r3, [r7, #5]
        i2cWriteBuffer(LED_RING_ADDRESS, 0xFF, 2, b);
 800494c:	f107 0304 	add.w	r3, r7, #4
 8004950:	f04f 006d 	mov.w	r0, #109	; 0x6d
 8004954:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004958:	f04f 0202 	mov.w	r2, #2
 800495c:	f7ff f9b4 	bl	8003cc8 <i2cWriteBuffer>
        state = 1;
 8004960:	4b48      	ldr	r3, [pc, #288]	; (8004a84 <ledringState+0x164>)
 8004962:	f04f 0201 	mov.w	r2, #1
 8004966:	701a      	strb	r2, [r3, #0]
 8004968:	e088      	b.n	8004a7c <ledringState+0x15c>
    } else if (state == 1) {
 800496a:	4b46      	ldr	r3, [pc, #280]	; (8004a84 <ledringState+0x164>)
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d161      	bne.n	8004a36 <ledringState+0x116>
        b[0] = 'y';
 8004972:	f04f 0379 	mov.w	r3, #121	; 0x79
 8004976:	713b      	strb	r3, [r7, #4]
        b[1] = constrain(angle[ROLL] / 10 + 90, 0, 180);
 8004978:	4b44      	ldr	r3, [pc, #272]	; (8004a8c <ledringState+0x16c>)
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	b21b      	sxth	r3, r3
 800497e:	4a44      	ldr	r2, [pc, #272]	; (8004a90 <ledringState+0x170>)
 8004980:	fb82 1203 	smull	r1, r2, r2, r3
 8004984:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004988:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	b29b      	uxth	r3, r3
 8004990:	b21b      	sxth	r3, r3
 8004992:	f103 035a 	add.w	r3, r3, #90	; 0x5a
 8004996:	2b00      	cmp	r3, #0
 8004998:	db13      	blt.n	80049c2 <ledringState+0xa2>
 800499a:	4b3c      	ldr	r3, [pc, #240]	; (8004a8c <ledringState+0x16c>)
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	b21b      	sxth	r3, r3
 80049a0:	4a3b      	ldr	r2, [pc, #236]	; (8004a90 <ledringState+0x170>)
 80049a2:	fb82 1203 	smull	r1, r2, r2, r3
 80049a6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80049aa:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	b21b      	sxth	r3, r3
 80049b4:	f103 035a 	add.w	r3, r3, #90	; 0x5a
 80049b8:	2bb4      	cmp	r3, #180	; 0xb4
 80049ba:	bfa8      	it	ge
 80049bc:	23b4      	movge	r3, #180	; 0xb4
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	e001      	b.n	80049c6 <ledringState+0xa6>
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	717b      	strb	r3, [r7, #5]
        b[2] = constrain(angle[PITCH] / 10 + 90, 0, 180);
 80049c8:	4b30      	ldr	r3, [pc, #192]	; (8004a8c <ledringState+0x16c>)
 80049ca:	885b      	ldrh	r3, [r3, #2]
 80049cc:	b21b      	sxth	r3, r3
 80049ce:	4a30      	ldr	r2, [pc, #192]	; (8004a90 <ledringState+0x170>)
 80049d0:	fb82 1203 	smull	r1, r2, r2, r3
 80049d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80049d8:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	b29b      	uxth	r3, r3
 80049e0:	b21b      	sxth	r3, r3
 80049e2:	f103 035a 	add.w	r3, r3, #90	; 0x5a
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	db13      	blt.n	8004a12 <ledringState+0xf2>
 80049ea:	4b28      	ldr	r3, [pc, #160]	; (8004a8c <ledringState+0x16c>)
 80049ec:	885b      	ldrh	r3, [r3, #2]
 80049ee:	b21b      	sxth	r3, r3
 80049f0:	4a27      	ldr	r2, [pc, #156]	; (8004a90 <ledringState+0x170>)
 80049f2:	fb82 1203 	smull	r1, r2, r2, r3
 80049f6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80049fa:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	b21b      	sxth	r3, r3
 8004a04:	f103 035a 	add.w	r3, r3, #90	; 0x5a
 8004a08:	2bb4      	cmp	r3, #180	; 0xb4
 8004a0a:	bfa8      	it	ge
 8004a0c:	23b4      	movge	r3, #180	; 0xb4
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	e001      	b.n	8004a16 <ledringState+0xf6>
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	71bb      	strb	r3, [r7, #6]
        i2cWriteBuffer(LED_RING_ADDRESS, 0xFF, 3, b);
 8004a18:	f107 0304 	add.w	r3, r7, #4
 8004a1c:	f04f 006d 	mov.w	r0, #109	; 0x6d
 8004a20:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004a24:	f04f 0203 	mov.w	r2, #3
 8004a28:	f7ff f94e 	bl	8003cc8 <i2cWriteBuffer>
        state = 2;
 8004a2c:	4b15      	ldr	r3, [pc, #84]	; (8004a84 <ledringState+0x164>)
 8004a2e:	f04f 0202 	mov.w	r2, #2
 8004a32:	701a      	strb	r2, [r3, #0]
 8004a34:	e022      	b.n	8004a7c <ledringState+0x15c>
    } else if (state == 2) {
 8004a36:	4b13      	ldr	r3, [pc, #76]	; (8004a84 <ledringState+0x164>)
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d11e      	bne.n	8004a7c <ledringState+0x15c>
        b[0] = 'd';		// all unicolor GREEN 
 8004a3e:	f04f 0364 	mov.w	r3, #100	; 0x64
 8004a42:	713b      	strb	r3, [r7, #4]
        b[1] = 1;
 8004a44:	f04f 0301 	mov.w	r3, #1
 8004a48:	717b      	strb	r3, [r7, #5]
        if (f.ARMED)
 8004a4a:	4b12      	ldr	r3, [pc, #72]	; (8004a94 <ledringState+0x174>)
 8004a4c:	785b      	ldrb	r3, [r3, #1]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <ledringState+0x13a>
            b[2] = 1;
 8004a52:	f04f 0301 	mov.w	r3, #1
 8004a56:	71bb      	strb	r3, [r7, #6]
 8004a58:	e002      	b.n	8004a60 <ledringState+0x140>
        else
            b[2] = 0;
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	71bb      	strb	r3, [r7, #6]
        i2cWriteBuffer(LED_RING_ADDRESS, 0xFF, 3, b);
 8004a60:	f107 0304 	add.w	r3, r7, #4
 8004a64:	f04f 006d 	mov.w	r0, #109	; 0x6d
 8004a68:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004a6c:	f04f 0203 	mov.w	r2, #3
 8004a70:	f7ff f92a 	bl	8003cc8 <i2cWriteBuffer>
        state = 0;
 8004a74:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <ledringState+0x164>)
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	701a      	strb	r2, [r3, #0]
    }
}
 8004a7c:	f107 0710 	add.w	r7, r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	20000419 	.word	0x20000419
 8004a88:	2000133c 	.word	0x2000133c
 8004a8c:	200007b0 	.word	0x200007b0
 8004a90:	66666667 	.word	0x66666667
 8004a94:	20001250 	.word	0x20001250

08004a98 <ledringBlink>:

void ledringBlink(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
    uint8_t b[3];
    b[0] = 'k';
 8004a9e:	f04f 036b 	mov.w	r3, #107	; 0x6b
 8004aa2:	713b      	strb	r3, [r7, #4]
    b[1] = 10;
 8004aa4:	f04f 030a 	mov.w	r3, #10
 8004aa8:	717b      	strb	r3, [r7, #5]
    b[2] = 10;
 8004aaa:	f04f 030a 	mov.w	r3, #10
 8004aae:	71bb      	strb	r3, [r7, #6]
    i2cWriteBuffer(LED_RING_ADDRESS, 0xFF, 3, b);
 8004ab0:	f107 0304 	add.w	r3, r7, #4
 8004ab4:	f04f 006d 	mov.w	r0, #109	; 0x6d
 8004ab8:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004abc:	f04f 0203 	mov.w	r2, #3
 8004ac0:	f7ff f902 	bl	8003cc8 <i2cWriteBuffer>
}
 8004ac4:	f107 0708 	add.w	r7, r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <mma8452Detect>:
static void mma8452Init(void);
static void mma8452Read(int16_t *accelData);
static void mma8452Align(int16_t *accelData);

bool mma8452Detect(sensor_t *acc)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
    bool ack = false;
 8004ad4:	f04f 0300 	mov.w	r3, #0
 8004ad8:	73fb      	strb	r3, [r7, #15]
    uint8_t sig = 0;
 8004ada:	f04f 0300 	mov.w	r3, #0
 8004ade:	73bb      	strb	r3, [r7, #14]

    ack = i2cRead(MMA8452_ADDRESS, MMA8452_WHO_AM_I, 1, &sig);
 8004ae0:	f107 030e 	add.w	r3, r7, #14
 8004ae4:	f04f 001c 	mov.w	r0, #28
 8004ae8:	f04f 010d 	mov.w	r1, #13
 8004aec:	f04f 0201 	mov.w	r2, #1
 8004af0:	f7ff f9c4 	bl	8003e7c <i2cRead>
 8004af4:	4603      	mov	r3, r0
 8004af6:	73fb      	strb	r3, [r7, #15]
    if (!ack || (sig != MMA8452_DEVICE_SIGNATURE && sig != MMA8451_DEVICE_SIGNATURE))
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	f083 0301 	eor.w	r3, r3, #1
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d105      	bne.n	8004b10 <mma8452Detect+0x44>
 8004b04:	7bbb      	ldrb	r3, [r7, #14]
 8004b06:	2b2a      	cmp	r3, #42	; 0x2a
 8004b08:	d005      	beq.n	8004b16 <mma8452Detect+0x4a>
 8004b0a:	7bbb      	ldrb	r3, [r7, #14]
 8004b0c:	2b1a      	cmp	r3, #26
 8004b0e:	d002      	beq.n	8004b16 <mma8452Detect+0x4a>
        return false;
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	e00d      	b.n	8004b32 <mma8452Detect+0x66>

    acc->init = mma8452Init;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a08      	ldr	r2, [pc, #32]	; (8004b3c <mma8452Detect+0x70>)
 8004b1a:	601a      	str	r2, [r3, #0]
    acc->read = mma8452Read;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <mma8452Detect+0x74>)
 8004b20:	605a      	str	r2, [r3, #4]
    acc->align = mma8452Align;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a07      	ldr	r2, [pc, #28]	; (8004b44 <mma8452Detect+0x78>)
 8004b26:	609a      	str	r2, [r3, #8]
    device_id = sig;
 8004b28:	7bba      	ldrb	r2, [r7, #14]
 8004b2a:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <mma8452Detect+0x7c>)
 8004b2c:	701a      	strb	r2, [r3, #0]
    return true;
 8004b2e:	f04f 0301 	mov.w	r3, #1
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	f107 0710 	add.w	r7, r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	08004b4d 	.word	0x08004b4d
 8004b40:	08004c09 	.word	0x08004c09
 8004b44:	08004cb5 	.word	0x08004cb5
 8004b48:	2000041a 	.word	0x2000041a

08004b4c <mma8452Init>:

static void mma8452Init(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    // PA5 - ACC_INT2 output on rev3/4 hardware
    // OLIMEXINO - The PA5 pin is wired up to LED1, if you need to use an mma8452 on an Olimexino use a different pin and provide support in code.
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8004b52:	f04f 0320 	mov.w	r3, #32
 8004b56:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8004b58:	f04f 0302 	mov.w	r3, #2
 8004b5c:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004b5e:	f04f 0304 	mov.w	r3, #4
 8004b62:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004b64:	f107 0304 	add.w	r3, r7, #4
 8004b68:	4825      	ldr	r0, [pc, #148]	; (8004c00 <mma8452Init+0xb4>)
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f00d fb90 	bl	8012290 <GPIO_Init>

    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG1, 0); // Put device in standby to configure stuff
 8004b70:	f04f 001c 	mov.w	r0, #28
 8004b74:	f04f 012a 	mov.w	r1, #42	; 0x2a
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f7ff f964 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_XYZ_DATA_CFG, MMA8452_FS_RANGE_8G);
 8004b80:	f04f 001c 	mov.w	r0, #28
 8004b84:	f04f 010e 	mov.w	r1, #14
 8004b88:	f04f 0202 	mov.w	r2, #2
 8004b8c:	f7ff f95c 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_HP_FILTER_CUTOFF, MMA8452_HPF_CUTOFF_LV4);
 8004b90:	f04f 001c 	mov.w	r0, #28
 8004b94:	f04f 010f 	mov.w	r1, #15
 8004b98:	f04f 0203 	mov.w	r2, #3
 8004b9c:	f7ff f954 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG2, MMA8452_CTRL_REG2_MODS_HR | MMA8452_CTRL_REG2_MODS_HR << 3); // High resolution measurement in both sleep and active modes
 8004ba0:	f04f 001c 	mov.w	r0, #28
 8004ba4:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8004ba8:	f04f 0212 	mov.w	r2, #18
 8004bac:	f7ff f94c 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG3, MMA8452_CTRL_REG3_IPOL); // Interrupt polarity (active HIGH)
 8004bb0:	f04f 001c 	mov.w	r0, #28
 8004bb4:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8004bb8:	f04f 0202 	mov.w	r2, #2
 8004bbc:	f7ff f944 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG4, MMA8452_CTRL_REG4_INT_EN_DRDY); // Enable DRDY interrupt (unused by this driver)
 8004bc0:	f04f 001c 	mov.w	r0, #28
 8004bc4:	f04f 012d 	mov.w	r1, #45	; 0x2d
 8004bc8:	f04f 0201 	mov.w	r2, #1
 8004bcc:	f7ff f93c 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG5, 0); // DRDY routed to INT2
 8004bd0:	f04f 001c 	mov.w	r0, #28
 8004bd4:	f04f 012e 	mov.w	r1, #46	; 0x2e
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f7ff f934 	bl	8003e48 <i2cWrite>
    i2cWrite(MMA8452_ADDRESS, MMA8452_CTRL_REG1, MMA8452_CTRL_REG1_LNOISE | MMA8452_CTRL_REG1_ACTIVE); // Turn on measurements, low noise at max scale mode, Data Rate 800Hz. LNoise mode makes range +-4G.
 8004be0:	f04f 001c 	mov.w	r0, #28
 8004be4:	f04f 012a 	mov.w	r1, #42	; 0x2a
 8004be8:	f04f 0205 	mov.w	r2, #5
 8004bec:	f7ff f92c 	bl	8003e48 <i2cWrite>

    acc_1G = 256;
 8004bf0:	4b04      	ldr	r3, [pc, #16]	; (8004c04 <mma8452Init+0xb8>)
 8004bf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004bf6:	801a      	strh	r2, [r3, #0]
}
 8004bf8:	f107 0708 	add.w	r7, r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40010800 	.word	0x40010800
 8004c04:	20000118 	.word	0x20000118

08004c08 <mma8452Read>:

static void mma8452Read(int16_t *accelData)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];

    i2cRead(MMA8452_ADDRESS, MMA8452_OUT_X_MSB, 6, buf);
 8004c10:	f107 0308 	add.w	r3, r7, #8
 8004c14:	f04f 001c 	mov.w	r0, #28
 8004c18:	f04f 0101 	mov.w	r1, #1
 8004c1c:	f04f 0206 	mov.w	r2, #6
 8004c20:	f7ff f92c 	bl	8003e7c <i2cRead>
    accelData[0] = ((int16_t)((buf[0] << 8) | buf[1]) >> 2) / 4;
 8004c24:	7a3b      	ldrb	r3, [r7, #8]
 8004c26:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	7a7b      	ldrb	r3, [r7, #9]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	b21b      	sxth	r3, r3
 8004c34:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	b21b      	sxth	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	da01      	bge.n	8004c44 <mma8452Read+0x3c>
 8004c40:	f103 0303 	add.w	r3, r3, #3
 8004c44:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	801a      	strh	r2, [r3, #0]
    accelData[1] = ((int16_t)((buf[2] << 8) | buf[3]) >> 2) / 4;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f103 0202 	add.w	r2, r3, #2
 8004c54:	7abb      	ldrb	r3, [r7, #10]
 8004c56:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004c5a:	b299      	uxth	r1, r3
 8004c5c:	7afb      	ldrb	r3, [r7, #11]
 8004c5e:	430b      	orrs	r3, r1
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	b21b      	sxth	r3, r3
 8004c64:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	b21b      	sxth	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	da01      	bge.n	8004c74 <mma8452Read+0x6c>
 8004c70:	f103 0303 	add.w	r3, r3, #3
 8004c74:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	8013      	strh	r3, [r2, #0]
    accelData[2] = ((int16_t)((buf[4] << 8) | buf[5]) >> 2) / 4;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f103 0204 	add.w	r2, r3, #4
 8004c82:	7b3b      	ldrb	r3, [r7, #12]
 8004c84:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004c88:	b299      	uxth	r1, r3
 8004c8a:	7b7b      	ldrb	r3, [r7, #13]
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	b21b      	sxth	r3, r3
 8004c92:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	b21b      	sxth	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	da01      	bge.n	8004ca2 <mma8452Read+0x9a>
 8004c9e:	f103 0303 	add.w	r3, r3, #3
 8004ca2:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	8013      	strh	r3, [r2, #0]
}
 8004caa:	f107 0710 	add.w	r7, r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop

08004cb4 <mma8452Align>:

static void mma8452Align(int16_t *accelData)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
    accelData[0] = -accelData[0];
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	881b      	ldrh	r3, [r3, #0]
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	f1c3 0300 	rsb	r3, r3, #0
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	801a      	strh	r2, [r3, #0]
    accelData[1] = -accelData[1];
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f103 0302 	add.w	r3, r3, #2
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	f102 0202 	add.w	r2, r2, #2
 8004cda:	8812      	ldrh	r2, [r2, #0]
 8004cdc:	b292      	uxth	r2, r2
 8004cde:	f1c2 0200 	rsb	r2, r2, #0
 8004ce2:	b292      	uxth	r2, r2
 8004ce4:	b292      	uxth	r2, r2
 8004ce6:	801a      	strh	r2, [r3, #0]
    accelData[2] = accelData[2];
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f103 0304 	add.w	r3, r3, #4
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	8892      	ldrh	r2, [r2, #4]
 8004cf2:	801a      	strh	r2, [r3, #0]
}
 8004cf4:	f107 070c 	add.w	r7, r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop

08004d00 <mpu3050Detect>:
static void mpu3050Read(int16_t *gyroData);
static void mpu3050Align(int16_t *gyroData);
static void mpu3050ReadTemp(int16_t *tempData);

bool mpu3050Detect(sensor_t *gyro, uint16_t lpf)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	807b      	strh	r3, [r7, #2]
    bool ack;

    delay(25); // datasheet page 13 says 20ms. other stuff could have been running meanwhile. but we'll be safe
 8004d0c:	f04f 0019 	mov.w	r0, #25
 8004d10:	f001 fdbc 	bl	800688c <delay>

    ack = i2cWrite(MPU3050_ADDRESS, MPU3050_SMPLRT_DIV, 0);
 8004d14:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004d18:	f04f 0115 	mov.w	r1, #21
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f7ff f892 	bl	8003e48 <i2cWrite>
 8004d24:	4603      	mov	r3, r0
 8004d26:	73fb      	strb	r3, [r7, #15]
    if (!ack)
 8004d28:	7bfb      	ldrb	r3, [r7, #15]
 8004d2a:	f083 0301 	eor.w	r3, r3, #1
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d002      	beq.n	8004d3a <mpu3050Detect+0x3a>
        return false;
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	e03d      	b.n	8004db6 <mpu3050Detect+0xb6>

    gyro->init = mpu3050Init;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a20      	ldr	r2, [pc, #128]	; (8004dc0 <mpu3050Detect+0xc0>)
 8004d3e:	601a      	str	r2, [r3, #0]
    gyro->read = mpu3050Read;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a20      	ldr	r2, [pc, #128]	; (8004dc4 <mpu3050Detect+0xc4>)
 8004d44:	605a      	str	r2, [r3, #4]
    gyro->align = mpu3050Align;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a1f      	ldr	r2, [pc, #124]	; (8004dc8 <mpu3050Detect+0xc8>)
 8004d4a:	609a      	str	r2, [r3, #8]
    gyro->temperature = mpu3050ReadTemp;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a1f      	ldr	r2, [pc, #124]	; (8004dcc <mpu3050Detect+0xcc>)
 8004d50:	60da      	str	r2, [r3, #12]
    // 16.4 dps/lsb scalefactor
    gyro->scale = (((32767.0f / 16.4f) * M_PI) / ((32767.0f / 4.0f) * 180.0f * 1000000.0f));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a1f      	ldr	r2, [pc, #124]	; (8004dd4 <mpu3050Detect+0xd4>)
 8004d56:	611a      	str	r2, [r3, #16]

    // default lpf is 42Hz
    switch (lpf) {
 8004d58:	887b      	ldrh	r3, [r7, #2]
 8004d5a:	2b62      	cmp	r3, #98	; 0x62
 8004d5c:	d015      	beq.n	8004d8a <mpu3050Detect+0x8a>
 8004d5e:	2b62      	cmp	r3, #98	; 0x62
 8004d60:	dc04      	bgt.n	8004d6c <mpu3050Detect+0x6c>
 8004d62:	2b0a      	cmp	r3, #10
 8004d64:	d020      	beq.n	8004da8 <mpu3050Detect+0xa8>
 8004d66:	2b14      	cmp	r3, #20
 8004d68:	d019      	beq.n	8004d9e <mpu3050Detect+0x9e>
 8004d6a:	e013      	b.n	8004d94 <mpu3050Detect+0x94>
 8004d6c:	2bbc      	cmp	r3, #188	; 0xbc
 8004d6e:	d007      	beq.n	8004d80 <mpu3050Detect+0x80>
 8004d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d74:	d10e      	bne.n	8004d94 <mpu3050Detect+0x94>
        case 256:
            mpuLowPassFilter = MPU3050_DLPF_256HZ;
 8004d76:	4b16      	ldr	r3, [pc, #88]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	701a      	strb	r2, [r3, #0]
            break;
 8004d7e:	e018      	b.n	8004db2 <mpu3050Detect+0xb2>
        case 188:
            mpuLowPassFilter = MPU3050_DLPF_188HZ;
 8004d80:	4b13      	ldr	r3, [pc, #76]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004d82:	f04f 0201 	mov.w	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
            break;
 8004d88:	e013      	b.n	8004db2 <mpu3050Detect+0xb2>
        case 98:
            mpuLowPassFilter = MPU3050_DLPF_98HZ;
 8004d8a:	4b11      	ldr	r3, [pc, #68]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004d8c:	f04f 0202 	mov.w	r2, #2
 8004d90:	701a      	strb	r2, [r3, #0]
            break;
 8004d92:	e00e      	b.n	8004db2 <mpu3050Detect+0xb2>
        default:
        case 42:
            mpuLowPassFilter = MPU3050_DLPF_42HZ;
 8004d94:	4b0e      	ldr	r3, [pc, #56]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004d96:	f04f 0203 	mov.w	r2, #3
 8004d9a:	701a      	strb	r2, [r3, #0]
            break;
 8004d9c:	e009      	b.n	8004db2 <mpu3050Detect+0xb2>
        case 20:
            mpuLowPassFilter = MPU3050_DLPF_20HZ;
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004da0:	f04f 0204 	mov.w	r2, #4
 8004da4:	701a      	strb	r2, [r3, #0]
            break;
 8004da6:	e004      	b.n	8004db2 <mpu3050Detect+0xb2>
        case 10:
            mpuLowPassFilter = MPU3050_DLPF_10HZ;
 8004da8:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <mpu3050Detect+0xd0>)
 8004daa:	f04f 0205 	mov.w	r2, #5
 8004dae:	701a      	strb	r2, [r3, #0]
            break;
 8004db0:	bf00      	nop
    }

    return true;
 8004db2:	f04f 0301 	mov.w	r3, #1
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	f107 0710 	add.w	r7, r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	08004dd9 	.word	0x08004dd9
 8004dc4:	08004ea5 	.word	0x08004ea5
 8004dc8:	08004e65 	.word	0x08004e65
 8004dcc:	08004f39 	.word	0x08004f39
 8004dd0:	20000001 	.word	0x20000001
 8004dd4:	31924418 	.word	0x31924418

08004dd8 <mpu3050Init>:

static void mpu3050Init(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
    bool ack;

    delay(25); // datasheet page 13 says 20ms. other stuff could have been running meanwhile. but we'll be safe
 8004dde:	f04f 0019 	mov.w	r0, #25
 8004de2:	f001 fd53 	bl	800688c <delay>

    ack = i2cWrite(MPU3050_ADDRESS, MPU3050_SMPLRT_DIV, 0);
 8004de6:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004dea:	f04f 0115 	mov.w	r1, #21
 8004dee:	f04f 0200 	mov.w	r2, #0
 8004df2:	f7ff f829 	bl	8003e48 <i2cWrite>
 8004df6:	4603      	mov	r3, r0
 8004df8:	71fb      	strb	r3, [r7, #7]
    if (!ack)
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	f083 0301 	eor.w	r3, r3, #1
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <mpu3050Init+0x36>
        failureMode(3);
 8004e06:	f04f 0003 	mov.w	r0, #3
 8004e0a:	f001 fd59 	bl	80068c0 <failureMode>

    i2cWrite(MPU3050_ADDRESS, MPU3050_DLPF_FS_SYNC, MPU3050_FS_SEL_2000DPS | mpuLowPassFilter);
 8004e0e:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <mpu3050Init+0x88>)
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	f043 0318 	orr.w	r3, r3, #24
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004e1c:	f04f 0116 	mov.w	r1, #22
 8004e20:	461a      	mov	r2, r3
 8004e22:	f7ff f811 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU3050_ADDRESS, MPU3050_INT_CFG, 0);
 8004e26:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004e2a:	f04f 0117 	mov.w	r1, #23
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	f7ff f809 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU3050_ADDRESS, MPU3050_USER_CTRL, MPU3050_USER_RESET);
 8004e36:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004e3a:	f04f 013d 	mov.w	r1, #61	; 0x3d
 8004e3e:	f04f 0201 	mov.w	r2, #1
 8004e42:	f7ff f801 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU3050_ADDRESS, MPU3050_PWR_MGM, MPU3050_CLK_SEL_PLL_GX);
 8004e46:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004e4a:	f04f 013e 	mov.w	r1, #62	; 0x3e
 8004e4e:	f04f 0201 	mov.w	r2, #1
 8004e52:	f7fe fff9 	bl	8003e48 <i2cWrite>
}
 8004e56:	f107 0708 	add.w	r7, r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	20000001 	.word	0x20000001

08004e64 <mpu3050Align>:

static void mpu3050Align(int16_t *gyroData)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
    // official direction is RPY
    gyroData[0] = gyroData[0];
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	881a      	ldrh	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	801a      	strh	r2, [r3, #0]
    gyroData[1] = gyroData[1];
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f103 0302 	add.w	r3, r3, #2
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	8852      	ldrh	r2, [r2, #2]
 8004e7e:	801a      	strh	r2, [r3, #0]
    gyroData[2] = -gyroData[2];
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f103 0304 	add.w	r3, r3, #4
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	f102 0204 	add.w	r2, r2, #4
 8004e8c:	8812      	ldrh	r2, [r2, #0]
 8004e8e:	b292      	uxth	r2, r2
 8004e90:	f1c2 0200 	rsb	r2, r2, #0
 8004e94:	b292      	uxth	r2, r2
 8004e96:	b292      	uxth	r2, r2
 8004e98:	801a      	strh	r2, [r3, #0]
}
 8004e9a:	f107 070c 	add.w	r7, r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <mpu3050Read>:

// Read 3 gyro values into user-provided buffer. No overrun checking is done.
static void mpu3050Read(int16_t *gyroData)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    i2cRead(MPU3050_ADDRESS, MPU3050_GYRO_OUT, 6, buf);
 8004eac:	f107 0308 	add.w	r3, r7, #8
 8004eb0:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004eb4:	f04f 011d 	mov.w	r1, #29
 8004eb8:	f04f 0206 	mov.w	r2, #6
 8004ebc:	f7fe ffde 	bl	8003e7c <i2cRead>
    gyroData[0] = (int16_t)((buf[0] << 8) | buf[1]) / 4;
 8004ec0:	7a3b      	ldrb	r3, [r7, #8]
 8004ec2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	7a7b      	ldrb	r3, [r7, #9]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	b21b      	sxth	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	da01      	bge.n	8004ed8 <mpu3050Read+0x34>
 8004ed4:	f103 0303 	add.w	r3, r3, #3
 8004ed8:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	801a      	strh	r2, [r3, #0]
    gyroData[1] = (int16_t)((buf[2] << 8) | buf[3]) / 4;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f103 0202 	add.w	r2, r3, #2
 8004ee8:	7abb      	ldrb	r3, [r7, #10]
 8004eea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004eee:	b299      	uxth	r1, r3
 8004ef0:	7afb      	ldrb	r3, [r7, #11]
 8004ef2:	430b      	orrs	r3, r1
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	b21b      	sxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	da01      	bge.n	8004f00 <mpu3050Read+0x5c>
 8004efc:	f103 0303 	add.w	r3, r3, #3
 8004f00:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	8013      	strh	r3, [r2, #0]
    gyroData[2] = (int16_t)((buf[4] << 8) | buf[5]) / 4;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f103 0204 	add.w	r2, r3, #4
 8004f0e:	7b3b      	ldrb	r3, [r7, #12]
 8004f10:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004f14:	b299      	uxth	r1, r3
 8004f16:	7b7b      	ldrb	r3, [r7, #13]
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	b21b      	sxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	da01      	bge.n	8004f26 <mpu3050Read+0x82>
 8004f22:	f103 0303 	add.w	r3, r3, #3
 8004f26:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	8013      	strh	r3, [r2, #0]
}
 8004f2e:	f107 0710 	add.w	r7, r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop

08004f38 <mpu3050ReadTemp>:

static void mpu3050ReadTemp(int16_t *tempData)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    i2cRead(MPU3050_ADDRESS, MPU3050_TEMP_OUT, 2, buf);
 8004f40:	f107 030c 	add.w	r3, r7, #12
 8004f44:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004f48:	f04f 011b 	mov.w	r1, #27
 8004f4c:	f04f 0202 	mov.w	r2, #2
 8004f50:	f7fe ff94 	bl	8003e7c <i2cRead>

    *tempData = 35 + ((int32_t)(buf[0] << 8 | buf[1]) + 13200) / 280;
 8004f54:	7b3b      	ldrb	r3, [r7, #12]
 8004f56:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004f5a:	7b7b      	ldrb	r3, [r7, #13]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	f503 534e 	add.w	r3, r3, #13184	; 0x3380
 8004f62:	f103 0310 	add.w	r3, r3, #16
 8004f66:	4a0a      	ldr	r2, [pc, #40]	; (8004f90 <mpu3050ReadTemp+0x58>)
 8004f68:	fb82 1203 	smull	r1, r2, r2, r3
 8004f6c:	18d2      	adds	r2, r2, r3
 8004f6e:	ea4f 2222 	mov.w	r2, r2, asr #8
 8004f72:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	f103 0323 	add.w	r3, r3, #35	; 0x23
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	801a      	strh	r2, [r3, #0]
}
 8004f86:	f107 0710 	add.w	r7, r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	ea0ea0eb 	.word	0xea0ea0eb

08004f94 <mpu6050Detect>:

extern uint16_t acc_1G;
static uint8_t mpuAccelHalf = 0;

bool mpu6050Detect(sensor_t *acc, sensor_t *gyro, uint16_t lpf, uint8_t *scale)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	80fb      	strh	r3, [r7, #6]
    bool ack;
    uint8_t sig, rev;
    uint8_t tmp[6];

    delay(35);                  // datasheet page 13 says 30ms. other stuff could have been running meanwhile. but we'll be safe
 8004fa4:	f04f 0023 	mov.w	r0, #35	; 0x23
 8004fa8:	f001 fc70 	bl	800688c <delay>

    ack = i2cRead(MPU6050_ADDRESS, MPU_RA_WHO_AM_I, 1, &sig);
 8004fac:	f107 031d 	add.w	r3, r7, #29
 8004fb0:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004fb4:	f04f 0175 	mov.w	r1, #117	; 0x75
 8004fb8:	f04f 0201 	mov.w	r2, #1
 8004fbc:	f7fe ff5e 	bl	8003e7c <i2cRead>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	77fb      	strb	r3, [r7, #31]
    if (!ack)
 8004fc4:	7ffb      	ldrb	r3, [r7, #31]
 8004fc6:	f083 0301 	eor.w	r3, r3, #1
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d002      	beq.n	8004fd6 <mpu6050Detect+0x42>
        return false;
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	e0b2      	b.n	800513c <mpu6050Detect+0x1a8>

    // So like, MPU6xxx has a "WHO_AM_I" register, that is used to verify the identity of the device.
    // The contents of WHO_AM_I are the upper 6 bits of the MPU-60X0s 7-bit I2C address.
    // The least significant bit of the MPU-60X0s I2C address is determined by the value of the AD0 pin. (we know that already).
    // But here's the best part: The value of the AD0 pin is not reflected in this register.
    if (sig != (MPU6050_ADDRESS & 0x7e))
 8004fd6:	7f7b      	ldrb	r3, [r7, #29]
 8004fd8:	2b68      	cmp	r3, #104	; 0x68
 8004fda:	d002      	beq.n	8004fe2 <mpu6050Detect+0x4e>
        return false;
 8004fdc:	f04f 0300 	mov.w	r3, #0
 8004fe0:	e0ac      	b.n	800513c <mpu6050Detect+0x1a8>

    // determine product ID and accel revision
    i2cRead(MPU6050_ADDRESS, MPU_RA_XA_OFFS_H, 6, tmp);
 8004fe2:	f107 0314 	add.w	r3, r7, #20
 8004fe6:	f04f 0068 	mov.w	r0, #104	; 0x68
 8004fea:	f04f 0106 	mov.w	r1, #6
 8004fee:	f04f 0206 	mov.w	r2, #6
 8004ff2:	f7fe ff43 	bl	8003e7c <i2cRead>
    rev = ((tmp[5] & 0x01) << 2) | ((tmp[3] & 0x01) << 1) | (tmp[1] & 0x01);
 8004ff6:	7e7b      	ldrb	r3, [r7, #25]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005000:	b2da      	uxtb	r2, r3
 8005002:	7dfb      	ldrb	r3, [r7, #23]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800500c:	b2db      	uxtb	r3, r3
 800500e:	4313      	orrs	r3, r2
 8005010:	b2da      	uxtb	r2, r3
 8005012:	7d7b      	ldrb	r3, [r7, #21]
 8005014:	b2db      	uxtb	r3, r3
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	b2db      	uxtb	r3, r3
 800501c:	4313      	orrs	r3, r2
 800501e:	b2db      	uxtb	r3, r3
 8005020:	77bb      	strb	r3, [r7, #30]
    if (rev) {
 8005022:	7fbb      	ldrb	r3, [r7, #30]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d014      	beq.n	8005052 <mpu6050Detect+0xbe>
        /* Congrats, these parts are better. */
        if (rev == 1) {
 8005028:	7fbb      	ldrb	r3, [r7, #30]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d104      	bne.n	8005038 <mpu6050Detect+0xa4>
            mpuAccelHalf = 1;
 800502e:	4b46      	ldr	r3, [pc, #280]	; (8005148 <mpu6050Detect+0x1b4>)
 8005030:	f04f 0201 	mov.w	r2, #1
 8005034:	701a      	strb	r2, [r3, #0]
 8005036:	e02e      	b.n	8005096 <mpu6050Detect+0x102>
        } else if (rev == 2) {
 8005038:	7fbb      	ldrb	r3, [r7, #30]
 800503a:	2b02      	cmp	r3, #2
 800503c:	d104      	bne.n	8005048 <mpu6050Detect+0xb4>
            mpuAccelHalf = 0;
 800503e:	4b42      	ldr	r3, [pc, #264]	; (8005148 <mpu6050Detect+0x1b4>)
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	701a      	strb	r2, [r3, #0]
 8005046:	e026      	b.n	8005096 <mpu6050Detect+0x102>
        } else {
            failureMode(5);
 8005048:	f04f 0005 	mov.w	r0, #5
 800504c:	f001 fc38 	bl	80068c0 <failureMode>
 8005050:	e021      	b.n	8005096 <mpu6050Detect+0x102>
        }
    } else {
        i2cRead(MPU6050_ADDRESS, MPU_RA_PRODUCT_ID, 1, &sig);
 8005052:	f107 031d 	add.w	r3, r7, #29
 8005056:	f04f 0068 	mov.w	r0, #104	; 0x68
 800505a:	f04f 010c 	mov.w	r1, #12
 800505e:	f04f 0201 	mov.w	r2, #1
 8005062:	f7fe ff0b 	bl	8003e7c <i2cRead>
        rev = sig & 0x0F;
 8005066:	7f7b      	ldrb	r3, [r7, #29]
 8005068:	f003 030f 	and.w	r3, r3, #15
 800506c:	77bb      	strb	r3, [r7, #30]
        if (!rev) {
 800506e:	7fbb      	ldrb	r3, [r7, #30]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d104      	bne.n	800507e <mpu6050Detect+0xea>
            failureMode(5);
 8005074:	f04f 0005 	mov.w	r0, #5
 8005078:	f001 fc22 	bl	80068c0 <failureMode>
 800507c:	e00b      	b.n	8005096 <mpu6050Detect+0x102>
        } else if (rev == 4) {
 800507e:	7fbb      	ldrb	r3, [r7, #30]
 8005080:	2b04      	cmp	r3, #4
 8005082:	d104      	bne.n	800508e <mpu6050Detect+0xfa>
            mpuAccelHalf = 1;
 8005084:	4b30      	ldr	r3, [pc, #192]	; (8005148 <mpu6050Detect+0x1b4>)
 8005086:	f04f 0201 	mov.w	r2, #1
 800508a:	701a      	strb	r2, [r3, #0]
 800508c:	e003      	b.n	8005096 <mpu6050Detect+0x102>
        } else {
            mpuAccelHalf = 0;
 800508e:	4b2e      	ldr	r3, [pc, #184]	; (8005148 <mpu6050Detect+0x1b4>)
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]
        }
    }

    acc->init = mpu6050AccInit;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	4a2c      	ldr	r2, [pc, #176]	; (800514c <mpu6050Detect+0x1b8>)
 800509a:	601a      	str	r2, [r3, #0]
    acc->read = mpu6050AccRead;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	4a2c      	ldr	r2, [pc, #176]	; (8005150 <mpu6050Detect+0x1bc>)
 80050a0:	605a      	str	r2, [r3, #4]
    acc->align = mpu6050AccAlign;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	4a2b      	ldr	r2, [pc, #172]	; (8005154 <mpu6050Detect+0x1c0>)
 80050a6:	609a      	str	r2, [r3, #8]
    gyro->init = mpu6050GyroInit;
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	4a2b      	ldr	r2, [pc, #172]	; (8005158 <mpu6050Detect+0x1c4>)
 80050ac:	601a      	str	r2, [r3, #0]
    gyro->read = mpu6050GyroRead;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	4a2a      	ldr	r2, [pc, #168]	; (800515c <mpu6050Detect+0x1c8>)
 80050b2:	605a      	str	r2, [r3, #4]
    gyro->align = mpu6050GyroAlign;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4a2a      	ldr	r2, [pc, #168]	; (8005160 <mpu6050Detect+0x1cc>)
 80050b8:	609a      	str	r2, [r3, #8]
    // 16.4 dps/lsb scalefactor
    gyro->scale = (((32767.0f / 16.4f) * M_PI) / ((32767.0f / 4.0f) * 180.0f * 1000000.0f));
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	4a2a      	ldr	r2, [pc, #168]	; (8005168 <mpu6050Detect+0x1d4>)
 80050be:	611a      	str	r2, [r3, #16]

    // give halfacc (old revision) back to system
    if (scale)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <mpu6050Detect+0x13a>
        *scale = mpuAccelHalf;
 80050c6:	4b20      	ldr	r3, [pc, #128]	; (8005148 <mpu6050Detect+0x1b4>)
 80050c8:	781a      	ldrb	r2, [r3, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	701a      	strb	r2, [r3, #0]

    // default lpf is 42Hz
    switch (lpf) {
 80050ce:	88fb      	ldrh	r3, [r7, #6]
 80050d0:	2b14      	cmp	r3, #20
 80050d2:	d022      	beq.n	800511a <mpu6050Detect+0x186>
 80050d4:	2b14      	cmp	r3, #20
 80050d6:	dc04      	bgt.n	80050e2 <mpu6050Detect+0x14e>
 80050d8:	2b05      	cmp	r3, #5
 80050da:	d028      	beq.n	800512e <mpu6050Detect+0x19a>
 80050dc:	2b0a      	cmp	r3, #10
 80050de:	d021      	beq.n	8005124 <mpu6050Detect+0x190>
 80050e0:	e016      	b.n	8005110 <mpu6050Detect+0x17c>
 80050e2:	2bbc      	cmp	r3, #188	; 0xbc
 80050e4:	d00a      	beq.n	80050fc <mpu6050Detect+0x168>
 80050e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050ea:	d002      	beq.n	80050f2 <mpu6050Detect+0x15e>
 80050ec:	2b62      	cmp	r3, #98	; 0x62
 80050ee:	d00a      	beq.n	8005106 <mpu6050Detect+0x172>
 80050f0:	e00e      	b.n	8005110 <mpu6050Detect+0x17c>
        case 256:
            mpuLowPassFilter = MPU6050_LPF_256HZ;
 80050f2:	4b1c      	ldr	r3, [pc, #112]	; (8005164 <mpu6050Detect+0x1d0>)
 80050f4:	f04f 0200 	mov.w	r2, #0
 80050f8:	701a      	strb	r2, [r3, #0]
            break;
 80050fa:	e01d      	b.n	8005138 <mpu6050Detect+0x1a4>
        case 188:
            mpuLowPassFilter = MPU6050_LPF_188HZ;
 80050fc:	4b19      	ldr	r3, [pc, #100]	; (8005164 <mpu6050Detect+0x1d0>)
 80050fe:	f04f 0201 	mov.w	r2, #1
 8005102:	701a      	strb	r2, [r3, #0]
            break;
 8005104:	e018      	b.n	8005138 <mpu6050Detect+0x1a4>
        case 98:
            mpuLowPassFilter = MPU6050_LPF_98HZ;
 8005106:	4b17      	ldr	r3, [pc, #92]	; (8005164 <mpu6050Detect+0x1d0>)
 8005108:	f04f 0202 	mov.w	r2, #2
 800510c:	701a      	strb	r2, [r3, #0]
            break;
 800510e:	e013      	b.n	8005138 <mpu6050Detect+0x1a4>
        default:
        case 42:
            mpuLowPassFilter = MPU6050_LPF_42HZ;
 8005110:	4b14      	ldr	r3, [pc, #80]	; (8005164 <mpu6050Detect+0x1d0>)
 8005112:	f04f 0203 	mov.w	r2, #3
 8005116:	701a      	strb	r2, [r3, #0]
            break;
 8005118:	e00e      	b.n	8005138 <mpu6050Detect+0x1a4>
        case 20:
            mpuLowPassFilter = MPU6050_LPF_20HZ;
 800511a:	4b12      	ldr	r3, [pc, #72]	; (8005164 <mpu6050Detect+0x1d0>)
 800511c:	f04f 0204 	mov.w	r2, #4
 8005120:	701a      	strb	r2, [r3, #0]
            break;
 8005122:	e009      	b.n	8005138 <mpu6050Detect+0x1a4>
        case 10:
            mpuLowPassFilter = MPU6050_LPF_10HZ;
 8005124:	4b0f      	ldr	r3, [pc, #60]	; (8005164 <mpu6050Detect+0x1d0>)
 8005126:	f04f 0205 	mov.w	r2, #5
 800512a:	701a      	strb	r2, [r3, #0]
            break;
 800512c:	e004      	b.n	8005138 <mpu6050Detect+0x1a4>
        case 5:
            mpuLowPassFilter = MPU6050_LPF_5HZ;
 800512e:	4b0d      	ldr	r3, [pc, #52]	; (8005164 <mpu6050Detect+0x1d0>)
 8005130:	f04f 0206 	mov.w	r2, #6
 8005134:	701a      	strb	r2, [r3, #0]
            break;
 8005136:	bf00      	nop

#ifdef MPU6050_DMP
    mpu6050DmpInit();
#endif

    return true;
 8005138:	f04f 0301 	mov.w	r3, #1
}
 800513c:	4618      	mov	r0, r3
 800513e:	f107 0720 	add.w	r7, r7, #32
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	2000041b 	.word	0x2000041b
 800514c:	0800516d 	.word	0x0800516d
 8005150:	08005199 	.word	0x08005199
 8005154:	0800522d 	.word	0x0800522d
 8005158:	08005271 	.word	0x08005271
 800515c:	08005321 	.word	0x08005321
 8005160:	080053b5 	.word	0x080053b5
 8005164:	20000002 	.word	0x20000002
 8005168:	31924418 	.word	0x31924418

0800516c <mpu6050AccInit>:

static void mpu6050AccInit(void)
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
    if (mpuAccelHalf)
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <mpu6050AccInit+0x24>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d004      	beq.n	8005182 <mpu6050AccInit+0x16>
        acc_1G = 255;
 8005178:	4b06      	ldr	r3, [pc, #24]	; (8005194 <mpu6050AccInit+0x28>)
 800517a:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800517e:	801a      	strh	r2, [r3, #0]
 8005180:	e003      	b.n	800518a <mpu6050AccInit+0x1e>
    else
        acc_1G = 512;
 8005182:	4b04      	ldr	r3, [pc, #16]	; (8005194 <mpu6050AccInit+0x28>)
 8005184:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005188:	801a      	strh	r2, [r3, #0]
}
 800518a:	46bd      	mov	sp, r7
 800518c:	bc80      	pop	{r7}
 800518e:	4770      	bx	lr
 8005190:	2000041b 	.word	0x2000041b
 8005194:	20000118 	.word	0x20000118

08005198 <mpu6050AccRead>:

static void mpu6050AccRead(int16_t *accData)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];

#ifndef MPU6050_DMP
    i2cRead(MPU6050_ADDRESS, MPU_RA_ACCEL_XOUT_H, 6, buf);
 80051a0:	f107 0308 	add.w	r3, r7, #8
 80051a4:	f04f 0068 	mov.w	r0, #104	; 0x68
 80051a8:	f04f 013b 	mov.w	r1, #59	; 0x3b
 80051ac:	f04f 0206 	mov.w	r2, #6
 80051b0:	f7fe fe64 	bl	8003e7c <i2cRead>
    accData[0] = (int16_t)((buf[0] << 8) | buf[1]) / 8;
 80051b4:	7a3b      	ldrb	r3, [r7, #8]
 80051b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	7a7b      	ldrb	r3, [r7, #9]
 80051be:	4313      	orrs	r3, r2
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	b21b      	sxth	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	da01      	bge.n	80051cc <mpu6050AccRead+0x34>
 80051c8:	f103 0307 	add.w	r3, r3, #7
 80051cc:	ea4f 03e3 	mov.w	r3, r3, asr #3
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	801a      	strh	r2, [r3, #0]
    accData[1] = (int16_t)((buf[2] << 8) | buf[3]) / 8;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f103 0202 	add.w	r2, r3, #2
 80051dc:	7abb      	ldrb	r3, [r7, #10]
 80051de:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80051e2:	b299      	uxth	r1, r3
 80051e4:	7afb      	ldrb	r3, [r7, #11]
 80051e6:	430b      	orrs	r3, r1
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	b21b      	sxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	da01      	bge.n	80051f4 <mpu6050AccRead+0x5c>
 80051f0:	f103 0307 	add.w	r3, r3, #7
 80051f4:	ea4f 03e3 	mov.w	r3, r3, asr #3
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	8013      	strh	r3, [r2, #0]
    accData[2] = (int16_t)((buf[4] << 8) | buf[5]) / 8;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f103 0204 	add.w	r2, r3, #4
 8005202:	7b3b      	ldrb	r3, [r7, #12]
 8005204:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005208:	b299      	uxth	r1, r3
 800520a:	7b7b      	ldrb	r3, [r7, #13]
 800520c:	430b      	orrs	r3, r1
 800520e:	b29b      	uxth	r3, r3
 8005210:	b21b      	sxth	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	da01      	bge.n	800521a <mpu6050AccRead+0x82>
 8005216:	f103 0307 	add.w	r3, r3, #7
 800521a:	ea4f 03e3 	mov.w	r3, r3, asr #3
 800521e:	b29b      	uxth	r3, r3
 8005220:	8013      	strh	r3, [r2, #0]
#else
    accData[0] = accData[1] = accData[2] = 0;
#endif
}
 8005222:	f107 0710 	add.w	r7, r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop

0800522c <mpu6050AccAlign>:

static void mpu6050AccAlign(int16_t *accData)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
    int16_t temp[2];
    temp[0] = accData[0];
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	81bb      	strh	r3, [r7, #12]
    temp[1] = accData[1];
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	885b      	ldrh	r3, [r3, #2]
 800523e:	81fb      	strh	r3, [r7, #14]

    // official direction is RPY
    accData[0] = temp[1];
 8005240:	89fa      	ldrh	r2, [r7, #14]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	801a      	strh	r2, [r3, #0]
    accData[1] = -temp[0];
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f103 0302 	add.w	r3, r3, #2
 800524c:	89ba      	ldrh	r2, [r7, #12]
 800524e:	b292      	uxth	r2, r2
 8005250:	f1c2 0200 	rsb	r2, r2, #0
 8005254:	b292      	uxth	r2, r2
 8005256:	b292      	uxth	r2, r2
 8005258:	801a      	strh	r2, [r3, #0]
    accData[2] = accData[2];
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f103 0304 	add.w	r3, r3, #4
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	8892      	ldrh	r2, [r2, #4]
 8005264:	801a      	strh	r2, [r3, #0]
}
 8005266:	f107 0714 	add.w	r7, r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr

08005270 <mpu6050GyroInit>:

static void mpu6050GyroInit(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    // PB13 - MPU_INT output on rev4 hardware
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8005276:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800527a:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 800527c:	f04f 0302 	mov.w	r3, #2
 8005280:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8005282:	f04f 0304 	mov.w	r3, #4
 8005286:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8005288:	f107 0304 	add.w	r3, r7, #4
 800528c:	4822      	ldr	r0, [pc, #136]	; (8005318 <mpu6050GyroInit+0xa8>)
 800528e:	4619      	mov	r1, r3
 8005290:	f00c fffe 	bl	8012290 <GPIO_Init>

#ifndef MPU6050_DMP
    i2cWrite(MPU6050_ADDRESS, MPU_RA_PWR_MGMT_1, 0x80);      //PWR_MGMT_1    -- DEVICE_RESET 1
 8005294:	f04f 0068 	mov.w	r0, #104	; 0x68
 8005298:	f04f 016b 	mov.w	r1, #107	; 0x6b
 800529c:	f04f 0280 	mov.w	r2, #128	; 0x80
 80052a0:	f7fe fdd2 	bl	8003e48 <i2cWrite>
    delay(5);
 80052a4:	f04f 0005 	mov.w	r0, #5
 80052a8:	f001 faf0 	bl	800688c <delay>
    i2cWrite(MPU6050_ADDRESS, MPU_RA_SMPLRT_DIV, 0x00);      //SMPLRT_DIV    -- SMPLRT_DIV = 0  Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV)
 80052ac:	f04f 0068 	mov.w	r0, #104	; 0x68
 80052b0:	f04f 0119 	mov.w	r1, #25
 80052b4:	f04f 0200 	mov.w	r2, #0
 80052b8:	f7fe fdc6 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU6050_ADDRESS, MPU_RA_PWR_MGMT_1, 0x03);      //PWR_MGMT_1    -- SLEEP 0; CYCLE 0; TEMP_DIS 0; CLKSEL 3 (PLL with Z Gyro reference)
 80052bc:	f04f 0068 	mov.w	r0, #104	; 0x68
 80052c0:	f04f 016b 	mov.w	r1, #107	; 0x6b
 80052c4:	f04f 0203 	mov.w	r2, #3
 80052c8:	f7fe fdbe 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU6050_ADDRESS, MPU_RA_INT_PIN_CFG, 0 << 7 | 0 << 6 | 0 << 5 | 0 << 4 | 0 << 3 | 0 << 2 | 1 << 1 | 0 << 0);  // INT_PIN_CFG   -- INT_LEVEL_HIGH, INT_OPEN_DIS, LATCH_INT_DIS, INT_RD_CLEAR_DIS, FSYNC_INT_LEVEL_HIGH, FSYNC_INT_DIS, I2C_BYPASS_EN, CLOCK_DIS
 80052cc:	f04f 0068 	mov.w	r0, #104	; 0x68
 80052d0:	f04f 0137 	mov.w	r1, #55	; 0x37
 80052d4:	f04f 0202 	mov.w	r2, #2
 80052d8:	f7fe fdb6 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU6050_ADDRESS, MPU_RA_CONFIG, mpuLowPassFilter);  //CONFIG        -- EXT_SYNC_SET 0 (disable input pin for data sync) ; default DLPF_CFG = 0 => ACC bandwidth = 260Hz  GYRO bandwidth = 256Hz)
 80052dc:	4b0f      	ldr	r3, [pc, #60]	; (800531c <mpu6050GyroInit+0xac>)
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	f04f 0068 	mov.w	r0, #104	; 0x68
 80052e4:	f04f 011a 	mov.w	r1, #26
 80052e8:	461a      	mov	r2, r3
 80052ea:	f7fe fdad 	bl	8003e48 <i2cWrite>
    i2cWrite(MPU6050_ADDRESS, MPU_RA_GYRO_CONFIG, 0x18);      //GYRO_CONFIG   -- FS_SEL = 3: Full scale set to 2000 deg/sec
 80052ee:	f04f 0068 	mov.w	r0, #104	; 0x68
 80052f2:	f04f 011b 	mov.w	r1, #27
 80052f6:	f04f 0218 	mov.w	r2, #24
 80052fa:	f7fe fda5 	bl	8003e48 <i2cWrite>

    // ACC Init stuff. Moved into gyro init because the reset above would screw up accel config. Oops.
    // Accel scale 8g (4096 LSB/g)
    i2cWrite(MPU6050_ADDRESS, MPU_RA_ACCEL_CONFIG, 2 << 3);
 80052fe:	f04f 0068 	mov.w	r0, #104	; 0x68
 8005302:	f04f 011c 	mov.w	r1, #28
 8005306:	f04f 0210 	mov.w	r2, #16
 800530a:	f7fe fd9d 	bl	8003e48 <i2cWrite>
#endif
}
 800530e:	f107 0708 	add.w	r7, r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	40010c00 	.word	0x40010c00
 800531c:	20000002 	.word	0x20000002

08005320 <mpu6050GyroRead>:

static void mpu6050GyroRead(int16_t * gyroData)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
#ifndef MPU6050_DMP
    i2cRead(MPU6050_ADDRESS, MPU_RA_GYRO_XOUT_H, 6, buf);
 8005328:	f107 0308 	add.w	r3, r7, #8
 800532c:	f04f 0068 	mov.w	r0, #104	; 0x68
 8005330:	f04f 0143 	mov.w	r1, #67	; 0x43
 8005334:	f04f 0206 	mov.w	r2, #6
 8005338:	f7fe fda0 	bl	8003e7c <i2cRead>
    gyroData[0] = (int16_t)((buf[0] << 8) | buf[1]) / 4;
 800533c:	7a3b      	ldrb	r3, [r7, #8]
 800533e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005342:	b29a      	uxth	r2, r3
 8005344:	7a7b      	ldrb	r3, [r7, #9]
 8005346:	4313      	orrs	r3, r2
 8005348:	b29b      	uxth	r3, r3
 800534a:	b21b      	sxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	da01      	bge.n	8005354 <mpu6050GyroRead+0x34>
 8005350:	f103 0303 	add.w	r3, r3, #3
 8005354:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8005358:	b29a      	uxth	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	801a      	strh	r2, [r3, #0]
    gyroData[1] = (int16_t)((buf[2] << 8) | buf[3]) / 4;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f103 0202 	add.w	r2, r3, #2
 8005364:	7abb      	ldrb	r3, [r7, #10]
 8005366:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800536a:	b299      	uxth	r1, r3
 800536c:	7afb      	ldrb	r3, [r7, #11]
 800536e:	430b      	orrs	r3, r1
 8005370:	b29b      	uxth	r3, r3
 8005372:	b21b      	sxth	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	da01      	bge.n	800537c <mpu6050GyroRead+0x5c>
 8005378:	f103 0303 	add.w	r3, r3, #3
 800537c:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8005380:	b29b      	uxth	r3, r3
 8005382:	8013      	strh	r3, [r2, #0]
    gyroData[2] = (int16_t)((buf[4] << 8) | buf[5]) / 4;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f103 0204 	add.w	r2, r3, #4
 800538a:	7b3b      	ldrb	r3, [r7, #12]
 800538c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005390:	b299      	uxth	r1, r3
 8005392:	7b7b      	ldrb	r3, [r7, #13]
 8005394:	430b      	orrs	r3, r1
 8005396:	b29b      	uxth	r3, r3
 8005398:	b21b      	sxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	da01      	bge.n	80053a2 <mpu6050GyroRead+0x82>
 800539e:	f103 0303 	add.w	r3, r3, #3
 80053a2:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	8013      	strh	r3, [r2, #0]
#else
    gyroData[0] = dmpGyroData[0] / 4 ;
    gyroData[1] = dmpGyroData[1] / 4;
    gyroData[2] = dmpGyroData[2] / 4;
#endif
}
 80053aa:	f107 0710 	add.w	r7, r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop

080053b4 <mpu6050GyroAlign>:

static void mpu6050GyroAlign(int16_t * gyroData)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
    // official direction is RPY
    gyroData[0] = gyroData[0];
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	881a      	ldrh	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	801a      	strh	r2, [r3, #0]
    gyroData[1] = gyroData[1];
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f103 0302 	add.w	r3, r3, #2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	8852      	ldrh	r2, [r2, #2]
 80053ce:	801a      	strh	r2, [r3, #0]
    gyroData[2] = -gyroData[2];
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f103 0304 	add.w	r3, r3, #4
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	f102 0204 	add.w	r2, r2, #4
 80053dc:	8812      	ldrh	r2, [r2, #0]
 80053de:	b292      	uxth	r2, r2
 80053e0:	f1c2 0200 	rsb	r2, r2, #0
 80053e4:	b292      	uxth	r2, r2
 80053e6:	b292      	uxth	r2, r2
 80053e8:	801a      	strh	r2, [r3, #0]
}
 80053ea:	f107 070c 	add.w	r7, r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr

080053f4 <mpu6050DmpLoop>:
    i2cWriteBuffer(MPU6050_ADDRESS, MPU_RA_MEM_R_W, 4, "\x40\x00\x00\x00"); // data
}

#else                          /* MPU6050_DMP */
void mpu6050DmpLoop(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0

}
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bc80      	pop	{r7}
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop

08005400 <mpu6050DmpResetFifo>:

void mpu6050DmpResetFifo(void)
{
 8005400:	b480      	push	{r7}
 8005402:	af00      	add	r7, sp, #0

}
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop

0800540c <ms5611Detect>:
static uint32_t ms5611_up;  // static result of pressure measurement
static uint16_t ms5611_c[PROM_NB];  // on-chip ROM
static uint8_t ms5611_osr = CMD_ADC_4096;

bool ms5611Detect(baro_t *baro)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStructure;
    bool ack = false;
 8005414:	f04f 0300 	mov.w	r3, #0
 8005418:	74fb      	strb	r3, [r7, #19]
    uint8_t sig;
    int i;

    // PC13 (BMP085's XCLR reset input, which we use to disable it)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 800541a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800541e:	81bb      	strh	r3, [r7, #12]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8005420:	f04f 0302 	mov.w	r3, #2
 8005424:	73bb      	strb	r3, [r7, #14]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8005426:	f04f 0310 	mov.w	r3, #16
 800542a:	73fb      	strb	r3, [r7, #15]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 800542c:	f107 030c 	add.w	r3, r7, #12
 8005430:	4830      	ldr	r0, [pc, #192]	; (80054f4 <ms5611Detect+0xe8>)
 8005432:	4619      	mov	r1, r3
 8005434:	f00c ff2c 	bl	8012290 <GPIO_Init>
    BMP085_OFF;
 8005438:	4b2e      	ldr	r3, [pc, #184]	; (80054f4 <ms5611Detect+0xe8>)
 800543a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800543e:	615a      	str	r2, [r3, #20]

    delay(10); // No idea how long the chip takes to power-up, but let's make it 10ms
 8005440:	f04f 000a 	mov.w	r0, #10
 8005444:	f001 fa22 	bl	800688c <delay>

    // BMP085 is disabled. If we have a MS5611, it will reply. if no reply, means either
    // we have BMP085 or no baro at all.
    ack = i2cRead(MS5611_ADDR, CMD_PROM_RD, 1, &sig);
 8005448:	f107 030b 	add.w	r3, r7, #11
 800544c:	f04f 0077 	mov.w	r0, #119	; 0x77
 8005450:	f04f 01a0 	mov.w	r1, #160	; 0xa0
 8005454:	f04f 0201 	mov.w	r2, #1
 8005458:	f7fe fd10 	bl	8003e7c <i2cRead>
 800545c:	4603      	mov	r3, r0
 800545e:	74fb      	strb	r3, [r7, #19]
    if (!ack)
 8005460:	7cfb      	ldrb	r3, [r7, #19]
 8005462:	f083 0301 	eor.w	r3, r3, #1
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <ms5611Detect+0x66>
        return false;
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e03a      	b.n	80054e8 <ms5611Detect+0xdc>

    ms5611_reset();
 8005472:	f000 f84d 	bl	8005510 <ms5611_reset>
    // read all coefficients
    for (i = 0; i < PROM_NB; i++)
 8005476:	f04f 0300 	mov.w	r3, #0
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	e00f      	b.n	800549e <ms5611Detect+0x92>
        ms5611_c[i] = ms5611_prom(i);
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	b2db      	uxtb	r3, r3
 8005482:	b25b      	sxtb	r3, r3
 8005484:	4618      	mov	r0, r3
 8005486:	f000 f853 	bl	8005530 <ms5611_prom>
 800548a:	4603      	mov	r3, r0
 800548c:	4619      	mov	r1, r3
 800548e:	4b1a      	ldr	r3, [pc, #104]	; (80054f8 <ms5611Detect+0xec>)
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    if (!ack)
        return false;

    ms5611_reset();
    // read all coefficients
    for (i = 0; i < PROM_NB; i++)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f103 0301 	add.w	r3, r3, #1
 800549c:	617b      	str	r3, [r7, #20]
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	2b07      	cmp	r3, #7
 80054a2:	ddec      	ble.n	800547e <ms5611Detect+0x72>
        ms5611_c[i] = ms5611_prom(i);
    // check crc, bail out if wrong - we are probably talking to BMP085 w/o XCLR line!
    if (ms5611_crc(ms5611_c) != 0)
 80054a4:	4814      	ldr	r0, [pc, #80]	; (80054f8 <ms5611Detect+0xec>)
 80054a6:	f000 f86d 	bl	8005584 <ms5611_crc>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d002      	beq.n	80054b6 <ms5611Detect+0xaa>
        return false;
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	e018      	b.n	80054e8 <ms5611Detect+0xdc>

    // TODO prom + CRC
    baro->ut_delay = 10000;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f242 7210 	movw	r2, #10000	; 0x2710
 80054bc:	801a      	strh	r2, [r3, #0]
    baro->up_delay = 10000;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f242 7210 	movw	r2, #10000	; 0x2710
 80054c4:	805a      	strh	r2, [r3, #2]
    baro->start_ut = ms5611_start_ut;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a0c      	ldr	r2, [pc, #48]	; (80054fc <ms5611Detect+0xf0>)
 80054ca:	605a      	str	r2, [r3, #4]
    baro->get_ut = ms5611_get_ut;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a0c      	ldr	r2, [pc, #48]	; (8005500 <ms5611Detect+0xf4>)
 80054d0:	609a      	str	r2, [r3, #8]
    baro->start_up = ms5611_start_up;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a0b      	ldr	r2, [pc, #44]	; (8005504 <ms5611Detect+0xf8>)
 80054d6:	60da      	str	r2, [r3, #12]
    baro->get_up = ms5611_get_up;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a0b      	ldr	r2, [pc, #44]	; (8005508 <ms5611Detect+0xfc>)
 80054dc:	611a      	str	r2, [r3, #16]
    baro->calculate = ms5611_calculate;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a0a      	ldr	r2, [pc, #40]	; (800550c <ms5611Detect+0x100>)
 80054e2:	615a      	str	r2, [r3, #20]

    return true;
 80054e4:	f04f 0301 	mov.w	r3, #1
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	f107 0718 	add.w	r7, r7, #24
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	40011000 	.word	0x40011000
 80054f8:	20000424 	.word	0x20000424
 80054fc:	080056f5 	.word	0x080056f5
 8005500:	08005719 	.word	0x08005719
 8005504:	0800572d 	.word	0x0800572d
 8005508:	08005751 	.word	0x08005751
 800550c:	08005765 	.word	0x08005765

08005510 <ms5611_reset>:

static void ms5611_reset(void)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	af00      	add	r7, sp, #0
    i2cWrite(MS5611_ADDR, CMD_RESET, 1);
 8005514:	f04f 0077 	mov.w	r0, #119	; 0x77
 8005518:	f04f 011e 	mov.w	r1, #30
 800551c:	f04f 0201 	mov.w	r2, #1
 8005520:	f7fe fc92 	bl	8003e48 <i2cWrite>
    delayMicroseconds(2800);
 8005524:	f44f 602f 	mov.w	r0, #2800	; 0xaf0
 8005528:	f001 f99c 	bl	8006864 <delayMicroseconds>
}
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop

08005530 <ms5611_prom>:

static uint16_t ms5611_prom(int8_t coef_num)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	4603      	mov	r3, r0
 8005538:	71fb      	strb	r3, [r7, #7]
    uint8_t rxbuf[2] = { 0, 0 };
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	733b      	strb	r3, [r7, #12]
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	737b      	strb	r3, [r7, #13]
    i2cRead(MS5611_ADDR, CMD_PROM_RD + coef_num * 2, 2, rxbuf); // send PROM READ command
 8005546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800554a:	f103 0350 	add.w	r3, r3, #80	; 0x50
 800554e:	b2db      	uxtb	r3, r3
 8005550:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005554:	b2da      	uxtb	r2, r3
 8005556:	f107 030c 	add.w	r3, r7, #12
 800555a:	f04f 0077 	mov.w	r0, #119	; 0x77
 800555e:	4611      	mov	r1, r2
 8005560:	f04f 0202 	mov.w	r2, #2
 8005564:	f7fe fc8a 	bl	8003e7c <i2cRead>
    return rxbuf[0] << 8 | rxbuf[1];
 8005568:	7b3b      	ldrb	r3, [r7, #12]
 800556a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800556e:	b29a      	uxth	r2, r3
 8005570:	7b7b      	ldrb	r3, [r7, #13]
 8005572:	4313      	orrs	r3, r2
 8005574:	b29b      	uxth	r3, r3
 8005576:	b29b      	uxth	r3, r3
}
 8005578:	4618      	mov	r0, r3
 800557a:	f107 0710 	add.w	r7, r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop

08005584 <ms5611_crc>:

static int8_t ms5611_crc(uint16_t *prom)
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
    int32_t i, j;
    uint32_t res = 0;
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	60fb      	str	r3, [r7, #12]
    uint8_t zero = 1;
 8005592:	f04f 0301 	mov.w	r3, #1
 8005596:	72fb      	strb	r3, [r7, #11]
    uint8_t crc = prom[7] & 0xF;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f103 030e 	add.w	r3, r3, #14
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	72bb      	strb	r3, [r7, #10]
    prom[7] &= 0xFF00;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f103 030e 	add.w	r3, r3, #14
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	f102 020e 	add.w	r2, r2, #14
 80055b4:	8812      	ldrh	r2, [r2, #0]
 80055b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055ba:	b292      	uxth	r2, r2
 80055bc:	801a      	strh	r2, [r3, #0]

    // if eeprom is all zeros, we're probably fucked - BUT this will return valid CRC lol
    for (i = 0; i < 8; i++) {
 80055be:	f04f 0300 	mov.w	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]
 80055c4:	e00e      	b.n	80055e4 <ms5611_crc+0x60>
        if (prom[i] != 0)
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	18d3      	adds	r3, r2, r3
 80055d0:	881b      	ldrh	r3, [r3, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d002      	beq.n	80055dc <ms5611_crc+0x58>
            zero = 0;
 80055d6:	f04f 0300 	mov.w	r3, #0
 80055da:	72fb      	strb	r3, [r7, #11]
    uint8_t zero = 1;
    uint8_t crc = prom[7] & 0xF;
    prom[7] &= 0xFF00;

    // if eeprom is all zeros, we're probably fucked - BUT this will return valid CRC lol
    for (i = 0; i < 8; i++) {
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f103 0301 	add.w	r3, r3, #1
 80055e2:	617b      	str	r3, [r7, #20]
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	2b07      	cmp	r3, #7
 80055e8:	dded      	ble.n	80055c6 <ms5611_crc+0x42>
        if (prom[i] != 0)
            zero = 0;
    }
    if (zero)
 80055ea:	7afb      	ldrb	r3, [r7, #11]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d002      	beq.n	80055f6 <ms5611_crc+0x72>
        return -1;
 80055f0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80055f4:	e05b      	b.n	80056ae <ms5611_crc+0x12a>

    for (i = 0; i < 16; i++) {
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	e03b      	b.n	8005676 <ms5611_crc+0xf2>
        if (i & 1) 
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00c      	beq.n	8005622 <ms5611_crc+0x9e>
            res ^= ((prom[i >> 1]) & 0x00FF);
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	ea4f 0363 	mov.w	r3, r3, asr #1
 800560e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	18d3      	adds	r3, r2, r3
 8005616:	881b      	ldrh	r3, [r3, #0]
 8005618:	b2db      	uxtb	r3, r3
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	4053      	eors	r3, r2
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	e00d      	b.n	800563e <ms5611_crc+0xba>
        else 
            res ^= (prom[i >> 1] >> 8);
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	ea4f 0363 	mov.w	r3, r3, asr #1
 8005628:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	18d3      	adds	r3, r2, r3
 8005630:	881b      	ldrh	r3, [r3, #0]
 8005632:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005636:	b29b      	uxth	r3, r3
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	4053      	eors	r3, r2
 800563c:	60fb      	str	r3, [r7, #12]
        for (j = 8; j > 0; j--) {
 800563e:	f04f 0308 	mov.w	r3, #8
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	e010      	b.n	8005668 <ms5611_crc+0xe4>
            if (res & 0x8000) 
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d003      	beq.n	8005658 <ms5611_crc+0xd4>
                res ^= 0x1800;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f483 53c0 	eor.w	r3, r3, #6144	; 0x1800
 8005656:	60fb      	str	r3, [r7, #12]
            res <<= 1;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800565e:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 16; i++) {
        if (i & 1) 
            res ^= ((prom[i >> 1]) & 0x00FF);
        else 
            res ^= (prom[i >> 1] >> 8);
        for (j = 8; j > 0; j--) {
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f103 33ff 	add.w	r3, r3, #4294967295
 8005666:	613b      	str	r3, [r7, #16]
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	dceb      	bgt.n	8005646 <ms5611_crc+0xc2>
            zero = 0;
    }
    if (zero)
        return -1;

    for (i = 0; i < 16; i++) {
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f103 0301 	add.w	r3, r3, #1
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2b0f      	cmp	r3, #15
 800567a:	ddc0      	ble.n	80055fe <ms5611_crc+0x7a>
            if (res & 0x8000) 
                res ^= 0x1800;
            res <<= 1;
        }
    }
    prom[7] |= crc;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f103 030e 	add.w	r3, r3, #14
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	f102 020e 	add.w	r2, r2, #14
 8005688:	8811      	ldrh	r1, [r2, #0]
 800568a:	7aba      	ldrb	r2, [r7, #10]
 800568c:	b292      	uxth	r2, r2
 800568e:	430a      	orrs	r2, r1
 8005690:	b292      	uxth	r2, r2
 8005692:	801a      	strh	r2, [r3, #0]
    if (crc == ((res >> 12) & 0xF)) 
 8005694:	7aba      	ldrb	r2, [r7, #10]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800569c:	f003 030f 	and.w	r3, r3, #15
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d102      	bne.n	80056aa <ms5611_crc+0x126>
        return 0;
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	e001      	b.n	80056ae <ms5611_crc+0x12a>

    return -1;
 80056aa:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80056ae:	b25b      	sxtb	r3, r3
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	f107 071c 	add.w	r7, r7, #28
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr

080056bc <ms5611_read_adc>:

static uint32_t ms5611_read_adc(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
    uint8_t rxbuf[3];
    i2cRead(MS5611_ADDR, CMD_ADC_READ, 3, rxbuf); // read ADC
 80056c2:	f107 0304 	add.w	r3, r7, #4
 80056c6:	f04f 0077 	mov.w	r0, #119	; 0x77
 80056ca:	f04f 0100 	mov.w	r1, #0
 80056ce:	f04f 0203 	mov.w	r2, #3
 80056d2:	f7fe fbd3 	bl	8003e7c <i2cRead>
    return (rxbuf[0] << 16) | (rxbuf[1] << 8) | rxbuf[2];
 80056d6:	793b      	ldrb	r3, [r7, #4]
 80056d8:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80056dc:	797b      	ldrb	r3, [r7, #5]
 80056de:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80056e2:	431a      	orrs	r2, r3
 80056e4:	79bb      	ldrb	r3, [r7, #6]
 80056e6:	4313      	orrs	r3, r2
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	f107 0708 	add.w	r7, r7, #8
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop

080056f4 <ms5611_start_ut>:

static void ms5611_start_ut(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
    i2cWrite(MS5611_ADDR, CMD_ADC_CONV + CMD_ADC_D2 + ms5611_osr, 1); // D2 (temperature) conversion start!
 80056f8:	4b06      	ldr	r3, [pc, #24]	; (8005714 <ms5611_start_ut+0x20>)
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8005700:	b2db      	uxtb	r3, r3
 8005702:	f04f 0077 	mov.w	r0, #119	; 0x77
 8005706:	4619      	mov	r1, r3
 8005708:	f04f 0201 	mov.w	r2, #1
 800570c:	f7fe fb9c 	bl	8003e48 <i2cWrite>
}
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	20000003 	.word	0x20000003

08005718 <ms5611_get_ut>:

static void ms5611_get_ut(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
    ms5611_ut = ms5611_read_adc();
 800571c:	f7ff ffce 	bl	80056bc <ms5611_read_adc>
 8005720:	4602      	mov	r2, r0
 8005722:	4b01      	ldr	r3, [pc, #4]	; (8005728 <ms5611_get_ut+0x10>)
 8005724:	601a      	str	r2, [r3, #0]
}
 8005726:	bd80      	pop	{r7, pc}
 8005728:	2000041c 	.word	0x2000041c

0800572c <ms5611_start_up>:

static void ms5611_start_up(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
    i2cWrite(MS5611_ADDR, CMD_ADC_CONV + CMD_ADC_D1 + ms5611_osr, 1); // D1 (pressure) conversion start!
 8005730:	4b06      	ldr	r3, [pc, #24]	; (800574c <ms5611_start_up+0x20>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8005738:	b2db      	uxtb	r3, r3
 800573a:	f04f 0077 	mov.w	r0, #119	; 0x77
 800573e:	4619      	mov	r1, r3
 8005740:	f04f 0201 	mov.w	r2, #1
 8005744:	f7fe fb80 	bl	8003e48 <i2cWrite>
}
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	20000003 	.word	0x20000003

08005750 <ms5611_get_up>:

static void ms5611_get_up(void)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	af00      	add	r7, sp, #0
    ms5611_up = ms5611_read_adc();
 8005754:	f7ff ffb2 	bl	80056bc <ms5611_read_adc>
 8005758:	4602      	mov	r2, r0
 800575a:	4b01      	ldr	r3, [pc, #4]	; (8005760 <ms5611_get_up+0x10>)
 800575c:	601a      	str	r2, [r3, #0]
}
 800575e:	bd80      	pop	{r7, pc}
 8005760:	20000420 	.word	0x20000420

08005764 <ms5611_calculate>:

static void ms5611_calculate(int32_t *pressure, int32_t *temperature)
{
 8005764:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005768:	b094      	sub	sp, #80	; 0x50
 800576a:	af00      	add	r7, sp, #0
 800576c:	61f8      	str	r0, [r7, #28]
 800576e:	61b9      	str	r1, [r7, #24]
    int32_t temp, off2 = 0, sens2 = 0, delt;
 8005770:	f04f 0300 	mov.w	r3, #0
 8005774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	64bb      	str	r3, [r7, #72]	; 0x48
    int32_t press;

    int64_t dT = ms5611_ut - ((int32_t)ms5611_c[5] << 8);
 800577c:	4b84      	ldr	r3, [pc, #528]	; (8005990 <ms5611_calculate+0x22c>)
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	4b84      	ldr	r3, [pc, #528]	; (8005994 <ms5611_calculate+0x230>)
 8005782:	895b      	ldrh	r3, [r3, #10]
 8005784:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005788:	1ad1      	subs	r1, r2, r3
 800578a:	460a      	mov	r2, r1
 800578c:	f04f 0300 	mov.w	r3, #0
 8005790:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    int64_t off = ((uint32_t)ms5611_c[2] << 16) + ((dT * ms5611_c[4]) >> 7);
 8005794:	4b7f      	ldr	r3, [pc, #508]	; (8005994 <ms5611_calculate+0x230>)
 8005796:	889b      	ldrh	r3, [r3, #4]
 8005798:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	f04f 0000 	mov.w	r0, #0
 80057a2:	6178      	str	r0, [r7, #20]
 80057a4:	4b7b      	ldr	r3, [pc, #492]	; (8005994 <ms5611_calculate+0x230>)
 80057a6:	891b      	ldrh	r3, [r3, #8]
 80057a8:	b298      	uxth	r0, r3
 80057aa:	f04f 0100 	mov.w	r1, #0
 80057ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057b0:	fb01 f203 	mul.w	r2, r1, r3
 80057b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057b6:	fb00 f303 	mul.w	r3, r0, r3
 80057ba:	18d6      	adds	r6, r2, r3
 80057bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057be:	fba3 2300 	umull	r2, r3, r3, r0
 80057c2:	18f1      	adds	r1, r6, r3
 80057c4:	460b      	mov	r3, r1
 80057c6:	ea4f 6143 	mov.w	r1, r3, lsl #25
 80057ca:	ea4f 14d2 	mov.w	r4, r2, lsr #7
 80057ce:	430c      	orrs	r4, r1
 80057d0:	ea4f 15e3 	mov.w	r5, r3, asr #7
 80057d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80057d8:	1912      	adds	r2, r2, r4
 80057da:	eb43 0305 	adc.w	r3, r3, r5
 80057de:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    int64_t sens = ((uint32_t)ms5611_c[1] << 15) + ((dT * ms5611_c[3]) >> 8);
 80057e2:	4b6c      	ldr	r3, [pc, #432]	; (8005994 <ms5611_calculate+0x230>)
 80057e4:	885b      	ldrh	r3, [r3, #2]
 80057e6:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 80057ea:	461c      	mov	r4, r3
 80057ec:	f04f 0500 	mov.w	r5, #0
 80057f0:	4b68      	ldr	r3, [pc, #416]	; (8005994 <ms5611_calculate+0x230>)
 80057f2:	88d9      	ldrh	r1, [r3, #6]
 80057f4:	b28a      	uxth	r2, r1
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057fc:	fb03 f001 	mul.w	r0, r3, r1
 8005800:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005802:	fb02 f101 	mul.w	r1, r2, r1
 8005806:	1840      	adds	r0, r0, r1
 8005808:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800580a:	fba1 2302 	umull	r2, r3, r1, r2
 800580e:	18c1      	adds	r1, r0, r3
 8005810:	460b      	mov	r3, r1
 8005812:	ea4f 6103 	mov.w	r1, r3, lsl #24
 8005816:	ea4f 2012 	mov.w	r0, r2, lsr #8
 800581a:	60b8      	str	r0, [r7, #8]
 800581c:	68b8      	ldr	r0, [r7, #8]
 800581e:	4308      	orrs	r0, r1
 8005820:	60b8      	str	r0, [r7, #8]
 8005822:	ea4f 2123 	mov.w	r1, r3, asr #8
 8005826:	60f9      	str	r1, [r7, #12]
 8005828:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800582c:	1912      	adds	r2, r2, r4
 800582e:	eb43 0305 	adc.w	r3, r3, r5
 8005832:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    temp = 2000 + ((dT * ms5611_c[6]) >> 23);
 8005836:	4b57      	ldr	r3, [pc, #348]	; (8005994 <ms5611_calculate+0x230>)
 8005838:	8999      	ldrh	r1, [r3, #12]
 800583a:	b28a      	uxth	r2, r1
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005842:	fb03 f001 	mul.w	r0, r3, r1
 8005846:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005848:	fb02 f101 	mul.w	r1, r2, r1
 800584c:	1841      	adds	r1, r0, r1
 800584e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005850:	fba0 2302 	umull	r2, r3, r0, r2
 8005854:	18c9      	adds	r1, r1, r3
 8005856:	460b      	mov	r3, r1
 8005858:	ea4f 2143 	mov.w	r1, r3, lsl #9
 800585c:	ea4f 50d2 	mov.w	r0, r2, lsr #23
 8005860:	6038      	str	r0, [r7, #0]
 8005862:	6838      	ldr	r0, [r7, #0]
 8005864:	4308      	orrs	r0, r1
 8005866:	6038      	str	r0, [r7, #0]
 8005868:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800586c:	6079      	str	r1, [r7, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005874:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (temp < 2000) { // temperature lower than 20degC 
 8005876:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005878:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800587c:	429a      	cmp	r2, r3
 800587e:	dc36      	bgt.n	80058ee <ms5611_calculate+0x18a>
        delt = temp - 2000;
 8005880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005882:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8005886:	62bb      	str	r3, [r7, #40]	; 0x28
        delt = 5 * delt * delt;
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800588c:	fb02 f203 	mul.w	r2, r2, r3
 8005890:	4613      	mov	r3, r2
 8005892:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005896:	189b      	adds	r3, r3, r2
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
        off2 = delt >> 1;
 800589a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589c:	ea4f 0363 	mov.w	r3, r3, asr #1
 80058a0:	64fb      	str	r3, [r7, #76]	; 0x4c
        sens2 = delt >> 2;
 80058a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a4:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80058a8:	64bb      	str	r3, [r7, #72]	; 0x48
        if (temp < -1500) { // temperature lower than -15degC
 80058aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058ac:	4b3a      	ldr	r3, [pc, #232]	; (8005998 <ms5611_calculate+0x234>)
 80058ae:	429a      	cmp	r2, r3
 80058b0:	da1d      	bge.n	80058ee <ms5611_calculate+0x18a>
            delt = temp + 1500;
 80058b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b4:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80058b8:	62bb      	str	r3, [r7, #40]	; 0x28
            delt = delt * delt;
 80058ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28
            off2  += 7 * delt;
 80058c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058c6:	4613      	mov	r3, r2
 80058c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058d0:	18d3      	adds	r3, r2, r3
 80058d2:	64fb      	str	r3, [r7, #76]	; 0x4c
            sens2 += (11 * delt) >> 1;
 80058d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058d6:	4613      	mov	r3, r2
 80058d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058dc:	189b      	adds	r3, r3, r2
 80058de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80058e2:	189b      	adds	r3, r3, r2
 80058e4:	ea4f 0363 	mov.w	r3, r3, asr #1
 80058e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058ea:	18d3      	adds	r3, r2, r3
 80058ec:	64bb      	str	r3, [r7, #72]	; 0x48
        }
    }
    off  -= off2;
 80058ee:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80058f0:	460a      	mov	r2, r1
 80058f2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80058f6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80058fa:	1a82      	subs	r2, r0, r2
 80058fc:	eb61 0303 	sbc.w	r3, r1, r3
 8005900:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    sens -= sens2;
 8005904:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005906:	460a      	mov	r2, r1
 8005908:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800590c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8005910:	1a82      	subs	r2, r0, r2
 8005912:	eb61 0303 	sbc.w	r3, r1, r3
 8005916:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    press = (((ms5611_up * sens ) >> 21) - off) >> 15;
 800591a:	4b20      	ldr	r3, [pc, #128]	; (800599c <ms5611_calculate+0x238>)
 800591c:	6819      	ldr	r1, [r3, #0]
 800591e:	460a      	mov	r2, r1
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005926:	fb03 f001 	mul.w	r0, r3, r1
 800592a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800592c:	fb02 f101 	mul.w	r1, r2, r1
 8005930:	1841      	adds	r1, r0, r1
 8005932:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005934:	fba0 2302 	umull	r2, r3, r0, r2
 8005938:	18c9      	adds	r1, r1, r3
 800593a:	460b      	mov	r3, r1
 800593c:	ea4f 21c3 	mov.w	r1, r3, lsl #11
 8005940:	ea4f 5a52 	mov.w	sl, r2, lsr #21
 8005944:	ea41 0a0a 	orr.w	sl, r1, sl
 8005948:	ea4f 5b63 	mov.w	fp, r3, asr #21
 800594c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005950:	ebba 0202 	subs.w	r2, sl, r2
 8005954:	eb6b 0303 	sbc.w	r3, fp, r3
 8005958:	ea4f 4143 	mov.w	r1, r3, lsl #17
 800595c:	ea4f 38d2 	mov.w	r8, r2, lsr #15
 8005960:	ea41 0808 	orr.w	r8, r1, r8
 8005964:	ea4f 39e3 	mov.w	r9, r3, asr #15
 8005968:	4643      	mov	r3, r8
 800596a:	627b      	str	r3, [r7, #36]	; 0x24
    
    if (pressure)
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <ms5611_calculate+0x214>
        *pressure = press;
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005976:	601a      	str	r2, [r3, #0]
    if (temperature)
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <ms5611_calculate+0x220>
        *temperature = temp;
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005982:	601a      	str	r2, [r3, #0]
}
 8005984:	f107 0750 	add.w	r7, r7, #80	; 0x50
 8005988:	46bd      	mov	sp, r7
 800598a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800598e:	4770      	bx	lr
 8005990:	2000041c 	.word	0x2000041c
 8005994:	20000424 	.word	0x20000424
 8005998:	fffffa24 	.word	0xfffffa24
 800599c:	20000420 	.word	0x20000420

080059a0 <pwmTimeBase>:
    airPWM,
    airPPM,
};

static void pwmTimeBase(TIM_TypeDef *tim, uint32_t period)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
    TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

    TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80059aa:	f107 030c 	add.w	r3, r7, #12
 80059ae:	4618      	mov	r0, r3
 80059b0:	f00e fcf0 	bl	8014394 <TIM_TimeBaseStructInit>
    TIM_TimeBaseStructure.TIM_Period = period - 1;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80059bc:	b29b      	uxth	r3, r3
 80059be:	823b      	strh	r3, [r7, #16]
    TIM_TimeBaseStructure.TIM_Prescaler = (SystemCoreClock / 1000000) - 1; // all timers run at 1MHz
 80059c0:	4b0d      	ldr	r3, [pc, #52]	; (80059f8 <pwmTimeBase+0x58>)
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	4b0d      	ldr	r3, [pc, #52]	; (80059fc <pwmTimeBase+0x5c>)
 80059c6:	fba3 1302 	umull	r1, r3, r3, r2
 80059ca:	ea4f 4393 	mov.w	r3, r3, lsr #18
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80059d8:	f04f 0300 	mov.w	r3, #0
 80059dc:	827b      	strh	r3, [r7, #18]
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80059de:	f04f 0300 	mov.w	r3, #0
 80059e2:	81fb      	strh	r3, [r7, #14]
    TIM_TimeBaseInit(tim, &TIM_TimeBaseStructure);
 80059e4:	f107 030c 	add.w	r3, r7, #12
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	4619      	mov	r1, r3
 80059ec:	f00e f95a 	bl	8013ca4 <TIM_TimeBaseInit>
}
 80059f0:	f107 0718 	add.w	r7, r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20000238 	.word	0x20000238
 80059fc:	431bde83 	.word	0x431bde83

08005a00 <pwmNVICConfig>:

static void pwmNVICConfig(uint8_t irq)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	4603      	mov	r3, r0
 8005a08:	71fb      	strb	r3, [r7, #7]
    NVIC_InitTypeDef NVIC_InitStructure;

    NVIC_InitStructure.NVIC_IRQChannel = irq;
 8005a0a:	79fb      	ldrb	r3, [r7, #7]
 8005a0c:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8005a14:	f04f 0301 	mov.w	r3, #1
 8005a18:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005a1a:	f04f 0301 	mov.w	r3, #1
 8005a1e:	73fb      	strb	r3, [r7, #15]
    NVIC_Init(&NVIC_InitStructure);
 8005a20:	f107 030c 	add.w	r3, r7, #12
 8005a24:	4618      	mov	r0, r3
 8005a26:	f00a fd35 	bl	8010494 <NVIC_Init>
}
 8005a2a:	f107 0710 	add.w	r7, r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop

08005a34 <pwmOCConfig>:

static void pwmOCConfig(TIM_TypeDef *tim, uint8_t channel, uint16_t value)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	460a      	mov	r2, r1
 8005a40:	70fa      	strb	r2, [r7, #3]
 8005a42:	803b      	strh	r3, [r7, #0]
    TIM_OCInitTypeDef  TIM_OCInitStructure;

    TIM_OCStructInit(&TIM_OCInitStructure);
 8005a44:	f107 0308 	add.w	r3, r7, #8
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f00e fcc1 	bl	80143d0 <TIM_OCStructInit>
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8005a4e:	f04f 0370 	mov.w	r3, #112	; 0x70
 8005a52:	813b      	strh	r3, [r7, #8]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8005a54:	f04f 0301 	mov.w	r3, #1
 8005a58:	817b      	strh	r3, [r7, #10]
    TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 8005a5a:	f04f 0300 	mov.w	r3, #0
 8005a5e:	81bb      	strh	r3, [r7, #12]
    TIM_OCInitStructure.TIM_Pulse = value;
 8005a60:	883b      	ldrh	r3, [r7, #0]
 8005a62:	81fb      	strh	r3, [r7, #14]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8005a64:	f04f 0302 	mov.w	r3, #2
 8005a68:	823b      	strh	r3, [r7, #16]
    TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8005a6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a6e:	82bb      	strh	r3, [r7, #20]

    switch (channel) {
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	2b0c      	cmp	r3, #12
 8005a74:	d84c      	bhi.n	8005b10 <pwmOCConfig+0xdc>
 8005a76:	a201      	add	r2, pc, #4	; (adr r2, 8005a7c <pwmOCConfig+0x48>)
 8005a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7c:	08005ab1 	.word	0x08005ab1
 8005a80:	08005b11 	.word	0x08005b11
 8005a84:	08005b11 	.word	0x08005b11
 8005a88:	08005b11 	.word	0x08005b11
 8005a8c:	08005ac9 	.word	0x08005ac9
 8005a90:	08005b11 	.word	0x08005b11
 8005a94:	08005b11 	.word	0x08005b11
 8005a98:	08005b11 	.word	0x08005b11
 8005a9c:	08005ae1 	.word	0x08005ae1
 8005aa0:	08005b11 	.word	0x08005b11
 8005aa4:	08005b11 	.word	0x08005b11
 8005aa8:	08005b11 	.word	0x08005b11
 8005aac:	08005af9 	.word	0x08005af9
        case TIM_Channel_1:
            TIM_OC1Init(tim, &TIM_OCInitStructure);
 8005ab0:	f107 0308 	add.w	r3, r7, #8
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	f00e f972 	bl	8013da0 <TIM_OC1Init>
            TIM_OC1PreloadConfig(tim, TIM_OCPreload_Enable);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f04f 0108 	mov.w	r1, #8
 8005ac2:	f00e fff3 	bl	8014aac <TIM_OC1PreloadConfig>
            break;
 8005ac6:	e023      	b.n	8005b10 <pwmOCConfig+0xdc>
        case TIM_Channel_2:
            TIM_OC2Init(tim, &TIM_OCInitStructure);
 8005ac8:	f107 0308 	add.w	r3, r7, #8
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	4619      	mov	r1, r3
 8005ad0:	f00e f9f4 	bl	8013ebc <TIM_OC2Init>
            TIM_OC2PreloadConfig(tim, TIM_OCPreload_Enable);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f04f 0108 	mov.w	r1, #8
 8005ada:	f00f f803 	bl	8014ae4 <TIM_OC2PreloadConfig>
            break;
 8005ade:	e017      	b.n	8005b10 <pwmOCConfig+0xdc>
        case TIM_Channel_3:
            TIM_OC3Init(tim, &TIM_OCInitStructure);
 8005ae0:	f107 0308 	add.w	r3, r7, #8
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	f00e fa7a 	bl	8013fe0 <TIM_OC3Init>
            TIM_OC3PreloadConfig(tim, TIM_OCPreload_Enable);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f04f 0108 	mov.w	r1, #8
 8005af2:	f00f f817 	bl	8014b24 <TIM_OC3PreloadConfig>
            break;
 8005af6:	e00b      	b.n	8005b10 <pwmOCConfig+0xdc>
        case TIM_Channel_4:
            TIM_OC4Init(tim, &TIM_OCInitStructure);
 8005af8:	f107 0308 	add.w	r3, r7, #8
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	4619      	mov	r1, r3
 8005b00:	f00e fafc 	bl	80140fc <TIM_OC4Init>
            TIM_OC4PreloadConfig(tim, TIM_OCPreload_Enable);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f04f 0108 	mov.w	r1, #8
 8005b0a:	f00f f827 	bl	8014b5c <TIM_OC4PreloadConfig>
            break;
 8005b0e:	bf00      	nop
    }
}
 8005b10:	f107 0718 	add.w	r7, r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <pwmICConfig>:

static void pwmICConfig(TIM_TypeDef *tim, uint8_t channel, uint16_t polarity)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	4613      	mov	r3, r2
 8005b22:	460a      	mov	r2, r1
 8005b24:	70fa      	strb	r2, [r7, #3]
 8005b26:	803b      	strh	r3, [r7, #0]
    TIM_ICInitTypeDef  TIM_ICInitStructure;

    TIM_ICStructInit(&TIM_ICInitStructure);
 8005b28:	f107 030c 	add.w	r3, r7, #12
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f00e fc79 	bl	8014424 <TIM_ICStructInit>
    TIM_ICInitStructure.TIM_Channel = channel;
 8005b32:	78fb      	ldrb	r3, [r7, #3]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	81bb      	strh	r3, [r7, #12]
    TIM_ICInitStructure.TIM_ICPolarity = polarity;
 8005b38:	883b      	ldrh	r3, [r7, #0]
 8005b3a:	81fb      	strh	r3, [r7, #14]
    TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005b3c:	f04f 0301 	mov.w	r3, #1
 8005b40:	823b      	strh	r3, [r7, #16]
    TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	827b      	strh	r3, [r7, #18]
    TIM_ICInitStructure.TIM_ICFilter = 0x0;
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	82bb      	strh	r3, [r7, #20]

    TIM_ICInit(tim, &TIM_ICInitStructure);
 8005b4e:	f107 030c 	add.w	r3, r7, #12
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	4619      	mov	r1, r3
 8005b56:	f00e fb3f 	bl	80141d8 <TIM_ICInit>
}
 8005b5a:	f107 0718 	add.w	r7, r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop

08005b64 <pwmGPIOConfig>:

static void pwmGPIOConfig(GPIO_TypeDef *gpio, uint32_t pin, uint8_t input)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_StructInit(&GPIO_InitStructure);
 8005b72:	f107 0314 	add.w	r3, r7, #20
 8005b76:	4618      	mov	r0, r3
 8005b78:	f00c fc62 	bl	8012440 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin = pin;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	82bb      	strh	r3, [r7, #20]
    if (input)
 8005b82:	79fb      	ldrb	r3, [r7, #7]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <pwmGPIOConfig+0x2c>
        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8005b88:	f04f 0328 	mov.w	r3, #40	; 0x28
 8005b8c:	75fb      	strb	r3, [r7, #23]
 8005b8e:	e002      	b.n	8005b96 <pwmGPIOConfig+0x32>
    else
        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8005b90:	f04f 0318 	mov.w	r3, #24
 8005b94:	75fb      	strb	r3, [r7, #23]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8005b96:	f04f 0302 	mov.w	r3, #2
 8005b9a:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(gpio, &GPIO_InitStructure);
 8005b9c:	f107 0314 	add.w	r3, r7, #20
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	f00c fb74 	bl	8012290 <GPIO_Init>
}
 8005ba8:	f107 0718 	add.w	r7, r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <pwmOutConfig>:

static pwmPortData_t *pwmOutConfig(uint8_t port, uint16_t period, uint16_t value)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	4602      	mov	r2, r0
 8005bba:	71fa      	strb	r2, [r7, #7]
 8005bbc:	460a      	mov	r2, r1
 8005bbe:	80ba      	strh	r2, [r7, #4]
 8005bc0:	807b      	strh	r3, [r7, #2]
    pwmPortData_t *p = &pwmPorts[port];
 8005bc2:	79fa      	ldrb	r2, [r7, #7]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005bca:	189b      	adds	r3, r3, r2
 8005bcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005bd0:	4a58      	ldr	r2, [pc, #352]	; (8005d34 <pwmOutConfig+0x184>)
 8005bd2:	189b      	adds	r3, r3, r2
 8005bd4:	60fb      	str	r3, [r7, #12]
    pwmTimeBase(timerHardware[port].tim, period);
 8005bd6:	79fb      	ldrb	r3, [r7, #7]
 8005bd8:	4a57      	ldr	r2, [pc, #348]	; (8005d38 <pwmOutConfig+0x188>)
 8005bda:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005bde:	18d3      	adds	r3, r2, r3
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	88bb      	ldrh	r3, [r7, #4]
 8005be4:	4610      	mov	r0, r2
 8005be6:	4619      	mov	r1, r3
 8005be8:	f7ff feda 	bl	80059a0 <pwmTimeBase>
    pwmGPIOConfig(timerHardware[port].gpio, timerHardware[port].pin, 0);
 8005bec:	79fb      	ldrb	r3, [r7, #7]
 8005bee:	4a52      	ldr	r2, [pc, #328]	; (8005d38 <pwmOutConfig+0x188>)
 8005bf0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005bf4:	18d3      	adds	r3, r2, r3
 8005bf6:	f103 0304 	add.w	r3, r3, #4
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	79fb      	ldrb	r3, [r7, #7]
 8005bfe:	494e      	ldr	r1, [pc, #312]	; (8005d38 <pwmOutConfig+0x188>)
 8005c00:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c04:	18cb      	adds	r3, r1, r3
 8005c06:	f103 0308 	add.w	r3, r3, #8
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	4619      	mov	r1, r3
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f7ff ffa6 	bl	8005b64 <pwmGPIOConfig>
    pwmOCConfig(timerHardware[port].tim, timerHardware[port].channel, value);
 8005c18:	79fb      	ldrb	r3, [r7, #7]
 8005c1a:	4a47      	ldr	r2, [pc, #284]	; (8005d38 <pwmOutConfig+0x188>)
 8005c1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c20:	18d3      	adds	r3, r2, r3
 8005c22:	6819      	ldr	r1, [r3, #0]
 8005c24:	79fb      	ldrb	r3, [r7, #7]
 8005c26:	4a44      	ldr	r2, [pc, #272]	; (8005d38 <pwmOutConfig+0x188>)
 8005c28:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c2c:	18d3      	adds	r3, r2, r3
 8005c2e:	f103 0308 	add.w	r3, r3, #8
 8005c32:	791a      	ldrb	r2, [r3, #4]
 8005c34:	887b      	ldrh	r3, [r7, #2]
 8005c36:	4608      	mov	r0, r1
 8005c38:	4611      	mov	r1, r2
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	f7ff fefa 	bl	8005a34 <pwmOCConfig>
    // Needed only on TIM1
    if (timerHardware[port].outputEnable)
 8005c40:	79fb      	ldrb	r3, [r7, #7]
 8005c42:	4a3d      	ldr	r2, [pc, #244]	; (8005d38 <pwmOutConfig+0x188>)
 8005c44:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c48:	18d3      	adds	r3, r2, r3
 8005c4a:	f103 0308 	add.w	r3, r3, #8
 8005c4e:	799b      	ldrb	r3, [r3, #6]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00a      	beq.n	8005c6a <pwmOutConfig+0xba>
        TIM_CtrlPWMOutputs(timerHardware[port].tim, ENABLE);
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	4a38      	ldr	r2, [pc, #224]	; (8005d38 <pwmOutConfig+0x188>)
 8005c58:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c5c:	18d3      	adds	r3, r2, r3
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f04f 0101 	mov.w	r1, #1
 8005c66:	f00e fc41 	bl	80144ec <TIM_CtrlPWMOutputs>
    TIM_Cmd(timerHardware[port].tim, ENABLE);
 8005c6a:	79fb      	ldrb	r3, [r7, #7]
 8005c6c:	4a32      	ldr	r2, [pc, #200]	; (8005d38 <pwmOutConfig+0x188>)
 8005c6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c72:	18d3      	adds	r3, r2, r3
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f04f 0101 	mov.w	r1, #1
 8005c7c:	f00e fc16 	bl	80144ac <TIM_Cmd>

    switch (timerHardware[port].channel) {
 8005c80:	79fb      	ldrb	r3, [r7, #7]
 8005c82:	4a2d      	ldr	r2, [pc, #180]	; (8005d38 <pwmOutConfig+0x188>)
 8005c84:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005c88:	18d3      	adds	r3, r2, r3
 8005c8a:	f103 0308 	add.w	r3, r3, #8
 8005c8e:	791b      	ldrb	r3, [r3, #4]
 8005c90:	2b0c      	cmp	r3, #12
 8005c92:	d849      	bhi.n	8005d28 <pwmOutConfig+0x178>
 8005c94:	a201      	add	r2, pc, #4	; (adr r2, 8005c9c <pwmOutConfig+0xec>)
 8005c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c9a:	bf00      	nop
 8005c9c:	08005cd1 	.word	0x08005cd1
 8005ca0:	08005d29 	.word	0x08005d29
 8005ca4:	08005d29 	.word	0x08005d29
 8005ca8:	08005d29 	.word	0x08005d29
 8005cac:	08005ce7 	.word	0x08005ce7
 8005cb0:	08005d29 	.word	0x08005d29
 8005cb4:	08005d29 	.word	0x08005d29
 8005cb8:	08005d29 	.word	0x08005d29
 8005cbc:	08005cfd 	.word	0x08005cfd
 8005cc0:	08005d29 	.word	0x08005d29
 8005cc4:	08005d29 	.word	0x08005d29
 8005cc8:	08005d29 	.word	0x08005d29
 8005ccc:	08005d13 	.word	0x08005d13
        case TIM_Channel_1:
            p->ccr = &timerHardware[port].tim->CCR1;
 8005cd0:	79fb      	ldrb	r3, [r7, #7]
 8005cd2:	4a19      	ldr	r2, [pc, #100]	; (8005d38 <pwmOutConfig+0x188>)
 8005cd4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005cd8:	18d3      	adds	r3, r2, r3
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	605a      	str	r2, [r3, #4]
            break;
 8005ce4:	e020      	b.n	8005d28 <pwmOutConfig+0x178>
        case TIM_Channel_2:
            p->ccr = &timerHardware[port].tim->CCR2;
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	4a13      	ldr	r2, [pc, #76]	; (8005d38 <pwmOutConfig+0x188>)
 8005cea:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005cee:	18d3      	adds	r3, r2, r3
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	605a      	str	r2, [r3, #4]
            break;
 8005cfa:	e015      	b.n	8005d28 <pwmOutConfig+0x178>
        case TIM_Channel_3:
            p->ccr = &timerHardware[port].tim->CCR3;
 8005cfc:	79fb      	ldrb	r3, [r7, #7]
 8005cfe:	4a0e      	ldr	r2, [pc, #56]	; (8005d38 <pwmOutConfig+0x188>)
 8005d00:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005d04:	18d3      	adds	r3, r2, r3
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	605a      	str	r2, [r3, #4]
            break;
 8005d10:	e00a      	b.n	8005d28 <pwmOutConfig+0x178>
        case TIM_Channel_4:
            p->ccr = &timerHardware[port].tim->CCR4;
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	4a08      	ldr	r2, [pc, #32]	; (8005d38 <pwmOutConfig+0x188>)
 8005d16:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005d1a:	18d3      	adds	r3, r2, r3
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	605a      	str	r2, [r3, #4]
            break;
 8005d26:	bf00      	nop
    }
    return p;
 8005d28:	68fb      	ldr	r3, [r7, #12]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f107 0710 	add.w	r7, r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	20000434 	.word	0x20000434
 8005d38:	20000004 	.word	0x20000004

08005d3c <pwmInConfig>:

static pwmPortData_t *pwmInConfig(uint8_t port, pwmCallbackPtr callback, uint8_t channel)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6039      	str	r1, [r7, #0]
 8005d44:	4613      	mov	r3, r2
 8005d46:	4602      	mov	r2, r0
 8005d48:	71fa      	strb	r2, [r7, #7]
 8005d4a:	71bb      	strb	r3, [r7, #6]
    pwmPortData_t *p = &pwmPorts[port];
 8005d4c:	79fa      	ldrb	r2, [r7, #7]
 8005d4e:	4613      	mov	r3, r2
 8005d50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005d54:	189b      	adds	r3, r3, r2
 8005d56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005d5a:	4a5c      	ldr	r2, [pc, #368]	; (8005ecc <pwmInConfig+0x190>)
 8005d5c:	189b      	adds	r3, r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
    pwmTimeBase(timerHardware[port].tim, 0xFFFF);
 8005d60:	79fb      	ldrb	r3, [r7, #7]
 8005d62:	4a5b      	ldr	r2, [pc, #364]	; (8005ed0 <pwmInConfig+0x194>)
 8005d64:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005d68:	18d3      	adds	r3, r2, r3
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005d72:	f7ff fe15 	bl	80059a0 <pwmTimeBase>
    pwmGPIOConfig(timerHardware[port].gpio, timerHardware[port].pin, 1);
 8005d76:	79fb      	ldrb	r3, [r7, #7]
 8005d78:	4a55      	ldr	r2, [pc, #340]	; (8005ed0 <pwmInConfig+0x194>)
 8005d7a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005d7e:	18d3      	adds	r3, r2, r3
 8005d80:	f103 0304 	add.w	r3, r3, #4
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	79fb      	ldrb	r3, [r7, #7]
 8005d88:	4951      	ldr	r1, [pc, #324]	; (8005ed0 <pwmInConfig+0x194>)
 8005d8a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005d8e:	18cb      	adds	r3, r1, r3
 8005d90:	f103 0308 	add.w	r3, r3, #8
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4610      	mov	r0, r2
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f04f 0201 	mov.w	r2, #1
 8005d9e:	f7ff fee1 	bl	8005b64 <pwmGPIOConfig>
    pwmICConfig(timerHardware[port].tim, timerHardware[port].channel, TIM_ICPolarity_Rising);
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	4a4a      	ldr	r2, [pc, #296]	; (8005ed0 <pwmInConfig+0x194>)
 8005da6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005daa:	18d3      	adds	r3, r2, r3
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	79fb      	ldrb	r3, [r7, #7]
 8005db0:	4947      	ldr	r1, [pc, #284]	; (8005ed0 <pwmInConfig+0x194>)
 8005db2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005db6:	18cb      	adds	r3, r1, r3
 8005db8:	f103 0308 	add.w	r3, r3, #8
 8005dbc:	791b      	ldrb	r3, [r3, #4]
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	f04f 0200 	mov.w	r2, #0
 8005dc6:	f7ff fea7 	bl	8005b18 <pwmICConfig>
    TIM_Cmd(timerHardware[port].tim, ENABLE);
 8005dca:	79fb      	ldrb	r3, [r7, #7]
 8005dcc:	4a40      	ldr	r2, [pc, #256]	; (8005ed0 <pwmInConfig+0x194>)
 8005dce:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005dd2:	18d3      	adds	r3, r2, r3
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f04f 0101 	mov.w	r1, #1
 8005ddc:	f00e fb66 	bl	80144ac <TIM_Cmd>
    pwmNVICConfig(timerHardware[port].irq);
 8005de0:	79fb      	ldrb	r3, [r7, #7]
 8005de2:	4a3b      	ldr	r2, [pc, #236]	; (8005ed0 <pwmInConfig+0x194>)
 8005de4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005de8:	18d3      	adds	r3, r2, r3
 8005dea:	f103 0308 	add.w	r3, r3, #8
 8005dee:	795b      	ldrb	r3, [r3, #5]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff fe05 	bl	8005a00 <pwmNVICConfig>
    // set callback before configuring interrupts
    p->callback = callback;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	683a      	ldr	r2, [r7, #0]
 8005dfa:	601a      	str	r2, [r3, #0]
    p->channel = channel;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	79ba      	ldrb	r2, [r7, #6]
 8005e00:	729a      	strb	r2, [r3, #10]

    switch (timerHardware[port].channel) {
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	4a32      	ldr	r2, [pc, #200]	; (8005ed0 <pwmInConfig+0x194>)
 8005e06:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005e0a:	18d3      	adds	r3, r2, r3
 8005e0c:	f103 0308 	add.w	r3, r3, #8
 8005e10:	791b      	ldrb	r3, [r3, #4]
 8005e12:	2b0c      	cmp	r3, #12
 8005e14:	d854      	bhi.n	8005ec0 <pwmInConfig+0x184>
 8005e16:	a201      	add	r2, pc, #4	; (adr r2, 8005e1c <pwmInConfig+0xe0>)
 8005e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e1c:	08005e51 	.word	0x08005e51
 8005e20:	08005ec1 	.word	0x08005ec1
 8005e24:	08005ec1 	.word	0x08005ec1
 8005e28:	08005ec1 	.word	0x08005ec1
 8005e2c:	08005e6d 	.word	0x08005e6d
 8005e30:	08005ec1 	.word	0x08005ec1
 8005e34:	08005ec1 	.word	0x08005ec1
 8005e38:	08005ec1 	.word	0x08005ec1
 8005e3c:	08005e89 	.word	0x08005e89
 8005e40:	08005ec1 	.word	0x08005ec1
 8005e44:	08005ec1 	.word	0x08005ec1
 8005e48:	08005ec1 	.word	0x08005ec1
 8005e4c:	08005ea5 	.word	0x08005ea5
        case TIM_Channel_1:
            TIM_ITConfig(timerHardware[port].tim, TIM_IT_CC1, ENABLE);
 8005e50:	79fb      	ldrb	r3, [r7, #7]
 8005e52:	4a1f      	ldr	r2, [pc, #124]	; (8005ed0 <pwmInConfig+0x194>)
 8005e54:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005e58:	18d3      	adds	r3, r2, r3
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f04f 0102 	mov.w	r1, #2
 8005e62:	f04f 0201 	mov.w	r2, #1
 8005e66:	f00e fb69 	bl	801453c <TIM_ITConfig>
            break;
 8005e6a:	e029      	b.n	8005ec0 <pwmInConfig+0x184>
        case TIM_Channel_2:
            TIM_ITConfig(timerHardware[port].tim, TIM_IT_CC2, ENABLE);
 8005e6c:	79fb      	ldrb	r3, [r7, #7]
 8005e6e:	4a18      	ldr	r2, [pc, #96]	; (8005ed0 <pwmInConfig+0x194>)
 8005e70:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005e74:	18d3      	adds	r3, r2, r3
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f04f 0104 	mov.w	r1, #4
 8005e7e:	f04f 0201 	mov.w	r2, #1
 8005e82:	f00e fb5b 	bl	801453c <TIM_ITConfig>
            break;
 8005e86:	e01b      	b.n	8005ec0 <pwmInConfig+0x184>
        case TIM_Channel_3:
            TIM_ITConfig(timerHardware[port].tim, TIM_IT_CC3, ENABLE);
 8005e88:	79fb      	ldrb	r3, [r7, #7]
 8005e8a:	4a11      	ldr	r2, [pc, #68]	; (8005ed0 <pwmInConfig+0x194>)
 8005e8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005e90:	18d3      	adds	r3, r2, r3
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f04f 0108 	mov.w	r1, #8
 8005e9a:	f04f 0201 	mov.w	r2, #1
 8005e9e:	f00e fb4d 	bl	801453c <TIM_ITConfig>
            break;
 8005ea2:	e00d      	b.n	8005ec0 <pwmInConfig+0x184>
        case TIM_Channel_4:
            TIM_ITConfig(timerHardware[port].tim, TIM_IT_CC4, ENABLE);
 8005ea4:	79fb      	ldrb	r3, [r7, #7]
 8005ea6:	4a0a      	ldr	r2, [pc, #40]	; (8005ed0 <pwmInConfig+0x194>)
 8005ea8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005eac:	18d3      	adds	r3, r2, r3
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f04f 0110 	mov.w	r1, #16
 8005eb6:	f04f 0201 	mov.w	r2, #1
 8005eba:	f00e fb3f 	bl	801453c <TIM_ITConfig>
            break;
 8005ebe:	bf00      	nop
    }
    return p;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f107 0710 	add.w	r7, r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	20000434 	.word	0x20000434
 8005ed0:	20000004 	.word	0x20000004

08005ed4 <TIM1_CC_IRQHandler>:

void TIM1_CC_IRQHandler(void)
{
 8005ed4:	b590      	push	{r4, r7, lr}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
    uint8_t port;

    if (TIM_GetITStatus(TIM1, TIM_IT_CC1) == SET) {
 8005eda:	4824      	ldr	r0, [pc, #144]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005edc:	f04f 0102 	mov.w	r1, #2
 8005ee0:	f00f fb1e 	bl	8015520 <TIM_GetITStatus>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d11a      	bne.n	8005f20 <TIM1_CC_IRQHandler+0x4c>
        port = PWM9;
 8005eea:	f04f 0308 	mov.w	r3, #8
 8005eee:	71fb      	strb	r3, [r7, #7]
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC1);
 8005ef0:	481e      	ldr	r0, [pc, #120]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005ef2:	f04f 0102 	mov.w	r1, #2
 8005ef6:	f00f fb43 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture1(TIM1));
 8005efa:	79fa      	ldrb	r2, [r7, #7]
 8005efc:	491c      	ldr	r1, [pc, #112]	; (8005f70 <TIM1_CC_IRQHandler+0x9c>)
 8005efe:	4613      	mov	r3, r2
 8005f00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005f04:	189b      	adds	r3, r3, r2
 8005f06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005f0a:	18cb      	adds	r3, r1, r3
 8005f0c:	681c      	ldr	r4, [r3, #0]
 8005f0e:	4817      	ldr	r0, [pc, #92]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005f10:	f00f fa80 	bl	8015414 <TIM_GetCapture1>
 8005f14:	4603      	mov	r3, r0
 8005f16:	79fa      	ldrb	r2, [r7, #7]
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	47a0      	blx	r4
 8005f1e:	e021      	b.n	8005f64 <TIM1_CC_IRQHandler+0x90>
    } else if (TIM_GetITStatus(TIM1, TIM_IT_CC4) == SET) {
 8005f20:	4812      	ldr	r0, [pc, #72]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005f22:	f04f 0110 	mov.w	r1, #16
 8005f26:	f00f fafb 	bl	8015520 <TIM_GetITStatus>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d119      	bne.n	8005f64 <TIM1_CC_IRQHandler+0x90>
        port = PWM10;
 8005f30:	f04f 0309 	mov.w	r3, #9
 8005f34:	71fb      	strb	r3, [r7, #7]
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC4);
 8005f36:	480d      	ldr	r0, [pc, #52]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005f38:	f04f 0110 	mov.w	r1, #16
 8005f3c:	f00f fb20 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture4(TIM1));
 8005f40:	79fa      	ldrb	r2, [r7, #7]
 8005f42:	490b      	ldr	r1, [pc, #44]	; (8005f70 <TIM1_CC_IRQHandler+0x9c>)
 8005f44:	4613      	mov	r3, r2
 8005f46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005f4a:	189b      	adds	r3, r3, r2
 8005f4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005f50:	18cb      	adds	r3, r1, r3
 8005f52:	681c      	ldr	r4, [r3, #0]
 8005f54:	4805      	ldr	r0, [pc, #20]	; (8005f6c <TIM1_CC_IRQHandler+0x98>)
 8005f56:	f00f fa87 	bl	8015468 <TIM_GetCapture4>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	79fa      	ldrb	r2, [r7, #7]
 8005f5e:	4610      	mov	r0, r2
 8005f60:	4619      	mov	r1, r3
 8005f62:	47a0      	blx	r4
    }
}
 8005f64:	f107 070c 	add.w	r7, r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd90      	pop	{r4, r7, pc}
 8005f6c:	40012c00 	.word	0x40012c00
 8005f70:	20000434 	.word	0x20000434

08005f74 <pwmTIMxHandler>:

static void pwmTIMxHandler(TIM_TypeDef *tim, uint8_t portBase)
{
 8005f74:	b5b0      	push	{r4, r5, r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	70fb      	strb	r3, [r7, #3]
    int8_t port;

    // Generic CC handler for TIM2,3,4
    if (TIM_GetITStatus(tim, TIM_IT_CC1) == SET) {
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f04f 0102 	mov.w	r1, #2
 8005f86:	f00f facb 	bl	8015520 <TIM_GetITStatus>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d11a      	bne.n	8005fc6 <pwmTIMxHandler+0x52>
        port = portBase + 0;
 8005f90:	78fb      	ldrb	r3, [r7, #3]
 8005f92:	73fb      	strb	r3, [r7, #15]
        TIM_ClearITPendingBit(tim, TIM_IT_CC1);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f04f 0102 	mov.w	r1, #2
 8005f9a:	f00f faf1 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture1(tim));
 8005f9e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005fa2:	4943      	ldr	r1, [pc, #268]	; (80060b0 <pwmTIMxHandler+0x13c>)
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005faa:	189b      	adds	r3, r3, r2
 8005fac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005fb0:	18cb      	adds	r3, r1, r3
 8005fb2:	681c      	ldr	r4, [r3, #0]
 8005fb4:	7bfd      	ldrb	r5, [r7, #15]
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f00f fa2c 	bl	8015414 <TIM_GetCapture1>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	47a0      	blx	r4
 8005fc4:	e070      	b.n	80060a8 <pwmTIMxHandler+0x134>
    } else if (TIM_GetITStatus(tim, TIM_IT_CC2) == SET) {
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f04f 0104 	mov.w	r1, #4
 8005fcc:	f00f faa8 	bl	8015520 <TIM_GetITStatus>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d11d      	bne.n	8006012 <pwmTIMxHandler+0x9e>
        port = portBase + 1;
 8005fd6:	78fb      	ldrb	r3, [r7, #3]
 8005fd8:	f103 0301 	add.w	r3, r3, #1
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	73fb      	strb	r3, [r7, #15]
        TIM_ClearITPendingBit(tim, TIM_IT_CC2);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f04f 0104 	mov.w	r1, #4
 8005fe6:	f00f facb 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture2(tim));
 8005fea:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005fee:	4930      	ldr	r1, [pc, #192]	; (80060b0 <pwmTIMxHandler+0x13c>)
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005ff6:	189b      	adds	r3, r3, r2
 8005ff8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005ffc:	18cb      	adds	r3, r1, r3
 8005ffe:	681c      	ldr	r4, [r3, #0]
 8006000:	7bfd      	ldrb	r5, [r7, #15]
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f00f fa14 	bl	8015430 <TIM_GetCapture2>
 8006008:	4603      	mov	r3, r0
 800600a:	4628      	mov	r0, r5
 800600c:	4619      	mov	r1, r3
 800600e:	47a0      	blx	r4
 8006010:	e04a      	b.n	80060a8 <pwmTIMxHandler+0x134>
    } else if (TIM_GetITStatus(tim, TIM_IT_CC3) == SET) {
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f04f 0108 	mov.w	r1, #8
 8006018:	f00f fa82 	bl	8015520 <TIM_GetITStatus>
 800601c:	4603      	mov	r3, r0
 800601e:	2b01      	cmp	r3, #1
 8006020:	d11d      	bne.n	800605e <pwmTIMxHandler+0xea>
        port = portBase + 2;
 8006022:	78fb      	ldrb	r3, [r7, #3]
 8006024:	f103 0302 	add.w	r3, r3, #2
 8006028:	b2db      	uxtb	r3, r3
 800602a:	73fb      	strb	r3, [r7, #15]
        TIM_ClearITPendingBit(tim, TIM_IT_CC3);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f04f 0108 	mov.w	r1, #8
 8006032:	f00f faa5 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture3(tim));
 8006036:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800603a:	491d      	ldr	r1, [pc, #116]	; (80060b0 <pwmTIMxHandler+0x13c>)
 800603c:	4613      	mov	r3, r2
 800603e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006042:	189b      	adds	r3, r3, r2
 8006044:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006048:	18cb      	adds	r3, r1, r3
 800604a:	681c      	ldr	r4, [r3, #0]
 800604c:	7bfd      	ldrb	r5, [r7, #15]
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f00f f9fc 	bl	801544c <TIM_GetCapture3>
 8006054:	4603      	mov	r3, r0
 8006056:	4628      	mov	r0, r5
 8006058:	4619      	mov	r1, r3
 800605a:	47a0      	blx	r4
 800605c:	e024      	b.n	80060a8 <pwmTIMxHandler+0x134>
    } else if (TIM_GetITStatus(tim, TIM_IT_CC4) == SET) {
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f04f 0110 	mov.w	r1, #16
 8006064:	f00f fa5c 	bl	8015520 <TIM_GetITStatus>
 8006068:	4603      	mov	r3, r0
 800606a:	2b01      	cmp	r3, #1
 800606c:	d11c      	bne.n	80060a8 <pwmTIMxHandler+0x134>
        port = portBase + 3;
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	f103 0303 	add.w	r3, r3, #3
 8006074:	b2db      	uxtb	r3, r3
 8006076:	73fb      	strb	r3, [r7, #15]
        TIM_ClearITPendingBit(tim, TIM_IT_CC4);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f04f 0110 	mov.w	r1, #16
 800607e:	f00f fa7f 	bl	8015580 <TIM_ClearITPendingBit>
        pwmPorts[port].callback(port, TIM_GetCapture4(tim));
 8006082:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8006086:	490a      	ldr	r1, [pc, #40]	; (80060b0 <pwmTIMxHandler+0x13c>)
 8006088:	4613      	mov	r3, r2
 800608a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800608e:	189b      	adds	r3, r3, r2
 8006090:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006094:	18cb      	adds	r3, r1, r3
 8006096:	681c      	ldr	r4, [r3, #0]
 8006098:	7bfd      	ldrb	r5, [r7, #15]
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f00f f9e4 	bl	8015468 <TIM_GetCapture4>
 80060a0:	4603      	mov	r3, r0
 80060a2:	4628      	mov	r0, r5
 80060a4:	4619      	mov	r1, r3
 80060a6:	47a0      	blx	r4
    }
}
 80060a8:	f107 0710 	add.w	r7, r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bdb0      	pop	{r4, r5, r7, pc}
 80060b0:	20000434 	.word	0x20000434

080060b4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
    pwmTIMxHandler(TIM2, PWM1); // PWM1..4
 80060b8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80060bc:	f04f 0100 	mov.w	r1, #0
 80060c0:	f7ff ff58 	bl	8005f74 <pwmTIMxHandler>
}
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop

080060c8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0
    pwmTIMxHandler(TIM3, PWM5); // PWM5..8
 80060cc:	4802      	ldr	r0, [pc, #8]	; (80060d8 <TIM3_IRQHandler+0x10>)
 80060ce:	f04f 0104 	mov.w	r1, #4
 80060d2:	f7ff ff4f 	bl	8005f74 <pwmTIMxHandler>
}
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	40000400 	.word	0x40000400

080060dc <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
    pwmTIMxHandler(TIM4, PWM11); // PWM11..14
 80060e0:	4802      	ldr	r0, [pc, #8]	; (80060ec <TIM4_IRQHandler+0x10>)
 80060e2:	f04f 010a 	mov.w	r1, #10
 80060e6:	f7ff ff45 	bl	8005f74 <pwmTIMxHandler>
}
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40000800 	.word	0x40000800

080060f0 <ppmCallback>:

static void ppmCallback(uint8_t port, uint16_t capture)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	71fa      	strb	r2, [r7, #7]
 80060fc:	80bb      	strh	r3, [r7, #4]
    uint16_t diff;
    static uint16_t now;
    static uint16_t last = 0;
    static uint8_t chan = 0;

    last = now;
 80060fe:	4b1e      	ldr	r3, [pc, #120]	; (8006178 <ppmCallback+0x88>)
 8006100:	881a      	ldrh	r2, [r3, #0]
 8006102:	4b1e      	ldr	r3, [pc, #120]	; (800617c <ppmCallback+0x8c>)
 8006104:	801a      	strh	r2, [r3, #0]
    now = capture;
 8006106:	4b1c      	ldr	r3, [pc, #112]	; (8006178 <ppmCallback+0x88>)
 8006108:	88ba      	ldrh	r2, [r7, #4]
 800610a:	801a      	strh	r2, [r3, #0]
    diff = now - last;
 800610c:	4b1a      	ldr	r3, [pc, #104]	; (8006178 <ppmCallback+0x88>)
 800610e:	881a      	ldrh	r2, [r3, #0]
 8006110:	4b1a      	ldr	r3, [pc, #104]	; (800617c <ppmCallback+0x8c>)
 8006112:	881b      	ldrh	r3, [r3, #0]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	81fb      	strh	r3, [r7, #14]

    if (diff > 2700) { // Per http://www.rcgroups.com/forums/showpost.php?p=21996147&postcount=3960 "So, if you use 2.5ms or higher as being the reset for the PPM stream start, you will be fine. I use 2.7ms just to be safe."
 8006118:	89fa      	ldrh	r2, [r7, #14]
 800611a:	f640 238c 	movw	r3, #2700	; 0xa8c
 800611e:	429a      	cmp	r2, r3
 8006120:	d904      	bls.n	800612c <ppmCallback+0x3c>
        chan = 0;
 8006122:	4b17      	ldr	r3, [pc, #92]	; (8006180 <ppmCallback+0x90>)
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e01f      	b.n	800616c <ppmCallback+0x7c>
    } else {
        if (diff > 750 && diff < 2250 && chan < 8) {   // 750 to 2250 ms is our 'valid' channel range
 800612c:	89fa      	ldrh	r2, [r7, #14]
 800612e:	f240 23ee 	movw	r3, #750	; 0x2ee
 8006132:	429a      	cmp	r2, r3
 8006134:	d90f      	bls.n	8006156 <ppmCallback+0x66>
 8006136:	89fa      	ldrh	r2, [r7, #14]
 8006138:	f640 03c9 	movw	r3, #2249	; 0x8c9
 800613c:	429a      	cmp	r2, r3
 800613e:	d80a      	bhi.n	8006156 <ppmCallback+0x66>
 8006140:	4b0f      	ldr	r3, [pc, #60]	; (8006180 <ppmCallback+0x90>)
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	2b07      	cmp	r3, #7
 8006146:	d806      	bhi.n	8006156 <ppmCallback+0x66>
            captures[chan] = diff;
 8006148:	4b0d      	ldr	r3, [pc, #52]	; (8006180 <ppmCallback+0x90>)
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	4b0d      	ldr	r3, [pc, #52]	; (8006184 <ppmCallback+0x94>)
 8006150:	89f9      	ldrh	r1, [r7, #14]
 8006152:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        chan++;
 8006156:	4b0a      	ldr	r3, [pc, #40]	; (8006180 <ppmCallback+0x90>)
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	f103 0301 	add.w	r3, r3, #1
 800615e:	b2da      	uxtb	r2, r3
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <ppmCallback+0x90>)
 8006162:	701a      	strb	r2, [r3, #0]
        failsafeCnt = 0;
 8006164:	4b08      	ldr	r3, [pc, #32]	; (8006188 <ppmCallback+0x98>)
 8006166:	f04f 0200 	mov.w	r2, #0
 800616a:	801a      	strh	r2, [r3, #0]
    }
}
 800616c:	f107 0714 	add.w	r7, r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	bc80      	pop	{r7}
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	200005b0 	.word	0x200005b0
 800617c:	200005b2 	.word	0x200005b2
 8006180:	200005b4 	.word	0x200005b4
 8006184:	2000054c 	.word	0x2000054c
 8006188:	20000910 	.word	0x20000910

0800618c <pwmCallback>:

static void pwmCallback(uint8_t port, uint16_t capture)
{
 800618c:	b590      	push	{r4, r7, lr}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	71fa      	strb	r2, [r7, #7]
 8006198:	80bb      	strh	r3, [r7, #4]
    if (pwmPorts[port].state == 0) {
 800619a:	79fa      	ldrb	r2, [r7, #7]
 800619c:	495b      	ldr	r1, [pc, #364]	; (800630c <pwmCallback+0x180>)
 800619e:	4613      	mov	r3, r2
 80061a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061a4:	189b      	adds	r3, r3, r2
 80061a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061aa:	18cb      	adds	r3, r1, r3
 80061ac:	f103 0308 	add.w	r3, r3, #8
 80061b0:	78db      	ldrb	r3, [r3, #3]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d12f      	bne.n	8006216 <pwmCallback+0x8a>
        pwmPorts[port].rise = capture;
 80061b6:	79fa      	ldrb	r2, [r7, #7]
 80061b8:	4954      	ldr	r1, [pc, #336]	; (800630c <pwmCallback+0x180>)
 80061ba:	4613      	mov	r3, r2
 80061bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061c0:	189b      	adds	r3, r3, r2
 80061c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061c6:	18cb      	adds	r3, r1, r3
 80061c8:	f103 0308 	add.w	r3, r3, #8
 80061cc:	88ba      	ldrh	r2, [r7, #4]
 80061ce:	809a      	strh	r2, [r3, #4]
        pwmPorts[port].state = 1;
 80061d0:	79fa      	ldrb	r2, [r7, #7]
 80061d2:	494e      	ldr	r1, [pc, #312]	; (800630c <pwmCallback+0x180>)
 80061d4:	4613      	mov	r3, r2
 80061d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061da:	189b      	adds	r3, r3, r2
 80061dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80061e0:	18cb      	adds	r3, r1, r3
 80061e2:	f103 0308 	add.w	r3, r3, #8
 80061e6:	f04f 0201 	mov.w	r2, #1
 80061ea:	70da      	strb	r2, [r3, #3]
        pwmICConfig(timerHardware[port].tim, timerHardware[port].channel, TIM_ICPolarity_Falling);
 80061ec:	79fb      	ldrb	r3, [r7, #7]
 80061ee:	4a48      	ldr	r2, [pc, #288]	; (8006310 <pwmCallback+0x184>)
 80061f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80061f4:	18d3      	adds	r3, r2, r3
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	79fb      	ldrb	r3, [r7, #7]
 80061fa:	4945      	ldr	r1, [pc, #276]	; (8006310 <pwmCallback+0x184>)
 80061fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006200:	18cb      	adds	r3, r1, r3
 8006202:	f103 0308 	add.w	r3, r3, #8
 8006206:	791b      	ldrb	r3, [r3, #4]
 8006208:	4610      	mov	r0, r2
 800620a:	4619      	mov	r1, r3
 800620c:	f04f 0202 	mov.w	r2, #2
 8006210:	f7ff fc82 	bl	8005b18 <pwmICConfig>
 8006214:	e075      	b.n	8006302 <pwmCallback+0x176>
    } else {
        pwmPorts[port].fall = capture;
 8006216:	79fa      	ldrb	r2, [r7, #7]
 8006218:	493c      	ldr	r1, [pc, #240]	; (800630c <pwmCallback+0x180>)
 800621a:	4613      	mov	r3, r2
 800621c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006220:	189b      	adds	r3, r3, r2
 8006222:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006226:	18cb      	adds	r3, r1, r3
 8006228:	f103 0308 	add.w	r3, r3, #8
 800622c:	88ba      	ldrh	r2, [r7, #4]
 800622e:	80da      	strh	r2, [r3, #6]
        // compute capture
        pwmPorts[port].capture = pwmPorts[port].fall - pwmPorts[port].rise;
 8006230:	79fa      	ldrb	r2, [r7, #7]
 8006232:	79f9      	ldrb	r1, [r7, #7]
 8006234:	4835      	ldr	r0, [pc, #212]	; (800630c <pwmCallback+0x180>)
 8006236:	460b      	mov	r3, r1
 8006238:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800623c:	185b      	adds	r3, r3, r1
 800623e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006242:	18c3      	adds	r3, r0, r3
 8006244:	f103 0308 	add.w	r3, r3, #8
 8006248:	88d8      	ldrh	r0, [r3, #6]
 800624a:	79f9      	ldrb	r1, [r7, #7]
 800624c:	4c2f      	ldr	r4, [pc, #188]	; (800630c <pwmCallback+0x180>)
 800624e:	460b      	mov	r3, r1
 8006250:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006254:	185b      	adds	r3, r3, r1
 8006256:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800625a:	18e3      	adds	r3, r4, r3
 800625c:	f103 0308 	add.w	r3, r3, #8
 8006260:	889b      	ldrh	r3, [r3, #4]
 8006262:	1ac3      	subs	r3, r0, r3
 8006264:	b299      	uxth	r1, r3
 8006266:	4829      	ldr	r0, [pc, #164]	; (800630c <pwmCallback+0x180>)
 8006268:	4613      	mov	r3, r2
 800626a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800626e:	189b      	adds	r3, r3, r2
 8006270:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006274:	18c3      	adds	r3, r0, r3
 8006276:	f103 0310 	add.w	r3, r3, #16
 800627a:	460a      	mov	r2, r1
 800627c:	801a      	strh	r2, [r3, #0]
        captures[pwmPorts[port].channel] = pwmPorts[port].capture;
 800627e:	79fa      	ldrb	r2, [r7, #7]
 8006280:	4922      	ldr	r1, [pc, #136]	; (800630c <pwmCallback+0x180>)
 8006282:	4613      	mov	r3, r2
 8006284:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006288:	189b      	adds	r3, r3, r2
 800628a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800628e:	18cb      	adds	r3, r1, r3
 8006290:	f103 0308 	add.w	r3, r3, #8
 8006294:	789b      	ldrb	r3, [r3, #2]
 8006296:	4619      	mov	r1, r3
 8006298:	79fa      	ldrb	r2, [r7, #7]
 800629a:	481c      	ldr	r0, [pc, #112]	; (800630c <pwmCallback+0x180>)
 800629c:	4613      	mov	r3, r2
 800629e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80062a2:	189b      	adds	r3, r3, r2
 80062a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80062a8:	18c3      	adds	r3, r0, r3
 80062aa:	f103 0310 	add.w	r3, r3, #16
 80062ae:	881a      	ldrh	r2, [r3, #0]
 80062b0:	4b18      	ldr	r3, [pc, #96]	; (8006314 <pwmCallback+0x188>)
 80062b2:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
        // switch state
        pwmPorts[port].state = 0;
 80062b6:	79fa      	ldrb	r2, [r7, #7]
 80062b8:	4914      	ldr	r1, [pc, #80]	; (800630c <pwmCallback+0x180>)
 80062ba:	4613      	mov	r3, r2
 80062bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80062c0:	189b      	adds	r3, r3, r2
 80062c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80062c6:	18cb      	adds	r3, r1, r3
 80062c8:	f103 0308 	add.w	r3, r3, #8
 80062cc:	f04f 0200 	mov.w	r2, #0
 80062d0:	70da      	strb	r2, [r3, #3]
        pwmICConfig(timerHardware[port].tim, timerHardware[port].channel, TIM_ICPolarity_Rising);
 80062d2:	79fb      	ldrb	r3, [r7, #7]
 80062d4:	4a0e      	ldr	r2, [pc, #56]	; (8006310 <pwmCallback+0x184>)
 80062d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80062da:	18d3      	adds	r3, r2, r3
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	79fb      	ldrb	r3, [r7, #7]
 80062e0:	490b      	ldr	r1, [pc, #44]	; (8006310 <pwmCallback+0x184>)
 80062e2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80062e6:	18cb      	adds	r3, r1, r3
 80062e8:	f103 0308 	add.w	r3, r3, #8
 80062ec:	791b      	ldrb	r3, [r3, #4]
 80062ee:	4610      	mov	r0, r2
 80062f0:	4619      	mov	r1, r3
 80062f2:	f04f 0200 	mov.w	r2, #0
 80062f6:	f7ff fc0f 	bl	8005b18 <pwmICConfig>
        // reset failsafe
        failsafeCnt = 0;
 80062fa:	4b07      	ldr	r3, [pc, #28]	; (8006318 <pwmCallback+0x18c>)
 80062fc:	f04f 0200 	mov.w	r2, #0
 8006300:	801a      	strh	r2, [r3, #0]
    }
}
 8006302:	f107 070c 	add.w	r7, r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	bd90      	pop	{r4, r7, pc}
 800630a:	bf00      	nop
 800630c:	20000434 	.word	0x20000434
 8006310:	20000004 	.word	0x20000004
 8006314:	2000054c 	.word	0x2000054c
 8006318:	20000910 	.word	0x20000910

0800631c <pwmInit>:

bool pwmInit(drv_pwm_config_t *init)
{
 800631c:	b5b0      	push	{r4, r5, r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
    int i = 0;
 8006324:	f04f 0300 	mov.w	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
    const uint8_t *setup;

    // this is pretty hacky shit, but it will do for now. array of 4 config maps, [ multiPWM multiPPM airPWM airPPM ]
    if (init->airplane)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	795b      	ldrb	r3, [r3, #5]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <pwmInit+0x1c>
        i = 2; // switch to air hardware config
 8006332:	f04f 0302 	mov.w	r3, #2
 8006336:	617b      	str	r3, [r7, #20]
    if (init->usePPM)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	785b      	ldrb	r3, [r3, #1]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <pwmInit+0x2c>
        i++; // next index is for PPM
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f103 0301 	add.w	r3, r3, #1
 8006346:	617b      	str	r3, [r7, #20]

    setup = hardwareMaps[i];
 8006348:	4b70      	ldr	r3, [pc, #448]	; (800650c <pwmInit+0x1f0>)
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006350:	60fb      	str	r3, [r7, #12]

    for (i = 0; i < MAX_PORTS; i++) {
 8006352:	f04f 0300 	mov.w	r3, #0
 8006356:	617b      	str	r3, [r7, #20]
 8006358:	e0cb      	b.n	80064f2 <pwmInit+0x1d6>
        uint8_t port = setup[i] & 0x0F;
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	18d3      	adds	r3, r2, r3
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	72fb      	strb	r3, [r7, #11]
        uint8_t mask = setup[i] & 0xF0;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	18d3      	adds	r3, r2, r3
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	f023 030f 	bic.w	r3, r3, #15
 8006374:	74fb      	strb	r3, [r7, #19]

        if (setup[i] == 0xFF) // terminator
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	18d3      	adds	r3, r2, r3
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	2bff      	cmp	r3, #255	; 0xff
 8006380:	f000 80bc 	beq.w	80064fc <pwmInit+0x1e0>
        if (port == PWM2)
            continue;
#endif

        // skip UART ports for GPS
        if (init->useUART && (port == PWM3 || port == PWM4))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	789b      	ldrb	r3, [r3, #2]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d007      	beq.n	800639c <pwmInit+0x80>
 800638c:	7afb      	ldrb	r3, [r7, #11]
 800638e:	2b02      	cmp	r3, #2
 8006390:	f000 80a8 	beq.w	80064e4 <pwmInit+0x1c8>
 8006394:	7afb      	ldrb	r3, [r7, #11]
 8006396:	2b03      	cmp	r3, #3
 8006398:	f000 80a4 	beq.w	80064e4 <pwmInit+0x1c8>
            continue;

        // skip ADC for powerMeter if configured
        if (init->adcChannel && (init->adcChannel == port))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	799b      	ldrb	r3, [r3, #6]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <pwmInit+0x94>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	799b      	ldrb	r3, [r3, #6]
 80063a8:	7afa      	ldrb	r2, [r7, #11]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	f000 809c 	beq.w	80064e8 <pwmInit+0x1cc>
            continue;

        // hacks to allow current functionality
        if (mask & (TYPE_IP | TYPE_IW) && !init->enableInput)
 80063b0:	7cfb      	ldrb	r3, [r7, #19]
 80063b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d009      	beq.n	80063ce <pwmInit+0xb2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	f083 0301 	eor.w	r3, r3, #1
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <pwmInit+0xb2>
            mask = 0;
 80063c8:	f04f 0300 	mov.w	r3, #0
 80063cc:	74fb      	strb	r3, [r7, #19]

        if (init->useServos && !init->airplane) {
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	78db      	ldrb	r3, [r3, #3]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00f      	beq.n	80063f6 <pwmInit+0xda>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	795b      	ldrb	r3, [r3, #5]
 80063da:	f083 0301 	eor.w	r3, r3, #1
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d008      	beq.n	80063f6 <pwmInit+0xda>
            // remap PWM9+10 as servos (but not in airplane mode LOL)
            if (port == PWM9 || port == PWM10)
 80063e4:	7afb      	ldrb	r3, [r7, #11]
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	d002      	beq.n	80063f0 <pwmInit+0xd4>
 80063ea:	7afb      	ldrb	r3, [r7, #11]
 80063ec:	2b09      	cmp	r3, #9
 80063ee:	d102      	bne.n	80063f6 <pwmInit+0xda>
                mask = TYPE_S;
 80063f0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80063f4:	74fb      	strb	r3, [r7, #19]
        }

        if (init->extraServos && !init->airplane) {
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	791b      	ldrb	r3, [r3, #4]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00f      	beq.n	800641e <pwmInit+0x102>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	795b      	ldrb	r3, [r3, #5]
 8006402:	f083 0301 	eor.w	r3, r3, #1
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b00      	cmp	r3, #0
 800640a:	d008      	beq.n	800641e <pwmInit+0x102>
            // remap PWM5..8 as servos when used in extended servo mode
            if (port >= PWM5 && port <= PWM8)
 800640c:	7afb      	ldrb	r3, [r7, #11]
 800640e:	2b03      	cmp	r3, #3
 8006410:	d905      	bls.n	800641e <pwmInit+0x102>
 8006412:	7afb      	ldrb	r3, [r7, #11]
 8006414:	2b07      	cmp	r3, #7
 8006416:	d802      	bhi.n	800641e <pwmInit+0x102>
                mask = TYPE_S;
 8006418:	f04f 0380 	mov.w	r3, #128	; 0x80
 800641c:	74fb      	strb	r3, [r7, #19]
        }

        if (mask & TYPE_IP) {
 800641e:	7cfb      	ldrb	r3, [r7, #19]
 8006420:	f003 0310 	and.w	r3, r3, #16
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00b      	beq.n	8006440 <pwmInit+0x124>
            pwmInConfig(port, ppmCallback, 0);
 8006428:	7afb      	ldrb	r3, [r7, #11]
 800642a:	4618      	mov	r0, r3
 800642c:	4938      	ldr	r1, [pc, #224]	; (8006510 <pwmInit+0x1f4>)
 800642e:	f04f 0200 	mov.w	r2, #0
 8006432:	f7ff fc83 	bl	8005d3c <pwmInConfig>
            numInputs = 8;
 8006436:	4b37      	ldr	r3, [pc, #220]	; (8006514 <pwmInit+0x1f8>)
 8006438:	f04f 0208 	mov.w	r2, #8
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	e054      	b.n	80064ea <pwmInit+0x1ce>
        } else if (mask & TYPE_IW) {
 8006440:	7cfb      	ldrb	r3, [r7, #19]
 8006442:	f003 0320 	and.w	r3, r3, #32
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00f      	beq.n	800646a <pwmInit+0x14e>
            pwmInConfig(port, pwmCallback, numInputs);
 800644a:	4b32      	ldr	r3, [pc, #200]	; (8006514 <pwmInit+0x1f8>)
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	7afa      	ldrb	r2, [r7, #11]
 8006450:	4610      	mov	r0, r2
 8006452:	4931      	ldr	r1, [pc, #196]	; (8006518 <pwmInit+0x1fc>)
 8006454:	461a      	mov	r2, r3
 8006456:	f7ff fc71 	bl	8005d3c <pwmInConfig>
            numInputs++;
 800645a:	4b2e      	ldr	r3, [pc, #184]	; (8006514 <pwmInit+0x1f8>)
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	f103 0301 	add.w	r3, r3, #1
 8006462:	b2da      	uxtb	r2, r3
 8006464:	4b2b      	ldr	r3, [pc, #172]	; (8006514 <pwmInit+0x1f8>)
 8006466:	701a      	strb	r2, [r3, #0]
 8006468:	e03f      	b.n	80064ea <pwmInit+0x1ce>
        } else if (mask & TYPE_M) {
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006470:	2b00      	cmp	r3, #0
 8006472:	d019      	beq.n	80064a8 <pwmInit+0x18c>
            motors[numMotors++] = pwmOutConfig(port, 1000000 / init->motorPwmRate, PULSE_1MS);
 8006474:	4b29      	ldr	r3, [pc, #164]	; (800651c <pwmInit+0x200>)
 8006476:	781c      	ldrb	r4, [r3, #0]
 8006478:	4625      	mov	r5, r4
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	891b      	ldrh	r3, [r3, #8]
 800647e:	4a28      	ldr	r2, [pc, #160]	; (8006520 <pwmInit+0x204>)
 8006480:	fb92 f3f3 	sdiv	r3, r2, r3
 8006484:	b29b      	uxth	r3, r3
 8006486:	7afa      	ldrb	r2, [r7, #11]
 8006488:	4610      	mov	r0, r2
 800648a:	4619      	mov	r1, r3
 800648c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006490:	f7ff fb8e 	bl	8005bb0 <pwmOutConfig>
 8006494:	4602      	mov	r2, r0
 8006496:	4b23      	ldr	r3, [pc, #140]	; (8006524 <pwmInit+0x208>)
 8006498:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800649c:	f104 0301 	add.w	r3, r4, #1
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	4b1e      	ldr	r3, [pc, #120]	; (800651c <pwmInit+0x200>)
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	e020      	b.n	80064ea <pwmInit+0x1ce>
        } else if (mask & TYPE_S) {
 80064a8:	7cfb      	ldrb	r3, [r7, #19]
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	da1c      	bge.n	80064ea <pwmInit+0x1ce>
            servos[numServos++] = pwmOutConfig(port, 1000000 / init->servoPwmRate, PULSE_1MS);
 80064b0:	4b1d      	ldr	r3, [pc, #116]	; (8006528 <pwmInit+0x20c>)
 80064b2:	781c      	ldrb	r4, [r3, #0]
 80064b4:	4625      	mov	r5, r4
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	895b      	ldrh	r3, [r3, #10]
 80064ba:	4a19      	ldr	r2, [pc, #100]	; (8006520 <pwmInit+0x204>)
 80064bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	7afa      	ldrb	r2, [r7, #11]
 80064c4:	4610      	mov	r0, r2
 80064c6:	4619      	mov	r1, r3
 80064c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80064cc:	f7ff fb70 	bl	8005bb0 <pwmOutConfig>
 80064d0:	4602      	mov	r2, r0
 80064d2:	4b16      	ldr	r3, [pc, #88]	; (800652c <pwmInit+0x210>)
 80064d4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064d8:	f104 0301 	add.w	r3, r4, #1
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	4b12      	ldr	r3, [pc, #72]	; (8006528 <pwmInit+0x20c>)
 80064e0:	701a      	strb	r2, [r3, #0]
 80064e2:	e002      	b.n	80064ea <pwmInit+0x1ce>
            continue;
#endif

        // skip UART ports for GPS
        if (init->useUART && (port == PWM3 || port == PWM4))
            continue;
 80064e4:	bf00      	nop
 80064e6:	e000      	b.n	80064ea <pwmInit+0x1ce>

        // skip ADC for powerMeter if configured
        if (init->adcChannel && (init->adcChannel == port))
            continue;
 80064e8:	bf00      	nop
    if (init->usePPM)
        i++; // next index is for PPM

    setup = hardwareMaps[i];

    for (i = 0; i < MAX_PORTS; i++) {
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f103 0301 	add.w	r3, r3, #1
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b0d      	cmp	r3, #13
 80064f6:	f77f af30 	ble.w	800635a <pwmInit+0x3e>
 80064fa:	e000      	b.n	80064fe <pwmInit+0x1e2>
        uint8_t port = setup[i] & 0x0F;
        uint8_t mask = setup[i] & 0xF0;

        if (setup[i] == 0xFF) // terminator
            break;
 80064fc:	bf00      	nop
        } else if (mask & TYPE_S) {
            servos[numServos++] = pwmOutConfig(port, 1000000 / init->servoPwmRate, PULSE_1MS);
        }
    }

    return false;
 80064fe:	f04f 0300 	mov.w	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	f107 0718 	add.w	r7, r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bdb0      	pop	{r4, r5, r7, pc}
 800650c:	200000e4 	.word	0x200000e4
 8006510:	080060f1 	.word	0x080060f1
 8006514:	200005ae 	.word	0x200005ae
 8006518:	0800618d 	.word	0x0800618d
 800651c:	200005ac 	.word	0x200005ac
 8006520:	000f4240 	.word	0x000f4240
 8006524:	2000055c 	.word	0x2000055c
 8006528:	200005ad 	.word	0x200005ad
 800652c:	2000058c 	.word	0x2000058c

08006530 <pwmWriteMotor>:

void pwmWriteMotor(uint8_t index, uint16_t value)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	4602      	mov	r2, r0
 8006538:	460b      	mov	r3, r1
 800653a:	71fa      	strb	r2, [r7, #7]
 800653c:	80bb      	strh	r3, [r7, #4]
    if (index < numMotors)
 800653e:	4b08      	ldr	r3, [pc, #32]	; (8006560 <pwmWriteMotor+0x30>)
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	79fa      	ldrb	r2, [r7, #7]
 8006544:	429a      	cmp	r2, r3
 8006546:	d206      	bcs.n	8006556 <pwmWriteMotor+0x26>
        *motors[index]->ccr = value;
 8006548:	79fa      	ldrb	r2, [r7, #7]
 800654a:	4b06      	ldr	r3, [pc, #24]	; (8006564 <pwmWriteMotor+0x34>)
 800654c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	88ba      	ldrh	r2, [r7, #4]
 8006554:	801a      	strh	r2, [r3, #0]
}
 8006556:	f107 070c 	add.w	r7, r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	bc80      	pop	{r7}
 800655e:	4770      	bx	lr
 8006560:	200005ac 	.word	0x200005ac
 8006564:	2000055c 	.word	0x2000055c

08006568 <pwmWriteServo>:

void pwmWriteServo(uint8_t index, uint16_t value)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	71fa      	strb	r2, [r7, #7]
 8006574:	80bb      	strh	r3, [r7, #4]
    if (index < numServos)
 8006576:	4b08      	ldr	r3, [pc, #32]	; (8006598 <pwmWriteServo+0x30>)
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	79fa      	ldrb	r2, [r7, #7]
 800657c:	429a      	cmp	r2, r3
 800657e:	d206      	bcs.n	800658e <pwmWriteServo+0x26>
        *servos[index]->ccr = value;
 8006580:	79fa      	ldrb	r2, [r7, #7]
 8006582:	4b06      	ldr	r3, [pc, #24]	; (800659c <pwmWriteServo+0x34>)
 8006584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	88ba      	ldrh	r2, [r7, #4]
 800658c:	801a      	strh	r2, [r3, #0]
}
 800658e:	f107 070c 	add.w	r7, r7, #12
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr
 8006598:	200005ad 	.word	0x200005ad
 800659c:	2000058c 	.word	0x2000058c

080065a0 <pwmRead>:

uint16_t pwmRead(uint8_t channel)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	71fb      	strb	r3, [r7, #7]
    return captures[channel];
 80065aa:	79fa      	ldrb	r2, [r7, #7]
 80065ac:	4b04      	ldr	r3, [pc, #16]	; (80065c0 <pwmRead+0x20>)
 80065ae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	f107 070c 	add.w	r7, r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bc80      	pop	{r7}
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	2000054c 	.word	0x2000054c

080065c4 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	4603      	mov	r3, r0
 80065cc:	6039      	str	r1, [r7, #0]
 80065ce:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80065d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	da0d      	bge.n	80065f4 <NVIC_SetPriority+0x30>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 80065d8:	490e      	ldr	r1, [pc, #56]	; (8006614 <NVIC_SetPriority+0x50>)
 80065da:	79fb      	ldrb	r3, [r7, #7]
 80065dc:	f003 030f 	and.w	r3, r3, #15
 80065e0:	f1a3 0304 	sub.w	r3, r3, #4
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	b2d2      	uxtb	r2, r2
 80065e8:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80065ec:	b2d2      	uxtb	r2, r2
 80065ee:	18cb      	adds	r3, r1, r3
 80065f0:	761a      	strb	r2, [r3, #24]
 80065f2:	e00a      	b.n	800660a <NVIC_SetPriority+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80065f4:	4908      	ldr	r1, [pc, #32]	; (8006618 <NVIC_SetPriority+0x54>)
 80065f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065fa:	683a      	ldr	r2, [r7, #0]
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8006602:	b2d2      	uxtb	r2, r2
 8006604:	18cb      	adds	r3, r1, r3
 8006606:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800660a:	f107 070c 	add.w	r7, r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	bc80      	pop	{r7}
 8006612:	4770      	bx	lr
 8006614:	e000ed00 	.word	0xe000ed00
 8006618:	e000e100 	.word	0xe000e100

0800661c <SysTick_Config>:
 * Initialise the system tick timer and its interrupt and start the
 * system tick timer / counter in free running mode to generate 
 * periodical interrupts.
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800662a:	429a      	cmp	r2, r3
 800662c:	d902      	bls.n	8006634 <SysTick_Config+0x18>
 800662e:	f04f 0301 	mov.w	r3, #1
 8006632:	e016      	b.n	8006662 <SysTick_Config+0x46>
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8006634:	4b0d      	ldr	r3, [pc, #52]	; (800666c <SysTick_Config+0x50>)
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800663c:	f102 32ff 	add.w	r2, r2, #4294967295
 8006640:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8006642:	f04f 30ff 	mov.w	r0, #4294967295
 8006646:	f04f 010f 	mov.w	r1, #15
 800664a:	f7ff ffbb 	bl	80065c4 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800664e:	4b07      	ldr	r3, [pc, #28]	; (800666c <SysTick_Config+0x50>)
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 8006656:	4b05      	ldr	r3, [pc, #20]	; (800666c <SysTick_Config+0x50>)
 8006658:	f04f 0207 	mov.w	r2, #7
 800665c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   | 
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800665e:	f04f 0300 	mov.w	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	f107 0708 	add.w	r7, r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	e000e010 	.word	0xe000e010

08006670 <cycleCounterInit>:
static volatile uint32_t usTicks = 0;
// current uptime for 1kHz systick timer. will rollover after 49 days. hopefully we won't care.
static volatile uint32_t sysTickUptime = 0;

static void cycleCounterInit(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef clocks;
    RCC_GetClocksFreq(&clocks);
 8006676:	f107 0304 	add.w	r3, r7, #4
 800667a:	4618      	mov	r0, r3
 800667c:	f00c ffc0 	bl	8013600 <RCC_GetClocksFreq>
    usTicks = clocks.SYSCLK_Frequency / 1000000;
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	4b05      	ldr	r3, [pc, #20]	; (8006698 <cycleCounterInit+0x28>)
 8006684:	fba3 1302 	umull	r1, r3, r3, r2
 8006688:	ea4f 4293 	mov.w	r2, r3, lsr #18
 800668c:	4b03      	ldr	r3, [pc, #12]	; (800669c <cycleCounterInit+0x2c>)
 800668e:	601a      	str	r2, [r3, #0]
}
 8006690:	f107 0718 	add.w	r7, r7, #24
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}
 8006698:	431bde83 	.word	0x431bde83
 800669c:	200005b8 	.word	0x200005b8

080066a0 <SysTick_Handler>:

// SysTick
void SysTick_Handler(void)
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
    sysTickUptime++;
 80066a4:	4b04      	ldr	r3, [pc, #16]	; (80066b8 <SysTick_Handler+0x18>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f103 0201 	add.w	r2, r3, #1
 80066ac:	4b02      	ldr	r3, [pc, #8]	; (80066b8 <SysTick_Handler+0x18>)
 80066ae:	601a      	str	r2, [r3, #0]
}
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bc80      	pop	{r7}
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	200005bc 	.word	0x200005bc

080066bc <micros>:

// Return system uptime in microseconds (rollover in 70minutes)
uint32_t micros(void)
{
 80066bc:	b4b0      	push	{r4, r5, r7}
 80066be:	af00      	add	r7, sp, #0
    register uint32_t ms, cycle_cnt;
    do {
        ms = sysTickUptime;
 80066c0:	4b0c      	ldr	r3, [pc, #48]	; (80066f4 <micros+0x38>)
 80066c2:	681c      	ldr	r4, [r3, #0]
        cycle_cnt = SysTick->VAL;
 80066c4:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <micros+0x3c>)
 80066c6:	689d      	ldr	r5, [r3, #8]
    } while (ms != sysTickUptime);
 80066c8:	4b0a      	ldr	r3, [pc, #40]	; (80066f4 <micros+0x38>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	429c      	cmp	r4, r3
 80066ce:	d1f7      	bne.n	80066c0 <micros+0x4>
    return (ms * 1000) + (72000 - cycle_cnt) / 72;
 80066d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066d4:	fb03 f204 	mul.w	r2, r3, r4
 80066d8:	f5c5 338c 	rsb	r3, r5, #71680	; 0x11800
 80066dc:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80066e0:	4906      	ldr	r1, [pc, #24]	; (80066fc <micros+0x40>)
 80066e2:	fba1 0303 	umull	r0, r3, r1, r3
 80066e6:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80066ea:	18d3      	adds	r3, r2, r3
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bcb0      	pop	{r4, r5, r7}
 80066f2:	4770      	bx	lr
 80066f4:	200005bc 	.word	0x200005bc
 80066f8:	e000e010 	.word	0xe000e010
 80066fc:	38e38e39 	.word	0x38e38e39

08006700 <millis>:

// Return system uptime in milliseconds (rollover in 49 days)
uint32_t millis(void)
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
    return sysTickUptime;
 8006704:	4b02      	ldr	r3, [pc, #8]	; (8006710 <millis+0x10>)
 8006706:	681b      	ldr	r3, [r3, #0]
}
 8006708:	4618      	mov	r0, r3
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr
 8006710:	200005bc 	.word	0x200005bc

08006714 <systemInit>:

void systemInit(void)
{
 8006714:	b5b0      	push	{r4, r5, r7, lr}
 8006716:	b08a      	sub	sp, #40	; 0x28
 8006718:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    uint32_t i;

    gpio_config_t gpio_cfg[] = {
 800671a:	4b49      	ldr	r3, [pc, #292]	; (8006840 <systemInit+0x12c>)
 800671c:	f107 0404 	add.w	r4, r7, #4
 8006720:	461d      	mov	r5, r3
 8006722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006726:	e895 0003 	ldmia.w	r5, {r0, r1}
 800672a:	e884 0003 	stmia.w	r4, {r0, r1}
        { LED1_GPIO, LED1_PIN, GPIO_Mode_Out_PP },
#ifdef BUZZER
        { BEEP_GPIO, BEEP_PIN, GPIO_Mode_Out_OD },
#endif
    };
    uint8_t gpio_count = sizeof(gpio_cfg) / sizeof(gpio_cfg[0]);
 800672e:	f04f 0303 	mov.w	r3, #3
 8006732:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    // This is needed because some shit inside Keil startup fucks with SystemCoreClock, setting it back to 72MHz even on HSI.
    SystemCoreClockUpdate();
 8006736:	f00f fe15 	bl	8016364 <SystemCoreClockUpdate>

    // Turn on clocks for stuff we use
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_I2C2, ENABLE);
 800673a:	4842      	ldr	r0, [pc, #264]	; (8006844 <systemInit+0x130>)
 800673c:	f04f 0101 	mov.w	r1, #1
 8006740:	f00d f85c 	bl	80137fc <RCC_APB1PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM1 | RCC_APB2Periph_ADC1 | RCC_APB2Periph_USART1, ENABLE);
 8006744:	f644 201d 	movw	r0, #18973	; 0x4a1d
 8006748:	f04f 0101 	mov.w	r1, #1
 800674c:	f00d f836 	bl	80137bc <RCC_APB2PeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8006750:	f04f 0001 	mov.w	r0, #1
 8006754:	f04f 0101 	mov.w	r1, #1
 8006758:	f00d f810 	bl	801377c <RCC_AHBPeriphClockCmd>
    RCC_ClearFlag();
 800675c:	f00d f91e 	bl	801399c <RCC_ClearFlag>

    // Make all GPIO in by default to save power and reduce noise
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
 8006760:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006764:	83bb      	strh	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8006766:	f04f 0300 	mov.w	r3, #0
 800676a:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 800676c:	f107 031c 	add.w	r3, r7, #28
 8006770:	4835      	ldr	r0, [pc, #212]	; (8006848 <systemInit+0x134>)
 8006772:	4619      	mov	r1, r3
 8006774:	f00b fd8c 	bl	8012290 <GPIO_Init>
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8006778:	f107 031c 	add.w	r3, r7, #28
 800677c:	4833      	ldr	r0, [pc, #204]	; (800684c <systemInit+0x138>)
 800677e:	4619      	mov	r1, r3
 8006780:	f00b fd86 	bl	8012290 <GPIO_Init>
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8006784:	f107 031c 	add.w	r3, r7, #28
 8006788:	4831      	ldr	r0, [pc, #196]	; (8006850 <systemInit+0x13c>)
 800678a:	4619      	mov	r1, r3
 800678c:	f00b fd80 	bl	8012290 <GPIO_Init>

    // Turn off JTAG port 'cause we're using the GPIO for leds
    GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8006790:	4830      	ldr	r0, [pc, #192]	; (8006854 <systemInit+0x140>)
 8006792:	f04f 0101 	mov.w	r1, #1
 8006796:	f00b ff5b 	bl	8012650 <GPIO_PinRemapConfig>

    // Configure gpio
    for (i = 0; i < gpio_count; i++) {
 800679a:	f04f 0300 	mov.w	r3, #0
 800679e:	627b      	str	r3, [r7, #36]	; 0x24
 80067a0:	e026      	b.n	80067f0 <systemInit+0xdc>
        GPIO_InitStructure.GPIO_Pin = gpio_cfg[i].pin;
 80067a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80067a8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80067ac:	18cb      	adds	r3, r1, r3
 80067ae:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80067b2:	83bb      	strh	r3, [r7, #28]
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80067b4:	f04f 0302 	mov.w	r3, #2
 80067b8:	77bb      	strb	r3, [r7, #30]
        GPIO_InitStructure.GPIO_Mode = gpio_cfg[i].mode;
 80067ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80067c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80067c4:	18d3      	adds	r3, r2, r3
 80067c6:	f813 3c1e 	ldrb.w	r3, [r3, #-30]
 80067ca:	77fb      	strb	r3, [r7, #31]
        GPIO_Init(gpio_cfg[i].gpio, &GPIO_InitStructure);
 80067cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80067d2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80067d6:	18cb      	adds	r3, r1, r3
 80067d8:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80067dc:	f107 031c 	add.w	r3, r7, #28
 80067e0:	4610      	mov	r0, r2
 80067e2:	4619      	mov	r1, r3
 80067e4:	f00b fd54 	bl	8012290 <GPIO_Init>

    // Turn off JTAG port 'cause we're using the GPIO for leds
    GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

    // Configure gpio
    for (i = 0; i < gpio_count; i++) {
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	f103 0301 	add.w	r3, r3, #1
 80067ee:	627b      	str	r3, [r7, #36]	; 0x24
 80067f0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d8d3      	bhi.n	80067a2 <systemInit+0x8e>
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
        GPIO_InitStructure.GPIO_Mode = gpio_cfg[i].mode;
        GPIO_Init(gpio_cfg[i].gpio, &GPIO_InitStructure);
    }

    LED0_OFF;
 80067fa:	4b14      	ldr	r3, [pc, #80]	; (800684c <systemInit+0x138>)
 80067fc:	f04f 0208 	mov.w	r2, #8
 8006800:	611a      	str	r2, [r3, #16]
    LED1_OFF;
 8006802:	4b12      	ldr	r3, [pc, #72]	; (800684c <systemInit+0x138>)
 8006804:	f04f 0210 	mov.w	r2, #16
 8006808:	611a      	str	r2, [r3, #16]
    BEEP_OFF;
 800680a:	4b0f      	ldr	r3, [pc, #60]	; (8006848 <systemInit+0x134>)
 800680c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006810:	611a      	str	r2, [r3, #16]

    // Init cycle counter
    cycleCounterInit();
 8006812:	f7ff ff2d 	bl	8006670 <cycleCounterInit>

    // SysTick
    SysTick_Config(SystemCoreClock / 1000);
 8006816:	4b10      	ldr	r3, [pc, #64]	; (8006858 <systemInit+0x144>)
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	4b10      	ldr	r3, [pc, #64]	; (800685c <systemInit+0x148>)
 800681c:	fba3 1302 	umull	r1, r3, r3, r2
 8006820:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8006824:	4618      	mov	r0, r3
 8006826:	f7ff fef9 	bl	800661c <SysTick_Config>

    // Configure the rest of the stuff
#ifndef FY90Q
    i2cInit(I2C2);
 800682a:	480d      	ldr	r0, [pc, #52]	; (8006860 <systemInit+0x14c>)
 800682c:	f7fd fe6e 	bl	800450c <i2cInit>
#endif

    // sleep for 100ms
    delay(100);
 8006830:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006834:	f000 f82a 	bl	800688c <delay>
}
 8006838:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800683c:	46bd      	mov	sp, r7
 800683e:	bdb0      	pop	{r4, r5, r7, pc}
 8006840:	0801b540 	.word	0x0801b540
 8006844:	00400007 	.word	0x00400007
 8006848:	40010800 	.word	0x40010800
 800684c:	40010c00 	.word	0x40010c00
 8006850:	40011000 	.word	0x40011000
 8006854:	00300200 	.word	0x00300200
 8006858:	20000238 	.word	0x20000238
 800685c:	10624dd3 	.word	0x10624dd3
 8006860:	40005800 	.word	0x40005800

08006864 <delayMicroseconds>:

#if 1
void delayMicroseconds(uint32_t us)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
    uint32_t now = micros();
 800686c:	f7ff ff26 	bl	80066bc <micros>
 8006870:	60f8      	str	r0, [r7, #12]
    while (micros() - now < us);
 8006872:	bf00      	nop
 8006874:	f7ff ff22 	bl	80066bc <micros>
 8006878:	4602      	mov	r2, r0
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	1ad2      	subs	r2, r2, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	429a      	cmp	r2, r3
 8006882:	d3f7      	bcc.n	8006874 <delayMicroseconds+0x10>
}
 8006884:	f107 0710 	add.w	r7, r7, #16
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <delay>:
    }
}
#endif

void delay(uint32_t ms)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
    while (ms--)
 8006894:	e003      	b.n	800689e <delay+0x12>
        delayMicroseconds(1000);
 8006896:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800689a:	f7ff ffe3 	bl	8006864 <delayMicroseconds>
}
#endif

void delay(uint32_t ms)
{
    while (ms--)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf0c      	ite	eq
 80068a4:	2300      	moveq	r3, #0
 80068a6:	2301      	movne	r3, #1
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	f102 32ff 	add.w	r2, r2, #4294967295
 80068b0:	607a      	str	r2, [r7, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1ef      	bne.n	8006896 <delay+0xa>
        delayMicroseconds(1000);
}
 80068b6:	f107 0708 	add.w	r7, r7, #8
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop

080068c0 <failureMode>:

void failureMode(uint8_t mode)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	71fb      	strb	r3, [r7, #7]
    LED1_ON;
 80068ca:	4b15      	ldr	r3, [pc, #84]	; (8006920 <failureMode+0x60>)
 80068cc:	f04f 0210 	mov.w	r2, #16
 80068d0:	615a      	str	r2, [r3, #20]
    LED0_OFF;
 80068d2:	4b13      	ldr	r3, [pc, #76]	; (8006920 <failureMode+0x60>)
 80068d4:	f04f 0208 	mov.w	r2, #8
 80068d8:	611a      	str	r2, [r3, #16]
    while (1) {
        LED1_TOGGLE;
 80068da:	4b11      	ldr	r3, [pc, #68]	; (8006920 <failureMode+0x60>)
 80068dc:	4a10      	ldr	r2, [pc, #64]	; (8006920 <failureMode+0x60>)
 80068de:	68d2      	ldr	r2, [r2, #12]
 80068e0:	f082 0210 	eor.w	r2, r2, #16
 80068e4:	60da      	str	r2, [r3, #12]
        LED0_TOGGLE;
 80068e6:	4b0e      	ldr	r3, [pc, #56]	; (8006920 <failureMode+0x60>)
 80068e8:	4a0d      	ldr	r2, [pc, #52]	; (8006920 <failureMode+0x60>)
 80068ea:	68d2      	ldr	r2, [r2, #12]
 80068ec:	f082 0208 	eor.w	r2, r2, #8
 80068f0:	60da      	str	r2, [r3, #12]
        delay(475 * mode - 2);
 80068f2:	79fb      	ldrb	r3, [r7, #7]
 80068f4:	f240 12db 	movw	r2, #475	; 0x1db
 80068f8:	fb02 f303 	mul.w	r3, r2, r3
 80068fc:	f1a3 0302 	sub.w	r3, r3, #2
 8006900:	4618      	mov	r0, r3
 8006902:	f7ff ffc3 	bl	800688c <delay>
        BEEP_ON
 8006906:	4b07      	ldr	r3, [pc, #28]	; (8006924 <failureMode+0x64>)
 8006908:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800690c:	615a      	str	r2, [r3, #20]
        delay(25);
 800690e:	f04f 0019 	mov.w	r0, #25
 8006912:	f7ff ffbb 	bl	800688c <delay>
        BEEP_OFF;
 8006916:	4b03      	ldr	r3, [pc, #12]	; (8006924 <failureMode+0x64>)
 8006918:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800691c:	611a      	str	r2, [r3, #16]
    }
 800691e:	e7dc      	b.n	80068da <failureMode+0x1a>
 8006920:	40010c00 	.word	0x40010c00
 8006924:	40010800 	.word	0x40010800

08006928 <systemReset>:
}

#define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)

void systemReset(bool toBootloader)
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	4603      	mov	r3, r0
 8006930:	71fb      	strb	r3, [r7, #7]
    if (toBootloader) {
 8006932:	79fb      	ldrb	r3, [r7, #7]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <systemReset+0x16>
        // 1FFFF000 -> 20000200 -> SP
        // 1FFFF004 -> 1FFFF021 -> PC
        *((uint32_t *)0x20004FF0) = 0xDEADBEEF; // 20KB STM32F103
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <systemReset+0x28>)
 800693a:	4a06      	ldr	r2, [pc, #24]	; (8006954 <systemReset+0x2c>)
 800693c:	601a      	str	r2, [r3, #0]
    }

    // Generate system reset
    SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t)0x04;
 800693e:	4b06      	ldr	r3, [pc, #24]	; (8006958 <systemReset+0x30>)
 8006940:	4a06      	ldr	r2, [pc, #24]	; (800695c <systemReset+0x34>)
 8006942:	60da      	str	r2, [r3, #12]
}
 8006944:	f107 070c 	add.w	r7, r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	bc80      	pop	{r7}
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	20004ff0 	.word	0x20004ff0
 8006954:	deadbeef 	.word	0xdeadbeef
 8006958:	e000ed00 	.word	0xe000ed00
 800695c:	05fa0004 	.word	0x05fa0004

08006960 <uartTxDMA>:
volatile uint8_t txBuffer[UART_BUFFER_SIZE];
uint32_t txBufferTail = 0;
uint32_t txBufferHead = 0;

static void uartTxDMA(void)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	af00      	add	r7, sp, #0
    DMA1_Channel4->CMAR = (uint32_t)&txBuffer[txBufferTail];
 8006964:	4b13      	ldr	r3, [pc, #76]	; (80069b4 <uartTxDMA+0x54>)
 8006966:	4a14      	ldr	r2, [pc, #80]	; (80069b8 <uartTxDMA+0x58>)
 8006968:	6811      	ldr	r1, [r2, #0]
 800696a:	4a14      	ldr	r2, [pc, #80]	; (80069bc <uartTxDMA+0x5c>)
 800696c:	188a      	adds	r2, r1, r2
 800696e:	60da      	str	r2, [r3, #12]
    if (txBufferHead > txBufferTail) {
 8006970:	4b13      	ldr	r3, [pc, #76]	; (80069c0 <uartTxDMA+0x60>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4b10      	ldr	r3, [pc, #64]	; (80069b8 <uartTxDMA+0x58>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d90b      	bls.n	8006994 <uartTxDMA+0x34>
        DMA1_Channel4->CNDTR = txBufferHead - txBufferTail;
 800697c:	4b0d      	ldr	r3, [pc, #52]	; (80069b4 <uartTxDMA+0x54>)
 800697e:	4a10      	ldr	r2, [pc, #64]	; (80069c0 <uartTxDMA+0x60>)
 8006980:	6811      	ldr	r1, [r2, #0]
 8006982:	4a0d      	ldr	r2, [pc, #52]	; (80069b8 <uartTxDMA+0x58>)
 8006984:	6812      	ldr	r2, [r2, #0]
 8006986:	1a8a      	subs	r2, r1, r2
 8006988:	605a      	str	r2, [r3, #4]
        txBufferTail = txBufferHead;
 800698a:	4b0d      	ldr	r3, [pc, #52]	; (80069c0 <uartTxDMA+0x60>)
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	4b0a      	ldr	r3, [pc, #40]	; (80069b8 <uartTxDMA+0x58>)
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	e009      	b.n	80069a8 <uartTxDMA+0x48>
    } else {
        DMA1_Channel4->CNDTR = UART_BUFFER_SIZE - txBufferTail;
 8006994:	4b07      	ldr	r3, [pc, #28]	; (80069b4 <uartTxDMA+0x54>)
 8006996:	4a08      	ldr	r2, [pc, #32]	; (80069b8 <uartTxDMA+0x58>)
 8006998:	6812      	ldr	r2, [r2, #0]
 800699a:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 800699e:	605a      	str	r2, [r3, #4]
        txBufferTail = 0;
 80069a0:	4b05      	ldr	r3, [pc, #20]	; (80069b8 <uartTxDMA+0x58>)
 80069a2:	f04f 0200 	mov.w	r2, #0
 80069a6:	601a      	str	r2, [r3, #0]
    }

    DMA_Cmd(DMA1_Channel4, ENABLE);
 80069a8:	4802      	ldr	r0, [pc, #8]	; (80069b4 <uartTxDMA+0x54>)
 80069aa:	f04f 0101 	mov.w	r1, #1
 80069ae:	f00a fce3 	bl	8011378 <DMA_Cmd>
}
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	40020044 	.word	0x40020044
 80069b8:	200005c4 	.word	0x200005c4
 80069bc:	200010ec 	.word	0x200010ec
 80069c0:	200005c8 	.word	0x200005c8

080069c4 <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	af00      	add	r7, sp, #0
    DMA_ClearITPendingBit(DMA1_IT_TC4);
 80069c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80069cc:	f00a fda0 	bl	8011510 <DMA_ClearITPendingBit>
    DMA_Cmd(DMA1_Channel4, DISABLE);
 80069d0:	4806      	ldr	r0, [pc, #24]	; (80069ec <DMA1_Channel4_IRQHandler+0x28>)
 80069d2:	f04f 0100 	mov.w	r1, #0
 80069d6:	f00a fccf 	bl	8011378 <DMA_Cmd>

    if (txBufferHead != txBufferTail)
 80069da:	4b05      	ldr	r3, [pc, #20]	; (80069f0 <DMA1_Channel4_IRQHandler+0x2c>)
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <DMA1_Channel4_IRQHandler+0x30>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d001      	beq.n	80069ea <DMA1_Channel4_IRQHandler+0x26>
        uartTxDMA();
 80069e6:	f7ff ffbb 	bl	8006960 <uartTxDMA>
}
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40020044 	.word	0x40020044
 80069f0:	200005c8 	.word	0x200005c8
 80069f4:	200005c4 	.word	0x200005c4

080069f8 <uartInit>:

void uartInit(uint32_t speed)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b094      	sub	sp, #80	; 0x50
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
    DMA_InitTypeDef DMA_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;

    // USART1_TX    PA9
    // USART1_RX    PA10
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8006a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a04:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8006a08:	f04f 0302 	mov.w	r3, #2
 8006a0c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8006a10:	f04f 0318 	mov.w	r3, #24
 8006a14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8006a18:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006a1c:	4858      	ldr	r0, [pc, #352]	; (8006b80 <uartInit+0x188>)
 8006a1e:	4619      	mov	r1, r3
 8006a20:	f00b fc36 	bl	8012290 <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8006a24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a28:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8006a2c:	f04f 0348 	mov.w	r3, #72	; 0x48
 8006a30:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8006a34:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006a38:	4851      	ldr	r0, [pc, #324]	; (8006b80 <uartInit+0x188>)
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	f00b fc28 	bl	8012290 <GPIO_Init>

    // DMA TX Interrupt
    NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel4_IRQn;
 8006a40:	f04f 030e 	mov.w	r3, #14
 8006a44:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8006a46:	f04f 0301 	mov.w	r3, #1
 8006a4a:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8006a4c:	f04f 0301 	mov.w	r3, #1
 8006a50:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8006a52:	f04f 0301 	mov.w	r3, #1
 8006a56:	73fb      	strb	r3, [r7, #15]
    NVIC_Init(&NVIC_InitStructure);
 8006a58:	f107 030c 	add.w	r3, r7, #12
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f009 fd19 	bl	8010494 <NVIC_Init>

    USART_InitStructure.USART_BaudRate = speed;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	63fb      	str	r3, [r7, #60]	; 0x3c
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8006a6e:	f04f 0300 	mov.w	r3, #0
 8006a72:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8006a76:	f04f 0300 	mov.w	r3, #0
 8006a7a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006a7e:	f04f 0300 	mov.w	r3, #0
 8006a82:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006a86:	f04f 030c 	mov.w	r3, #12
 8006a8a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    USART_Init(USART1, &USART_InitStructure);
 8006a8e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006a92:	483c      	ldr	r0, [pc, #240]	; (8006b84 <uartInit+0x18c>)
 8006a94:	4619      	mov	r1, r3
 8006a96:	f00e ffc9 	bl	8015a2c <USART_Init>

    // Receive DMA into a circular buffer
    DMA_DeInit(DMA1_Channel5);
 8006a9a:	483b      	ldr	r0, [pc, #236]	; (8006b88 <uartInit+0x190>)
 8006a9c:	f00a fb36 	bl	801110c <DMA_DeInit>
    DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 8006aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aa4:	637b      	str	r3, [r7, #52]	; 0x34
    DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8006aa6:	f04f 0300 	mov.w	r3, #0
 8006aaa:	63bb      	str	r3, [r7, #56]	; 0x38
    DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART1->DR;
 8006aac:	4b37      	ldr	r3, [pc, #220]	; (8006b8c <uartInit+0x194>)
 8006aae:	613b      	str	r3, [r7, #16]
    DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)rxBuffer;
 8006ab0:	4b37      	ldr	r3, [pc, #220]	; (8006b90 <uartInit+0x198>)
 8006ab2:	617b      	str	r3, [r7, #20]
    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8006ab4:	f04f 0300 	mov.w	r3, #0
 8006ab8:	61bb      	str	r3, [r7, #24]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8006aba:	f04f 0300 	mov.w	r3, #0
 8006abe:	623b      	str	r3, [r7, #32]
    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8006ac0:	f04f 0300 	mov.w	r3, #0
 8006ac4:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8006ac6:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006aca:	627b      	str	r3, [r7, #36]	; 0x24
    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8006acc:	f04f 0300 	mov.w	r3, #0
 8006ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA_InitStructure.DMA_BufferSize = UART_BUFFER_SIZE;
 8006ad2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ad6:	61fb      	str	r3, [r7, #28]
    DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8006ad8:	f04f 0320 	mov.w	r3, #32
 8006adc:	633b      	str	r3, [r7, #48]	; 0x30
    DMA_Init(DMA1_Channel5, &DMA_InitStructure);
 8006ade:	f107 0310 	add.w	r3, r7, #16
 8006ae2:	4829      	ldr	r0, [pc, #164]	; (8006b88 <uartInit+0x190>)
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	f00a fbd1 	bl	801128c <DMA_Init>

    DMA_Cmd(DMA1_Channel5, ENABLE);
 8006aea:	4827      	ldr	r0, [pc, #156]	; (8006b88 <uartInit+0x190>)
 8006aec:	f04f 0101 	mov.w	r1, #1
 8006af0:	f00a fc42 	bl	8011378 <DMA_Cmd>
    USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8006af4:	4823      	ldr	r0, [pc, #140]	; (8006b84 <uartInit+0x18c>)
 8006af6:	f04f 0140 	mov.w	r1, #64	; 0x40
 8006afa:	f04f 0201 	mov.w	r2, #1
 8006afe:	f00f f93d 	bl	8015d7c <USART_DMACmd>
    rxDMAPos = DMA_GetCurrDataCounter(DMA1_Channel5);
 8006b02:	4821      	ldr	r0, [pc, #132]	; (8006b88 <uartInit+0x190>)
 8006b04:	f00a fc80 	bl	8011408 <DMA_GetCurrDataCounter>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	4b21      	ldr	r3, [pc, #132]	; (8006b94 <uartInit+0x19c>)
 8006b0e:	601a      	str	r2, [r3, #0]

    // Transmit DMA
    DMA_DeInit(DMA1_Channel4);
 8006b10:	4821      	ldr	r0, [pc, #132]	; (8006b98 <uartInit+0x1a0>)
 8006b12:	f00a fafb 	bl	801110c <DMA_DeInit>
    DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART1->DR;
 8006b16:	4b1d      	ldr	r3, [pc, #116]	; (8006b8c <uartInit+0x194>)
 8006b18:	613b      	str	r3, [r7, #16]
    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 8006b1a:	f04f 0310 	mov.w	r3, #16
 8006b1e:	61bb      	str	r3, [r7, #24]
    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	623b      	str	r3, [r7, #32]
    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8006b26:	f04f 0300 	mov.w	r3, #0
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8006b2c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24
    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8006b32:	f04f 0300 	mov.w	r3, #0
 8006b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8006b38:	f04f 0300 	mov.w	r3, #0
 8006b3c:	633b      	str	r3, [r7, #48]	; 0x30
    DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 8006b3e:	f107 0310 	add.w	r3, r7, #16
 8006b42:	4815      	ldr	r0, [pc, #84]	; (8006b98 <uartInit+0x1a0>)
 8006b44:	4619      	mov	r1, r3
 8006b46:	f00a fba1 	bl	801128c <DMA_Init>
    DMA_ITConfig(DMA1_Channel4, DMA_IT_TC, ENABLE);
 8006b4a:	4813      	ldr	r0, [pc, #76]	; (8006b98 <uartInit+0x1a0>)
 8006b4c:	f04f 0102 	mov.w	r1, #2
 8006b50:	f04f 0201 	mov.w	r2, #1
 8006b54:	f00a fc2c 	bl	80113b0 <DMA_ITConfig>
    DMA1_Channel4->CNDTR = 0;
 8006b58:	4b0f      	ldr	r3, [pc, #60]	; (8006b98 <uartInit+0x1a0>)
 8006b5a:	f04f 0200 	mov.w	r2, #0
 8006b5e:	605a      	str	r2, [r3, #4]
    USART_DMACmd(USART1, USART_DMAReq_Tx, ENABLE);
 8006b60:	4808      	ldr	r0, [pc, #32]	; (8006b84 <uartInit+0x18c>)
 8006b62:	f04f 0180 	mov.w	r1, #128	; 0x80
 8006b66:	f04f 0201 	mov.w	r2, #1
 8006b6a:	f00f f907 	bl	8015d7c <USART_DMACmd>

    USART_Cmd(USART1, ENABLE);
 8006b6e:	4805      	ldr	r0, [pc, #20]	; (8006b84 <uartInit+0x18c>)
 8006b70:	f04f 0101 	mov.w	r1, #1
 8006b74:	f00f f890 	bl	8015c98 <USART_Cmd>
}
 8006b78:	f107 0750 	add.w	r7, r7, #80	; 0x50
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	40010800 	.word	0x40010800
 8006b84:	40013800 	.word	0x40013800
 8006b88:	40020058 	.word	0x40020058
 8006b8c:	40013804 	.word	0x40013804
 8006b90:	20000fec 	.word	0x20000fec
 8006b94:	200005c0 	.word	0x200005c0
 8006b98:	40020044 	.word	0x40020044

08006b9c <uartAvailable>:

uint16_t uartAvailable(void)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	af00      	add	r7, sp, #0
    return (DMA_GetCurrDataCounter(DMA1_Channel5) != rxDMAPos) ? true : false;
 8006ba0:	4806      	ldr	r0, [pc, #24]	; (8006bbc <uartAvailable+0x20>)
 8006ba2:	f00a fc31 	bl	8011408 <DMA_GetCurrDataCounter>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	461a      	mov	r2, r3
 8006baa:	4b05      	ldr	r3, [pc, #20]	; (8006bc0 <uartAvailable+0x24>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	bf0c      	ite	eq
 8006bb2:	2300      	moveq	r3, #0
 8006bb4:	2301      	movne	r3, #1
 8006bb6:	b2db      	uxtb	r3, r3
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	40020058 	.word	0x40020058
 8006bc0:	200005c0 	.word	0x200005c0

08006bc4 <uartTransmitEmpty>:

bool uartTransmitEmpty(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
    return (txBufferTail == txBufferHead);
 8006bc8:	4b06      	ldr	r3, [pc, #24]	; (8006be4 <uartTransmitEmpty+0x20>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	4b06      	ldr	r3, [pc, #24]	; (8006be8 <uartTransmitEmpty+0x24>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	bf14      	ite	ne
 8006bd4:	2300      	movne	r3, #0
 8006bd6:	2301      	moveq	r3, #1
 8006bd8:	b2db      	uxtb	r3, r3
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bc80      	pop	{r7}
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	200005c4 	.word	0x200005c4
 8006be8:	200005c8 	.word	0x200005c8

08006bec <uartRead>:

uint8_t uartRead(void)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
    uint8_t ch;

    ch = rxBuffer[UART_BUFFER_SIZE - rxDMAPos];
 8006bf2:	4b0e      	ldr	r3, [pc, #56]	; (8006c2c <uartRead+0x40>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8006bfa:	4a0d      	ldr	r2, [pc, #52]	; (8006c30 <uartRead+0x44>)
 8006bfc:	5cd3      	ldrb	r3, [r2, r3]
 8006bfe:	71fb      	strb	r3, [r7, #7]
    // go back around the buffer
    if (--rxDMAPos == 0)
 8006c00:	4b0a      	ldr	r3, [pc, #40]	; (8006c2c <uartRead+0x40>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f103 32ff 	add.w	r2, r3, #4294967295
 8006c08:	4b08      	ldr	r3, [pc, #32]	; (8006c2c <uartRead+0x40>)
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <uartRead+0x40>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d103      	bne.n	8006c1c <uartRead+0x30>
        rxDMAPos = UART_BUFFER_SIZE;
 8006c14:	4b05      	ldr	r3, [pc, #20]	; (8006c2c <uartRead+0x40>)
 8006c16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c1a:	601a      	str	r2, [r3, #0]

    return ch;
 8006c1c:	79fb      	ldrb	r3, [r7, #7]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f107 070c 	add.w	r7, r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bc80      	pop	{r7}
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	200005c0 	.word	0x200005c0
 8006c30:	20000fec 	.word	0x20000fec

08006c34 <uartReadPoll>:

uint8_t uartReadPoll(void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
    while (!uartAvailable()); // wait for some bytes
 8006c38:	bf00      	nop
 8006c3a:	f7ff ffaf 	bl	8006b9c <uartAvailable>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0fa      	beq.n	8006c3a <uartReadPoll+0x6>
    return uartRead();
 8006c44:	f7ff ffd2 	bl	8006bec <uartRead>
 8006c48:	4603      	mov	r3, r0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop

08006c50 <uartWrite>:

void uartWrite(uint8_t ch)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	4603      	mov	r3, r0
 8006c58:	71fb      	strb	r3, [r7, #7]
    txBuffer[txBufferHead] = ch;
 8006c5a:	4b0c      	ldr	r3, [pc, #48]	; (8006c8c <uartWrite+0x3c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a0c      	ldr	r2, [pc, #48]	; (8006c90 <uartWrite+0x40>)
 8006c60:	79f9      	ldrb	r1, [r7, #7]
 8006c62:	54d1      	strb	r1, [r2, r3]
    txBufferHead = (txBufferHead + 1) % UART_BUFFER_SIZE;
 8006c64:	4b09      	ldr	r3, [pc, #36]	; (8006c8c <uartWrite+0x3c>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f103 0301 	add.w	r3, r3, #1
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	4b07      	ldr	r3, [pc, #28]	; (8006c8c <uartWrite+0x3c>)
 8006c70:	601a      	str	r2, [r3, #0]

    // if DMA wasn't enabled, fire it up
    if (!(DMA1_Channel4->CCR & 1))
 8006c72:	4b08      	ldr	r3, [pc, #32]	; (8006c94 <uartWrite+0x44>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <uartWrite+0x32>
        uartTxDMA();
 8006c7e:	f7ff fe6f 	bl	8006960 <uartTxDMA>
}
 8006c82:	f107 0708 	add.w	r7, r7, #8
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop
 8006c8c:	200005c8 	.word	0x200005c8
 8006c90:	200010ec 	.word	0x200010ec
 8006c94:	40020044 	.word	0x40020044

08006c98 <uartPrint>:

void uartPrint(char *str)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
    while (*str)
 8006ca0:	e008      	b.n	8006cb4 <uartPrint+0x1c>
        uartWrite(*(str++));
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	f102 0201 	add.w	r2, r2, #1
 8006cac:	607a      	str	r2, [r7, #4]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7ff ffce 	bl	8006c50 <uartWrite>
        uartTxDMA();
}

void uartPrint(char *str)
{
    while (*str)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1f2      	bne.n	8006ca2 <uartPrint+0xa>
        uartWrite(*(str++));
}
 8006cbc:	f107 0708 	add.w	r7, r7, #8
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <uart2Open>:
uint32_t tx2BufferTail = 0;
uint32_t tx2BufferHead = 0;
bool uart2RxOnly = false;

static void uart2Open(uint32_t speed)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
    USART_InitTypeDef USART_InitStructure;

    USART_StructInit(&USART_InitStructure);
 8006ccc:	f107 0308 	add.w	r3, r7, #8
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f00e ff79 	bl	8015bc8 <USART_StructInit>
    USART_InitStructure.USART_BaudRate = speed;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8006cda:	f04f 0300 	mov.w	r3, #0
 8006cde:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8006ce6:	f04f 0300 	mov.w	r3, #0
 8006cea:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | (uart2RxOnly ? 0 : USART_Mode_Tx);
 8006cec:	4b0d      	ldr	r3, [pc, #52]	; (8006d24 <uart2Open+0x60>)
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <uart2Open+0x36>
 8006cf4:	f04f 0304 	mov.w	r3, #4
 8006cf8:	e001      	b.n	8006cfe <uart2Open+0x3a>
 8006cfa:	f04f 030c 	mov.w	r3, #12
 8006cfe:	827b      	strh	r3, [r7, #18]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	82bb      	strh	r3, [r7, #20]
    USART_Init(USART2, &USART_InitStructure);
 8006d06:	f107 0308 	add.w	r3, r7, #8
 8006d0a:	4807      	ldr	r0, [pc, #28]	; (8006d28 <uart2Open+0x64>)
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	f00e fe8d 	bl	8015a2c <USART_Init>
    USART_Cmd(USART2, ENABLE);
 8006d12:	4805      	ldr	r0, [pc, #20]	; (8006d28 <uart2Open+0x64>)
 8006d14:	f04f 0101 	mov.w	r1, #1
 8006d18:	f00e ffbe 	bl	8015c98 <USART_Cmd>
}
 8006d1c:	f107 0718 	add.w	r7, r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	200005d8 	.word	0x200005d8
 8006d28:	40004400 	.word	0x40004400

08006d2c <uart2Init>:

void uart2Init(uint32_t speed, uartReceiveCallbackPtr func, bool rxOnly)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	4613      	mov	r3, r2
 8006d38:	71fb      	strb	r3, [r7, #7]
    NVIC_InitTypeDef NVIC_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8006d3a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006d3e:	f04f 0101 	mov.w	r1, #1
 8006d42:	f00c fd5b 	bl	80137fc <RCC_APB1PeriphClockCmd>

    uart2RxOnly = rxOnly;
 8006d46:	4b29      	ldr	r3, [pc, #164]	; (8006dec <uart2Init+0xc0>)
 8006d48:	79fa      	ldrb	r2, [r7, #7]
 8006d4a:	701a      	strb	r2, [r3, #0]

    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8006d4c:	f04f 0326 	mov.w	r3, #38	; 0x26
 8006d50:	753b      	strb	r3, [r7, #20]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8006d52:	f04f 0301 	mov.w	r3, #1
 8006d56:	757b      	strb	r3, [r7, #21]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8006d58:	f04f 0302 	mov.w	r3, #2
 8006d5c:	75bb      	strb	r3, [r7, #22]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8006d5e:	f04f 0301 	mov.w	r3, #1
 8006d62:	75fb      	strb	r3, [r7, #23]
    NVIC_Init(&NVIC_InitStructure);
 8006d64:	f107 0314 	add.w	r3, r7, #20
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f009 fb93 	bl	8010494 <NVIC_Init>

    // USART2_TX    PA2
    // USART2_RX    PA3
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8006d6e:	f04f 0304 	mov.w	r3, #4
 8006d72:	823b      	strh	r3, [r7, #16]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8006d74:	f04f 0302 	mov.w	r3, #2
 8006d78:	74bb      	strb	r3, [r7, #18]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8006d7a:	f04f 0318 	mov.w	r3, #24
 8006d7e:	74fb      	strb	r3, [r7, #19]
    if (!rxOnly)
 8006d80:	79fb      	ldrb	r3, [r7, #7]
 8006d82:	f083 0301 	eor.w	r3, r3, #1
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d005      	beq.n	8006d98 <uart2Init+0x6c>
        GPIO_Init(GPIOA, &GPIO_InitStructure);
 8006d8c:	f107 0310 	add.w	r3, r7, #16
 8006d90:	4817      	ldr	r0, [pc, #92]	; (8006df0 <uart2Init+0xc4>)
 8006d92:	4619      	mov	r1, r3
 8006d94:	f00b fa7c 	bl	8012290 <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8006d98:	f04f 0308 	mov.w	r3, #8
 8006d9c:	823b      	strh	r3, [r7, #16]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8006d9e:	f04f 0348 	mov.w	r3, #72	; 0x48
 8006da2:	74fb      	strb	r3, [r7, #19]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8006da4:	f107 0310 	add.w	r3, r7, #16
 8006da8:	4811      	ldr	r0, [pc, #68]	; (8006df0 <uart2Init+0xc4>)
 8006daa:	4619      	mov	r1, r3
 8006dac:	f00b fa70 	bl	8012290 <GPIO_Init>

    uart2Open(speed);
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f7ff ff87 	bl	8006cc4 <uart2Open>
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8006db6:	480f      	ldr	r0, [pc, #60]	; (8006df4 <uart2Init+0xc8>)
 8006db8:	f240 5125 	movw	r1, #1317	; 0x525
 8006dbc:	f04f 0201 	mov.w	r2, #1
 8006dc0:	f00e ff8a 	bl	8015cd8 <USART_ITConfig>
    if (!rxOnly)
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	f083 0301 	eor.w	r3, r3, #1
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d006      	beq.n	8006dde <uart2Init+0xb2>
        USART_ITConfig(USART2, USART_IT_TXE, ENABLE);
 8006dd0:	4808      	ldr	r0, [pc, #32]	; (8006df4 <uart2Init+0xc8>)
 8006dd2:	f240 7127 	movw	r1, #1831	; 0x727
 8006dd6:	f04f 0201 	mov.w	r2, #1
 8006dda:	f00e ff7d 	bl	8015cd8 <USART_ITConfig>
    uart2Callback = func;
 8006dde:	4b06      	ldr	r3, [pc, #24]	; (8006df8 <uart2Init+0xcc>)
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	601a      	str	r2, [r3, #0]
}
 8006de4:	f107 0718 	add.w	r7, r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	200005d8 	.word	0x200005d8
 8006df0:	40010800 	.word	0x40010800
 8006df4:	40004400 	.word	0x40004400
 8006df8:	200005cc 	.word	0x200005cc

08006dfc <uart2ChangeBaud>:

void uart2ChangeBaud(uint32_t speed)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
    uart2Open(speed);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f7ff ff5d 	bl	8006cc4 <uart2Open>
}
 8006e0a:	f107 0708 	add.w	r7, r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop

08006e14 <uart2Write>:

void uart2Write(uint8_t ch)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	71fb      	strb	r3, [r7, #7]
    if (uart2RxOnly)
 8006e1e:	4b0f      	ldr	r3, [pc, #60]	; (8006e5c <uart2Write+0x48>)
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d114      	bne.n	8006e50 <uart2Write+0x3c>
        return;

    tx2Buffer[tx2BufferHead] = ch;
 8006e26:	4b0e      	ldr	r3, [pc, #56]	; (8006e60 <uart2Write+0x4c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a0e      	ldr	r2, [pc, #56]	; (8006e64 <uart2Write+0x50>)
 8006e2c:	79f9      	ldrb	r1, [r7, #7]
 8006e2e:	54d1      	strb	r1, [r2, r3]
    tx2BufferHead = (tx2BufferHead + 1) % UART2_BUFFER_SIZE;
 8006e30:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <uart2Write+0x4c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f103 0301 	add.w	r3, r3, #1
 8006e38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e3c:	4b08      	ldr	r3, [pc, #32]	; (8006e60 <uart2Write+0x4c>)
 8006e3e:	601a      	str	r2, [r3, #0]

    USART_ITConfig(USART2, USART_IT_TXE, ENABLE);
 8006e40:	4809      	ldr	r0, [pc, #36]	; (8006e68 <uart2Write+0x54>)
 8006e42:	f240 7127 	movw	r1, #1831	; 0x727
 8006e46:	f04f 0201 	mov.w	r2, #1
 8006e4a:	f00e ff45 	bl	8015cd8 <USART_ITConfig>
 8006e4e:	e000      	b.n	8006e52 <uart2Write+0x3e>
}

void uart2Write(uint8_t ch)
{
    if (uart2RxOnly)
        return;
 8006e50:	bf00      	nop

    tx2Buffer[tx2BufferHead] = ch;
    tx2BufferHead = (tx2BufferHead + 1) % UART2_BUFFER_SIZE;

    USART_ITConfig(USART2, USART_IT_TXE, ENABLE);
}
 8006e52:	f107 0708 	add.w	r7, r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	200005d8 	.word	0x200005d8
 8006e60:	200005d4 	.word	0x200005d4
 8006e64:	20000f6c 	.word	0x20000f6c
 8006e68:	40004400 	.word	0x40004400

08006e6c <uart2TransmitEmpty>:

bool uart2TransmitEmpty(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	af00      	add	r7, sp, #0
    return tx2BufferTail == tx2BufferHead;
 8006e70:	4b06      	ldr	r3, [pc, #24]	; (8006e8c <uart2TransmitEmpty+0x20>)
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	4b06      	ldr	r3, [pc, #24]	; (8006e90 <uart2TransmitEmpty+0x24>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	bf14      	ite	ne
 8006e7c:	2300      	movne	r3, #0
 8006e7e:	2301      	moveq	r3, #1
 8006e80:	b2db      	uxtb	r3, r3
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	200005d0 	.word	0x200005d0
 8006e90:	200005d4 	.word	0x200005d4

08006e94 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8006e94:	b590      	push	{r4, r7, lr}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
    uint16_t SR = USART2->SR;
 8006e9a:	4b1d      	ldr	r3, [pc, #116]	; (8006f10 <USART2_IRQHandler+0x7c>)
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	80fb      	strh	r3, [r7, #6]

    if (SR & USART_IT_RXNE) {
 8006ea0:	88fa      	ldrh	r2, [r7, #6]
 8006ea2:	f240 5325 	movw	r3, #1317	; 0x525
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00b      	beq.n	8006ec4 <USART2_IRQHandler+0x30>
        if (uart2Callback)
 8006eac:	4b19      	ldr	r3, [pc, #100]	; (8006f14 <USART2_IRQHandler+0x80>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d007      	beq.n	8006ec4 <USART2_IRQHandler+0x30>
            uart2Callback(USART_ReceiveData(USART2));
 8006eb4:	4b17      	ldr	r3, [pc, #92]	; (8006f14 <USART2_IRQHandler+0x80>)
 8006eb6:	681c      	ldr	r4, [r3, #0]
 8006eb8:	4815      	ldr	r0, [pc, #84]	; (8006f10 <USART2_IRQHandler+0x7c>)
 8006eba:	f00f f82b 	bl	8015f14 <USART_ReceiveData>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	47a0      	blx	r4
    }
    if (SR & USART_FLAG_TXE) {
 8006ec4:	88fb      	ldrh	r3, [r7, #6]
 8006ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d01c      	beq.n	8006f08 <USART2_IRQHandler+0x74>
        if (tx2BufferTail != tx2BufferHead) {
 8006ece:	4b12      	ldr	r3, [pc, #72]	; (8006f18 <USART2_IRQHandler+0x84>)
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	4b12      	ldr	r3, [pc, #72]	; (8006f1c <USART2_IRQHandler+0x88>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d00f      	beq.n	8006efa <USART2_IRQHandler+0x66>
            USART2->DR = tx2Buffer[tx2BufferTail];
 8006eda:	4b0d      	ldr	r3, [pc, #52]	; (8006f10 <USART2_IRQHandler+0x7c>)
 8006edc:	4a0e      	ldr	r2, [pc, #56]	; (8006f18 <USART2_IRQHandler+0x84>)
 8006ede:	6812      	ldr	r2, [r2, #0]
 8006ee0:	490f      	ldr	r1, [pc, #60]	; (8006f20 <USART2_IRQHandler+0x8c>)
 8006ee2:	5c8a      	ldrb	r2, [r1, r2]
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	809a      	strh	r2, [r3, #4]
            tx2BufferTail = (tx2BufferTail + 1) % UART2_BUFFER_SIZE;
 8006ee8:	4b0b      	ldr	r3, [pc, #44]	; (8006f18 <USART2_IRQHandler+0x84>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f103 0301 	add.w	r3, r3, #1
 8006ef0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ef4:	4b08      	ldr	r3, [pc, #32]	; (8006f18 <USART2_IRQHandler+0x84>)
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	e006      	b.n	8006f08 <USART2_IRQHandler+0x74>
        } else {
            USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
 8006efa:	4805      	ldr	r0, [pc, #20]	; (8006f10 <USART2_IRQHandler+0x7c>)
 8006efc:	f240 7127 	movw	r1, #1831	; 0x727
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	f00e fee8 	bl	8015cd8 <USART_ITConfig>
        }
    }
}
 8006f08:	f107 070c 	add.w	r7, r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd90      	pop	{r4, r7, pc}
 8006f10:	40004400 	.word	0x40004400
 8006f14:	200005cc 	.word	0x200005cc
 8006f18:	200005d0 	.word	0x200005d0
 8006f1c:	200005d4 	.word	0x200005d4
 8006f20:	20000f6c 	.word	0x20000f6c
 8006f24:	00000000 	.word	0x00000000

08006f28 <navigatron2Init>:
     0xB5, 0x62, 0x06, 0x16, 0x08, 0x00, 0x03, 0x07, 0x03, 0x00, 0x51, 0x08, 0x00, 0x00, 0x8A, 0x41,    // set WAAS to EGNOS
     0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0xC8, 0x00, 0x01, 0x00, 0x01, 0x00, 0xDE, 0x6A                 // set rate to 5Hz
};

void navigatron2Init()
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
	//Todo Init Navigatron here!
	//If init successfull set GPS to present!
	uint8_t ver=0xFF;
 8006f2e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8006f32:	71fb      	strb	r3, [r7, #7]
	i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_REG_VERSION, 1, (uint8_t*)&ver);
 8006f34:	f107 0307 	add.w	r3, r7, #7
 8006f38:	f04f 0020 	mov.w	r0, #32
 8006f3c:	f04f 0103 	mov.w	r1, #3
 8006f40:	f04f 0201 	mov.w	r2, #1
 8006f44:	f7fc ff9a 	bl	8003e7c <i2cRead>
	if (ver==0x15)
 8006f48:	79fb      	ldrb	r3, [r7, #7]
 8006f4a:	2b15      	cmp	r3, #21
 8006f4c:	d103      	bne.n	8006f56 <navigatron2Init+0x2e>
		GPS_Present = 1;
 8006f4e:	4b04      	ldr	r3, [pc, #16]	; (8006f60 <navigatron2Init+0x38>)
 8006f50:	f04f 0201 	mov.w	r2, #1
 8006f54:	701a      	strb	r2, [r3, #0]
}
 8006f56:	f107 0708 	add.w	r7, r7, #8
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	20000922 	.word	0x20000922

08006f64 <gpsInit>:

void gpsInit(uint32_t baudrate)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
    int i;
    int offset = 0;
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	60bb      	str	r3, [r7, #8]

    GPS_set_pids();
 8006f72:	f000 fceb 	bl	800794c <GPS_set_pids>

    if (mcfg.gps_type != GPS_I2C)
 8006f76:	4b5b      	ldr	r3, [pc, #364]	; (80070e4 <gpsInit+0x180>)
 8006f78:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8006f7c:	2b03      	cmp	r3, #3
 8006f7e:	d006      	beq.n	8006f8e <gpsInit+0x2a>
    	uart2Init(baudrate, GPS_NewData, false);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	4959      	ldr	r1, [pc, #356]	; (80070e8 <gpsInit+0x184>)
 8006f84:	f04f 0200 	mov.w	r2, #0
 8006f88:	f7ff fed0 	bl	8006d2c <uart2Init>
 8006f8c:	e001      	b.n	8006f92 <gpsInit+0x2e>
    else
    	navigatron2Init();
 8006f8e:	f7ff ffcb 	bl	8006f28 <navigatron2Init>

    if (mcfg.gps_type == GPS_UBLOX)
 8006f92:	4b54      	ldr	r3, [pc, #336]	; (80070e4 <gpsInit+0x180>)
 8006f94:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d103      	bne.n	8006fa4 <gpsInit+0x40>
        offset = 0;
 8006f9c:	f04f 0300 	mov.w	r3, #0
 8006fa0:	60bb      	str	r3, [r7, #8]
 8006fa2:	e007      	b.n	8006fb4 <gpsInit+0x50>
    else if (mcfg.gps_type == GPS_MTK)
 8006fa4:	4b4f      	ldr	r3, [pc, #316]	; (80070e4 <gpsInit+0x180>)
 8006fa6:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	d102      	bne.n	8006fb4 <gpsInit+0x50>
        offset = 4;
 8006fae:	f04f 0304 	mov.w	r3, #4
 8006fb2:	60bb      	str	r3, [r7, #8]

    if (mcfg.gps_type != GPS_NMEA && mcfg.gps_type != GPS_I2C) {
 8006fb4:	4b4b      	ldr	r3, [pc, #300]	; (80070e4 <gpsInit+0x180>)
 8006fb6:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d052      	beq.n	8007064 <gpsInit+0x100>
 8006fbe:	4b49      	ldr	r3, [pc, #292]	; (80070e4 <gpsInit+0x180>)
 8006fc0:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8006fc4:	2b03      	cmp	r3, #3
 8006fc6:	d04d      	beq.n	8007064 <gpsInit+0x100>
        for (i = 0; i < 5; i++) {
 8006fc8:	f04f 0300 	mov.w	r3, #0
 8006fcc:	60fb      	str	r3, [r7, #12]
 8006fce:	e046      	b.n	800705e <gpsInit+0xfa>
            uart2ChangeBaud(init_speed[i]);
 8006fd0:	4b46      	ldr	r3, [pc, #280]	; (80070ec <gpsInit+0x188>)
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff ff0f 	bl	8006dfc <uart2ChangeBaud>
            switch (baudrate) {
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
 8006fe4:	d015      	beq.n	8007012 <gpsInit+0xae>
 8006fe6:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
 8006fea:	d803      	bhi.n	8006ff4 <gpsInit+0x90>
 8006fec:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 8006ff0:	d007      	beq.n	8007002 <gpsInit+0x9e>
 8006ff2:	e02c      	b.n	800704e <gpsInit+0xea>
 8006ff4:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 8006ff8:	d015      	beq.n	8007026 <gpsInit+0xc2>
 8006ffa:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 8006ffe:	d01c      	beq.n	800703a <gpsInit+0xd6>
 8007000:	e025      	b.n	800704e <gpsInit+0xea>
                case 19200:
                    gpsPrint(gpsInitStrings[offset]);
 8007002:	4b3b      	ldr	r3, [pc, #236]	; (80070f0 <gpsInit+0x18c>)
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800700a:	4618      	mov	r0, r3
 800700c:	f000 f87a 	bl	8007104 <gpsPrint>
                    break;
 8007010:	e01d      	b.n	800704e <gpsInit+0xea>
                case 38400:
                    gpsPrint(gpsInitStrings[offset + 1]);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f103 0201 	add.w	r2, r3, #1
 8007018:	4b35      	ldr	r3, [pc, #212]	; (80070f0 <gpsInit+0x18c>)
 800701a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800701e:	4618      	mov	r0, r3
 8007020:	f000 f870 	bl	8007104 <gpsPrint>
                    break;
 8007024:	e013      	b.n	800704e <gpsInit+0xea>
                case 57600:
                    gpsPrint(gpsInitStrings[offset + 2]);
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f103 0202 	add.w	r2, r3, #2
 800702c:	4b30      	ldr	r3, [pc, #192]	; (80070f0 <gpsInit+0x18c>)
 800702e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007032:	4618      	mov	r0, r3
 8007034:	f000 f866 	bl	8007104 <gpsPrint>
                    break;
 8007038:	e009      	b.n	800704e <gpsInit+0xea>
                case 115200:
                    gpsPrint(gpsInitStrings[offset + 3]);
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f103 0203 	add.w	r2, r3, #3
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <gpsInit+0x18c>)
 8007042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007046:	4618      	mov	r0, r3
 8007048:	f000 f85c 	bl	8007104 <gpsPrint>
                    break;
 800704c:	bf00      	nop
            }
            delay(10);
 800704e:	f04f 000a 	mov.w	r0, #10
 8007052:	f7ff fc1b 	bl	800688c <delay>
        offset = 0;
    else if (mcfg.gps_type == GPS_MTK)
        offset = 4;

    if (mcfg.gps_type != GPS_NMEA && mcfg.gps_type != GPS_I2C) {
        for (i = 0; i < 5; i++) {
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f103 0301 	add.w	r3, r3, #1
 800705c:	60fb      	str	r3, [r7, #12]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2b04      	cmp	r3, #4
 8007062:	ddb5      	ble.n	8006fd0 <gpsInit+0x6c>
            }
            delay(10);
        }
    }

    if (mcfg.gps_type != GPS_I2C)
 8007064:	4b1f      	ldr	r3, [pc, #124]	; (80070e4 <gpsInit+0x180>)
 8007066:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 800706a:	2b03      	cmp	r3, #3
 800706c:	d029      	beq.n	80070c2 <gpsInit+0x15e>
    {
    	uart2ChangeBaud(baudrate);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7ff fec4 	bl	8006dfc <uart2ChangeBaud>
    	if (mcfg.gps_type == GPS_UBLOX) {
 8007074:	4b1b      	ldr	r3, [pc, #108]	; (80070e4 <gpsInit+0x180>)
 8007076:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 800707a:	2b01      	cmp	r3, #1
 800707c:	d116      	bne.n	80070ac <gpsInit+0x148>
    		for (i = 0; i < sizeof(ubloxInit); i++) {
 800707e:	f04f 0300 	mov.w	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	e00e      	b.n	80070a4 <gpsInit+0x140>
    			uart2Write(ubloxInit[i]); // send ubx init binary
 8007086:	4a1b      	ldr	r2, [pc, #108]	; (80070f4 <gpsInit+0x190>)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	18d3      	adds	r3, r2, r3
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	4618      	mov	r0, r3
 8007090:	f7ff fec0 	bl	8006e14 <uart2Write>
    			delay(4);
 8007094:	f04f 0004 	mov.w	r0, #4
 8007098:	f7ff fbf8 	bl	800688c <delay>

    if (mcfg.gps_type != GPS_I2C)
    {
    	uart2ChangeBaud(baudrate);
    	if (mcfg.gps_type == GPS_UBLOX) {
    		for (i = 0; i < sizeof(ubloxInit); i++) {
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f103 0301 	add.w	r3, r3, #1
 80070a2:	60fb      	str	r3, [r7, #12]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b8b      	cmp	r3, #139	; 0x8b
 80070a8:	d9ed      	bls.n	8007086 <gpsInit+0x122>
 80070aa:	e00a      	b.n	80070c2 <gpsInit+0x15e>
    			uart2Write(ubloxInit[i]); // send ubx init binary
    			delay(4);
    		}
    	} else if (mcfg.gps_type == GPS_MTK) {
 80070ac:	4b0d      	ldr	r3, [pc, #52]	; (80070e4 <gpsInit+0x180>)
 80070ae:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d105      	bne.n	80070c2 <gpsInit+0x15e>
    		gpsPrint("$PMTK314,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*28\r\n");  // only GGA and RMC sentence
 80070b6:	4810      	ldr	r0, [pc, #64]	; (80070f8 <gpsInit+0x194>)
 80070b8:	f000 f824 	bl	8007104 <gpsPrint>
    		gpsPrint("$PMTK220,200*2C\r\n");                                    // 5 Hz update rate
 80070bc:	480f      	ldr	r0, [pc, #60]	; (80070fc <gpsInit+0x198>)
 80070be:	f000 f821 	bl	8007104 <gpsPrint>
    	}
    }
    // catch some GPS frames. TODO check this
    delay(1000);
 80070c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80070c6:	f7ff fbe1 	bl	800688c <delay>
    if (GPS_Present)
 80070ca:	4b0d      	ldr	r3, [pc, #52]	; (8007100 <gpsInit+0x19c>)
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <gpsInit+0x176>
        sensorsSet(SENSOR_GPS);
 80070d2:	f04f 0010 	mov.w	r0, #16
 80070d6:	f7fb fced 	bl	8002ab4 <sensorsSet>
}
 80070da:	f107 0710 	add.w	r7, r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	20000c7c 	.word	0x20000c7c
 80070e8:	08007449 	.word	0x08007449
 80070ec:	0801b558 	.word	0x0801b558
 80070f0:	0801b650 	.word	0x0801b650
 80070f4:	0801b670 	.word	0x0801b670
 80070f8:	0801b6fc 	.word	0x0801b6fc
 80070fc:	0801b730 	.word	0x0801b730
 8007100:	20000922 	.word	0x20000922

08007104 <gpsPrint>:

static void gpsPrint(const char *str)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800710c:	e011      	b.n	8007132 <gpsPrint+0x2e>
        uart2Write(*str);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff fe7e 	bl	8006e14 <uart2Write>
        if (mcfg.gps_type == GPS_UBLOX)
 8007118:	4b10      	ldr	r3, [pc, #64]	; (800715c <gpsPrint+0x58>)
 800711a:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 800711e:	2b01      	cmp	r3, #1
 8007120:	d103      	bne.n	800712a <gpsPrint+0x26>
            delay(4);
 8007122:	f04f 0004 	mov.w	r0, #4
 8007126:	f7ff fbb1 	bl	800688c <delay>
        str++;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f103 0301 	add.w	r3, r3, #1
 8007130:	607b      	str	r3, [r7, #4]
        sensorsSet(SENSOR_GPS);
}

static void gpsPrint(const char *str)
{
    while (*str) {
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1e9      	bne.n	800710e <gpsPrint+0xa>
        if (mcfg.gps_type == GPS_UBLOX)
            delay(4);
        str++;
    }
    // wait to send all
    while (!uart2TransmitEmpty());
 800713a:	bf00      	nop
 800713c:	f7ff fe96 	bl	8006e6c <uart2TransmitEmpty>
 8007140:	4603      	mov	r3, r0
 8007142:	f083 0301 	eor.w	r3, r3, #1
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1f7      	bne.n	800713c <gpsPrint+0x38>
    delay(30);
 800714c:	f04f 001e 	mov.w	r0, #30
 8007150:	f7ff fb9c 	bl	800688c <delay>
}
 8007154:	f107 0708 	add.w	r7, r7, #8
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}
 800715c:	20000c7c 	.word	0x20000c7c

08007160 <leadFilter_clear>:
typedef struct {
    int16_t last_velocity;
} LeadFilter_PARAM;

void leadFilter_clear(LeadFilter_PARAM *param)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
    param->last_velocity = 0;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f04f 0200 	mov.w	r2, #0
 800716e:	801a      	strh	r2, [r3, #0]
}
 8007170:	f107 070c 	add.w	r7, r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	bc80      	pop	{r7}
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop

0800717c <leadFilter_getPosition>:

int32_t leadFilter_getPosition(LeadFilter_PARAM *param, int32_t pos, int16_t vel, float lag_in_seconds)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b086      	sub	sp, #24
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	603b      	str	r3, [r7, #0]
 8007188:	4613      	mov	r3, r2
 800718a:	80fb      	strh	r3, [r7, #6]
    int16_t accel_contribution = (vel - param->last_velocity) * lag_in_seconds * lag_in_seconds;
 800718c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	881b      	ldrh	r3, [r3, #0]
 8007194:	b21b      	sxth	r3, r3
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	4618      	mov	r0, r3
 800719a:	f011 fe21 	bl	8018de0 <__aeabi_i2f>
 800719e:	4603      	mov	r3, r0
 80071a0:	4618      	mov	r0, r3
 80071a2:	6839      	ldr	r1, [r7, #0]
 80071a4:	f011 fe70 	bl	8018e88 <__aeabi_fmul>
 80071a8:	4603      	mov	r3, r0
 80071aa:	4618      	mov	r0, r3
 80071ac:	6839      	ldr	r1, [r7, #0]
 80071ae:	f011 fe6b 	bl	8018e88 <__aeabi_fmul>
 80071b2:	4603      	mov	r3, r0
 80071b4:	4618      	mov	r0, r3
 80071b6:	f012 f82d 	bl	8019214 <__aeabi_f2iz>
 80071ba:	4603      	mov	r3, r0
 80071bc:	82fb      	strh	r3, [r7, #22]
    int16_t vel_contribution = vel * lag_in_seconds;
 80071be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071c2:	4618      	mov	r0, r3
 80071c4:	f011 fe0c 	bl	8018de0 <__aeabi_i2f>
 80071c8:	4603      	mov	r3, r0
 80071ca:	4618      	mov	r0, r3
 80071cc:	6839      	ldr	r1, [r7, #0]
 80071ce:	f011 fe5b 	bl	8018e88 <__aeabi_fmul>
 80071d2:	4603      	mov	r3, r0
 80071d4:	4618      	mov	r0, r3
 80071d6:	f012 f81d 	bl	8019214 <__aeabi_f2iz>
 80071da:	4603      	mov	r3, r0
 80071dc:	82bb      	strh	r3, [r7, #20]

    // store velocity for next iteration
    param->last_velocity = vel;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	88fa      	ldrh	r2, [r7, #6]
 80071e2:	801a      	strh	r2, [r3, #0]

    return pos + vel_contribution + accel_contribution;
 80071e4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	18d2      	adds	r2, r2, r3
 80071ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80071f0:	18d3      	adds	r3, r2, r3
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	f107 0718 	add.w	r7, r7, #24
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <get_P>:
static PID posholdPID[2];
static PID poshold_ratePID[2];
static PID navPID[2];

static int32_t get_P(int32_t error, PID_PARAM *pid)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
    return (float)error * pid->kP;
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f011 fdea 	bl	8018de0 <__aeabi_i2f>
 800720c:	4602      	mov	r2, r0
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4610      	mov	r0, r2
 8007214:	4619      	mov	r1, r3
 8007216:	f011 fe37 	bl	8018e88 <__aeabi_fmul>
 800721a:	4603      	mov	r3, r0
 800721c:	4618      	mov	r0, r3
 800721e:	f011 fff9 	bl	8019214 <__aeabi_f2iz>
 8007222:	4603      	mov	r3, r0
}
 8007224:	4618      	mov	r0, r3
 8007226:	f107 0708 	add.w	r7, r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop

08007230 <get_I>:

static int32_t get_I(int32_t error, float *dt, PID *pid, PID_PARAM *pid_param)
{
 8007230:	b590      	push	{r4, r7, lr}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
 800723c:	603b      	str	r3, [r7, #0]
    pid->integrator += ((float)error * pid_param->kI) * *dt;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681c      	ldr	r4, [r3, #0]
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f011 fdcc 	bl	8018de0 <__aeabi_i2f>
 8007248:	4602      	mov	r2, r0
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	4610      	mov	r0, r2
 8007250:	4619      	mov	r1, r3
 8007252:	f011 fe19 	bl	8018e88 <__aeabi_fmul>
 8007256:	4603      	mov	r3, r0
 8007258:	461a      	mov	r2, r3
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4610      	mov	r0, r2
 8007260:	4619      	mov	r1, r3
 8007262:	f011 fe11 	bl	8018e88 <__aeabi_fmul>
 8007266:	4603      	mov	r3, r0
 8007268:	4620      	mov	r0, r4
 800726a:	4619      	mov	r1, r3
 800726c:	f011 fd04 	bl	8018c78 <__addsf3>
 8007270:	4603      	mov	r3, r0
 8007272:	461a      	mov	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	601a      	str	r2, [r3, #0]
    pid->integrator = constrain(pid->integrator, -pid_param->Imax, pid_param->Imax);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007284:	4610      	mov	r0, r2
 8007286:	4619      	mov	r1, r3
 8007288:	f011 ff9c 	bl	80191c4 <__aeabi_fcmplt>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d004      	beq.n	800729c <get_I+0x6c>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800729a:	e00f      	b.n	80072bc <get_I+0x8c>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	4610      	mov	r0, r2
 80072a6:	4619      	mov	r1, r3
 80072a8:	f011 ffaa 	bl	8019200 <__aeabi_fcmpgt>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d002      	beq.n	80072b8 <get_I+0x88>
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	e001      	b.n	80072bc <get_I+0x8c>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	6013      	str	r3, [r2, #0]
    return pid->integrator;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f011 ffa5 	bl	8019214 <__aeabi_f2iz>
 80072ca:	4603      	mov	r3, r0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	f107 0714 	add.w	r7, r7, #20
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd90      	pop	{r4, r7, pc}
 80072d6:	bf00      	nop

080072d8 <get_D>:

static int32_t get_D(int32_t input, float *dt, PID *pid, PID_PARAM *pid_param)
{
 80072d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072dc:	b084      	sub	sp, #16
 80072de:	af00      	add	r7, sp, #0
 80072e0:	60f8      	str	r0, [r7, #12]
 80072e2:	60b9      	str	r1, [r7, #8]
 80072e4:	607a      	str	r2, [r7, #4]
 80072e6:	603b      	str	r3, [r7, #0]
    pid->derivative = (input - pid->last_input) / *dt;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	4618      	mov	r0, r3
 80072f2:	f011 fd75 	bl	8018de0 <__aeabi_i2f>
 80072f6:	4602      	mov	r2, r0
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4610      	mov	r0, r2
 80072fe:	4619      	mov	r1, r3
 8007300:	f011 fe76 	bl	8018ff0 <__aeabi_fdiv>
 8007304:	4603      	mov	r3, r0
 8007306:	461a      	mov	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	611a      	str	r2, [r3, #16]
    // Low pass filter cut frequency for derivative calculation
    // Set to  "1 / ( 2 * PI * gps_lpf )"
#define PID_FILTER       (1.0f / (2.0f * M_PI * (float)cfg.gps_lpf))
    // discrete low pass filter, cuts out the
    // high frequency noise that can drive the controller crazy
    pid->derivative = pid->last_derivative + (*dt / (PID_FILTER + *dt)) * (pid->derivative - pid->last_derivative);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	4618      	mov	r0, r3
 8007312:	f011 f945 	bl	80185a0 <__aeabi_f2d>
 8007316:	4604      	mov	r4, r0
 8007318:	460d      	mov	r5, r1
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4618      	mov	r0, r3
 8007320:	f011 f93e 	bl	80185a0 <__aeabi_f2d>
 8007324:	4680      	mov	r8, r0
 8007326:	4689      	mov	r9, r1
 8007328:	4b3b      	ldr	r3, [pc, #236]	; (8007418 <get_D+0x140>)
 800732a:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800732e:	4618      	mov	r0, r3
 8007330:	f011 fd52 	bl	8018dd8 <__aeabi_ui2f>
 8007334:	4603      	mov	r3, r0
 8007336:	4618      	mov	r0, r3
 8007338:	f011 f932 	bl	80185a0 <__aeabi_f2d>
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	4610      	mov	r0, r2
 8007342:	4619      	mov	r1, r3
 8007344:	a332      	add	r3, pc, #200	; (adr r3, 8007410 <get_D+0x138>)
 8007346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734a:	f011 f97d 	bl	8018648 <__aeabi_dmul>
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	f04f 0000 	mov.w	r0, #0
 8007356:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800735a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800735e:	f011 fa9d 	bl	801889c <__aeabi_ddiv>
 8007362:	4602      	mov	r2, r0
 8007364:	460b      	mov	r3, r1
 8007366:	4692      	mov	sl, r2
 8007368:	469b      	mov	fp, r3
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4618      	mov	r0, r3
 8007370:	f011 f916 	bl	80185a0 <__aeabi_f2d>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	4650      	mov	r0, sl
 800737a:	4659      	mov	r1, fp
 800737c:	f010 ffb2 	bl	80182e4 <__adddf3>
 8007380:	4602      	mov	r2, r0
 8007382:	460b      	mov	r3, r1
 8007384:	4640      	mov	r0, r8
 8007386:	4649      	mov	r1, r9
 8007388:	f011 fa88 	bl	801889c <__aeabi_ddiv>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4690      	mov	r8, r2
 8007392:	4699      	mov	r9, r3
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	691a      	ldr	r2, [r3, #16]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	4610      	mov	r0, r2
 800739e:	4619      	mov	r1, r3
 80073a0:	f011 fc68 	bl	8018c74 <__aeabi_fsub>
 80073a4:	4603      	mov	r3, r0
 80073a6:	4618      	mov	r0, r3
 80073a8:	f011 f8fa 	bl	80185a0 <__aeabi_f2d>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4640      	mov	r0, r8
 80073b2:	4649      	mov	r1, r9
 80073b4:	f011 f948 	bl	8018648 <__aeabi_dmul>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4620      	mov	r0, r4
 80073be:	4629      	mov	r1, r5
 80073c0:	f010 ff90 	bl	80182e4 <__adddf3>
 80073c4:	4602      	mov	r2, r0
 80073c6:	460b      	mov	r3, r1
 80073c8:	4610      	mov	r0, r2
 80073ca:	4619      	mov	r1, r3
 80073cc:	f011 fbfe 	bl	8018bcc <__aeabi_d2f>
 80073d0:	4602      	mov	r2, r0
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	611a      	str	r2, [r3, #16]
    // update state
    pid->last_input = input;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	605a      	str	r2, [r3, #4]
    pid->last_derivative = pid->derivative;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	609a      	str	r2, [r3, #8]
    // add in derivative component
    return pid_param->kD * pid->derivative;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	689a      	ldr	r2, [r3, #8]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	4610      	mov	r0, r2
 80073ee:	4619      	mov	r1, r3
 80073f0:	f011 fd4a 	bl	8018e88 <__aeabi_fmul>
 80073f4:	4603      	mov	r3, r0
 80073f6:	4618      	mov	r0, r3
 80073f8:	f011 ff0c 	bl	8019214 <__aeabi_f2iz>
 80073fc:	4603      	mov	r3, r0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	f107 0710 	add.w	r7, r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800740a:	bf00      	nop
 800740c:	f3af 8000 	nop.w
 8007410:	54442d18 	.word	0x54442d18
 8007414:	401921fb 	.word	0x401921fb
 8007418:	20000be0 	.word	0x20000be0

0800741c <reset_PID>:

static void reset_PID(PID *pid)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
    pid->integrator = 0;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a07      	ldr	r2, [pc, #28]	; (8007444 <reset_PID+0x28>)
 8007428:	601a      	str	r2, [r3, #0]
    pid->last_input = 0;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	605a      	str	r2, [r3, #4]
    pid->last_derivative = 0;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a03      	ldr	r2, [pc, #12]	; (8007444 <reset_PID+0x28>)
 8007436:	609a      	str	r2, [r3, #8]
}
 8007438:	f107 070c 	add.w	r7, r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	bc80      	pop	{r7}
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	00000000 	.word	0x00000000

08007448 <GPS_NewData>:
static int32_t nav_bearing;
// saves the bearing at takeof (1deg = 1) used to rotate to takeoff direction when arrives at home
static int16_t nav_takeoff_bearing;

void GPS_NewData(uint16_t c)
{
 8007448:	b590      	push	{r4, r7, lr}
 800744a:	b089      	sub	sp, #36	; 0x24
 800744c:	af02      	add	r7, sp, #8
 800744e:	4603      	mov	r3, r0
 8007450:	80fb      	strh	r3, [r7, #6]
    static uint32_t nav_loopTimer;
    uint32_t dist;
    int32_t dir;
    int16_t speed;

    if (GPS_newFrame(c)) {
 8007452:	88fb      	ldrh	r3, [r7, #6]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	4618      	mov	r0, r3
 8007458:	f001 f8ec 	bl	8008634 <GPS_newFrame>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 81ca 	beq.w	80077f8 <GPS_NewData+0x3b0>
        if (GPS_update == 1)
 8007464:	4b88      	ldr	r3, [pc, #544]	; (8007688 <GPS_NewData+0x240>)
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	2b01      	cmp	r3, #1
 800746a:	d104      	bne.n	8007476 <GPS_NewData+0x2e>
            GPS_update = 0;
 800746c:	4b86      	ldr	r3, [pc, #536]	; (8007688 <GPS_NewData+0x240>)
 800746e:	f04f 0200 	mov.w	r2, #0
 8007472:	701a      	strb	r2, [r3, #0]
 8007474:	e003      	b.n	800747e <GPS_NewData+0x36>
        else
            GPS_update = 1;
 8007476:	4b84      	ldr	r3, [pc, #528]	; (8007688 <GPS_NewData+0x240>)
 8007478:	f04f 0201 	mov.w	r2, #1
 800747c:	701a      	strb	r2, [r3, #0]
        if (f.GPS_FIX && GPS_numSat >= 5) {
 800747e:	4b83      	ldr	r3, [pc, #524]	; (800768c <GPS_NewData+0x244>)
 8007480:	7adb      	ldrb	r3, [r3, #11]
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 81b8 	beq.w	80077f8 <GPS_NewData+0x3b0>
 8007488:	4b81      	ldr	r3, [pc, #516]	; (8007690 <GPS_NewData+0x248>)
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2b04      	cmp	r3, #4
 800748e:	f240 81b3 	bls.w	80077f8 <GPS_NewData+0x3b0>
            if (!f.ARMED)
 8007492:	4b7e      	ldr	r3, [pc, #504]	; (800768c <GPS_NewData+0x244>)
 8007494:	785b      	ldrb	r3, [r3, #1]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d103      	bne.n	80074a2 <GPS_NewData+0x5a>
                f.GPS_FIX_HOME = 0;
 800749a:	4b7c      	ldr	r3, [pc, #496]	; (800768c <GPS_NewData+0x244>)
 800749c:	f04f 0200 	mov.w	r2, #0
 80074a0:	731a      	strb	r2, [r3, #12]
            if (!f.GPS_FIX_HOME && f.ARMED)
 80074a2:	4b7a      	ldr	r3, [pc, #488]	; (800768c <GPS_NewData+0x244>)
 80074a4:	7b1b      	ldrb	r3, [r3, #12]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d105      	bne.n	80074b6 <GPS_NewData+0x6e>
 80074aa:	4b78      	ldr	r3, [pc, #480]	; (800768c <GPS_NewData+0x244>)
 80074ac:	785b      	ldrb	r3, [r3, #1]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d001      	beq.n	80074b6 <GPS_NewData+0x6e>
                GPS_reset_home_position();
 80074b2:	f000 f9cb 	bl	800784c <GPS_reset_home_position>
            // Apply moving average filter to GPS data
#if defined(GPS_FILTERING)
            GPS_filter_index = (GPS_filter_index + 1) % GPS_FILTER_VECTOR_LENGTH;
 80074b6:	4b77      	ldr	r3, [pc, #476]	; (8007694 <GPS_NewData+0x24c>)
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	f103 0101 	add.w	r1, r3, #1
 80074be:	4b76      	ldr	r3, [pc, #472]	; (8007698 <GPS_NewData+0x250>)
 80074c0:	fb83 2301 	smull	r2, r3, r3, r1
 80074c4:	ea4f 0263 	mov.w	r2, r3, asr #1
 80074c8:	ea4f 73e1 	mov.w	r3, r1, asr #31
 80074cc:	1ad2      	subs	r2, r2, r3
 80074ce:	4613      	mov	r3, r2
 80074d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80074d4:	189b      	adds	r3, r3, r2
 80074d6:	1aca      	subs	r2, r1, r3
 80074d8:	b2d2      	uxtb	r2, r2
 80074da:	4b6e      	ldr	r3, [pc, #440]	; (8007694 <GPS_NewData+0x24c>)
 80074dc:	701a      	strb	r2, [r3, #0]
            for (axis = 0; axis < 2; axis++) {
 80074de:	f04f 0300 	mov.w	r3, #0
 80074e2:	617b      	str	r3, [r7, #20]
 80074e4:	e0a9      	b.n	800763a <GPS_NewData+0x1f2>
                GPS_read[axis] = GPS_coord[axis];               // latest unfiltered data is in GPS_latitude and GPS_longitude
 80074e6:	4b6d      	ldr	r3, [pc, #436]	; (800769c <GPS_NewData+0x254>)
 80074e8:	697a      	ldr	r2, [r7, #20]
 80074ea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074ee:	4b6c      	ldr	r3, [pc, #432]	; (80076a0 <GPS_NewData+0x258>)
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                GPS_degree[axis] = GPS_read[axis] / 10000000;   // get the degree to assure the sum fits to the int32_t
 80074f6:	4b6a      	ldr	r3, [pc, #424]	; (80076a0 <GPS_NewData+0x258>)
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074fe:	4a69      	ldr	r2, [pc, #420]	; (80076a4 <GPS_NewData+0x25c>)
 8007500:	fb82 1203 	smull	r1, r2, r2, r3
 8007504:	ea4f 52a2 	mov.w	r2, r2, asr #22
 8007508:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800750c:	1ad1      	subs	r1, r2, r3
 800750e:	4b66      	ldr	r3, [pc, #408]	; (80076a8 <GPS_NewData+0x260>)
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                // How close we are to a degree line ? its the first three digits from the fractions of degree
                // later we use it to Check if we are close to a degree line, if yes, disable averaging,
                fraction3[axis] = (GPS_read[axis] - GPS_degree[axis] * 10000000) / 10000;
 8007516:	4b62      	ldr	r3, [pc, #392]	; (80076a0 <GPS_NewData+0x258>)
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800751e:	4b62      	ldr	r3, [pc, #392]	; (80076a8 <GPS_NewData+0x260>)
 8007520:	6979      	ldr	r1, [r7, #20]
 8007522:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007526:	4961      	ldr	r1, [pc, #388]	; (80076ac <GPS_NewData+0x264>)
 8007528:	fb01 f303 	mul.w	r3, r1, r3
 800752c:	18d3      	adds	r3, r2, r3
 800752e:	4a60      	ldr	r2, [pc, #384]	; (80076b0 <GPS_NewData+0x268>)
 8007530:	fb82 1203 	smull	r1, r2, r2, r3
 8007534:	ea4f 3222 	mov.w	r2, r2, asr #12
 8007538:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	b299      	uxth	r1, r3
 8007540:	4b5c      	ldr	r3, [pc, #368]	; (80076b4 <GPS_NewData+0x26c>)
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

                GPS_filter_sum[axis] -= GPS_filter[axis][GPS_filter_index];
 8007548:	4b5b      	ldr	r3, [pc, #364]	; (80076b8 <GPS_NewData+0x270>)
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007550:	4b50      	ldr	r3, [pc, #320]	; (8007694 <GPS_NewData+0x24c>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	461c      	mov	r4, r3
 8007556:	4859      	ldr	r0, [pc, #356]	; (80076bc <GPS_NewData+0x274>)
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	4613      	mov	r3, r2
 800755c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007560:	189b      	adds	r3, r3, r2
 8007562:	191b      	adds	r3, r3, r4
 8007564:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8007568:	1ac9      	subs	r1, r1, r3
 800756a:	4b53      	ldr	r3, [pc, #332]	; (80076b8 <GPS_NewData+0x270>)
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                GPS_filter[axis][GPS_filter_index] = GPS_read[axis] - (GPS_degree[axis] * 10000000);
 8007572:	4b48      	ldr	r3, [pc, #288]	; (8007694 <GPS_NewData+0x24c>)
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	461c      	mov	r4, r3
 8007578:	4b49      	ldr	r3, [pc, #292]	; (80076a0 <GPS_NewData+0x258>)
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007580:	4b49      	ldr	r3, [pc, #292]	; (80076a8 <GPS_NewData+0x260>)
 8007582:	6979      	ldr	r1, [r7, #20]
 8007584:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007588:	4948      	ldr	r1, [pc, #288]	; (80076ac <GPS_NewData+0x264>)
 800758a:	fb01 f303 	mul.w	r3, r1, r3
 800758e:	18d0      	adds	r0, r2, r3
 8007590:	494a      	ldr	r1, [pc, #296]	; (80076bc <GPS_NewData+0x274>)
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	4613      	mov	r3, r2
 8007596:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800759a:	189b      	adds	r3, r3, r2
 800759c:	191b      	adds	r3, r3, r4
 800759e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
                GPS_filter_sum[axis] += GPS_filter[axis][GPS_filter_index];
 80075a2:	4b45      	ldr	r3, [pc, #276]	; (80076b8 <GPS_NewData+0x270>)
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075aa:	4b3a      	ldr	r3, [pc, #232]	; (8007694 <GPS_NewData+0x24c>)
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	461c      	mov	r4, r3
 80075b0:	4842      	ldr	r0, [pc, #264]	; (80076bc <GPS_NewData+0x274>)
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	4613      	mov	r3, r2
 80075b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80075ba:	189b      	adds	r3, r3, r2
 80075bc:	191b      	adds	r3, r3, r4
 80075be:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80075c2:	18c9      	adds	r1, r1, r3
 80075c4:	4b3c      	ldr	r3, [pc, #240]	; (80076b8 <GPS_NewData+0x270>)
 80075c6:	697a      	ldr	r2, [r7, #20]
 80075c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                GPS_filtered[axis] = GPS_filter_sum[axis] / GPS_FILTER_VECTOR_LENGTH + (GPS_degree[axis] * 10000000);
 80075cc:	4b3a      	ldr	r3, [pc, #232]	; (80076b8 <GPS_NewData+0x270>)
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075d4:	4a30      	ldr	r2, [pc, #192]	; (8007698 <GPS_NewData+0x250>)
 80075d6:	fb82 1203 	smull	r1, r2, r2, r3
 80075da:	ea4f 0262 	mov.w	r2, r2, asr #1
 80075de:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80075e2:	1ad2      	subs	r2, r2, r3
 80075e4:	4b30      	ldr	r3, [pc, #192]	; (80076a8 <GPS_NewData+0x260>)
 80075e6:	6979      	ldr	r1, [r7, #20]
 80075e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075ec:	4934      	ldr	r1, [pc, #208]	; (80076c0 <GPS_NewData+0x278>)
 80075ee:	fb01 f303 	mul.w	r3, r1, r3
 80075f2:	18d1      	adds	r1, r2, r3
 80075f4:	4b33      	ldr	r3, [pc, #204]	; (80076c4 <GPS_NewData+0x27c>)
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                if (nav_mode == NAV_MODE_POSHOLD) {             // we use gps averaging only in poshold mode...
 80075fc:	4b32      	ldr	r3, [pc, #200]	; (80076c8 <GPS_NewData+0x280>)
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	b25b      	sxtb	r3, r3
 8007602:	2b01      	cmp	r3, #1
 8007604:	d115      	bne.n	8007632 <GPS_NewData+0x1ea>
                    if (fraction3[axis] > 1 && fraction3[axis] < 999)
 8007606:	4b2b      	ldr	r3, [pc, #172]	; (80076b4 <GPS_NewData+0x26c>)
 8007608:	697a      	ldr	r2, [r7, #20]
 800760a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d90f      	bls.n	8007632 <GPS_NewData+0x1ea>
 8007612:	4b28      	ldr	r3, [pc, #160]	; (80076b4 <GPS_NewData+0x26c>)
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800761a:	f240 33e6 	movw	r3, #998	; 0x3e6
 800761e:	429a      	cmp	r2, r3
 8007620:	d807      	bhi.n	8007632 <GPS_NewData+0x1ea>
                        GPS_coord[axis] = GPS_filtered[axis];
 8007622:	4b28      	ldr	r3, [pc, #160]	; (80076c4 <GPS_NewData+0x27c>)
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800762a:	4b1c      	ldr	r3, [pc, #112]	; (800769c <GPS_NewData+0x254>)
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            if (!f.GPS_FIX_HOME && f.ARMED)
                GPS_reset_home_position();
            // Apply moving average filter to GPS data
#if defined(GPS_FILTERING)
            GPS_filter_index = (GPS_filter_index + 1) % GPS_FILTER_VECTOR_LENGTH;
            for (axis = 0; axis < 2; axis++) {
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f103 0301 	add.w	r3, r3, #1
 8007638:	617b      	str	r3, [r7, #20]
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	2b01      	cmp	r3, #1
 800763e:	f77f af52 	ble.w	80074e6 <GPS_NewData+0x9e>
                }
            }
#endif
            // dTnav calculation
            // Time for calculating x,y speed and navigation pids
            dTnav = (float) (millis() - nav_loopTimer) / 1000.0f;
 8007642:	f7ff f85d 	bl	8006700 <millis>
 8007646:	4602      	mov	r2, r0
 8007648:	4b20      	ldr	r3, [pc, #128]	; (80076cc <GPS_NewData+0x284>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	4618      	mov	r0, r3
 8007650:	f011 fbc2 	bl	8018dd8 <__aeabi_ui2f>
 8007654:	4603      	mov	r3, r0
 8007656:	4618      	mov	r0, r3
 8007658:	491e      	ldr	r1, [pc, #120]	; (80076d4 <GPS_NewData+0x28c>)
 800765a:	f011 fcc9 	bl	8018ff0 <__aeabi_fdiv>
 800765e:	4603      	mov	r3, r0
 8007660:	461a      	mov	r2, r3
 8007662:	4b1b      	ldr	r3, [pc, #108]	; (80076d0 <GPS_NewData+0x288>)
 8007664:	601a      	str	r2, [r3, #0]
            nav_loopTimer = millis();
 8007666:	f7ff f84b 	bl	8006700 <millis>
 800766a:	4602      	mov	r2, r0
 800766c:	4b17      	ldr	r3, [pc, #92]	; (80076cc <GPS_NewData+0x284>)
 800766e:	601a      	str	r2, [r3, #0]
            // prevent runup from bad GPS
            dTnav = min(dTnav, 1.0f);
 8007670:	4b17      	ldr	r3, [pc, #92]	; (80076d0 <GPS_NewData+0x288>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4618      	mov	r0, r3
 8007676:	4918      	ldr	r1, [pc, #96]	; (80076d8 <GPS_NewData+0x290>)
 8007678:	f011 fda4 	bl	80191c4 <__aeabi_fcmplt>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d02c      	beq.n	80076dc <GPS_NewData+0x294>
 8007682:	4b13      	ldr	r3, [pc, #76]	; (80076d0 <GPS_NewData+0x288>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	e02a      	b.n	80076de <GPS_NewData+0x296>
 8007688:	20000918 	.word	0x20000918
 800768c:	20001250 	.word	0x20001250
 8007690:	200012da 	.word	0x200012da
 8007694:	200006b6 	.word	0x200006b6
 8007698:	66666667 	.word	0x66666667
 800769c:	200012cc 	.word	0x200012cc
 80076a0:	200006e8 	.word	0x200006e8
 80076a4:	6b5fca6b 	.word	0x6b5fca6b
 80076a8:	200006f8 	.word	0x200006f8
 80076ac:	ff676980 	.word	0xff676980
 80076b0:	68db8bad 	.word	0x68db8bad
 80076b4:	20000700 	.word	0x20000700
 80076b8:	200006e0 	.word	0x200006e0
 80076bc:	200006b8 	.word	0x200006b8
 80076c0:	00989680 	.word	0x00989680
 80076c4:	200006f0 	.word	0x200006f0
 80076c8:	20000924 	.word	0x20000924
 80076cc:	2000077c 	.word	0x2000077c
 80076d0:	20000684 	.word	0x20000684
 80076d4:	447a0000 	.word	0x447a0000
 80076d8:	3f800000 	.word	0x3f800000
 80076dc:	4b5a      	ldr	r3, [pc, #360]	; (8007848 <GPS_NewData+0x400>)
 80076de:	4a48      	ldr	r2, [pc, #288]	; (8007800 <GPS_NewData+0x3b8>)
 80076e0:	6013      	str	r3, [r2, #0]

            // calculate distance and bearings for gui and other stuff continously - From home to copter
            GPS_distance_cm_bearing(&GPS_coord[LAT], &GPS_coord[LON], &GPS_home[LAT], &GPS_home[LON], &dist, &dir);
 80076e2:	f107 030c 	add.w	r3, r7, #12
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	f107 0308 	add.w	r3, r7, #8
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	4845      	ldr	r0, [pc, #276]	; (8007804 <GPS_NewData+0x3bc>)
 80076f0:	4945      	ldr	r1, [pc, #276]	; (8007808 <GPS_NewData+0x3c0>)
 80076f2:	4a46      	ldr	r2, [pc, #280]	; (800780c <GPS_NewData+0x3c4>)
 80076f4:	4b46      	ldr	r3, [pc, #280]	; (8007810 <GPS_NewData+0x3c8>)
 80076f6:	f000 fa61 	bl	8007bbc <GPS_distance_cm_bearing>
            GPS_distanceToHome = dist / 100;
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	4b45      	ldr	r3, [pc, #276]	; (8007814 <GPS_NewData+0x3cc>)
 80076fe:	fba3 1302 	umull	r1, r3, r3, r2
 8007702:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8007706:	b29a      	uxth	r2, r3
 8007708:	4b43      	ldr	r3, [pc, #268]	; (8007818 <GPS_NewData+0x3d0>)
 800770a:	801a      	strh	r2, [r3, #0]
            GPS_directionToHome = dir / 100;
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4a41      	ldr	r2, [pc, #260]	; (8007814 <GPS_NewData+0x3cc>)
 8007710:	fb82 1203 	smull	r1, r2, r2, r3
 8007714:	ea4f 1262 	mov.w	r2, r2, asr #5
 8007718:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	b29a      	uxth	r2, r3
 8007720:	4b3e      	ldr	r3, [pc, #248]	; (800781c <GPS_NewData+0x3d4>)
 8007722:	801a      	strh	r2, [r3, #0]

            if (!f.GPS_FIX_HOME) {      // If we don't have home set, do not display anything
 8007724:	4b3e      	ldr	r3, [pc, #248]	; (8007820 <GPS_NewData+0x3d8>)
 8007726:	7b1b      	ldrb	r3, [r3, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d107      	bne.n	800773c <GPS_NewData+0x2f4>
                GPS_distanceToHome = 0;
 800772c:	4b3a      	ldr	r3, [pc, #232]	; (8007818 <GPS_NewData+0x3d0>)
 800772e:	f04f 0200 	mov.w	r2, #0
 8007732:	801a      	strh	r2, [r3, #0]
                GPS_directionToHome = 0;
 8007734:	4b39      	ldr	r3, [pc, #228]	; (800781c <GPS_NewData+0x3d4>)
 8007736:	f04f 0200 	mov.w	r2, #0
 800773a:	801a      	strh	r2, [r3, #0]
            }

            // calculate the current velocity based on gps coordinates continously to get a valid speed at the moment when we start navigating
            GPS_calc_velocity();
 800773c:	f000 fab0 	bl	8007ca0 <GPS_calc_velocity>

            if (f.GPS_HOLD_MODE || f.GPS_HOME_MODE) { // ok we are navigating
 8007740:	4b37      	ldr	r3, [pc, #220]	; (8007820 <GPS_NewData+0x3d8>)
 8007742:	7a1b      	ldrb	r3, [r3, #8]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d103      	bne.n	8007750 <GPS_NewData+0x308>
 8007748:	4b35      	ldr	r3, [pc, #212]	; (8007820 <GPS_NewData+0x3d8>)
 800774a:	79db      	ldrb	r3, [r3, #7]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d053      	beq.n	80077f8 <GPS_NewData+0x3b0>
                // do gps nav calculations here, these are common for nav and poshold
                GPS_distance_cm_bearing(&GPS_coord[LAT], &GPS_coord[LON], &GPS_WP[LAT], &GPS_WP[LON], &wp_distance, &target_bearing);
 8007750:	4b34      	ldr	r3, [pc, #208]	; (8007824 <GPS_NewData+0x3dc>)
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	4b34      	ldr	r3, [pc, #208]	; (8007828 <GPS_NewData+0x3e0>)
 8007756:	9301      	str	r3, [sp, #4]
 8007758:	482a      	ldr	r0, [pc, #168]	; (8007804 <GPS_NewData+0x3bc>)
 800775a:	492b      	ldr	r1, [pc, #172]	; (8007808 <GPS_NewData+0x3c0>)
 800775c:	4a33      	ldr	r2, [pc, #204]	; (800782c <GPS_NewData+0x3e4>)
 800775e:	4b34      	ldr	r3, [pc, #208]	; (8007830 <GPS_NewData+0x3e8>)
 8007760:	f000 fa2c 	bl	8007bbc <GPS_distance_cm_bearing>
                GPS_calc_location_error(&GPS_WP[LAT], &GPS_WP[LON], &GPS_coord[LAT], &GPS_coord[LON]);
 8007764:	4831      	ldr	r0, [pc, #196]	; (800782c <GPS_NewData+0x3e4>)
 8007766:	4932      	ldr	r1, [pc, #200]	; (8007830 <GPS_NewData+0x3e8>)
 8007768:	4a26      	ldr	r2, [pc, #152]	; (8007804 <GPS_NewData+0x3bc>)
 800776a:	4b27      	ldr	r3, [pc, #156]	; (8007808 <GPS_NewData+0x3c0>)
 800776c:	f000 fb1e 	bl	8007dac <GPS_calc_location_error>

                switch (nav_mode) {
 8007770:	4b30      	ldr	r3, [pc, #192]	; (8007834 <GPS_NewData+0x3ec>)
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	b25b      	sxtb	r3, r3
 8007776:	2b01      	cmp	r3, #1
 8007778:	d002      	beq.n	8007780 <GPS_NewData+0x338>
 800777a:	2b02      	cmp	r3, #2
 800777c:	d003      	beq.n	8007786 <GPS_NewData+0x33e>
 800777e:	e03b      	b.n	80077f8 <GPS_NewData+0x3b0>
                case NAV_MODE_POSHOLD:
                    // Desired output is in nav_lat and nav_lon where 1deg inclination is 100
                    GPS_calc_poshold();
 8007780:	f000 fb40 	bl	8007e04 <GPS_calc_poshold>
                    break;
 8007784:	e038      	b.n	80077f8 <GPS_NewData+0x3b0>

                case NAV_MODE_WP:
                    speed = GPS_calc_desired_speed(cfg.nav_speed_max, NAV_SLOW_NAV);    // slow navigation
 8007786:	4b2c      	ldr	r3, [pc, #176]	; (8007838 <GPS_NewData+0x3f0>)
 8007788:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800778c:	b29b      	uxth	r3, r3
 800778e:	b21b      	sxth	r3, r3
 8007790:	4618      	mov	r0, r3
 8007792:	f04f 0101 	mov.w	r1, #1
 8007796:	f000 fd95 	bl	80082c4 <GPS_calc_desired_speed>
 800779a:	4603      	mov	r3, r0
 800779c:	827b      	strh	r3, [r7, #18]
                    // use error as the desired rate towards the target
                    // Desired output is in nav_lat and nav_lon where 1deg inclination is 100
                    GPS_calc_nav_rate(speed);
 800779e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 fc0a 	bl	8007fbc <GPS_calc_nav_rate>

                    // Tail control
                    if (cfg.nav_controls_heading) {
 80077a8:	4b23      	ldr	r3, [pc, #140]	; (8007838 <GPS_NewData+0x3f0>)
 80077aa:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00c      	beq.n	80077cc <GPS_NewData+0x384>
                        if (NAV_TAIL_FIRST) {
                            magHold = wrap_18000(nav_bearing - 18000) / 100;
                        } else {
                            magHold = nav_bearing / 100;
 80077b2:	4b22      	ldr	r3, [pc, #136]	; (800783c <GPS_NewData+0x3f4>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a17      	ldr	r2, [pc, #92]	; (8007814 <GPS_NewData+0x3cc>)
 80077b8:	fb82 1203 	smull	r1, r2, r2, r3
 80077bc:	ea4f 1262 	mov.w	r2, r2, asr #5
 80077c0:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	4b1d      	ldr	r3, [pc, #116]	; (8007840 <GPS_NewData+0x3f8>)
 80077ca:	801a      	strh	r2, [r3, #0]
                        }
                    }
                    // Are we there yet ?(within x meters of the destination)
                    if ((wp_distance <= cfg.gps_wp_radius) || check_missed_wp()) {      // if yes switch to poshold mode
 80077cc:	4b1a      	ldr	r3, [pc, #104]	; (8007838 <GPS_NewData+0x3f0>)
 80077ce:	f8b3 3090 	ldrh.w	r3, [r3, #144]	; 0x90
 80077d2:	461a      	mov	r2, r3
 80077d4:	4b13      	ldr	r3, [pc, #76]	; (8007824 <GPS_NewData+0x3dc>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d204      	bcs.n	80077e6 <GPS_NewData+0x39e>
 80077dc:	f000 f9cc 	bl	8007b78 <check_missed_wp>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d007      	beq.n	80077f6 <GPS_NewData+0x3ae>
                        nav_mode = NAV_MODE_POSHOLD;
 80077e6:	4b13      	ldr	r3, [pc, #76]	; (8007834 <GPS_NewData+0x3ec>)
 80077e8:	f04f 0201 	mov.w	r2, #1
 80077ec:	701a      	strb	r2, [r3, #0]
                        if (NAV_SET_TAKEOFF_HEADING) {
                            magHold = nav_takeoff_bearing;
 80077ee:	4b15      	ldr	r3, [pc, #84]	; (8007844 <GPS_NewData+0x3fc>)
 80077f0:	881a      	ldrh	r2, [r3, #0]
 80077f2:	4b13      	ldr	r3, [pc, #76]	; (8007840 <GPS_NewData+0x3f8>)
 80077f4:	801a      	strh	r2, [r3, #0]
                        }
                    }
                    break;
 80077f6:	bf00      	nop
                }
            }                   //end of gps calcs
        }
    }
}
 80077f8:	f107 071c 	add.w	r7, r7, #28
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd90      	pop	{r4, r7, pc}
 8007800:	20000684 	.word	0x20000684
 8007804:	200012cc 	.word	0x200012cc
 8007808:	200012d0 	.word	0x200012d0
 800780c:	200012ac 	.word	0x200012ac
 8007810:	200012b0 	.word	0x200012b0
 8007814:	51eb851f 	.word	0x51eb851f
 8007818:	200012aa 	.word	0x200012aa
 800781c:	200012b4 	.word	0x200012b4
 8007820:	20001250 	.word	0x20001250
 8007824:	200006b0 	.word	0x200006b0
 8007828:	200006a4 	.word	0x200006a4
 800782c:	2000069c 	.word	0x2000069c
 8007830:	200006a0 	.word	0x200006a0
 8007834:	20000924 	.word	0x20000924
 8007838:	20000be0 	.word	0x20000be0
 800783c:	20000704 	.word	0x20000704
 8007840:	2000130c 	.word	0x2000130c
 8007844:	20000708 	.word	0x20000708
 8007848:	3f800000 	.word	0x3f800000

0800784c <GPS_reset_home_position>:

void GPS_reset_home_position(void)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	af00      	add	r7, sp, #0
    if (f.GPS_FIX && GPS_numSat >= 5) {
 8007850:	4b0e      	ldr	r3, [pc, #56]	; (800788c <GPS_reset_home_position+0x40>)
 8007852:	7adb      	ldrb	r3, [r3, #11]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d018      	beq.n	800788a <GPS_reset_home_position+0x3e>
 8007858:	4b0d      	ldr	r3, [pc, #52]	; (8007890 <GPS_reset_home_position+0x44>)
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	2b04      	cmp	r3, #4
 800785e:	d914      	bls.n	800788a <GPS_reset_home_position+0x3e>
        GPS_home[LAT] = GPS_coord[LAT];
 8007860:	4b0c      	ldr	r3, [pc, #48]	; (8007894 <GPS_reset_home_position+0x48>)
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	4b0c      	ldr	r3, [pc, #48]	; (8007898 <GPS_reset_home_position+0x4c>)
 8007866:	601a      	str	r2, [r3, #0]
        GPS_home[LON] = GPS_coord[LON];
 8007868:	4b0a      	ldr	r3, [pc, #40]	; (8007894 <GPS_reset_home_position+0x48>)
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	4b0a      	ldr	r3, [pc, #40]	; (8007898 <GPS_reset_home_position+0x4c>)
 800786e:	605a      	str	r2, [r3, #4]
        GPS_calc_longitude_scaling(GPS_coord[LAT]); // need an initial value for distance and bearing calc
 8007870:	4b08      	ldr	r3, [pc, #32]	; (8007894 <GPS_reset_home_position+0x48>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4618      	mov	r0, r3
 8007876:	f000 f8f5 	bl	8007a64 <GPS_calc_longitude_scaling>
        nav_takeoff_bearing = heading;              // save takeoff heading
 800787a:	4b08      	ldr	r3, [pc, #32]	; (800789c <GPS_reset_home_position+0x50>)
 800787c:	881a      	ldrh	r2, [r3, #0]
 800787e:	4b08      	ldr	r3, [pc, #32]	; (80078a0 <GPS_reset_home_position+0x54>)
 8007880:	801a      	strh	r2, [r3, #0]
        // Set ground altitude
        f.GPS_FIX_HOME = 1;
 8007882:	4b02      	ldr	r3, [pc, #8]	; (800788c <GPS_reset_home_position+0x40>)
 8007884:	f04f 0201 	mov.w	r2, #1
 8007888:	731a      	strb	r2, [r3, #12]
    }
}
 800788a:	bd80      	pop	{r7, pc}
 800788c:	20001250 	.word	0x20001250
 8007890:	200012da 	.word	0x200012da
 8007894:	200012cc 	.word	0x200012cc
 8007898:	200012ac 	.word	0x200012ac
 800789c:	2000133c 	.word	0x2000133c
 80078a0:	20000708 	.word	0x20000708

080078a4 <GPS_reset_nav>:

//reset navigation (stop the navigation processor, and clear nav)
void GPS_reset_nav(void)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
    int i;

    for (i = 0; i < 2; i++) {
 80078aa:	f04f 0300 	mov.w	r3, #0
 80078ae:	607b      	str	r3, [r7, #4]
 80078b0:	e039      	b.n	8007926 <GPS_reset_nav+0x82>
        GPS_angle[i] = 0;
 80078b2:	4b20      	ldr	r3, [pc, #128]	; (8007934 <GPS_reset_nav+0x90>)
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	f04f 0100 	mov.w	r1, #0
 80078ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        nav_rated[i] = 0;
 80078be:	4b1e      	ldr	r3, [pc, #120]	; (8007938 <GPS_reset_nav+0x94>)
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	f04f 0100 	mov.w	r1, #0
 80078c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        nav[i] = 0;
 80078ca:	4b1c      	ldr	r3, [pc, #112]	; (800793c <GPS_reset_nav+0x98>)
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	f04f 0100 	mov.w	r1, #0
 80078d2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        reset_PID(&posholdPID[i]);
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	4613      	mov	r3, r2
 80078da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078de:	189b      	adds	r3, r3, r2
 80078e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078e4:	4a16      	ldr	r2, [pc, #88]	; (8007940 <GPS_reset_nav+0x9c>)
 80078e6:	189b      	adds	r3, r3, r2
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7ff fd97 	bl	800741c <reset_PID>
        reset_PID(&poshold_ratePID[i]);
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	4613      	mov	r3, r2
 80078f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078f6:	189b      	adds	r3, r3, r2
 80078f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078fc:	4a11      	ldr	r2, [pc, #68]	; (8007944 <GPS_reset_nav+0xa0>)
 80078fe:	189b      	adds	r3, r3, r2
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff fd8b 	bl	800741c <reset_PID>
        reset_PID(&navPID[i]);
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	4613      	mov	r3, r2
 800790a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800790e:	189b      	adds	r3, r3, r2
 8007910:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007914:	4a0c      	ldr	r2, [pc, #48]	; (8007948 <GPS_reset_nav+0xa4>)
 8007916:	189b      	adds	r3, r3, r2
 8007918:	4618      	mov	r0, r3
 800791a:	f7ff fd7f 	bl	800741c <reset_PID>
//reset navigation (stop the navigation processor, and clear nav)
void GPS_reset_nav(void)
{
    int i;

    for (i = 0; i < 2; i++) {
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f103 0301 	add.w	r3, r3, #1
 8007924:	607b      	str	r3, [r7, #4]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2b01      	cmp	r3, #1
 800792a:	ddc2      	ble.n	80078b2 <GPS_reset_nav+0xe>
        nav[i] = 0;
        reset_PID(&posholdPID[i]);
        reset_PID(&poshold_ratePID[i]);
        reset_PID(&navPID[i]);
    }
}
 800792c:	f107 0708 	add.w	r7, r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	2000091c 	.word	0x2000091c
 8007938:	20001264 	.word	0x20001264
 800793c:	20001280 	.word	0x20001280
 8007940:	2000060c 	.word	0x2000060c
 8007944:	20000634 	.word	0x20000634
 8007948:	2000065c 	.word	0x2000065c

0800794c <GPS_set_pids>:

//Get the relevant P I D values and set the PID controllers
static void GPS_set_pids(void)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	af00      	add	r7, sp, #0
    posholdPID_PARAM.kP = (float)cfg.P8[PIDPOS] / 100.0f;
 8007950:	4b3c      	ldr	r3, [pc, #240]	; (8007a44 <GPS_set_pids+0xf8>)
 8007952:	791b      	ldrb	r3, [r3, #4]
 8007954:	4618      	mov	r0, r3
 8007956:	f011 fa3f 	bl	8018dd8 <__aeabi_ui2f>
 800795a:	4603      	mov	r3, r0
 800795c:	4618      	mov	r0, r3
 800795e:	493d      	ldr	r1, [pc, #244]	; (8007a54 <GPS_set_pids+0x108>)
 8007960:	f011 fb46 	bl	8018ff0 <__aeabi_fdiv>
 8007964:	4603      	mov	r3, r0
 8007966:	461a      	mov	r2, r3
 8007968:	4b37      	ldr	r3, [pc, #220]	; (8007a48 <GPS_set_pids+0xfc>)
 800796a:	601a      	str	r2, [r3, #0]
    posholdPID_PARAM.kI = (float)cfg.I8[PIDPOS] / 100.0f;
 800796c:	4b35      	ldr	r3, [pc, #212]	; (8007a44 <GPS_set_pids+0xf8>)
 800796e:	7b9b      	ldrb	r3, [r3, #14]
 8007970:	4618      	mov	r0, r3
 8007972:	f011 fa31 	bl	8018dd8 <__aeabi_ui2f>
 8007976:	4603      	mov	r3, r0
 8007978:	4618      	mov	r0, r3
 800797a:	4936      	ldr	r1, [pc, #216]	; (8007a54 <GPS_set_pids+0x108>)
 800797c:	f011 fb38 	bl	8018ff0 <__aeabi_fdiv>
 8007980:	4603      	mov	r3, r0
 8007982:	461a      	mov	r2, r3
 8007984:	4b30      	ldr	r3, [pc, #192]	; (8007a48 <GPS_set_pids+0xfc>)
 8007986:	605a      	str	r2, [r3, #4]
    posholdPID_PARAM.Imax = POSHOLD_RATE_IMAX * 100;
 8007988:	4b2f      	ldr	r3, [pc, #188]	; (8007a48 <GPS_set_pids+0xfc>)
 800798a:	4a33      	ldr	r2, [pc, #204]	; (8007a58 <GPS_set_pids+0x10c>)
 800798c:	60da      	str	r2, [r3, #12]

    poshold_ratePID_PARAM.kP = (float)cfg.P8[PIDPOSR] / 10.0f;
 800798e:	4b2d      	ldr	r3, [pc, #180]	; (8007a44 <GPS_set_pids+0xf8>)
 8007990:	795b      	ldrb	r3, [r3, #5]
 8007992:	4618      	mov	r0, r3
 8007994:	f011 fa20 	bl	8018dd8 <__aeabi_ui2f>
 8007998:	4603      	mov	r3, r0
 800799a:	4618      	mov	r0, r3
 800799c:	492f      	ldr	r1, [pc, #188]	; (8007a5c <GPS_set_pids+0x110>)
 800799e:	f011 fb27 	bl	8018ff0 <__aeabi_fdiv>
 80079a2:	4603      	mov	r3, r0
 80079a4:	461a      	mov	r2, r3
 80079a6:	4b29      	ldr	r3, [pc, #164]	; (8007a4c <GPS_set_pids+0x100>)
 80079a8:	601a      	str	r2, [r3, #0]
    poshold_ratePID_PARAM.kI = (float)cfg.I8[PIDPOSR] / 100.0f;
 80079aa:	4b26      	ldr	r3, [pc, #152]	; (8007a44 <GPS_set_pids+0xf8>)
 80079ac:	7bdb      	ldrb	r3, [r3, #15]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f011 fa12 	bl	8018dd8 <__aeabi_ui2f>
 80079b4:	4603      	mov	r3, r0
 80079b6:	4618      	mov	r0, r3
 80079b8:	4926      	ldr	r1, [pc, #152]	; (8007a54 <GPS_set_pids+0x108>)
 80079ba:	f011 fb19 	bl	8018ff0 <__aeabi_fdiv>
 80079be:	4603      	mov	r3, r0
 80079c0:	461a      	mov	r2, r3
 80079c2:	4b22      	ldr	r3, [pc, #136]	; (8007a4c <GPS_set_pids+0x100>)
 80079c4:	605a      	str	r2, [r3, #4]
    poshold_ratePID_PARAM.kD = (float)cfg.D8[PIDPOSR] / 1000.0f;
 80079c6:	4b1f      	ldr	r3, [pc, #124]	; (8007a44 <GPS_set_pids+0xf8>)
 80079c8:	7e5b      	ldrb	r3, [r3, #25]
 80079ca:	4618      	mov	r0, r3
 80079cc:	f011 fa04 	bl	8018dd8 <__aeabi_ui2f>
 80079d0:	4603      	mov	r3, r0
 80079d2:	4618      	mov	r0, r3
 80079d4:	4922      	ldr	r1, [pc, #136]	; (8007a60 <GPS_set_pids+0x114>)
 80079d6:	f011 fb0b 	bl	8018ff0 <__aeabi_fdiv>
 80079da:	4603      	mov	r3, r0
 80079dc:	461a      	mov	r2, r3
 80079de:	4b1b      	ldr	r3, [pc, #108]	; (8007a4c <GPS_set_pids+0x100>)
 80079e0:	609a      	str	r2, [r3, #8]
    poshold_ratePID_PARAM.Imax = POSHOLD_RATE_IMAX * 100;
 80079e2:	4b1a      	ldr	r3, [pc, #104]	; (8007a4c <GPS_set_pids+0x100>)
 80079e4:	4a1c      	ldr	r2, [pc, #112]	; (8007a58 <GPS_set_pids+0x10c>)
 80079e6:	60da      	str	r2, [r3, #12]

    navPID_PARAM.kP = (float)cfg.P8[PIDNAVR] / 10.0f;
 80079e8:	4b16      	ldr	r3, [pc, #88]	; (8007a44 <GPS_set_pids+0xf8>)
 80079ea:	799b      	ldrb	r3, [r3, #6]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f011 f9f3 	bl	8018dd8 <__aeabi_ui2f>
 80079f2:	4603      	mov	r3, r0
 80079f4:	4618      	mov	r0, r3
 80079f6:	4919      	ldr	r1, [pc, #100]	; (8007a5c <GPS_set_pids+0x110>)
 80079f8:	f011 fafa 	bl	8018ff0 <__aeabi_fdiv>
 80079fc:	4603      	mov	r3, r0
 80079fe:	461a      	mov	r2, r3
 8007a00:	4b13      	ldr	r3, [pc, #76]	; (8007a50 <GPS_set_pids+0x104>)
 8007a02:	601a      	str	r2, [r3, #0]
    navPID_PARAM.kI = (float)cfg.I8[PIDNAVR] / 100.0f;
 8007a04:	4b0f      	ldr	r3, [pc, #60]	; (8007a44 <GPS_set_pids+0xf8>)
 8007a06:	7c1b      	ldrb	r3, [r3, #16]
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f011 f9e5 	bl	8018dd8 <__aeabi_ui2f>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	4618      	mov	r0, r3
 8007a12:	4910      	ldr	r1, [pc, #64]	; (8007a54 <GPS_set_pids+0x108>)
 8007a14:	f011 faec 	bl	8018ff0 <__aeabi_fdiv>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	4b0c      	ldr	r3, [pc, #48]	; (8007a50 <GPS_set_pids+0x104>)
 8007a1e:	605a      	str	r2, [r3, #4]
    navPID_PARAM.kD = (float)cfg.D8[PIDNAVR] / 1000.0f;
 8007a20:	4b08      	ldr	r3, [pc, #32]	; (8007a44 <GPS_set_pids+0xf8>)
 8007a22:	7e9b      	ldrb	r3, [r3, #26]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f011 f9d7 	bl	8018dd8 <__aeabi_ui2f>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	490c      	ldr	r1, [pc, #48]	; (8007a60 <GPS_set_pids+0x114>)
 8007a30:	f011 fade 	bl	8018ff0 <__aeabi_fdiv>
 8007a34:	4603      	mov	r3, r0
 8007a36:	461a      	mov	r2, r3
 8007a38:	4b05      	ldr	r3, [pc, #20]	; (8007a50 <GPS_set_pids+0x104>)
 8007a3a:	609a      	str	r2, [r3, #8]
    navPID_PARAM.Imax = POSHOLD_RATE_IMAX * 100;
 8007a3c:	4b04      	ldr	r3, [pc, #16]	; (8007a50 <GPS_set_pids+0x104>)
 8007a3e:	4a06      	ldr	r2, [pc, #24]	; (8007a58 <GPS_set_pids+0x10c>)
 8007a40:	60da      	str	r2, [r3, #12]
}
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	20000be0 	.word	0x20000be0
 8007a48:	200005dc 	.word	0x200005dc
 8007a4c:	200005ec 	.word	0x200005ec
 8007a50:	200005fc 	.word	0x200005fc
 8007a54:	42c80000 	.word	0x42c80000
 8007a58:	44fa0000 	.word	0x44fa0000
 8007a5c:	41200000 	.word	0x41200000
 8007a60:	447a0000 	.word	0x447a0000

08007a64 <GPS_calc_longitude_scaling>:
////////////////////////////////////////////////////////////////////////////////////
// this is used to offset the shrinking longitude as we go towards the poles
// It's ok to calculate this once per waypoint setting, since it changes a little within the reach of a multicopter
//
static void GPS_calc_longitude_scaling(int32_t lat)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
    float rads = (abs((float)lat) / 10000000.0f) * 0.0174532925f;
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f011 f9b7 	bl	8018de0 <__aeabi_i2f>
 8007a72:	4603      	mov	r3, r0
 8007a74:	4618      	mov	r0, r3
 8007a76:	4919      	ldr	r1, [pc, #100]	; (8007adc <GPS_calc_longitude_scaling+0x78>)
 8007a78:	f011 fbc2 	bl	8019200 <__aeabi_fcmpgt>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00e      	beq.n	8007aa0 <GPS_calc_longitude_scaling+0x3c>
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f011 f9ac 	bl	8018de0 <__aeabi_i2f>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	4914      	ldr	r1, [pc, #80]	; (8007ae0 <GPS_calc_longitude_scaling+0x7c>)
 8007a8e:	f011 faaf 	bl	8018ff0 <__aeabi_fdiv>
 8007a92:	4603      	mov	r3, r0
 8007a94:	4618      	mov	r0, r3
 8007a96:	4913      	ldr	r1, [pc, #76]	; (8007ae4 <GPS_calc_longitude_scaling+0x80>)
 8007a98:	f011 f9f6 	bl	8018e88 <__aeabi_fmul>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	e00f      	b.n	8007ac0 <GPS_calc_longitude_scaling+0x5c>
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f011 f99d 	bl	8018de0 <__aeabi_i2f>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007aac:	4618      	mov	r0, r3
 8007aae:	490c      	ldr	r1, [pc, #48]	; (8007ae0 <GPS_calc_longitude_scaling+0x7c>)
 8007ab0:	f011 fa9e 	bl	8018ff0 <__aeabi_fdiv>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	490a      	ldr	r1, [pc, #40]	; (8007ae4 <GPS_calc_longitude_scaling+0x80>)
 8007aba:	f011 f9e5 	bl	8018e88 <__aeabi_fmul>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	60fb      	str	r3, [r7, #12]
    GPS_scaleLonDown = cosf(rads);
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f00e fdb4 	bl	8016630 <cosf>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	4b03      	ldr	r3, [pc, #12]	; (8007ad8 <GPS_calc_longitude_scaling+0x74>)
 8007acc:	601a      	str	r2, [r3, #0]
}
 8007ace:	f107 0710 	add.w	r7, r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	2000068c 	.word	0x2000068c
 8007adc:	00000000 	.word	0x00000000
 8007ae0:	4b189680 	.word	0x4b189680
 8007ae4:	3c8efa35 	.word	0x3c8efa35

08007ae8 <GPS_set_next_wp>:

////////////////////////////////////////////////////////////////////////////////////
// Sets the waypoint to navigate, reset neccessary variables and calculate initial values
//
void GPS_set_next_wp(int32_t *lat, int32_t *lon)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af02      	add	r7, sp, #8
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
    GPS_WP[LAT] = *lat;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	4b16      	ldr	r3, [pc, #88]	; (8007b50 <GPS_set_next_wp+0x68>)
 8007af8:	601a      	str	r2, [r3, #0]
    GPS_WP[LON] = *lon;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	4b14      	ldr	r3, [pc, #80]	; (8007b50 <GPS_set_next_wp+0x68>)
 8007b00:	605a      	str	r2, [r3, #4]

    GPS_calc_longitude_scaling(*lat);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff ffac 	bl	8007a64 <GPS_calc_longitude_scaling>
    GPS_distance_cm_bearing(&GPS_coord[LAT], &GPS_coord[LON], &GPS_WP[LAT], &GPS_WP[LON], &wp_distance, &target_bearing);
 8007b0c:	4b11      	ldr	r3, [pc, #68]	; (8007b54 <GPS_set_next_wp+0x6c>)
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	4b11      	ldr	r3, [pc, #68]	; (8007b58 <GPS_set_next_wp+0x70>)
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	4811      	ldr	r0, [pc, #68]	; (8007b5c <GPS_set_next_wp+0x74>)
 8007b16:	4912      	ldr	r1, [pc, #72]	; (8007b60 <GPS_set_next_wp+0x78>)
 8007b18:	4a0d      	ldr	r2, [pc, #52]	; (8007b50 <GPS_set_next_wp+0x68>)
 8007b1a:	4b12      	ldr	r3, [pc, #72]	; (8007b64 <GPS_set_next_wp+0x7c>)
 8007b1c:	f000 f84e 	bl	8007bbc <GPS_distance_cm_bearing>

    nav_bearing = target_bearing;
 8007b20:	4b0d      	ldr	r3, [pc, #52]	; (8007b58 <GPS_set_next_wp+0x70>)
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	4b10      	ldr	r3, [pc, #64]	; (8007b68 <GPS_set_next_wp+0x80>)
 8007b26:	601a      	str	r2, [r3, #0]
    GPS_calc_location_error(&GPS_WP[LAT], &GPS_WP[LON], &GPS_coord[LAT], &GPS_coord[LON]);
 8007b28:	4809      	ldr	r0, [pc, #36]	; (8007b50 <GPS_set_next_wp+0x68>)
 8007b2a:	490e      	ldr	r1, [pc, #56]	; (8007b64 <GPS_set_next_wp+0x7c>)
 8007b2c:	4a0b      	ldr	r2, [pc, #44]	; (8007b5c <GPS_set_next_wp+0x74>)
 8007b2e:	4b0c      	ldr	r3, [pc, #48]	; (8007b60 <GPS_set_next_wp+0x78>)
 8007b30:	f000 f93c 	bl	8007dac <GPS_calc_location_error>
    original_target_bearing = target_bearing;
 8007b34:	4b08      	ldr	r3, [pc, #32]	; (8007b58 <GPS_set_next_wp+0x70>)
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	4b0c      	ldr	r3, [pc, #48]	; (8007b6c <GPS_set_next_wp+0x84>)
 8007b3a:	601a      	str	r2, [r3, #0]
    waypoint_speed_gov = cfg.nav_speed_min;
 8007b3c:	4b0c      	ldr	r3, [pc, #48]	; (8007b70 <GPS_set_next_wp+0x88>)
 8007b3e:	f8b3 3096 	ldrh.w	r3, [r3, #150]	; 0x96
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	4b0b      	ldr	r3, [pc, #44]	; (8007b74 <GPS_set_next_wp+0x8c>)
 8007b46:	801a      	strh	r2, [r3, #0]
}
 8007b48:	f107 0708 	add.w	r7, r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	2000069c 	.word	0x2000069c
 8007b54:	200006b0 	.word	0x200006b0
 8007b58:	200006a4 	.word	0x200006a4
 8007b5c:	200012cc 	.word	0x200012cc
 8007b60:	200012d0 	.word	0x200012d0
 8007b64:	200006a0 	.word	0x200006a0
 8007b68:	20000704 	.word	0x20000704
 8007b6c:	200006a8 	.word	0x200006a8
 8007b70:	20000be0 	.word	0x20000be0
 8007b74:	200006b4 	.word	0x200006b4

08007b78 <check_missed_wp>:

////////////////////////////////////////////////////////////////////////////////////
// Check if we missed the destination somehow
//
static bool check_missed_wp(void)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
    int32_t temp;
    temp = target_bearing - original_target_bearing;
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	; (8007bb4 <check_missed_wp+0x3c>)
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	4b0d      	ldr	r3, [pc, #52]	; (8007bb8 <check_missed_wp+0x40>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	1ad3      	subs	r3, r2, r3
 8007b88:	607b      	str	r3, [r7, #4]
    temp = wrap_18000(temp);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fbf0 	bl	8008370 <wrap_18000>
 8007b90:	6078      	str	r0, [r7, #4]
    return (abs(temp) > 10000); // we passed the waypoint by 100 degrees
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8007b98:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8007b9c:	f242 7310 	movw	r3, #10000	; 0x2710
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	bfd4      	ite	le
 8007ba4:	2300      	movle	r3, #0
 8007ba6:	2301      	movgt	r3, #1
 8007ba8:	b2db      	uxtb	r3, r3
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	f107 0708 	add.w	r7, r7, #8
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	200006a4 	.word	0x200006a4
 8007bb8:	200006a8 	.word	0x200006a8

08007bbc <GPS_distance_cm_bearing>:

////////////////////////////////////////////////////////////////////////////////////
// Get distance between two points in cm
// Get bearing from pos1 to pos2, returns an 1deg = 100 precision
static void GPS_distance_cm_bearing(int32_t * lat1, int32_t * lon1, int32_t * lat2, int32_t * lon2, uint32_t * dist, int32_t * bearing)
{
 8007bbc:	b590      	push	{r4, r7, lr}
 8007bbe:	b087      	sub	sp, #28
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	60f8      	str	r0, [r7, #12]
 8007bc4:	60b9      	str	r1, [r7, #8]
 8007bc6:	607a      	str	r2, [r7, #4]
 8007bc8:	603b      	str	r3, [r7, #0]
    float dLat = *lat2 - *lat1; // difference of latitude in 1/10 000 000 degrees
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f011 f903 	bl	8018de0 <__aeabi_i2f>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	617b      	str	r3, [r7, #20]
    float dLon = (float) (*lon2 - *lon1) * GPS_scaleLonDown;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	4618      	mov	r0, r3
 8007bea:	f011 f8f9 	bl	8018de0 <__aeabi_i2f>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	4b27      	ldr	r3, [pc, #156]	; (8007c90 <GPS_distance_cm_bearing+0xd4>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	f011 f946 	bl	8018e88 <__aeabi_fmul>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	613b      	str	r3, [r7, #16]
    *dist = sqrtf(sq(dLat) + sq(dLon)) * 1.113195f;
 8007c00:	6978      	ldr	r0, [r7, #20]
 8007c02:	6979      	ldr	r1, [r7, #20]
 8007c04:	f011 f940 	bl	8018e88 <__aeabi_fmul>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	461c      	mov	r4, r3
 8007c0c:	6938      	ldr	r0, [r7, #16]
 8007c0e:	6939      	ldr	r1, [r7, #16]
 8007c10:	f011 f93a 	bl	8018e88 <__aeabi_fmul>
 8007c14:	4603      	mov	r3, r0
 8007c16:	4620      	mov	r0, r4
 8007c18:	4619      	mov	r1, r3
 8007c1a:	f011 f82d 	bl	8018c78 <__addsf3>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	4618      	mov	r0, r3
 8007c22:	f00e fe3f 	bl	80168a4 <sqrtf>
 8007c26:	4603      	mov	r3, r0
 8007c28:	4618      	mov	r0, r3
 8007c2a:	491a      	ldr	r1, [pc, #104]	; (8007c94 <GPS_distance_cm_bearing+0xd8>)
 8007c2c:	f011 f92c 	bl	8018e88 <__aeabi_fmul>
 8007c30:	4603      	mov	r3, r0
 8007c32:	4618      	mov	r0, r3
 8007c34:	f011 fb14 	bl	8019260 <__aeabi_f2uiz>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3c:	601a      	str	r2, [r3, #0]

    *bearing = 9000.0f + atan2f(-dLat, dLon) * 5729.57795f;      // Convert the output radians to 100xdeg
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007c44:	4618      	mov	r0, r3
 8007c46:	6939      	ldr	r1, [r7, #16]
 8007c48:	f00e fe2a 	bl	80168a0 <atan2f>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	4911      	ldr	r1, [pc, #68]	; (8007c98 <GPS_distance_cm_bearing+0xdc>)
 8007c52:	f011 f919 	bl	8018e88 <__aeabi_fmul>
 8007c56:	4603      	mov	r3, r0
 8007c58:	4618      	mov	r0, r3
 8007c5a:	4910      	ldr	r1, [pc, #64]	; (8007c9c <GPS_distance_cm_bearing+0xe0>)
 8007c5c:	f011 f80c 	bl	8018c78 <__addsf3>
 8007c60:	4603      	mov	r3, r0
 8007c62:	4618      	mov	r0, r3
 8007c64:	f011 fad6 	bl	8019214 <__aeabi_f2iz>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6c:	601a      	str	r2, [r3, #0]
    if (*bearing < 0)
 8007c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	da07      	bge.n	8007c86 <GPS_distance_cm_bearing+0xca>
        *bearing += 36000;
 8007c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 8007c7e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8007c82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c84:	6013      	str	r3, [r2, #0]
}
 8007c86:	f107 071c 	add.w	r7, r7, #28
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd90      	pop	{r4, r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	2000068c 	.word	0x2000068c
 8007c94:	3f8e7d2c 	.word	0x3f8e7d2c
 8007c98:	45b30ca0 	.word	0x45b30ca0
 8007c9c:	460ca000 	.word	0x460ca000

08007ca0 <GPS_calc_velocity>:

////////////////////////////////////////////////////////////////////////////////////
// Calculate our current speed vector from gps position data
//
static void GPS_calc_velocity(void)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
    static int32_t last[2] = { 0, 0 };
    static uint8_t init = 0;
    // y_GPS_speed positve = Up
    // x_GPS_speed positve = Right

    if (init) {
 8007ca6:	4b39      	ldr	r3, [pc, #228]	; (8007d8c <GPS_calc_velocity+0xec>)
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d05e      	beq.n	8007d6c <GPS_calc_velocity+0xcc>
        float tmp = 1.0f / dTnav;
 8007cae:	4b38      	ldr	r3, [pc, #224]	; (8007d90 <GPS_calc_velocity+0xf0>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	483d      	ldr	r0, [pc, #244]	; (8007da8 <GPS_calc_velocity+0x108>)
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	f011 f99b 	bl	8018ff0 <__aeabi_fdiv>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	607b      	str	r3, [r7, #4]
        actual_speed[GPS_X] = (float) (GPS_coord[LON] - last[LON]) * GPS_scaleLonDown * tmp;
 8007cbe:	4b35      	ldr	r3, [pc, #212]	; (8007d94 <GPS_calc_velocity+0xf4>)
 8007cc0:	685a      	ldr	r2, [r3, #4]
 8007cc2:	4b35      	ldr	r3, [pc, #212]	; (8007d98 <GPS_calc_velocity+0xf8>)
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f011 f889 	bl	8018de0 <__aeabi_i2f>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	4b32      	ldr	r3, [pc, #200]	; (8007d9c <GPS_calc_velocity+0xfc>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	f011 f8d6 	bl	8018e88 <__aeabi_fmul>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	4618      	mov	r0, r3
 8007ce0:	6879      	ldr	r1, [r7, #4]
 8007ce2:	f011 f8d1 	bl	8018e88 <__aeabi_fmul>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f011 fa93 	bl	8019214 <__aeabi_f2iz>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	b29a      	uxth	r2, r3
 8007cf2:	4b2b      	ldr	r3, [pc, #172]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007cf4:	805a      	strh	r2, [r3, #2]
        actual_speed[GPS_Y] = (float) (GPS_coord[LAT] - last[LAT]) * tmp;
 8007cf6:	4b27      	ldr	r3, [pc, #156]	; (8007d94 <GPS_calc_velocity+0xf4>)
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	4b27      	ldr	r3, [pc, #156]	; (8007d98 <GPS_calc_velocity+0xf8>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	4618      	mov	r0, r3
 8007d02:	f011 f86d 	bl	8018de0 <__aeabi_i2f>
 8007d06:	4603      	mov	r3, r0
 8007d08:	4618      	mov	r0, r3
 8007d0a:	6879      	ldr	r1, [r7, #4]
 8007d0c:	f011 f8bc 	bl	8018e88 <__aeabi_fmul>
 8007d10:	4603      	mov	r3, r0
 8007d12:	4618      	mov	r0, r3
 8007d14:	f011 fa7e 	bl	8019214 <__aeabi_f2iz>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	4b20      	ldr	r3, [pc, #128]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d1e:	801a      	strh	r2, [r3, #0]

        actual_speed[GPS_X] = (actual_speed[GPS_X] + speed_old[GPS_X]) / 2;
 8007d20:	4b1f      	ldr	r3, [pc, #124]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d22:	885b      	ldrh	r3, [r3, #2]
 8007d24:	b21a      	sxth	r2, r3
 8007d26:	4b1f      	ldr	r3, [pc, #124]	; (8007da4 <GPS_calc_velocity+0x104>)
 8007d28:	885b      	ldrh	r3, [r3, #2]
 8007d2a:	b21b      	sxth	r3, r3
 8007d2c:	18d3      	adds	r3, r2, r3
 8007d2e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8007d32:	18d3      	adds	r3, r2, r3
 8007d34:	ea4f 0363 	mov.w	r3, r3, asr #1
 8007d38:	b29a      	uxth	r2, r3
 8007d3a:	4b19      	ldr	r3, [pc, #100]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d3c:	805a      	strh	r2, [r3, #2]
        actual_speed[GPS_Y] = (actual_speed[GPS_Y] + speed_old[GPS_Y]) / 2;
 8007d3e:	4b18      	ldr	r3, [pc, #96]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d40:	881b      	ldrh	r3, [r3, #0]
 8007d42:	b21a      	sxth	r2, r3
 8007d44:	4b17      	ldr	r3, [pc, #92]	; (8007da4 <GPS_calc_velocity+0x104>)
 8007d46:	881b      	ldrh	r3, [r3, #0]
 8007d48:	b21b      	sxth	r3, r3
 8007d4a:	18d3      	adds	r3, r2, r3
 8007d4c:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8007d50:	18d3      	adds	r3, r2, r3
 8007d52:	ea4f 0363 	mov.w	r3, r3, asr #1
 8007d56:	b29a      	uxth	r2, r3
 8007d58:	4b11      	ldr	r3, [pc, #68]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d5a:	801a      	strh	r2, [r3, #0]

        speed_old[GPS_X] = actual_speed[GPS_X];
 8007d5c:	4b10      	ldr	r3, [pc, #64]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d5e:	885a      	ldrh	r2, [r3, #2]
 8007d60:	4b10      	ldr	r3, [pc, #64]	; (8007da4 <GPS_calc_velocity+0x104>)
 8007d62:	805a      	strh	r2, [r3, #2]
        speed_old[GPS_Y] = actual_speed[GPS_Y];
 8007d64:	4b0e      	ldr	r3, [pc, #56]	; (8007da0 <GPS_calc_velocity+0x100>)
 8007d66:	881a      	ldrh	r2, [r3, #0]
 8007d68:	4b0e      	ldr	r3, [pc, #56]	; (8007da4 <GPS_calc_velocity+0x104>)
 8007d6a:	801a      	strh	r2, [r3, #0]
    }
    init = 1;
 8007d6c:	4b07      	ldr	r3, [pc, #28]	; (8007d8c <GPS_calc_velocity+0xec>)
 8007d6e:	f04f 0201 	mov.w	r2, #1
 8007d72:	701a      	strb	r2, [r3, #0]

    last[LON] = GPS_coord[LON];
 8007d74:	4b07      	ldr	r3, [pc, #28]	; (8007d94 <GPS_calc_velocity+0xf4>)
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	4b07      	ldr	r3, [pc, #28]	; (8007d98 <GPS_calc_velocity+0xf8>)
 8007d7a:	605a      	str	r2, [r3, #4]
    last[LAT] = GPS_coord[LAT];
 8007d7c:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <GPS_calc_velocity+0xf4>)
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	4b05      	ldr	r3, [pc, #20]	; (8007d98 <GPS_calc_velocity+0xf8>)
 8007d82:	601a      	str	r2, [r3, #0]
}
 8007d84:	f107 0708 	add.w	r7, r7, #8
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	2000076d 	.word	0x2000076d
 8007d90:	20000684 	.word	0x20000684
 8007d94:	200012cc 	.word	0x200012cc
 8007d98:	20000770 	.word	0x20000770
 8007d9c:	2000068c 	.word	0x2000068c
 8007da0:	20000688 	.word	0x20000688
 8007da4:	20000778 	.word	0x20000778
 8007da8:	3f800000 	.word	0x3f800000

08007dac <GPS_calc_location_error>:
//      1800    = 19.80m = 60 feet
//      3000    = 33m
//      10000   = 111m
//
static void GPS_calc_location_error(int32_t *target_lat, int32_t *target_lng, int32_t *gps_lat, int32_t *gps_lng)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
 8007db8:	603b      	str	r3, [r7, #0]
    error[LON] = (float) (*target_lng - *gps_lng) * GPS_scaleLonDown;   // X Error
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f011 f80b 	bl	8018de0 <__aeabi_i2f>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	4b0b      	ldr	r3, [pc, #44]	; (8007dfc <GPS_calc_location_error+0x50>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	f011 f858 	bl	8018e88 <__aeabi_fmul>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f011 fa1a 	bl	8019214 <__aeabi_f2iz>
 8007de0:	4602      	mov	r2, r0
 8007de2:	4b07      	ldr	r3, [pc, #28]	; (8007e00 <GPS_calc_location_error+0x54>)
 8007de4:	605a      	str	r2, [r3, #4]
    error[LAT] = *target_lat - *gps_lat;        // Y Error
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	1ad2      	subs	r2, r2, r3
 8007df0:	4b03      	ldr	r3, [pc, #12]	; (8007e00 <GPS_calc_location_error+0x54>)
 8007df2:	601a      	str	r2, [r3, #0]
}
 8007df4:	f107 0710 	add.w	r7, r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	2000068c 	.word	0x2000068c
 8007e00:	20000694 	.word	0x20000694

08007e04 <GPS_calc_poshold>:

////////////////////////////////////////////////////////////////////////////////////
// Calculate nav_lat and nav_lon from the x and y error and the speed
//
static void GPS_calc_poshold(void)
{
 8007e04:	b590      	push	{r4, r7, lr}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
    int32_t d;
    int32_t target_speed;
    int axis;

    for (axis = 0; axis < 2; axis++) {
 8007e0a:	f04f 0300 	mov.w	r3, #0
 8007e0e:	60bb      	str	r3, [r7, #8]
 8007e10:	e0b6      	b.n	8007f80 <GPS_calc_poshold+0x17c>
        target_speed = get_P(error[axis], &posholdPID_PARAM);       // calculate desired speed from lon error
 8007e12:	4b5f      	ldr	r3, [pc, #380]	; (8007f90 <GPS_calc_poshold+0x18c>)
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	495d      	ldr	r1, [pc, #372]	; (8007f94 <GPS_calc_poshold+0x190>)
 8007e1e:	f7ff f9ed 	bl	80071fc <get_P>
 8007e22:	6078      	str	r0, [r7, #4]
        rate_error[axis] = target_speed - actual_speed[axis];       // calc the speed error
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	4b5b      	ldr	r3, [pc, #364]	; (8007f98 <GPS_calc_poshold+0x194>)
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	b299      	uxth	r1, r3
 8007e38:	4b58      	ldr	r3, [pc, #352]	; (8007f9c <GPS_calc_poshold+0x198>)
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

        nav[axis] = get_P(rate_error[axis], &poshold_ratePID_PARAM) +
 8007e40:	4b56      	ldr	r3, [pc, #344]	; (8007f9c <GPS_calc_poshold+0x198>)
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007e48:	b21b      	sxth	r3, r3
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	4954      	ldr	r1, [pc, #336]	; (8007fa0 <GPS_calc_poshold+0x19c>)
 8007e4e:	f7ff f9d5 	bl	80071fc <get_P>
 8007e52:	4603      	mov	r3, r0
 8007e54:	b29c      	uxth	r4, r3
                    get_I(rate_error[axis] + error[axis], &dTnav, &poshold_ratePID[axis], &poshold_ratePID_PARAM);
 8007e56:	4b51      	ldr	r3, [pc, #324]	; (8007f9c <GPS_calc_poshold+0x198>)
 8007e58:	68ba      	ldr	r2, [r7, #8]
 8007e5a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007e5e:	b21a      	sxth	r2, r3
 8007e60:	4b4b      	ldr	r3, [pc, #300]	; (8007f90 <GPS_calc_poshold+0x18c>)
 8007e62:	68b9      	ldr	r1, [r7, #8]
 8007e64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007e68:	18d1      	adds	r1, r2, r3
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007e72:	189b      	adds	r3, r3, r2
 8007e74:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007e78:	4a4a      	ldr	r2, [pc, #296]	; (8007fa4 <GPS_calc_poshold+0x1a0>)
 8007e7a:	189b      	adds	r3, r3, r2
 8007e7c:	4608      	mov	r0, r1
 8007e7e:	494a      	ldr	r1, [pc, #296]	; (8007fa8 <GPS_calc_poshold+0x1a4>)
 8007e80:	461a      	mov	r2, r3
 8007e82:	4b47      	ldr	r3, [pc, #284]	; (8007fa0 <GPS_calc_poshold+0x19c>)
 8007e84:	f7ff f9d4 	bl	8007230 <get_I>
 8007e88:	4603      	mov	r3, r0

    for (axis = 0; axis < 2; axis++) {
        target_speed = get_P(error[axis], &posholdPID_PARAM);       // calculate desired speed from lon error
        rate_error[axis] = target_speed - actual_speed[axis];       // calc the speed error

        nav[axis] = get_P(rate_error[axis], &poshold_ratePID_PARAM) +
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	18e3      	adds	r3, r4, r3
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	b299      	uxth	r1, r3
 8007e92:	4b46      	ldr	r3, [pc, #280]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007e94:	68ba      	ldr	r2, [r7, #8]
 8007e96:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                    get_I(rate_error[axis] + error[axis], &dTnav, &poshold_ratePID[axis], &poshold_ratePID_PARAM);
        d = get_D(error[axis], &dTnav, &poshold_ratePID[axis], &poshold_ratePID_PARAM);
 8007e9a:	4b3d      	ldr	r3, [pc, #244]	; (8007f90 <GPS_calc_poshold+0x18c>)
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007eaa:	189b      	adds	r3, r3, r2
 8007eac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007eb0:	4a3c      	ldr	r2, [pc, #240]	; (8007fa4 <GPS_calc_poshold+0x1a0>)
 8007eb2:	189b      	adds	r3, r3, r2
 8007eb4:	4608      	mov	r0, r1
 8007eb6:	493c      	ldr	r1, [pc, #240]	; (8007fa8 <GPS_calc_poshold+0x1a4>)
 8007eb8:	461a      	mov	r2, r3
 8007eba:	4b39      	ldr	r3, [pc, #228]	; (8007fa0 <GPS_calc_poshold+0x19c>)
 8007ebc:	f7ff fa0c 	bl	80072d8 <get_D>
 8007ec0:	60f8      	str	r0, [r7, #12]
        d = constrain(d, -2000, 2000);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8007ec8:	db06      	blt.n	8007ed8 <GPS_calc_poshold+0xd4>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007ed0:	bfa8      	it	ge
 8007ed2:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 8007ed6:	e000      	b.n	8007eda <GPS_calc_poshold+0xd6>
 8007ed8:	4b35      	ldr	r3, [pc, #212]	; (8007fb0 <GPS_calc_poshold+0x1ac>)
 8007eda:	60fb      	str	r3, [r7, #12]

        // get rid of noise
#if defined(GPS_LOW_SPEED_D_FILTER)
        if (abs(actual_speed[axis]) < 50)
 8007edc:	4b2e      	ldr	r3, [pc, #184]	; (8007f98 <GPS_calc_poshold+0x194>)
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007ee4:	b21b      	sxth	r3, r3
 8007ee6:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8007eea:	db09      	blt.n	8007f00 <GPS_calc_poshold+0xfc>
 8007eec:	4b2a      	ldr	r3, [pc, #168]	; (8007f98 <GPS_calc_poshold+0x194>)
 8007eee:	68ba      	ldr	r2, [r7, #8]
 8007ef0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007ef4:	b21b      	sxth	r3, r3
 8007ef6:	2b31      	cmp	r3, #49	; 0x31
 8007ef8:	dc02      	bgt.n	8007f00 <GPS_calc_poshold+0xfc>
            d = 0;
 8007efa:	f04f 0300 	mov.w	r3, #0
 8007efe:	60fb      	str	r3, [r7, #12]
#endif

        nav[axis] +=d;
 8007f00:	4b2a      	ldr	r3, [pc, #168]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007f02:	68ba      	ldr	r2, [r7, #8]
 8007f04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	18d3      	adds	r3, r2, r3
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	b299      	uxth	r1, r3
 8007f14:	4b25      	ldr	r3, [pc, #148]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        nav[axis] = constrain(nav[axis], -NAV_BANK_MAX, NAV_BANK_MAX);
 8007f1c:	4b23      	ldr	r3, [pc, #140]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007f1e:	68ba      	ldr	r2, [r7, #8]
 8007f20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007f24:	b21a      	sxth	r2, r3
 8007f26:	4b23      	ldr	r3, [pc, #140]	; (8007fb4 <GPS_calc_poshold+0x1b0>)
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	db0b      	blt.n	8007f44 <GPS_calc_poshold+0x140>
 8007f2c:	4b1f      	ldr	r3, [pc, #124]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007f34:	b21a      	sxth	r2, r3
 8007f36:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	bfb8      	it	lt
 8007f3e:	4613      	movlt	r3, r2
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	e001      	b.n	8007f48 <GPS_calc_poshold+0x144>
 8007f44:	f24f 4348 	movw	r3, #62536	; 0xf448
 8007f48:	4a18      	ldr	r2, [pc, #96]	; (8007fac <GPS_calc_poshold+0x1a8>)
 8007f4a:	68b9      	ldr	r1, [r7, #8]
 8007f4c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        navPID[axis].integrator = poshold_ratePID[axis].integrator;
 8007f50:	4914      	ldr	r1, [pc, #80]	; (8007fa4 <GPS_calc_poshold+0x1a0>)
 8007f52:	68ba      	ldr	r2, [r7, #8]
 8007f54:	4613      	mov	r3, r2
 8007f56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007f5a:	189b      	adds	r3, r3, r2
 8007f5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007f60:	18cb      	adds	r3, r1, r3
 8007f62:	6819      	ldr	r1, [r3, #0]
 8007f64:	4814      	ldr	r0, [pc, #80]	; (8007fb8 <GPS_calc_poshold+0x1b4>)
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	4613      	mov	r3, r2
 8007f6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007f6e:	189b      	adds	r3, r3, r2
 8007f70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007f74:	18c3      	adds	r3, r0, r3
 8007f76:	6019      	str	r1, [r3, #0]
{
    int32_t d;
    int32_t target_speed;
    int axis;

    for (axis = 0; axis < 2; axis++) {
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	f103 0301 	add.w	r3, r3, #1
 8007f7e:	60bb      	str	r3, [r7, #8]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	f77f af45 	ble.w	8007e12 <GPS_calc_poshold+0xe>

        nav[axis] +=d;
        nav[axis] = constrain(nav[axis], -NAV_BANK_MAX, NAV_BANK_MAX);
        navPID[axis].integrator = poshold_ratePID[axis].integrator;
    }
}
 8007f88:	f107 0714 	add.w	r7, r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd90      	pop	{r4, r7, pc}
 8007f90:	20000694 	.word	0x20000694
 8007f94:	200005dc 	.word	0x200005dc
 8007f98:	20000688 	.word	0x20000688
 8007f9c:	20000690 	.word	0x20000690
 8007fa0:	200005ec 	.word	0x200005ec
 8007fa4:	20000634 	.word	0x20000634
 8007fa8:	20000684 	.word	0x20000684
 8007fac:	20001280 	.word	0x20001280
 8007fb0:	fffff830 	.word	0xfffff830
 8007fb4:	fffff448 	.word	0xfffff448
 8007fb8:	2000065c 	.word	0x2000065c

08007fbc <GPS_calc_nav_rate>:

////////////////////////////////////////////////////////////////////////////////////
// Calculate the desired nav_lat and nav_lon for distance flying such as RTH
//
static void GPS_calc_nav_rate(int max_speed)
{
 8007fbc:	b590      	push	{r4, r7, lr}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
    float trig[2];
    float temp;
    int axis;

    // push us towards the original track
    GPS_update_crosstrack();
 8007fc4:	f000 f8f0 	bl	80081a8 <GPS_update_crosstrack>

    // nav_bearing includes crosstrack
    temp = (9000l - nav_bearing) * RADX100;
 8007fc8:	4b6d      	ldr	r3, [pc, #436]	; (8008180 <GPS_calc_nav_rate+0x1c4>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f5c3 530c 	rsb	r3, r3, #8960	; 0x2300
 8007fd0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f010 ff03 	bl	8018de0 <__aeabi_i2f>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	4618      	mov	r0, r3
 8007fde:	4971      	ldr	r1, [pc, #452]	; (80081a4 <GPS_calc_nav_rate+0x1e8>)
 8007fe0:	f010 ff52 	bl	8018e88 <__aeabi_fmul>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	613b      	str	r3, [r7, #16]
    trig[GPS_X] = cosf(temp);
 8007fe8:	6938      	ldr	r0, [r7, #16]
 8007fea:	f00e fb21 	bl	8016630 <cosf>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	60fb      	str	r3, [r7, #12]
    trig[GPS_Y] = sinf(temp);
 8007ff2:	6938      	ldr	r0, [r7, #16]
 8007ff4:	f00e fb52 	bl	801669c <sinf>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	60bb      	str	r3, [r7, #8]

    for (axis = 0; axis < 2; axis++) {
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	617b      	str	r3, [r7, #20]
 8008002:	e0b4      	b.n	800816e <GPS_calc_nav_rate+0x1b2>
        rate_error[axis] = (trig[axis] * max_speed) - actual_speed[axis];
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800800a:	f107 0218 	add.w	r2, r7, #24
 800800e:	18d3      	adds	r3, r2, r3
 8008010:	f853 4c10 	ldr.w	r4, [r3, #-16]
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f010 fee3 	bl	8018de0 <__aeabi_i2f>
 800801a:	4603      	mov	r3, r0
 800801c:	4620      	mov	r0, r4
 800801e:	4619      	mov	r1, r3
 8008020:	f010 ff32 	bl	8018e88 <__aeabi_fmul>
 8008024:	4603      	mov	r3, r0
 8008026:	461c      	mov	r4, r3
 8008028:	4b56      	ldr	r3, [pc, #344]	; (8008184 <GPS_calc_nav_rate+0x1c8>)
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008030:	b21b      	sxth	r3, r3
 8008032:	4618      	mov	r0, r3
 8008034:	f010 fed4 	bl	8018de0 <__aeabi_i2f>
 8008038:	4603      	mov	r3, r0
 800803a:	4620      	mov	r0, r4
 800803c:	4619      	mov	r1, r3
 800803e:	f010 fe19 	bl	8018c74 <__aeabi_fsub>
 8008042:	4603      	mov	r3, r0
 8008044:	4618      	mov	r0, r3
 8008046:	f011 f8e5 	bl	8019214 <__aeabi_f2iz>
 800804a:	4603      	mov	r3, r0
 800804c:	b299      	uxth	r1, r3
 800804e:	4b4e      	ldr	r3, [pc, #312]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        rate_error[axis] = constrain(rate_error[axis], -1000, 1000);
 8008056:	4b4c      	ldr	r3, [pc, #304]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800805e:	b21b      	sxth	r3, r3
 8008060:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8008064:	db0b      	blt.n	800807e <GPS_calc_nav_rate+0xc2>
 8008066:	4b48      	ldr	r3, [pc, #288]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800806e:	b21b      	sxth	r3, r3
 8008070:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008074:	bfa8      	it	ge
 8008076:	f44f 737a 	movge.w	r3, #1000	; 0x3e8
 800807a:	b29b      	uxth	r3, r3
 800807c:	e001      	b.n	8008082 <GPS_calc_nav_rate+0xc6>
 800807e:	f64f 4318 	movw	r3, #64536	; 0xfc18
 8008082:	4a41      	ldr	r2, [pc, #260]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 8008084:	6979      	ldr	r1, [r7, #20]
 8008086:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        // P + I + D
        nav[axis] = get_P(rate_error[axis], &navPID_PARAM) +
 800808a:	4b3f      	ldr	r3, [pc, #252]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008092:	b21b      	sxth	r3, r3
 8008094:	4618      	mov	r0, r3
 8008096:	493d      	ldr	r1, [pc, #244]	; (800818c <GPS_calc_nav_rate+0x1d0>)
 8008098:	f7ff f8b0 	bl	80071fc <get_P>
 800809c:	4603      	mov	r3, r0
 800809e:	b29c      	uxth	r4, r3
                    get_I(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM) +
 80080a0:	4b39      	ldr	r3, [pc, #228]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80080a8:	b219      	sxth	r1, r3
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	4613      	mov	r3, r2
 80080ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80080b2:	189b      	adds	r3, r3, r2
 80080b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80080b8:	4a35      	ldr	r2, [pc, #212]	; (8008190 <GPS_calc_nav_rate+0x1d4>)
 80080ba:	189b      	adds	r3, r3, r2
 80080bc:	4608      	mov	r0, r1
 80080be:	4935      	ldr	r1, [pc, #212]	; (8008194 <GPS_calc_nav_rate+0x1d8>)
 80080c0:	461a      	mov	r2, r3
 80080c2:	4b32      	ldr	r3, [pc, #200]	; (800818c <GPS_calc_nav_rate+0x1d0>)
 80080c4:	f7ff f8b4 	bl	8007230 <get_I>
 80080c8:	4603      	mov	r3, r0

    for (axis = 0; axis < 2; axis++) {
        rate_error[axis] = (trig[axis] * max_speed) - actual_speed[axis];
        rate_error[axis] = constrain(rate_error[axis], -1000, 1000);
        // P + I + D
        nav[axis] = get_P(rate_error[axis], &navPID_PARAM) +
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	18e3      	adds	r3, r4, r3
 80080ce:	b29c      	uxth	r4, r3
                    get_I(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM) +
                    get_D(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM);
 80080d0:	4b2d      	ldr	r3, [pc, #180]	; (8008188 <GPS_calc_nav_rate+0x1cc>)
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80080d8:	b219      	sxth	r1, r3
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	4613      	mov	r3, r2
 80080de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80080e2:	189b      	adds	r3, r3, r2
 80080e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80080e8:	4a29      	ldr	r2, [pc, #164]	; (8008190 <GPS_calc_nav_rate+0x1d4>)
 80080ea:	189b      	adds	r3, r3, r2
 80080ec:	4608      	mov	r0, r1
 80080ee:	4929      	ldr	r1, [pc, #164]	; (8008194 <GPS_calc_nav_rate+0x1d8>)
 80080f0:	461a      	mov	r2, r3
 80080f2:	4b26      	ldr	r3, [pc, #152]	; (800818c <GPS_calc_nav_rate+0x1d0>)
 80080f4:	f7ff f8f0 	bl	80072d8 <get_D>
 80080f8:	4603      	mov	r3, r0

    for (axis = 0; axis < 2; axis++) {
        rate_error[axis] = (trig[axis] * max_speed) - actual_speed[axis];
        rate_error[axis] = constrain(rate_error[axis], -1000, 1000);
        // P + I + D
        nav[axis] = get_P(rate_error[axis], &navPID_PARAM) +
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	18e3      	adds	r3, r4, r3
 80080fe:	b29b      	uxth	r3, r3
 8008100:	b299      	uxth	r1, r3
 8008102:	4b25      	ldr	r3, [pc, #148]	; (8008198 <GPS_calc_nav_rate+0x1dc>)
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                    get_I(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM) +
                    get_D(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM);

        nav[axis] = constrain(nav[axis], -NAV_BANK_MAX, NAV_BANK_MAX);
 800810a:	4b23      	ldr	r3, [pc, #140]	; (8008198 <GPS_calc_nav_rate+0x1dc>)
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008112:	b21a      	sxth	r2, r3
 8008114:	4b21      	ldr	r3, [pc, #132]	; (800819c <GPS_calc_nav_rate+0x1e0>)
 8008116:	429a      	cmp	r2, r3
 8008118:	db0b      	blt.n	8008132 <GPS_calc_nav_rate+0x176>
 800811a:	4b1f      	ldr	r3, [pc, #124]	; (8008198 <GPS_calc_nav_rate+0x1dc>)
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008122:	b21a      	sxth	r2, r3
 8008124:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008128:	429a      	cmp	r2, r3
 800812a:	bfb8      	it	lt
 800812c:	4613      	movlt	r3, r2
 800812e:	b29b      	uxth	r3, r3
 8008130:	e001      	b.n	8008136 <GPS_calc_nav_rate+0x17a>
 8008132:	f24f 4348 	movw	r3, #62536	; 0xf448
 8008136:	4a18      	ldr	r2, [pc, #96]	; (8008198 <GPS_calc_nav_rate+0x1dc>)
 8008138:	6979      	ldr	r1, [r7, #20]
 800813a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        poshold_ratePID[axis].integrator = navPID[axis].integrator;
 800813e:	4914      	ldr	r1, [pc, #80]	; (8008190 <GPS_calc_nav_rate+0x1d4>)
 8008140:	697a      	ldr	r2, [r7, #20]
 8008142:	4613      	mov	r3, r2
 8008144:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008148:	189b      	adds	r3, r3, r2
 800814a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800814e:	18cb      	adds	r3, r1, r3
 8008150:	6819      	ldr	r1, [r3, #0]
 8008152:	4813      	ldr	r0, [pc, #76]	; (80081a0 <GPS_calc_nav_rate+0x1e4>)
 8008154:	697a      	ldr	r2, [r7, #20]
 8008156:	4613      	mov	r3, r2
 8008158:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800815c:	189b      	adds	r3, r3, r2
 800815e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008162:	18c3      	adds	r3, r0, r3
 8008164:	6019      	str	r1, [r3, #0]
    // nav_bearing includes crosstrack
    temp = (9000l - nav_bearing) * RADX100;
    trig[GPS_X] = cosf(temp);
    trig[GPS_Y] = sinf(temp);

    for (axis = 0; axis < 2; axis++) {
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f103 0301 	add.w	r3, r3, #1
 800816c:	617b      	str	r3, [r7, #20]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2b01      	cmp	r3, #1
 8008172:	f77f af47 	ble.w	8008004 <GPS_calc_nav_rate+0x48>
                    get_D(rate_error[axis], &dTnav, &navPID[axis], &navPID_PARAM);

        nav[axis] = constrain(nav[axis], -NAV_BANK_MAX, NAV_BANK_MAX);
        poshold_ratePID[axis].integrator = navPID[axis].integrator;
    }
}
 8008176:	f107 071c 	add.w	r7, r7, #28
 800817a:	46bd      	mov	sp, r7
 800817c:	bd90      	pop	{r4, r7, pc}
 800817e:	bf00      	nop
 8008180:	20000704 	.word	0x20000704
 8008184:	20000688 	.word	0x20000688
 8008188:	20000690 	.word	0x20000690
 800818c:	200005fc 	.word	0x200005fc
 8008190:	2000065c 	.word	0x2000065c
 8008194:	20000684 	.word	0x20000684
 8008198:	20001280 	.word	0x20001280
 800819c:	fffff448 	.word	0xfffff448
 80081a0:	20000634 	.word	0x20000634
 80081a4:	393702d3 	.word	0x393702d3

080081a8 <GPS_update_crosstrack>:
////////////////////////////////////////////////////////////////////////////////////
// Calculating cross track error, this tries to keep the copter on a direct line
// when flying to a waypoint.
//
static void GPS_update_crosstrack(void)
{
 80081a8:	b590      	push	{r4, r7, lr}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
    if (abs(wrap_18000(target_bearing - original_target_bearing)) < 4500) {     // If we are too far off or too close we don't do track following
 80081ae:	4b3e      	ldr	r3, [pc, #248]	; (80082a8 <GPS_update_crosstrack+0x100>)
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	4b3e      	ldr	r3, [pc, #248]	; (80082ac <GPS_update_crosstrack+0x104>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	4618      	mov	r0, r3
 80081ba:	f000 f8d9 	bl	8008370 <wrap_18000>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	dd10      	ble.n	80081e6 <GPS_update_crosstrack+0x3e>
 80081c4:	4b38      	ldr	r3, [pc, #224]	; (80082a8 <GPS_update_crosstrack+0x100>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	4b38      	ldr	r3, [pc, #224]	; (80082ac <GPS_update_crosstrack+0x104>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	4618      	mov	r0, r3
 80081d0:	f000 f8ce 	bl	8008370 <wrap_18000>
 80081d4:	4602      	mov	r2, r0
 80081d6:	f241 1393 	movw	r3, #4499	; 0x1193
 80081da:	429a      	cmp	r2, r3
 80081dc:	bfcc      	ite	gt
 80081de:	2300      	movgt	r3, #0
 80081e0:	2301      	movle	r3, #1
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	e011      	b.n	800820a <GPS_update_crosstrack+0x62>
 80081e6:	4b30      	ldr	r3, [pc, #192]	; (80082a8 <GPS_update_crosstrack+0x100>)
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	4b30      	ldr	r3, [pc, #192]	; (80082ac <GPS_update_crosstrack+0x104>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	1ad3      	subs	r3, r2, r3
 80081f0:	4618      	mov	r0, r3
 80081f2:	f000 f8bd 	bl	8008370 <wrap_18000>
 80081f6:	4603      	mov	r3, r0
 80081f8:	f1c3 0200 	rsb	r2, r3, #0
 80081fc:	f241 1393 	movw	r3, #4499	; 0x1193
 8008200:	429a      	cmp	r2, r3
 8008202:	bfcc      	ite	gt
 8008204:	2300      	movgt	r3, #0
 8008206:	2301      	movle	r3, #1
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b00      	cmp	r3, #0
 800820c:	d044      	beq.n	8008298 <GPS_update_crosstrack+0xf0>
        float temp = (target_bearing - original_target_bearing) * RADX100;
 800820e:	4b26      	ldr	r3, [pc, #152]	; (80082a8 <GPS_update_crosstrack+0x100>)
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	4b26      	ldr	r3, [pc, #152]	; (80082ac <GPS_update_crosstrack+0x104>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	4618      	mov	r0, r3
 800821a:	f010 fde1 	bl	8018de0 <__aeabi_i2f>
 800821e:	4603      	mov	r3, r0
 8008220:	4618      	mov	r0, r3
 8008222:	4927      	ldr	r1, [pc, #156]	; (80082c0 <GPS_update_crosstrack+0x118>)
 8008224:	f010 fe30 	bl	8018e88 <__aeabi_fmul>
 8008228:	4603      	mov	r3, r0
 800822a:	607b      	str	r3, [r7, #4]
        crosstrack_error = sinf(temp) * (wp_distance * CROSSTRACK_GAIN); // Meters we are off track line
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f00e fa35 	bl	801669c <sinf>
 8008232:	4604      	mov	r4, r0
 8008234:	4b1e      	ldr	r3, [pc, #120]	; (80082b0 <GPS_update_crosstrack+0x108>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4618      	mov	r0, r3
 800823a:	f010 fdcd 	bl	8018dd8 <__aeabi_ui2f>
 800823e:	4603      	mov	r3, r0
 8008240:	4620      	mov	r0, r4
 8008242:	4619      	mov	r1, r3
 8008244:	f010 fe20 	bl	8018e88 <__aeabi_fmul>
 8008248:	4603      	mov	r3, r0
 800824a:	4618      	mov	r0, r3
 800824c:	f010 ffe2 	bl	8019214 <__aeabi_f2iz>
 8008250:	4603      	mov	r3, r0
 8008252:	b29a      	uxth	r2, r3
 8008254:	4b17      	ldr	r3, [pc, #92]	; (80082b4 <GPS_update_crosstrack+0x10c>)
 8008256:	801a      	strh	r2, [r3, #0]
        nav_bearing = target_bearing + constrain(crosstrack_error, -3000, 3000);
 8008258:	4b16      	ldr	r3, [pc, #88]	; (80082b4 <GPS_update_crosstrack+0x10c>)
 800825a:	881b      	ldrh	r3, [r3, #0]
 800825c:	b21a      	sxth	r2, r3
 800825e:	4b16      	ldr	r3, [pc, #88]	; (80082b8 <GPS_update_crosstrack+0x110>)
 8008260:	429a      	cmp	r2, r3
 8008262:	db0a      	blt.n	800827a <GPS_update_crosstrack+0xd2>
 8008264:	4b13      	ldr	r3, [pc, #76]	; (80082b4 <GPS_update_crosstrack+0x10c>)
 8008266:	881b      	ldrh	r3, [r3, #0]
 8008268:	b21a      	sxth	r2, r3
 800826a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800826e:	429a      	cmp	r2, r3
 8008270:	bfb8      	it	lt
 8008272:	4613      	movlt	r3, r2
 8008274:	b29b      	uxth	r3, r3
 8008276:	b21b      	sxth	r3, r3
 8008278:	e000      	b.n	800827c <GPS_update_crosstrack+0xd4>
 800827a:	4b0f      	ldr	r3, [pc, #60]	; (80082b8 <GPS_update_crosstrack+0x110>)
 800827c:	4a0a      	ldr	r2, [pc, #40]	; (80082a8 <GPS_update_crosstrack+0x100>)
 800827e:	6812      	ldr	r2, [r2, #0]
 8008280:	189a      	adds	r2, r3, r2
 8008282:	4b0e      	ldr	r3, [pc, #56]	; (80082bc <GPS_update_crosstrack+0x114>)
 8008284:	601a      	str	r2, [r3, #0]
        nav_bearing = wrap_36000(nav_bearing);
 8008286:	4b0d      	ldr	r3, [pc, #52]	; (80082bc <GPS_update_crosstrack+0x114>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f000 f892 	bl	80083b4 <wrap_36000>
 8008290:	4602      	mov	r2, r0
 8008292:	4b0a      	ldr	r3, [pc, #40]	; (80082bc <GPS_update_crosstrack+0x114>)
 8008294:	601a      	str	r2, [r3, #0]
 8008296:	e003      	b.n	80082a0 <GPS_update_crosstrack+0xf8>
    } else {
        nav_bearing = target_bearing;
 8008298:	4b03      	ldr	r3, [pc, #12]	; (80082a8 <GPS_update_crosstrack+0x100>)
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	4b07      	ldr	r3, [pc, #28]	; (80082bc <GPS_update_crosstrack+0x114>)
 800829e:	601a      	str	r2, [r3, #0]
    }
}
 80082a0:	f107 070c 	add.w	r7, r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd90      	pop	{r4, r7, pc}
 80082a8:	200006a4 	.word	0x200006a4
 80082ac:	200006a8 	.word	0x200006a8
 80082b0:	200006b0 	.word	0x200006b0
 80082b4:	200006ac 	.word	0x200006ac
 80082b8:	fffff448 	.word	0xfffff448
 80082bc:	20000704 	.word	0x20000704
 80082c0:	393702d3 	.word	0x393702d3

080082c4 <GPS_calc_desired_speed>:
//                100  |  200     300     400cm/s
//                 |                                        +|+
//                 |< we should slow to 1.5 m/s as we hit the target
//
static int16_t GPS_calc_desired_speed(int16_t max_speed, bool _slow)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	80fa      	strh	r2, [r7, #6]
 80082d0:	717b      	strb	r3, [r7, #5]
    // max_speed is default 400 or 4m/s
    if (_slow) {
 80082d2:	797b      	ldrb	r3, [r7, #5]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00a      	beq.n	80082ee <GPS_calc_desired_speed+0x2a>
        max_speed = min(max_speed, wp_distance / 2);
 80082d8:	4b20      	ldr	r3, [pc, #128]	; (800835c <GPS_calc_desired_speed+0x98>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	ea4f 0253 	mov.w	r2, r3, lsr #1
 80082e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	bf38      	it	cc
 80082e8:	4613      	movcc	r3, r2
 80082ea:	80fb      	strh	r3, [r7, #6]
 80082ec:	e011      	b.n	8008312 <GPS_calc_desired_speed+0x4e>
    } else {
        max_speed = min(max_speed, wp_distance);
 80082ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80082f2:	4b1a      	ldr	r3, [pc, #104]	; (800835c <GPS_calc_desired_speed+0x98>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	bf38      	it	cc
 80082fa:	4613      	movcc	r3, r2
 80082fc:	80fb      	strh	r3, [r7, #6]
        max_speed = max(max_speed, cfg.nav_speed_min);      // go at least 100cm/s
 80082fe:	4b18      	ldr	r3, [pc, #96]	; (8008360 <GPS_calc_desired_speed+0x9c>)
 8008300:	f8b3 3096 	ldrh.w	r3, [r3, #150]	; 0x96
 8008304:	461a      	mov	r2, r3
 8008306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800830a:	429a      	cmp	r2, r3
 800830c:	bfa8      	it	ge
 800830e:	4613      	movge	r3, r2
 8008310:	80fb      	strh	r3, [r7, #6]
    }

    // limit the ramp up of the speed
    // waypoint_speed_gov is reset to 0 at each new WP command
    if (max_speed > waypoint_speed_gov) {
 8008312:	4b14      	ldr	r3, [pc, #80]	; (8008364 <GPS_calc_desired_speed+0xa0>)
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800831a:	b21b      	sxth	r3, r3
 800831c:	429a      	cmp	r2, r3
 800831e:	dd16      	ble.n	800834e <GPS_calc_desired_speed+0x8a>
        waypoint_speed_gov += (int) (100.0f * dTnav);    // increase at .5/ms
 8008320:	4b11      	ldr	r3, [pc, #68]	; (8008368 <GPS_calc_desired_speed+0xa4>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4618      	mov	r0, r3
 8008326:	4911      	ldr	r1, [pc, #68]	; (800836c <GPS_calc_desired_speed+0xa8>)
 8008328:	f010 fdae 	bl	8018e88 <__aeabi_fmul>
 800832c:	4603      	mov	r3, r0
 800832e:	4618      	mov	r0, r3
 8008330:	f010 ff70 	bl	8019214 <__aeabi_f2iz>
 8008334:	4603      	mov	r3, r0
 8008336:	b29a      	uxth	r2, r3
 8008338:	4b0a      	ldr	r3, [pc, #40]	; (8008364 <GPS_calc_desired_speed+0xa0>)
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	b29b      	uxth	r3, r3
 800833e:	18d3      	adds	r3, r2, r3
 8008340:	b29b      	uxth	r3, r3
 8008342:	b29a      	uxth	r2, r3
 8008344:	4b07      	ldr	r3, [pc, #28]	; (8008364 <GPS_calc_desired_speed+0xa0>)
 8008346:	801a      	strh	r2, [r3, #0]
        max_speed = waypoint_speed_gov;
 8008348:	4b06      	ldr	r3, [pc, #24]	; (8008364 <GPS_calc_desired_speed+0xa0>)
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	80fb      	strh	r3, [r7, #6]
    }
    return max_speed;
 800834e:	88fb      	ldrh	r3, [r7, #6]
 8008350:	b21b      	sxth	r3, r3
}
 8008352:	4618      	mov	r0, r3
 8008354:	f107 0708 	add.w	r7, r7, #8
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	200006b0 	.word	0x200006b0
 8008360:	20000be0 	.word	0x20000be0
 8008364:	200006b4 	.word	0x200006b4
 8008368:	20000684 	.word	0x20000684
 800836c:	42c80000 	.word	0x42c80000

08008370 <wrap_18000>:

////////////////////////////////////////////////////////////////////////////////////
// Utilities
//
int32_t wrap_18000(int32_t error)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
    if (error > 18000)
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	f244 6350 	movw	r3, #18000	; 0x4650
 800837e:	429a      	cmp	r2, r3
 8008380:	dd05      	ble.n	800838e <wrap_18000+0x1e>
        error -= 36000;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f5a3 430c 	sub.w	r3, r3, #35840	; 0x8c00
 8008388:	f1a3 03a0 	sub.w	r3, r3, #160	; 0xa0
 800838c:	607b      	str	r3, [r7, #4]
    if (error < -18000)
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	4b07      	ldr	r3, [pc, #28]	; (80083b0 <wrap_18000+0x40>)
 8008392:	429a      	cmp	r2, r3
 8008394:	da05      	bge.n	80083a2 <wrap_18000+0x32>
        error += 36000;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 800839c:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 80083a0:	607b      	str	r3, [r7, #4]
    return error;
 80083a2:	687b      	ldr	r3, [r7, #4]
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	f107 070c 	add.w	r7, r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bc80      	pop	{r7}
 80083ae:	4770      	bx	lr
 80083b0:	ffffb9b0 	.word	0xffffb9b0

080083b4 <wrap_36000>:

static int32_t wrap_36000(int32_t angle)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
    if (angle > 36000)
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 80083c2:	429a      	cmp	r2, r3
 80083c4:	dd05      	ble.n	80083d2 <wrap_36000+0x1e>
        angle -= 36000;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f5a3 430c 	sub.w	r3, r3, #35840	; 0x8c00
 80083cc:	f1a3 03a0 	sub.w	r3, r3, #160	; 0xa0
 80083d0:	607b      	str	r3, [r7, #4]
    if (angle < 0)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	da05      	bge.n	80083e4 <wrap_36000+0x30>
        angle += 36000;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 80083de:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 80083e2:	607b      	str	r3, [r7, #4]
    return angle;
 80083e4:	687b      	ldr	r3, [r7, #4]
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	f107 070c 	add.w	r7, r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bc80      	pop	{r7}
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop

080083f4 <GPS_coord_to_degrees>:
}
*/

#define DIGIT_TO_VAL(_x)    (_x - '0')
uint32_t GPS_coord_to_degrees(char* s)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b089      	sub	sp, #36	; 0x24
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
    char *p, *q;
    uint8_t deg = 0, min = 0;
 80083fc:	f04f 0300 	mov.w	r3, #0
 8008400:	75fb      	strb	r3, [r7, #23]
 8008402:	f04f 0300 	mov.w	r3, #0
 8008406:	75bb      	strb	r3, [r7, #22]
    unsigned int frac_min = 0;
 8008408:	f04f 0300 	mov.w	r3, #0
 800840c:	613b      	str	r3, [r7, #16]
    int i;

    // scan for decimal point or end of field
    for (p = s; isdigit(*p); p++)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	61fb      	str	r3, [r7, #28]
 8008412:	e003      	b.n	800841c <GPS_coord_to_degrees+0x28>
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	f103 0301 	add.w	r3, r3, #1
 800841a:	61fb      	str	r3, [r7, #28]
 800841c:	4b49      	ldr	r3, [pc, #292]	; (8008544 <GPS_coord_to_degrees+0x150>)
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	f103 0301 	add.w	r3, r3, #1
 8008428:	18d3      	adds	r3, r2, r3
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	f003 0304 	and.w	r3, r3, #4
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1ef      	bne.n	8008414 <GPS_coord_to_degrees+0x20>
        ;
    q = s;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	61bb      	str	r3, [r7, #24]

    // convert degrees
    while ((p - q) > 2) {
 8008438:	e016      	b.n	8008468 <GPS_coord_to_degrees+0x74>
        if (deg)
 800843a:	7dfb      	ldrb	r3, [r7, #23]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d007      	beq.n	8008450 <GPS_coord_to_degrees+0x5c>
            deg *= 10;
 8008440:	7dfb      	ldrb	r3, [r7, #23]
 8008442:	461a      	mov	r2, r3
 8008444:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008448:	18d3      	adds	r3, r2, r3
 800844a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800844e:	75fb      	strb	r3, [r7, #23]
        deg += DIGIT_TO_VAL(*q++);
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	781a      	ldrb	r2, [r3, #0]
 8008454:	7dfb      	ldrb	r3, [r7, #23]
 8008456:	18d3      	adds	r3, r2, r3
 8008458:	b2db      	uxtb	r3, r3
 800845a:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800845e:	75fb      	strb	r3, [r7, #23]
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	f103 0301 	add.w	r3, r3, #1
 8008466:	61bb      	str	r3, [r7, #24]
    for (p = s; isdigit(*p); p++)
        ;
    q = s;

    // convert degrees
    while ((p - q) > 2) {
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	1ad3      	subs	r3, r2, r3
 800846e:	2b02      	cmp	r3, #2
 8008470:	dce3      	bgt.n	800843a <GPS_coord_to_degrees+0x46>
        if (deg)
            deg *= 10;
        deg += DIGIT_TO_VAL(*q++);
    }
    // convert minutes
    while (p > q) {
 8008472:	e016      	b.n	80084a2 <GPS_coord_to_degrees+0xae>
        if (min)
 8008474:	7dbb      	ldrb	r3, [r7, #22]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d007      	beq.n	800848a <GPS_coord_to_degrees+0x96>
            min *= 10;
 800847a:	7dbb      	ldrb	r3, [r7, #22]
 800847c:	461a      	mov	r2, r3
 800847e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008482:	18d3      	adds	r3, r2, r3
 8008484:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008488:	75bb      	strb	r3, [r7, #22]
        min += DIGIT_TO_VAL(*q++);
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	781a      	ldrb	r2, [r3, #0]
 800848e:	7dbb      	ldrb	r3, [r7, #22]
 8008490:	18d3      	adds	r3, r2, r3
 8008492:	b2db      	uxtb	r3, r3
 8008494:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8008498:	75bb      	strb	r3, [r7, #22]
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	f103 0301 	add.w	r3, r3, #1
 80084a0:	61bb      	str	r3, [r7, #24]
        if (deg)
            deg *= 10;
        deg += DIGIT_TO_VAL(*q++);
    }
    // convert minutes
    while (p > q) {
 80084a2:	69fa      	ldr	r2, [r7, #28]
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d8e4      	bhi.n	8008474 <GPS_coord_to_degrees+0x80>
        min += DIGIT_TO_VAL(*q++);
    }
    // convert fractional minutes
    // expect up to four digits, result is in
    // ten-thousandths of a minute
    if (*p == '.') {
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	2b2e      	cmp	r3, #46	; 0x2e
 80084b0:	d12e      	bne.n	8008510 <GPS_coord_to_degrees+0x11c>
        q = p + 1;
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	f103 0301 	add.w	r3, r3, #1
 80084b8:	61bb      	str	r3, [r7, #24]
        for (i = 0; i < 4; i++) {
 80084ba:	f04f 0300 	mov.w	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e023      	b.n	800850a <GPS_coord_to_degrees+0x116>
            frac_min *= 10;
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	4613      	mov	r3, r2
 80084c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80084ca:	189b      	adds	r3, r3, r2
 80084cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80084d0:	613b      	str	r3, [r7, #16]
            if (isdigit(*q))
 80084d2:	4b1c      	ldr	r3, [pc, #112]	; (8008544 <GPS_coord_to_degrees+0x150>)
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	f103 0301 	add.w	r3, r3, #1
 80084de:	18d3      	adds	r3, r2, r3
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	f003 0304 	and.w	r3, r3, #4
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00b      	beq.n	8008502 <GPS_coord_to_degrees+0x10e>
                frac_min += *q++ - '0';
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	461a      	mov	r2, r3
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	18d3      	adds	r3, r2, r3
 80084f4:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80084f8:	613b      	str	r3, [r7, #16]
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	f103 0301 	add.w	r3, r3, #1
 8008500:	61bb      	str	r3, [r7, #24]
    // convert fractional minutes
    // expect up to four digits, result is in
    // ten-thousandths of a minute
    if (*p == '.') {
        q = p + 1;
        for (i = 0; i < 4; i++) {
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f103 0301 	add.w	r3, r3, #1
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2b03      	cmp	r3, #3
 800850e:	ddd8      	ble.n	80084c2 <GPS_coord_to_degrees+0xce>
            frac_min *= 10;
            if (isdigit(*q))
                frac_min += *q++ - '0';
        }
    }
    return deg * 10000000UL + (min * 1000000UL + frac_min * 100UL) / 6;
 8008510:	7dfb      	ldrb	r3, [r7, #23]
 8008512:	4a0d      	ldr	r2, [pc, #52]	; (8008548 <GPS_coord_to_degrees+0x154>)
 8008514:	fb02 f203 	mul.w	r2, r2, r3
 8008518:	7dbb      	ldrb	r3, [r7, #22]
 800851a:	490c      	ldr	r1, [pc, #48]	; (800854c <GPS_coord_to_degrees+0x158>)
 800851c:	fb01 f103 	mul.w	r1, r1, r3
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	f04f 0064 	mov.w	r0, #100	; 0x64
 8008526:	fb00 f303 	mul.w	r3, r0, r3
 800852a:	18c9      	adds	r1, r1, r3
 800852c:	4b08      	ldr	r3, [pc, #32]	; (8008550 <GPS_coord_to_degrees+0x15c>)
 800852e:	fba3 0301 	umull	r0, r3, r3, r1
 8008532:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8008536:	18d3      	adds	r3, r2, r3
}
 8008538:	4618      	mov	r0, r3
 800853a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800853e:	46bd      	mov	sp, r7
 8008540:	bc80      	pop	{r7}
 8008542:	4770      	bx	lr
 8008544:	20000250 	.word	0x20000250
 8008548:	00989680 	.word	0x00989680
 800854c:	000f4240 	.word	0x000f4240
 8008550:	aaaaaaab 	.word	0xaaaaaaab

08008554 <grab_fields>:

// helper functions
static uint32_t grab_fields(char *src, uint8_t mult)
{                               // convert string to uint32
 8008554:	b480      	push	{r7}
 8008556:	b085      	sub	sp, #20
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	460b      	mov	r3, r1
 800855e:	70fb      	strb	r3, [r7, #3]
    uint32_t i;
    uint32_t tmp = 0;
 8008560:	f04f 0300 	mov.w	r3, #0
 8008564:	60bb      	str	r3, [r7, #8]
    for (i = 0; src[i] != 0; i++) {
 8008566:	f04f 0300 	mov.w	r3, #0
 800856a:	60fb      	str	r3, [r7, #12]
 800856c:	e036      	b.n	80085dc <grab_fields+0x88>
        if (src[i] == '.') {
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	18d3      	adds	r3, r2, r3
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b2e      	cmp	r3, #46	; 0x2e
 8008578:	d10e      	bne.n	8008598 <grab_fields+0x44>
            i++;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f103 0301 	add.w	r3, r3, #1
 8008580:	60fb      	str	r3, [r7, #12]
            if (mult == 0)
 8008582:	78fb      	ldrb	r3, [r7, #3]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d030      	beq.n	80085ea <grab_fields+0x96>
                break;
            else
                src[i + mult] = 0;
 8008588:	78fa      	ldrb	r2, [r7, #3]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	18d3      	adds	r3, r2, r3
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	18d3      	adds	r3, r2, r3
 8008592:	f04f 0200 	mov.w	r2, #0
 8008596:	701a      	strb	r2, [r3, #0]
        }
        tmp *= 10;
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	4613      	mov	r3, r2
 800859c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80085a0:	189b      	adds	r3, r3, r2
 80085a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80085a6:	60bb      	str	r3, [r7, #8]
        if (src[i] >= '0' && src[i] <= '9')
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	18d3      	adds	r3, r2, r3
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	2b2f      	cmp	r3, #47	; 0x2f
 80085b2:	d90f      	bls.n	80085d4 <grab_fields+0x80>
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	18d3      	adds	r3, r2, r3
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	2b39      	cmp	r3, #57	; 0x39
 80085be:	d809      	bhi.n	80085d4 <grab_fields+0x80>
            tmp += src[i] - '0';
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	18d3      	adds	r3, r2, r3
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	461a      	mov	r2, r3
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	18d3      	adds	r3, r2, r3
 80085ce:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80085d2:	60bb      	str	r3, [r7, #8]
// helper functions
static uint32_t grab_fields(char *src, uint8_t mult)
{                               // convert string to uint32
    uint32_t i;
    uint32_t tmp = 0;
    for (i = 0; src[i] != 0; i++) {
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f103 0301 	add.w	r3, r3, #1
 80085da:	60fb      	str	r3, [r7, #12]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	18d3      	adds	r3, r2, r3
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d1c2      	bne.n	800856e <grab_fields+0x1a>
 80085e8:	e000      	b.n	80085ec <grab_fields+0x98>
        if (src[i] == '.') {
            i++;
            if (mult == 0)
                break;
 80085ea:	bf00      	nop
        }
        tmp *= 10;
        if (src[i] >= '0' && src[i] <= '9')
            tmp += src[i] - '0';
    }
    return tmp;
 80085ec:	68bb      	ldr	r3, [r7, #8]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	f107 0714 	add.w	r7, r7, #20
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bc80      	pop	{r7}
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop

080085fc <hex_c>:

static uint8_t hex_c(uint8_t n)
{                               // convert '0'..'9','A'..'F' to 0..15
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	4603      	mov	r3, r0
 8008604:	71fb      	strb	r3, [r7, #7]
    n -= '0';
 8008606:	79fb      	ldrb	r3, [r7, #7]
 8008608:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800860c:	71fb      	strb	r3, [r7, #7]
    if (n > 9)
 800860e:	79fb      	ldrb	r3, [r7, #7]
 8008610:	2b09      	cmp	r3, #9
 8008612:	d903      	bls.n	800861c <hex_c+0x20>
        n -= 7;
 8008614:	79fb      	ldrb	r3, [r7, #7]
 8008616:	f1a3 0307 	sub.w	r3, r3, #7
 800861a:	71fb      	strb	r3, [r7, #7]
    n &= 0x0F;
 800861c:	79fb      	ldrb	r3, [r7, #7]
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	71fb      	strb	r3, [r7, #7]
    return n;
 8008624:	79fb      	ldrb	r3, [r7, #7]
}
 8008626:	4618      	mov	r0, r3
 8008628:	f107 070c 	add.w	r7, r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	bc80      	pop	{r7}
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop

08008634 <GPS_newFrame>:

static bool GPS_newFrame(char c)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	4603      	mov	r3, r0
 800863c:	71fb      	strb	r3, [r7, #7]
    switch (mcfg.gps_type) {
 800863e:	4b14      	ldr	r3, [pc, #80]	; (8008690 <GPS_newFrame+0x5c>)
 8008640:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 8008644:	2b03      	cmp	r3, #3
 8008646:	d81b      	bhi.n	8008680 <GPS_newFrame+0x4c>
 8008648:	a201      	add	r2, pc, #4	; (adr r2, 8008650 <GPS_newFrame+0x1c>)
 800864a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864e:	bf00      	nop
 8008650:	08008661 	.word	0x08008661
 8008654:	0800866d 	.word	0x0800866d
 8008658:	08008661 	.word	0x08008661
 800865c:	08008679 	.word	0x08008679
        case GPS_NMEA: // NMEA
        case GPS_MTK: // MTK outputs NMEA too
            return GPS_NMEA_newFrame(c);
 8008660:	79fb      	ldrb	r3, [r7, #7]
 8008662:	4618      	mov	r0, r3
 8008664:	f000 f87c 	bl	8008760 <GPS_NMEA_newFrame>
 8008668:	4603      	mov	r3, r0
 800866a:	e00b      	b.n	8008684 <GPS_newFrame+0x50>
        case GPS_UBLOX: // UBX
            return GPS_UBLOX_newFrame(c);
 800866c:	79fb      	ldrb	r3, [r7, #7]
 800866e:	4618      	mov	r0, r3
 8008670:	f000 fa3a 	bl	8008ae8 <GPS_UBLOX_newFrame>
 8008674:	4603      	mov	r3, r0
 8008676:	e005      	b.n	8008684 <GPS_newFrame+0x50>
        case GPS_I2C:
        	return GPS_I2C_newFrame();
 8008678:	f000 f80c 	bl	8008694 <GPS_I2C_newFrame>
 800867c:	4603      	mov	r3, r0
 800867e:	e001      	b.n	8008684 <GPS_newFrame+0x50>
    }

    return false;
 8008680:	f04f 0300 	mov.w	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	f107 0708 	add.w	r7, r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	20000c7c 	.word	0x20000c7c

08008694 <GPS_I2C_newFrame>:
*/
#define FRAME_GGA  1
#define FRAME_RMC  2

static bool GPS_I2C_newFrame()
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
	uint8_t stat=0xFF;
 800869a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800869e:	73fb      	strb	r3, [r7, #15]
			int32_t lat;
			int32_t lon;
		} loc;
    } gps;

	i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_LOCATION, 8, (uint8_t*)&gps.buffer);
 80086a0:	f107 0304 	add.w	r3, r7, #4
 80086a4:	f04f 0020 	mov.w	r0, #32
 80086a8:	f04f 0107 	mov.w	r1, #7
 80086ac:	f04f 0208 	mov.w	r2, #8
 80086b0:	f7fb fbe4 	bl	8003e7c <i2cRead>
    GPS_coord[LAT] = gps.loc.lat;
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	4b24      	ldr	r3, [pc, #144]	; (8008748 <GPS_I2C_newFrame+0xb4>)
 80086b8:	601a      	str	r2, [r3, #0]
    GPS_coord[LON] = gps.loc.lon;
 80086ba:	68ba      	ldr	r2, [r7, #8]
 80086bc:	4b22      	ldr	r3, [pc, #136]	; (8008748 <GPS_I2C_newFrame+0xb4>)
 80086be:	605a      	str	r2, [r3, #4]
    //
    i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_STATUS_00, 1, &stat);
 80086c0:	f107 030f 	add.w	r3, r7, #15
 80086c4:	f04f 0020 	mov.w	r0, #32
 80086c8:	f04f 0100 	mov.w	r1, #0
 80086cc:	f04f 0201 	mov.w	r2, #1
 80086d0:	f7fb fbd4 	bl	8003e7c <i2cRead>
    f.GPS_FIX = (stat & I2C_GPS_STATUS_3DFIX)>0?1:0;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
 80086d6:	f003 0304 	and.w	r3, r3, #4
 80086da:	2b00      	cmp	r3, #0
 80086dc:	bfd4      	ite	le
 80086de:	2300      	movle	r3, #0
 80086e0:	2301      	movgt	r3, #1
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	461a      	mov	r2, r3
 80086e6:	4b19      	ldr	r3, [pc, #100]	; (800874c <GPS_I2C_newFrame+0xb8>)
 80086e8:	72da      	strb	r2, [r3, #11]
    GPS_numSat = stat>>4;
 80086ea:	7bfb      	ldrb	r3, [r7, #15]
 80086ec:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	4b17      	ldr	r3, [pc, #92]	; (8008750 <GPS_I2C_newFrame+0xbc>)
 80086f4:	701a      	strb	r2, [r3, #0]
    //
    i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_ALTITUDE, 2, (uint8_t*)&GPS_altitude);
 80086f6:	f04f 0020 	mov.w	r0, #32
 80086fa:	f04f 0121 	mov.w	r1, #33	; 0x21
 80086fe:	f04f 0202 	mov.w	r2, #2
 8008702:	4b14      	ldr	r3, [pc, #80]	; (8008754 <GPS_I2C_newFrame+0xc0>)
 8008704:	f7fb fbba 	bl	8003e7c <i2cRead>
    //GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
    //
    i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_GROUND_SPEED, 2, (uint8_t*)&GPS_speed);
 8008708:	f04f 0020 	mov.w	r0, #32
 800870c:	f04f 011f 	mov.w	r1, #31
 8008710:	f04f 0202 	mov.w	r2, #2
 8008714:	4b10      	ldr	r3, [pc, #64]	; (8008758 <GPS_I2C_newFrame+0xc4>)
 8008716:	f7fb fbb1 	bl	8003e7c <i2cRead>
    //GPS_speed = (grab_fields(string, 1) * 5144L) / 1000L;   // speed in cm/s added by Mis
    //
    i2cRead(NAVIGATRON_I2C_ADDR, I2C_GPS_GROUND_COURSE, 2, (uint8_t*)&GPS_ground_course);
 800871a:	f04f 0020 	mov.w	r0, #32
 800871e:	f04f 0123 	mov.w	r1, #35	; 0x23
 8008722:	f04f 0202 	mov.w	r2, #2
 8008726:	4b0d      	ldr	r3, [pc, #52]	; (800875c <GPS_I2C_newFrame+0xc8>)
 8008728:	f7fb fba8 	bl	8003e7c <i2cRead>
    //GPS_ground_course = grab_fields(string, 1);             // ground course deg * 10
    return (stat & I2C_GPS_STATUS_NEW_DATA);
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	bf0c      	ite	eq
 8008736:	2300      	moveq	r3, #0
 8008738:	2301      	movne	r3, #1
 800873a:	b2db      	uxtb	r3, r3
}
 800873c:	4618      	mov	r0, r3
 800873e:	f107 0710 	add.w	r7, r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	200012cc 	.word	0x200012cc
 800874c:	20001250 	.word	0x20001250
 8008750:	200012da 	.word	0x200012da
 8008754:	20001260 	.word	0x20001260
 8008758:	20001284 	.word	0x20001284
 800875c:	20000920 	.word	0x20000920

08008760 <GPS_NMEA_newFrame>:

static bool GPS_NMEA_newFrame(char c)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	4603      	mov	r3, r0
 8008768:	71fb      	strb	r3, [r7, #7]
    uint8_t frameOK = 0;
 800876a:	f04f 0300 	mov.w	r3, #0
 800876e:	73fb      	strb	r3, [r7, #15]
    static uint8_t param = 0, offset = 0, parity = 0;
    static char string[15];
    static uint8_t checksum_param, frame = 0;

    if (c == '$') {
 8008770:	79fb      	ldrb	r3, [r7, #7]
 8008772:	2b24      	cmp	r3, #36	; 0x24
 8008774:	d10c      	bne.n	8008790 <GPS_NMEA_newFrame+0x30>
        param = 0;
 8008776:	4b81      	ldr	r3, [pc, #516]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008778:	f04f 0200 	mov.w	r2, #0
 800877c:	701a      	strb	r2, [r3, #0]
        offset = 0;
 800877e:	4b80      	ldr	r3, [pc, #512]	; (8008980 <GPS_NMEA_newFrame+0x220>)
 8008780:	f04f 0200 	mov.w	r2, #0
 8008784:	701a      	strb	r2, [r3, #0]
        parity = 0;
 8008786:	4b7f      	ldr	r3, [pc, #508]	; (8008984 <GPS_NMEA_newFrame+0x224>)
 8008788:	f04f 0200 	mov.w	r2, #0
 800878c:	701a      	strb	r2, [r3, #0]
 800878e:	e155      	b.n	8008a3c <GPS_NMEA_newFrame+0x2dc>
    } else if (c == ',' || c == '*') {
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	2b2c      	cmp	r3, #44	; 0x2c
 8008794:	d003      	beq.n	800879e <GPS_NMEA_newFrame+0x3e>
 8008796:	79fb      	ldrb	r3, [r7, #7]
 8008798:	2b2a      	cmp	r3, #42	; 0x2a
 800879a:	f040 8109 	bne.w	80089b0 <GPS_NMEA_newFrame+0x250>
        string[offset] = 0;
 800879e:	4b78      	ldr	r3, [pc, #480]	; (8008980 <GPS_NMEA_newFrame+0x220>)
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	4a79      	ldr	r2, [pc, #484]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087a4:	f04f 0100 	mov.w	r1, #0
 80087a8:	54d1      	strb	r1, [r2, r3]
        if (param == 0) {       //frame identification
 80087aa:	4b74      	ldr	r3, [pc, #464]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d139      	bne.n	8008826 <GPS_NMEA_newFrame+0xc6>
            frame = 0;
 80087b2:	4b76      	ldr	r3, [pc, #472]	; (800898c <GPS_NMEA_newFrame+0x22c>)
 80087b4:	f04f 0200 	mov.w	r2, #0
 80087b8:	701a      	strb	r2, [r3, #0]
            if (string[0] == 'G' && string[1] == 'P' && string[2] == 'G' && string[3] == 'G' && string[4] == 'A')
 80087ba:	4b73      	ldr	r3, [pc, #460]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	2b47      	cmp	r3, #71	; 0x47
 80087c0:	d113      	bne.n	80087ea <GPS_NMEA_newFrame+0x8a>
 80087c2:	4b71      	ldr	r3, [pc, #452]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087c4:	785b      	ldrb	r3, [r3, #1]
 80087c6:	2b50      	cmp	r3, #80	; 0x50
 80087c8:	d10f      	bne.n	80087ea <GPS_NMEA_newFrame+0x8a>
 80087ca:	4b6f      	ldr	r3, [pc, #444]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087cc:	789b      	ldrb	r3, [r3, #2]
 80087ce:	2b47      	cmp	r3, #71	; 0x47
 80087d0:	d10b      	bne.n	80087ea <GPS_NMEA_newFrame+0x8a>
 80087d2:	4b6d      	ldr	r3, [pc, #436]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087d4:	78db      	ldrb	r3, [r3, #3]
 80087d6:	2b47      	cmp	r3, #71	; 0x47
 80087d8:	d107      	bne.n	80087ea <GPS_NMEA_newFrame+0x8a>
 80087da:	4b6b      	ldr	r3, [pc, #428]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087dc:	791b      	ldrb	r3, [r3, #4]
 80087de:	2b41      	cmp	r3, #65	; 0x41
 80087e0:	d103      	bne.n	80087ea <GPS_NMEA_newFrame+0x8a>
                frame = FRAME_GGA;
 80087e2:	4b6a      	ldr	r3, [pc, #424]	; (800898c <GPS_NMEA_newFrame+0x22c>)
 80087e4:	f04f 0201 	mov.w	r2, #1
 80087e8:	701a      	strb	r2, [r3, #0]
            if (string[0] == 'G' && string[1] == 'P' && string[2] == 'R' && string[3] == 'M' && string[4] == 'C')
 80087ea:	4b67      	ldr	r3, [pc, #412]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	2b47      	cmp	r3, #71	; 0x47
 80087f0:	f040 80a8 	bne.w	8008944 <GPS_NMEA_newFrame+0x1e4>
 80087f4:	4b64      	ldr	r3, [pc, #400]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80087f6:	785b      	ldrb	r3, [r3, #1]
 80087f8:	2b50      	cmp	r3, #80	; 0x50
 80087fa:	f040 80a3 	bne.w	8008944 <GPS_NMEA_newFrame+0x1e4>
 80087fe:	4b62      	ldr	r3, [pc, #392]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008800:	789b      	ldrb	r3, [r3, #2]
 8008802:	2b52      	cmp	r3, #82	; 0x52
 8008804:	f040 809e 	bne.w	8008944 <GPS_NMEA_newFrame+0x1e4>
 8008808:	4b5f      	ldr	r3, [pc, #380]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 800880a:	78db      	ldrb	r3, [r3, #3]
 800880c:	2b4d      	cmp	r3, #77	; 0x4d
 800880e:	f040 8099 	bne.w	8008944 <GPS_NMEA_newFrame+0x1e4>
 8008812:	4b5d      	ldr	r3, [pc, #372]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008814:	791b      	ldrb	r3, [r3, #4]
 8008816:	2b43      	cmp	r3, #67	; 0x43
 8008818:	f040 8094 	bne.w	8008944 <GPS_NMEA_newFrame+0x1e4>
                frame = FRAME_RMC;
 800881c:	4b5b      	ldr	r3, [pc, #364]	; (800898c <GPS_NMEA_newFrame+0x22c>)
 800881e:	f04f 0202 	mov.w	r2, #2
 8008822:	701a      	strb	r2, [r3, #0]
 8008824:	e08e      	b.n	8008944 <GPS_NMEA_newFrame+0x1e4>
        } else if (frame == FRAME_GGA) {
 8008826:	4b59      	ldr	r3, [pc, #356]	; (800898c <GPS_NMEA_newFrame+0x22c>)
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d160      	bne.n	80088f0 <GPS_NMEA_newFrame+0x190>
            if (param == 2) {
 800882e:	4b53      	ldr	r3, [pc, #332]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	2b02      	cmp	r3, #2
 8008834:	d107      	bne.n	8008846 <GPS_NMEA_newFrame+0xe6>
                GPS_coord[LAT] = GPS_coord_to_degrees(string);
 8008836:	4854      	ldr	r0, [pc, #336]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008838:	f7ff fddc 	bl	80083f4 <GPS_coord_to_degrees>
 800883c:	4603      	mov	r3, r0
 800883e:	461a      	mov	r2, r3
 8008840:	4b53      	ldr	r3, [pc, #332]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 8008842:	601a      	str	r2, [r3, #0]
            else if (param == 6) {
                f.GPS_FIX = string[0] > '0';
            } else if (param == 7) {
                GPS_numSat = grab_fields(string, 0);
            } else if (param == 9) {
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 8008844:	e07d      	b.n	8008942 <GPS_NMEA_newFrame+0x1e2>
            if (string[0] == 'G' && string[1] == 'P' && string[2] == 'R' && string[3] == 'M' && string[4] == 'C')
                frame = FRAME_RMC;
        } else if (frame == FRAME_GGA) {
            if (param == 2) {
                GPS_coord[LAT] = GPS_coord_to_degrees(string);
            } else if (param == 3 && string[0] == 'S')
 8008846:	4b4d      	ldr	r3, [pc, #308]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	2b03      	cmp	r3, #3
 800884c:	d10a      	bne.n	8008864 <GPS_NMEA_newFrame+0x104>
 800884e:	4b4e      	ldr	r3, [pc, #312]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	2b53      	cmp	r3, #83	; 0x53
 8008854:	d106      	bne.n	8008864 <GPS_NMEA_newFrame+0x104>
                GPS_coord[LAT] = -GPS_coord[LAT];
 8008856:	4b4e      	ldr	r3, [pc, #312]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f1c3 0200 	rsb	r2, r3, #0
 800885e:	4b4c      	ldr	r3, [pc, #304]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	e06f      	b.n	8008944 <GPS_NMEA_newFrame+0x1e4>
            else if (param == 4) {
 8008864:	4b45      	ldr	r3, [pc, #276]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	2b04      	cmp	r3, #4
 800886a:	d107      	bne.n	800887c <GPS_NMEA_newFrame+0x11c>
                GPS_coord[LON] = GPS_coord_to_degrees(string);
 800886c:	4846      	ldr	r0, [pc, #280]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 800886e:	f7ff fdc1 	bl	80083f4 <GPS_coord_to_degrees>
 8008872:	4603      	mov	r3, r0
 8008874:	461a      	mov	r2, r3
 8008876:	4b46      	ldr	r3, [pc, #280]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 8008878:	605a      	str	r2, [r3, #4]
            else if (param == 6) {
                f.GPS_FIX = string[0] > '0';
            } else if (param == 7) {
                GPS_numSat = grab_fields(string, 0);
            } else if (param == 9) {
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 800887a:	e062      	b.n	8008942 <GPS_NMEA_newFrame+0x1e2>
                GPS_coord[LAT] = GPS_coord_to_degrees(string);
            } else if (param == 3 && string[0] == 'S')
                GPS_coord[LAT] = -GPS_coord[LAT];
            else if (param == 4) {
                GPS_coord[LON] = GPS_coord_to_degrees(string);
            } else if (param == 5 && string[0] == 'W')
 800887c:	4b3f      	ldr	r3, [pc, #252]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	2b05      	cmp	r3, #5
 8008882:	d10a      	bne.n	800889a <GPS_NMEA_newFrame+0x13a>
 8008884:	4b40      	ldr	r3, [pc, #256]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	2b57      	cmp	r3, #87	; 0x57
 800888a:	d106      	bne.n	800889a <GPS_NMEA_newFrame+0x13a>
                GPS_coord[LON] = -GPS_coord[LON];
 800888c:	4b40      	ldr	r3, [pc, #256]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f1c3 0200 	rsb	r2, r3, #0
 8008894:	4b3e      	ldr	r3, [pc, #248]	; (8008990 <GPS_NMEA_newFrame+0x230>)
 8008896:	605a      	str	r2, [r3, #4]
 8008898:	e054      	b.n	8008944 <GPS_NMEA_newFrame+0x1e4>
            else if (param == 6) {
 800889a:	4b38      	ldr	r3, [pc, #224]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	2b06      	cmp	r3, #6
 80088a0:	d10a      	bne.n	80088b8 <GPS_NMEA_newFrame+0x158>
                f.GPS_FIX = string[0] > '0';
 80088a2:	4b39      	ldr	r3, [pc, #228]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	2b30      	cmp	r3, #48	; 0x30
 80088a8:	bf94      	ite	ls
 80088aa:	2300      	movls	r3, #0
 80088ac:	2301      	movhi	r3, #1
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	461a      	mov	r2, r3
 80088b2:	4b38      	ldr	r3, [pc, #224]	; (8008994 <GPS_NMEA_newFrame+0x234>)
 80088b4:	72da      	strb	r2, [r3, #11]
            } else if (param == 7) {
                GPS_numSat = grab_fields(string, 0);
            } else if (param == 9) {
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 80088b6:	e044      	b.n	8008942 <GPS_NMEA_newFrame+0x1e2>
                GPS_coord[LON] = GPS_coord_to_degrees(string);
            } else if (param == 5 && string[0] == 'W')
                GPS_coord[LON] = -GPS_coord[LON];
            else if (param == 6) {
                f.GPS_FIX = string[0] > '0';
            } else if (param == 7) {
 80088b8:	4b30      	ldr	r3, [pc, #192]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	2b07      	cmp	r3, #7
 80088be:	d109      	bne.n	80088d4 <GPS_NMEA_newFrame+0x174>
                GPS_numSat = grab_fields(string, 0);
 80088c0:	4831      	ldr	r0, [pc, #196]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80088c2:	f04f 0100 	mov.w	r1, #0
 80088c6:	f7ff fe45 	bl	8008554 <grab_fields>
 80088ca:	4603      	mov	r3, r0
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	4b32      	ldr	r3, [pc, #200]	; (8008998 <GPS_NMEA_newFrame+0x238>)
 80088d0:	701a      	strb	r2, [r3, #0]
            } else if (param == 9) {
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 80088d2:	e036      	b.n	8008942 <GPS_NMEA_newFrame+0x1e2>
                GPS_coord[LON] = -GPS_coord[LON];
            else if (param == 6) {
                f.GPS_FIX = string[0] > '0';
            } else if (param == 7) {
                GPS_numSat = grab_fields(string, 0);
            } else if (param == 9) {
 80088d4:	4b29      	ldr	r3, [pc, #164]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	2b09      	cmp	r3, #9
 80088da:	d132      	bne.n	8008942 <GPS_NMEA_newFrame+0x1e2>
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 80088dc:	482a      	ldr	r0, [pc, #168]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 80088de:	f04f 0100 	mov.w	r1, #0
 80088e2:	f7ff fe37 	bl	8008554 <grab_fields>
 80088e6:	4603      	mov	r3, r0
 80088e8:	b29a      	uxth	r2, r3
 80088ea:	4b2c      	ldr	r3, [pc, #176]	; (800899c <GPS_NMEA_newFrame+0x23c>)
 80088ec:	801a      	strh	r2, [r3, #0]
 80088ee:	e028      	b.n	8008942 <GPS_NMEA_newFrame+0x1e2>
            }
        } else if (frame == FRAME_RMC) {
 80088f0:	4b26      	ldr	r3, [pc, #152]	; (800898c <GPS_NMEA_newFrame+0x22c>)
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d125      	bne.n	8008944 <GPS_NMEA_newFrame+0x1e4>
            if (param == 7) {
 80088f8:	4b20      	ldr	r3, [pc, #128]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	2b07      	cmp	r3, #7
 80088fe:	d112      	bne.n	8008926 <GPS_NMEA_newFrame+0x1c6>
                GPS_speed = (grab_fields(string, 1) * 5144L) / 1000L;   // speed in cm/s added by Mis
 8008900:	4821      	ldr	r0, [pc, #132]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008902:	f04f 0101 	mov.w	r1, #1
 8008906:	f7ff fe25 	bl	8008554 <grab_fields>
 800890a:	4603      	mov	r3, r0
 800890c:	f241 4218 	movw	r2, #5144	; 0x1418
 8008910:	fb02 f203 	mul.w	r2, r2, r3
 8008914:	4b22      	ldr	r3, [pc, #136]	; (80089a0 <GPS_NMEA_newFrame+0x240>)
 8008916:	fba3 1302 	umull	r1, r3, r3, r2
 800891a:	ea4f 1393 	mov.w	r3, r3, lsr #6
 800891e:	b29a      	uxth	r2, r3
 8008920:	4b20      	ldr	r3, [pc, #128]	; (80089a4 <GPS_NMEA_newFrame+0x244>)
 8008922:	801a      	strh	r2, [r3, #0]
 8008924:	e00e      	b.n	8008944 <GPS_NMEA_newFrame+0x1e4>
            } else if (param == 8) {
 8008926:	4b15      	ldr	r3, [pc, #84]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	2b08      	cmp	r3, #8
 800892c:	d10a      	bne.n	8008944 <GPS_NMEA_newFrame+0x1e4>
                GPS_ground_course = grab_fields(string, 1);             // ground course deg * 10
 800892e:	4816      	ldr	r0, [pc, #88]	; (8008988 <GPS_NMEA_newFrame+0x228>)
 8008930:	f04f 0101 	mov.w	r1, #1
 8008934:	f7ff fe0e 	bl	8008554 <grab_fields>
 8008938:	4603      	mov	r3, r0
 800893a:	b29a      	uxth	r2, r3
 800893c:	4b1a      	ldr	r3, [pc, #104]	; (80089a8 <GPS_NMEA_newFrame+0x248>)
 800893e:	801a      	strh	r2, [r3, #0]
 8008940:	e000      	b.n	8008944 <GPS_NMEA_newFrame+0x1e4>
            else if (param == 6) {
                f.GPS_FIX = string[0] > '0';
            } else if (param == 7) {
                GPS_numSat = grab_fields(string, 0);
            } else if (param == 9) {
                GPS_altitude = grab_fields(string, 0);  // altitude in meters added by Mis
 8008942:	bf00      	nop
                GPS_speed = (grab_fields(string, 1) * 5144L) / 1000L;   // speed in cm/s added by Mis
            } else if (param == 8) {
                GPS_ground_course = grab_fields(string, 1);             // ground course deg * 10
            }
        }
        param++;
 8008944:	4b0d      	ldr	r3, [pc, #52]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	f103 0301 	add.w	r3, r3, #1
 800894c:	b2da      	uxtb	r2, r3
 800894e:	4b0b      	ldr	r3, [pc, #44]	; (800897c <GPS_NMEA_newFrame+0x21c>)
 8008950:	701a      	strb	r2, [r3, #0]
        offset = 0;
 8008952:	4b0b      	ldr	r3, [pc, #44]	; (8008980 <GPS_NMEA_newFrame+0x220>)
 8008954:	f04f 0200 	mov.w	r2, #0
 8008958:	701a      	strb	r2, [r3, #0]
        if (c == '*')
 800895a:	79fb      	ldrb	r3, [r7, #7]
 800895c:	2b2a      	cmp	r3, #42	; 0x2a
 800895e:	d104      	bne.n	800896a <GPS_NMEA_newFrame+0x20a>
            checksum_param = 1;
 8008960:	4b12      	ldr	r3, [pc, #72]	; (80089ac <GPS_NMEA_newFrame+0x24c>)
 8008962:	f04f 0201 	mov.w	r2, #1
 8008966:	701a      	strb	r2, [r3, #0]
                GPS_ground_course = grab_fields(string, 1);             // ground course deg * 10
            }
        }
        param++;
        offset = 0;
        if (c == '*')
 8008968:	e068      	b.n	8008a3c <GPS_NMEA_newFrame+0x2dc>
            checksum_param = 1;
        else
            parity ^= c;
 800896a:	4b06      	ldr	r3, [pc, #24]	; (8008984 <GPS_NMEA_newFrame+0x224>)
 800896c:	781a      	ldrb	r2, [r3, #0]
 800896e:	79fb      	ldrb	r3, [r7, #7]
 8008970:	4053      	eors	r3, r2
 8008972:	b2da      	uxtb	r2, r3
 8008974:	4b03      	ldr	r3, [pc, #12]	; (8008984 <GPS_NMEA_newFrame+0x224>)
 8008976:	701a      	strb	r2, [r3, #0]
                GPS_ground_course = grab_fields(string, 1);             // ground course deg * 10
            }
        }
        param++;
        offset = 0;
        if (c == '*')
 8008978:	e060      	b.n	8008a3c <GPS_NMEA_newFrame+0x2dc>
 800897a:	bf00      	nop
 800897c:	20000758 	.word	0x20000758
 8008980:	20000759 	.word	0x20000759
 8008984:	2000075a 	.word	0x2000075a
 8008988:	2000075c 	.word	0x2000075c
 800898c:	2000076b 	.word	0x2000076b
 8008990:	200012cc 	.word	0x200012cc
 8008994:	20001250 	.word	0x20001250
 8008998:	200012da 	.word	0x200012da
 800899c:	20001260 	.word	0x20001260
 80089a0:	10624dd3 	.word	0x10624dd3
 80089a4:	20001284 	.word	0x20001284
 80089a8:	20000920 	.word	0x20000920
 80089ac:	2000076c 	.word	0x2000076c
            checksum_param = 1;
        else
            parity ^= c;
    } else if (c == '\r' || c == '\n') {
 80089b0:	79fb      	ldrb	r3, [r7, #7]
 80089b2:	2b0d      	cmp	r3, #13
 80089b4:	d002      	beq.n	80089bc <GPS_NMEA_newFrame+0x25c>
 80089b6:	79fb      	ldrb	r3, [r7, #7]
 80089b8:	2b0a      	cmp	r3, #10
 80089ba:	d125      	bne.n	8008a08 <GPS_NMEA_newFrame+0x2a8>
        if (checksum_param) {   // parity checksum
 80089bc:	4b2d      	ldr	r3, [pc, #180]	; (8008a74 <GPS_NMEA_newFrame+0x314>)
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d01c      	beq.n	80089fe <GPS_NMEA_newFrame+0x29e>
            uint8_t checksum = hex_c(string[0]);
 80089c4:	4b2c      	ldr	r3, [pc, #176]	; (8008a78 <GPS_NMEA_newFrame+0x318>)
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7ff fe17 	bl	80085fc <hex_c>
 80089ce:	4603      	mov	r3, r0
 80089d0:	73bb      	strb	r3, [r7, #14]
            checksum <<= 4;
 80089d2:	7bbb      	ldrb	r3, [r7, #14]
 80089d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80089d8:	73bb      	strb	r3, [r7, #14]
            checksum += hex_c(string[1]);
 80089da:	4b27      	ldr	r3, [pc, #156]	; (8008a78 <GPS_NMEA_newFrame+0x318>)
 80089dc:	785b      	ldrb	r3, [r3, #1]
 80089de:	4618      	mov	r0, r3
 80089e0:	f7ff fe0c 	bl	80085fc <hex_c>
 80089e4:	4603      	mov	r3, r0
 80089e6:	461a      	mov	r2, r3
 80089e8:	7bbb      	ldrb	r3, [r7, #14]
 80089ea:	18d3      	adds	r3, r2, r3
 80089ec:	73bb      	strb	r3, [r7, #14]
            if (checksum == parity)
 80089ee:	4b23      	ldr	r3, [pc, #140]	; (8008a7c <GPS_NMEA_newFrame+0x31c>)
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	7bba      	ldrb	r2, [r7, #14]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d102      	bne.n	80089fe <GPS_NMEA_newFrame+0x29e>
                frameOK = 1;
 80089f8:	f04f 0301 	mov.w	r3, #1
 80089fc:	73fb      	strb	r3, [r7, #15]
        }
        checksum_param = 0;
 80089fe:	4b1d      	ldr	r3, [pc, #116]	; (8008a74 <GPS_NMEA_newFrame+0x314>)
 8008a00:	f04f 0200 	mov.w	r2, #0
 8008a04:	701a      	strb	r2, [r3, #0]
 8008a06:	e019      	b.n	8008a3c <GPS_NMEA_newFrame+0x2dc>
    } else {
        if (offset < 15)
 8008a08:	4b1d      	ldr	r3, [pc, #116]	; (8008a80 <GPS_NMEA_newFrame+0x320>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	2b0e      	cmp	r3, #14
 8008a0e:	d80a      	bhi.n	8008a26 <GPS_NMEA_newFrame+0x2c6>
            string[offset++] = c;
 8008a10:	4b1b      	ldr	r3, [pc, #108]	; (8008a80 <GPS_NMEA_newFrame+0x320>)
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	461a      	mov	r2, r3
 8008a16:	4918      	ldr	r1, [pc, #96]	; (8008a78 <GPS_NMEA_newFrame+0x318>)
 8008a18:	79f8      	ldrb	r0, [r7, #7]
 8008a1a:	5488      	strb	r0, [r1, r2]
 8008a1c:	f103 0301 	add.w	r3, r3, #1
 8008a20:	b2da      	uxtb	r2, r3
 8008a22:	4b17      	ldr	r3, [pc, #92]	; (8008a80 <GPS_NMEA_newFrame+0x320>)
 8008a24:	701a      	strb	r2, [r3, #0]
        if (!checksum_param)
 8008a26:	4b13      	ldr	r3, [pc, #76]	; (8008a74 <GPS_NMEA_newFrame+0x314>)
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d106      	bne.n	8008a3c <GPS_NMEA_newFrame+0x2dc>
            parity ^= c;
 8008a2e:	4b13      	ldr	r3, [pc, #76]	; (8008a7c <GPS_NMEA_newFrame+0x31c>)
 8008a30:	781a      	ldrb	r2, [r3, #0]
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	4053      	eors	r3, r2
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	4b10      	ldr	r3, [pc, #64]	; (8008a7c <GPS_NMEA_newFrame+0x31c>)
 8008a3a:	701a      	strb	r2, [r3, #0]
    }
    if (frame)
 8008a3c:	4b11      	ldr	r3, [pc, #68]	; (8008a84 <GPS_NMEA_newFrame+0x324>)
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d003      	beq.n	8008a4c <GPS_NMEA_newFrame+0x2ec>
        GPS_Present = 1;
 8008a44:	4b10      	ldr	r3, [pc, #64]	; (8008a88 <GPS_NMEA_newFrame+0x328>)
 8008a46:	f04f 0201 	mov.w	r2, #1
 8008a4a:	701a      	strb	r2, [r3, #0]
    return frameOK && (frame == FRAME_GGA);
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d006      	beq.n	8008a60 <GPS_NMEA_newFrame+0x300>
 8008a52:	4b0c      	ldr	r3, [pc, #48]	; (8008a84 <GPS_NMEA_newFrame+0x324>)
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d102      	bne.n	8008a60 <GPS_NMEA_newFrame+0x300>
 8008a5a:	f04f 0301 	mov.w	r3, #1
 8008a5e:	e001      	b.n	8008a64 <GPS_NMEA_newFrame+0x304>
 8008a60:	f04f 0300 	mov.w	r3, #0
 8008a64:	f003 0301 	and.w	r3, r3, #1
 8008a68:	b2db      	uxtb	r3, r3
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f107 0710 	add.w	r7, r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	2000076c 	.word	0x2000076c
 8008a78:	2000075c 	.word	0x2000075c
 8008a7c:	2000075a 	.word	0x2000075a
 8008a80:	20000759 	.word	0x20000759
 8008a84:	2000076b 	.word	0x2000076b
 8008a88:	20000922 	.word	0x20000922

08008a8c <_update_checksum>:
    ubx_nav_velned velned;
    uint8_t bytes[64];
} _buffer;

void _update_checksum(uint8_t *data, uint8_t len, uint8_t *ck_a, uint8_t *ck_b)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	607a      	str	r2, [r7, #4]
 8008a96:	603b      	str	r3, [r7, #0]
 8008a98:	460b      	mov	r3, r1
 8008a9a:	72fb      	strb	r3, [r7, #11]
    while (len--) {
 8008a9c:	e013      	b.n	8008ac6 <_update_checksum+0x3a>
        *ck_a += *data;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	781a      	ldrb	r2, [r3, #0]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	18d3      	adds	r3, r2, r3
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	701a      	strb	r2, [r3, #0]
        *ck_b += *ck_a;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	781a      	ldrb	r2, [r3, #0]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	18d3      	adds	r3, r2, r3
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	701a      	strb	r2, [r3, #0]
        data++;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f103 0301 	add.w	r3, r3, #1
 8008ac4:	60fb      	str	r3, [r7, #12]
    uint8_t bytes[64];
} _buffer;

void _update_checksum(uint8_t *data, uint8_t len, uint8_t *ck_a, uint8_t *ck_b)
{
    while (len--) {
 8008ac6:	7afb      	ldrb	r3, [r7, #11]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	bf0c      	ite	eq
 8008acc:	2300      	moveq	r3, #0
 8008ace:	2301      	movne	r3, #1
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	7afa      	ldrb	r2, [r7, #11]
 8008ad4:	f102 32ff 	add.w	r2, r2, #4294967295
 8008ad8:	72fa      	strb	r2, [r7, #11]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d1df      	bne.n	8008a9e <_update_checksum+0x12>
        *ck_a += *data;
        *ck_b += *ck_a;
        data++;
    }
}
 8008ade:	f107 0714 	add.w	r7, r7, #20
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bc80      	pop	{r7}
 8008ae6:	4770      	bx	lr

08008ae8 <GPS_UBLOX_newFrame>:

static bool GPS_UBLOX_newFrame(uint8_t data)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	4603      	mov	r3, r0
 8008af0:	71fb      	strb	r3, [r7, #7]
    bool parsed = false;
 8008af2:	f04f 0300 	mov.w	r3, #0
 8008af6:	73fb      	strb	r3, [r7, #15]

    switch (_step) {
 8008af8:	4b87      	ldr	r3, [pc, #540]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	2b08      	cmp	r3, #8
 8008afe:	f200 8105 	bhi.w	8008d0c <GPS_UBLOX_newFrame+0x224>
 8008b02:	a201      	add	r2, pc, #4	; (adr r2, 8008b08 <GPS_UBLOX_newFrame+0x20>)
 8008b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b08:	08008b4b 	.word	0x08008b4b
 8008b0c:	08008b2d 	.word	0x08008b2d
 8008b10:	08008b63 	.word	0x08008b63
 8008b14:	08008b87 	.word	0x08008b87
 8008b18:	08008bbb 	.word	0x08008bbb
 8008b1c:	08008bf1 	.word	0x08008bf1
 8008b20:	08008c57 	.word	0x08008c57
 8008b24:	08008cb1 	.word	0x08008cb1
 8008b28:	08008cd3 	.word	0x08008cd3
        case 1:
            if (PREAMBLE2 == data) {
 8008b2c:	79fb      	ldrb	r3, [r7, #7]
 8008b2e:	2b62      	cmp	r3, #98	; 0x62
 8008b30:	d107      	bne.n	8008b42 <GPS_UBLOX_newFrame+0x5a>
                _step++;
 8008b32:	4b79      	ldr	r3, [pc, #484]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	f103 0301 	add.w	r3, r3, #1
 8008b3a:	b2da      	uxtb	r2, r3
 8008b3c:	4b76      	ldr	r3, [pc, #472]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b3e:	701a      	strb	r2, [r3, #0]
                break;
 8008b40:	e0e4      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
            }
            _step = 0;
 8008b42:	4b75      	ldr	r3, [pc, #468]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	701a      	strb	r2, [r3, #0]
        case 0:
            if (PREAMBLE1 == data)
 8008b4a:	79fb      	ldrb	r3, [r7, #7]
 8008b4c:	2bb5      	cmp	r3, #181	; 0xb5
 8008b4e:	f040 80d6 	bne.w	8008cfe <GPS_UBLOX_newFrame+0x216>
                _step++;
 8008b52:	4b71      	ldr	r3, [pc, #452]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	f103 0301 	add.w	r3, r3, #1
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	4b6e      	ldr	r3, [pc, #440]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b5e:	701a      	strb	r2, [r3, #0]
            break;
 8008b60:	e0cd      	b.n	8008cfe <GPS_UBLOX_newFrame+0x216>
        case 2:
            _step++;
 8008b62:	4b6d      	ldr	r3, [pc, #436]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	f103 0301 	add.w	r3, r3, #1
 8008b6a:	b2da      	uxtb	r2, r3
 8008b6c:	4b6a      	ldr	r3, [pc, #424]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b6e:	701a      	strb	r2, [r3, #0]
            _class = data;
 8008b70:	4b6a      	ldr	r3, [pc, #424]	; (8008d1c <GPS_UBLOX_newFrame+0x234>)
 8008b72:	79fa      	ldrb	r2, [r7, #7]
 8008b74:	701a      	strb	r2, [r3, #0]
            _ck_b = _ck_a = data;   // reset the checksum accumulators
 8008b76:	4b6a      	ldr	r3, [pc, #424]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008b78:	79fa      	ldrb	r2, [r7, #7]
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	4b68      	ldr	r3, [pc, #416]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008b7e:	781a      	ldrb	r2, [r3, #0]
 8008b80:	4b68      	ldr	r3, [pc, #416]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008b82:	701a      	strb	r2, [r3, #0]
            break;
 8008b84:	e0c2      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 3:
            _step++;
 8008b86:	4b64      	ldr	r3, [pc, #400]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	f103 0301 	add.w	r3, r3, #1
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	4b61      	ldr	r3, [pc, #388]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008b92:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);       // checksum byte
 8008b94:	4b62      	ldr	r3, [pc, #392]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008b96:	781a      	ldrb	r2, [r3, #0]
 8008b98:	79fb      	ldrb	r3, [r7, #7]
 8008b9a:	18d3      	adds	r3, r2, r3
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	4b60      	ldr	r3, [pc, #384]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	4b5f      	ldr	r3, [pc, #380]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008ba4:	781a      	ldrb	r2, [r3, #0]
 8008ba6:	4b5f      	ldr	r3, [pc, #380]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	18d3      	adds	r3, r2, r3
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	4b5d      	ldr	r3, [pc, #372]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008bb0:	701a      	strb	r2, [r3, #0]
            _msg_id = data;
 8008bb2:	4b5d      	ldr	r3, [pc, #372]	; (8008d28 <GPS_UBLOX_newFrame+0x240>)
 8008bb4:	79fa      	ldrb	r2, [r7, #7]
 8008bb6:	701a      	strb	r2, [r3, #0]
            break;
 8008bb8:	e0a8      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 4:
            _step++;
 8008bba:	4b57      	ldr	r3, [pc, #348]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	f103 0301 	add.w	r3, r3, #1
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	4b54      	ldr	r3, [pc, #336]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008bc6:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);       // checksum byte
 8008bc8:	4b55      	ldr	r3, [pc, #340]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008bca:	781a      	ldrb	r2, [r3, #0]
 8008bcc:	79fb      	ldrb	r3, [r7, #7]
 8008bce:	18d3      	adds	r3, r2, r3
 8008bd0:	b2da      	uxtb	r2, r3
 8008bd2:	4b53      	ldr	r3, [pc, #332]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008bd4:	701a      	strb	r2, [r3, #0]
 8008bd6:	4b52      	ldr	r3, [pc, #328]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008bd8:	781a      	ldrb	r2, [r3, #0]
 8008bda:	4b52      	ldr	r3, [pc, #328]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	18d3      	adds	r3, r2, r3
 8008be0:	b2da      	uxtb	r2, r3
 8008be2:	4b50      	ldr	r3, [pc, #320]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008be4:	701a      	strb	r2, [r3, #0]
            _payload_length = data; // payload length low byte
 8008be6:	79fb      	ldrb	r3, [r7, #7]
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	4b50      	ldr	r3, [pc, #320]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008bec:	801a      	strh	r2, [r3, #0]
            break;
 8008bee:	e08d      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 5:
            _step++;
 8008bf0:	4b49      	ldr	r3, [pc, #292]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	f103 0301 	add.w	r3, r3, #1
 8008bf8:	b2da      	uxtb	r2, r3
 8008bfa:	4b47      	ldr	r3, [pc, #284]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008bfc:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);       // checksum byte
 8008bfe:	4b48      	ldr	r3, [pc, #288]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c00:	781a      	ldrb	r2, [r3, #0]
 8008c02:	79fb      	ldrb	r3, [r7, #7]
 8008c04:	18d3      	adds	r3, r2, r3
 8008c06:	b2da      	uxtb	r2, r3
 8008c08:	4b45      	ldr	r3, [pc, #276]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c0a:	701a      	strb	r2, [r3, #0]
 8008c0c:	4b44      	ldr	r3, [pc, #272]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c0e:	781a      	ldrb	r2, [r3, #0]
 8008c10:	4b44      	ldr	r3, [pc, #272]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	18d3      	adds	r3, r2, r3
 8008c16:	b2da      	uxtb	r2, r3
 8008c18:	4b42      	ldr	r3, [pc, #264]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008c1a:	701a      	strb	r2, [r3, #0]
            _payload_length += (uint16_t) (data << 8);
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008c24:	b29a      	uxth	r2, r3
 8008c26:	4b41      	ldr	r3, [pc, #260]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	18d3      	adds	r3, r2, r3
 8008c2c:	b29a      	uxth	r2, r3
 8008c2e:	4b3f      	ldr	r3, [pc, #252]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008c30:	801a      	strh	r2, [r3, #0]
            if (_payload_length > 512) {
 8008c32:	4b3e      	ldr	r3, [pc, #248]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008c34:	881b      	ldrh	r3, [r3, #0]
 8008c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c3a:	d907      	bls.n	8008c4c <GPS_UBLOX_newFrame+0x164>
                _payload_length = 0;
 8008c3c:	4b3b      	ldr	r3, [pc, #236]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008c3e:	f04f 0200 	mov.w	r2, #0
 8008c42:	801a      	strh	r2, [r3, #0]
                _step = 0;
 8008c44:	4b34      	ldr	r3, [pc, #208]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008c46:	f04f 0200 	mov.w	r2, #0
 8008c4a:	701a      	strb	r2, [r3, #0]
            }
            _payload_counter = 0;   // prepare to receive payload
 8008c4c:	4b38      	ldr	r3, [pc, #224]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c4e:	f04f 0200 	mov.w	r2, #0
 8008c52:	801a      	strh	r2, [r3, #0]
            break;
 8008c54:	e05a      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 6:
            _ck_b += (_ck_a += data);       // checksum byte
 8008c56:	4b32      	ldr	r3, [pc, #200]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c58:	781a      	ldrb	r2, [r3, #0]
 8008c5a:	79fb      	ldrb	r3, [r7, #7]
 8008c5c:	18d3      	adds	r3, r2, r3
 8008c5e:	b2da      	uxtb	r2, r3
 8008c60:	4b2f      	ldr	r3, [pc, #188]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c62:	701a      	strb	r2, [r3, #0]
 8008c64:	4b2e      	ldr	r3, [pc, #184]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008c66:	781a      	ldrb	r2, [r3, #0]
 8008c68:	4b2e      	ldr	r3, [pc, #184]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	18d3      	adds	r3, r2, r3
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	4b2c      	ldr	r3, [pc, #176]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008c72:	701a      	strb	r2, [r3, #0]
            if (_payload_counter < sizeof(_buffer)) {
 8008c74:	4b2e      	ldr	r3, [pc, #184]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	2b3f      	cmp	r3, #63	; 0x3f
 8008c7a:	d804      	bhi.n	8008c86 <GPS_UBLOX_newFrame+0x19e>
                _buffer.bytes[_payload_counter] = data;
 8008c7c:	4b2c      	ldr	r3, [pc, #176]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	4a2c      	ldr	r2, [pc, #176]	; (8008d34 <GPS_UBLOX_newFrame+0x24c>)
 8008c82:	79f9      	ldrb	r1, [r7, #7]
 8008c84:	54d1      	strb	r1, [r2, r3]
            }
            if (++_payload_counter == _payload_length)
 8008c86:	4b2a      	ldr	r3, [pc, #168]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	f103 0301 	add.w	r3, r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	4b27      	ldr	r3, [pc, #156]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c92:	801a      	strh	r2, [r3, #0]
 8008c94:	4b26      	ldr	r3, [pc, #152]	; (8008d30 <GPS_UBLOX_newFrame+0x248>)
 8008c96:	881a      	ldrh	r2, [r3, #0]
 8008c98:	4b24      	ldr	r3, [pc, #144]	; (8008d2c <GPS_UBLOX_newFrame+0x244>)
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d130      	bne.n	8008d02 <GPS_UBLOX_newFrame+0x21a>
                _step++;
 8008ca0:	4b1d      	ldr	r3, [pc, #116]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	f103 0301 	add.w	r3, r3, #1
 8008ca8:	b2da      	uxtb	r2, r3
 8008caa:	4b1b      	ldr	r3, [pc, #108]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008cac:	701a      	strb	r2, [r3, #0]
            break;
 8008cae:	e028      	b.n	8008d02 <GPS_UBLOX_newFrame+0x21a>
        case 7:
            _step++;
 8008cb0:	4b19      	ldr	r3, [pc, #100]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	f103 0301 	add.w	r3, r3, #1
 8008cb8:	b2da      	uxtb	r2, r3
 8008cba:	4b17      	ldr	r3, [pc, #92]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008cbc:	701a      	strb	r2, [r3, #0]
            if (_ck_a != data)
 8008cbe:	4b18      	ldr	r3, [pc, #96]	; (8008d20 <GPS_UBLOX_newFrame+0x238>)
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	79fa      	ldrb	r2, [r7, #7]
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d01e      	beq.n	8008d06 <GPS_UBLOX_newFrame+0x21e>
                _step = 0;          // bad checksum
 8008cc8:	4b13      	ldr	r3, [pc, #76]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008cca:	f04f 0200 	mov.w	r2, #0
 8008cce:	701a      	strb	r2, [r3, #0]
            break;
 8008cd0:	e019      	b.n	8008d06 <GPS_UBLOX_newFrame+0x21e>
        case 8:
            _step = 0;
 8008cd2:	4b11      	ldr	r3, [pc, #68]	; (8008d18 <GPS_UBLOX_newFrame+0x230>)
 8008cd4:	f04f 0200 	mov.w	r2, #0
 8008cd8:	701a      	strb	r2, [r3, #0]
            if (_ck_b != data)
 8008cda:	4b12      	ldr	r3, [pc, #72]	; (8008d24 <GPS_UBLOX_newFrame+0x23c>)
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	79fa      	ldrb	r2, [r7, #7]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d112      	bne.n	8008d0a <GPS_UBLOX_newFrame+0x222>
                break;              // bad checksum
            GPS_Present = 1;
 8008ce4:	4b14      	ldr	r3, [pc, #80]	; (8008d38 <GPS_UBLOX_newFrame+0x250>)
 8008ce6:	f04f 0201 	mov.w	r2, #1
 8008cea:	701a      	strb	r2, [r3, #0]
            if (UBLOX_parse_gps()) {
 8008cec:	f000 f826 	bl	8008d3c <UBLOX_parse_gps>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00a      	beq.n	8008d0c <GPS_UBLOX_newFrame+0x224>
                parsed = true;
 8008cf6:	f04f 0301 	mov.w	r3, #1
 8008cfa:	73fb      	strb	r3, [r7, #15]
 8008cfc:	e006      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
            }
            _step = 0;
        case 0:
            if (PREAMBLE1 == data)
                _step++;
            break;
 8008cfe:	bf00      	nop
 8008d00:	e004      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
            if (_payload_counter < sizeof(_buffer)) {
                _buffer.bytes[_payload_counter] = data;
            }
            if (++_payload_counter == _payload_length)
                _step++;
            break;
 8008d02:	bf00      	nop
 8008d04:	e002      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 7:
            _step++;
            if (_ck_a != data)
                _step = 0;          // bad checksum
            break;
 8008d06:	bf00      	nop
 8008d08:	e000      	b.n	8008d0c <GPS_UBLOX_newFrame+0x224>
        case 8:
            _step = 0;
            if (_ck_b != data)
                break;              // bad checksum
 8008d0a:	bf00      	nop
            GPS_Present = 1;
            if (UBLOX_parse_gps()) {
                parsed = true;
            }
    }                           //end switch
    return parsed;
 8008d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f107 0710 	add.w	r7, r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	2000070c 	.word	0x2000070c
 8008d1c:	20000713 	.word	0x20000713
 8008d20:	2000070a 	.word	0x2000070a
 8008d24:	2000070b 	.word	0x2000070b
 8008d28:	2000070d 	.word	0x2000070d
 8008d2c:	2000070e 	.word	0x2000070e
 8008d30:	20000710 	.word	0x20000710
 8008d34:	20000718 	.word	0x20000718
 8008d38:	20000922 	.word	0x20000922

08008d3c <UBLOX_parse_gps>:

static bool UBLOX_parse_gps(void)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
    switch (_msg_id) {
 8008d40:	4b61      	ldr	r3, [pc, #388]	; (8008ec8 <UBLOX_parse_gps+0x18c>)
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	f1a3 0302 	sub.w	r3, r3, #2
 8008d48:	2b10      	cmp	r3, #16
 8008d4a:	f200 80a0 	bhi.w	8008e8e <UBLOX_parse_gps+0x152>
 8008d4e:	a101      	add	r1, pc, #4	; (adr r1, 8008d54 <UBLOX_parse_gps+0x18>)
 8008d50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d54:	08008d99 	.word	0x08008d99
 8008d58:	08008dd7 	.word	0x08008dd7
 8008d5c:	08008e8f 	.word	0x08008e8f
 8008d60:	08008e8f 	.word	0x08008e8f
 8008d64:	08008e17 	.word	0x08008e17
 8008d68:	08008e8f 	.word	0x08008e8f
 8008d6c:	08008e8f 	.word	0x08008e8f
 8008d70:	08008e8f 	.word	0x08008e8f
 8008d74:	08008e8f 	.word	0x08008e8f
 8008d78:	08008e8f 	.word	0x08008e8f
 8008d7c:	08008e8f 	.word	0x08008e8f
 8008d80:	08008e8f 	.word	0x08008e8f
 8008d84:	08008e8f 	.word	0x08008e8f
 8008d88:	08008e8f 	.word	0x08008e8f
 8008d8c:	08008e8f 	.word	0x08008e8f
 8008d90:	08008e8f 	.word	0x08008e8f
 8008d94:	08008e61 	.word	0x08008e61
    case MSG_POSLLH:
        //i2c_dataset.time                = _buffer.posllh.time;
        GPS_coord[LON] = _buffer.posllh.longitude;
 8008d98:	4b4c      	ldr	r3, [pc, #304]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	4b4c      	ldr	r3, [pc, #304]	; (8008ed0 <UBLOX_parse_gps+0x194>)
 8008d9e:	605a      	str	r2, [r3, #4]
        GPS_coord[LAT] = _buffer.posllh.latitude;
 8008da0:	4b4a      	ldr	r3, [pc, #296]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008da2:	689a      	ldr	r2, [r3, #8]
 8008da4:	4b4a      	ldr	r3, [pc, #296]	; (8008ed0 <UBLOX_parse_gps+0x194>)
 8008da6:	601a      	str	r2, [r3, #0]
        GPS_altitude = _buffer.posllh.altitude_msl / 10 / 100;  //alt in m
 8008da8:	4b48      	ldr	r3, [pc, #288]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	4a49      	ldr	r2, [pc, #292]	; (8008ed4 <UBLOX_parse_gps+0x198>)
 8008dae:	fb82 1203 	smull	r1, r2, r2, r3
 8008db2:	ea4f 12a2 	mov.w	r2, r2, asr #6
 8008db6:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8008dba:	1ad3      	subs	r3, r2, r3
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	4b46      	ldr	r3, [pc, #280]	; (8008ed8 <UBLOX_parse_gps+0x19c>)
 8008dc0:	801a      	strh	r2, [r3, #0]
        f.GPS_FIX = next_fix;
 8008dc2:	4b46      	ldr	r3, [pc, #280]	; (8008edc <UBLOX_parse_gps+0x1a0>)
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	4b45      	ldr	r3, [pc, #276]	; (8008ee0 <UBLOX_parse_gps+0x1a4>)
 8008dca:	72da      	strb	r2, [r3, #11]
        _new_position = true;
 8008dcc:	4b45      	ldr	r3, [pc, #276]	; (8008ee4 <UBLOX_parse_gps+0x1a8>)
 8008dce:	f04f 0201 	mov.w	r2, #1
 8008dd2:	701a      	strb	r2, [r3, #0]
        break;
 8008dd4:	e05f      	b.n	8008e96 <UBLOX_parse_gps+0x15a>
    case MSG_STATUS:
        next_fix = (_buffer.status.fix_status & NAV_STATUS_FIX_VALID) && (_buffer.status.fix_type == FIX_3D);
 8008dd6:	4b3d      	ldr	r3, [pc, #244]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008dd8:	795b      	ldrb	r3, [r3, #5]
 8008dda:	f003 0301 	and.w	r3, r3, #1
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d006      	beq.n	8008df0 <UBLOX_parse_gps+0xb4>
 8008de2:	4b3a      	ldr	r3, [pc, #232]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008de4:	791b      	ldrb	r3, [r3, #4]
 8008de6:	2b03      	cmp	r3, #3
 8008de8:	d102      	bne.n	8008df0 <UBLOX_parse_gps+0xb4>
 8008dea:	f04f 0301 	mov.w	r3, #1
 8008dee:	e001      	b.n	8008df4 <UBLOX_parse_gps+0xb8>
 8008df0:	f04f 0300 	mov.w	r3, #0
 8008df4:	f003 0301 	and.w	r3, r3, #1
 8008df8:	b2da      	uxtb	r2, r3
 8008dfa:	4b38      	ldr	r3, [pc, #224]	; (8008edc <UBLOX_parse_gps+0x1a0>)
 8008dfc:	701a      	strb	r2, [r3, #0]
        if (!next_fix)
 8008dfe:	4b37      	ldr	r3, [pc, #220]	; (8008edc <UBLOX_parse_gps+0x1a0>)
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	f083 0301 	eor.w	r3, r3, #1
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d043      	beq.n	8008e94 <UBLOX_parse_gps+0x158>
            f.GPS_FIX = false;
 8008e0c:	4b34      	ldr	r3, [pc, #208]	; (8008ee0 <UBLOX_parse_gps+0x1a4>)
 8008e0e:	f04f 0200 	mov.w	r2, #0
 8008e12:	72da      	strb	r2, [r3, #11]
        break;
 8008e14:	e03e      	b.n	8008e94 <UBLOX_parse_gps+0x158>
    case MSG_SOL:
        next_fix = (_buffer.solution.fix_status & NAV_STATUS_FIX_VALID) && (_buffer.solution.fix_type == FIX_3D);
 8008e16:	4b2d      	ldr	r3, [pc, #180]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008e18:	7adb      	ldrb	r3, [r3, #11]
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d006      	beq.n	8008e30 <UBLOX_parse_gps+0xf4>
 8008e22:	4b2a      	ldr	r3, [pc, #168]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008e24:	7a9b      	ldrb	r3, [r3, #10]
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d102      	bne.n	8008e30 <UBLOX_parse_gps+0xf4>
 8008e2a:	f04f 0301 	mov.w	r3, #1
 8008e2e:	e001      	b.n	8008e34 <UBLOX_parse_gps+0xf8>
 8008e30:	f04f 0300 	mov.w	r3, #0
 8008e34:	f003 0301 	and.w	r3, r3, #1
 8008e38:	b2da      	uxtb	r2, r3
 8008e3a:	4b28      	ldr	r3, [pc, #160]	; (8008edc <UBLOX_parse_gps+0x1a0>)
 8008e3c:	701a      	strb	r2, [r3, #0]
        if (!next_fix)
 8008e3e:	4b27      	ldr	r3, [pc, #156]	; (8008edc <UBLOX_parse_gps+0x1a0>)
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	f083 0301 	eor.w	r3, r3, #1
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d003      	beq.n	8008e54 <UBLOX_parse_gps+0x118>
            f.GPS_FIX = false;
 8008e4c:	4b24      	ldr	r3, [pc, #144]	; (8008ee0 <UBLOX_parse_gps+0x1a4>)
 8008e4e:	f04f 0200 	mov.w	r2, #0
 8008e52:	72da      	strb	r2, [r3, #11]
        GPS_numSat = _buffer.solution.satellites;
 8008e54:	4b1d      	ldr	r3, [pc, #116]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008e56:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008e5a:	4b23      	ldr	r3, [pc, #140]	; (8008ee8 <UBLOX_parse_gps+0x1ac>)
 8008e5c:	701a      	strb	r2, [r3, #0]
        // GPS_hdop                        = _buffer.solution.position_DOP;
        // debug[3] = GPS_hdop;
        break;
 8008e5e:	e01a      	b.n	8008e96 <UBLOX_parse_gps+0x15a>
    case MSG_VELNED:
        // speed_3d                        = _buffer.velned.speed_3d;  // cm/s
        GPS_speed = _buffer.velned.speed_2d;    // cm/s
 8008e60:	4b1a      	ldr	r3, [pc, #104]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008e62:	695b      	ldr	r3, [r3, #20]
 8008e64:	b29a      	uxth	r2, r3
 8008e66:	4b21      	ldr	r3, [pc, #132]	; (8008eec <UBLOX_parse_gps+0x1b0>)
 8008e68:	801a      	strh	r2, [r3, #0]
        GPS_ground_course = (uint16_t) (_buffer.velned.heading_2d / 10000);     // Heading 2D deg * 100000 rescaled to deg * 10
 8008e6a:	4b18      	ldr	r3, [pc, #96]	; (8008ecc <UBLOX_parse_gps+0x190>)
 8008e6c:	699b      	ldr	r3, [r3, #24]
 8008e6e:	4a20      	ldr	r2, [pc, #128]	; (8008ef0 <UBLOX_parse_gps+0x1b4>)
 8008e70:	fb82 1203 	smull	r1, r2, r2, r3
 8008e74:	ea4f 3222 	mov.w	r2, r2, asr #12
 8008e78:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8008e7c:	1ad3      	subs	r3, r2, r3
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	4b1c      	ldr	r3, [pc, #112]	; (8008ef4 <UBLOX_parse_gps+0x1b8>)
 8008e82:	801a      	strh	r2, [r3, #0]
        _new_speed = true;
 8008e84:	4b1c      	ldr	r3, [pc, #112]	; (8008ef8 <UBLOX_parse_gps+0x1bc>)
 8008e86:	f04f 0201 	mov.w	r2, #1
 8008e8a:	701a      	strb	r2, [r3, #0]
        break;
 8008e8c:	e003      	b.n	8008e96 <UBLOX_parse_gps+0x15a>
    default:
        return false;
 8008e8e:	f04f 0300 	mov.w	r3, #0
 8008e92:	e015      	b.n	8008ec0 <UBLOX_parse_gps+0x184>
        break;
    case MSG_STATUS:
        next_fix = (_buffer.status.fix_status & NAV_STATUS_FIX_VALID) && (_buffer.status.fix_type == FIX_3D);
        if (!next_fix)
            f.GPS_FIX = false;
        break;
 8008e94:	bf00      	nop
        return false;
    }

    // we only return true when we get new position and speed data
    // this ensures we don't use stale data
    if (_new_position && _new_speed) {
 8008e96:	4b13      	ldr	r3, [pc, #76]	; (8008ee4 <UBLOX_parse_gps+0x1a8>)
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00e      	beq.n	8008ebc <UBLOX_parse_gps+0x180>
 8008e9e:	4b16      	ldr	r3, [pc, #88]	; (8008ef8 <UBLOX_parse_gps+0x1bc>)
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00a      	beq.n	8008ebc <UBLOX_parse_gps+0x180>
        _new_speed = _new_position = false;
 8008ea6:	4b0f      	ldr	r3, [pc, #60]	; (8008ee4 <UBLOX_parse_gps+0x1a8>)
 8008ea8:	f04f 0200 	mov.w	r2, #0
 8008eac:	701a      	strb	r2, [r3, #0]
 8008eae:	4b0d      	ldr	r3, [pc, #52]	; (8008ee4 <UBLOX_parse_gps+0x1a8>)
 8008eb0:	781a      	ldrb	r2, [r3, #0]
 8008eb2:	4b11      	ldr	r3, [pc, #68]	; (8008ef8 <UBLOX_parse_gps+0x1bc>)
 8008eb4:	701a      	strb	r2, [r3, #0]
        return true;
 8008eb6:	f04f 0301 	mov.w	r3, #1
 8008eba:	e001      	b.n	8008ec0 <UBLOX_parse_gps+0x184>
    }
    return false;
 8008ebc:	f04f 0300 	mov.w	r3, #0
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bc80      	pop	{r7}
 8008ec6:	4770      	bx	lr
 8008ec8:	2000070d 	.word	0x2000070d
 8008ecc:	20000718 	.word	0x20000718
 8008ed0:	200012cc 	.word	0x200012cc
 8008ed4:	10624dd3 	.word	0x10624dd3
 8008ed8:	20001260 	.word	0x20001260
 8008edc:	20000712 	.word	0x20000712
 8008ee0:	20001250 	.word	0x20001250
 8008ee4:	20000714 	.word	0x20000714
 8008ee8:	200012da 	.word	0x200012da
 8008eec:	20001284 	.word	0x20001284
 8008ef0:	68db8bad 	.word	0x68db8bad
 8008ef4:	20000920 	.word	0x20000920
 8008ef8:	20000715 	.word	0x20000715
 8008efc:	f3af 8000 	nop.w

08008f00 <imuInit>:
int16_t angle[2] = { 0, 0 };     // absolute angle inclination in multiple of 0.1 degree    180 deg = 1800

static void getEstimatedAttitude(void);

void imuInit(void)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	af00      	add	r7, sp, #0
    acc_25deg = acc_1G * 0.423f;
 8008f04:	4b17      	ldr	r3, [pc, #92]	; (8008f64 <imuInit+0x64>)
 8008f06:	881b      	ldrh	r3, [r3, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f00f ff69 	bl	8018de0 <__aeabi_i2f>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	4618      	mov	r0, r3
 8008f12:	4917      	ldr	r1, [pc, #92]	; (8008f70 <imuInit+0x70>)
 8008f14:	f00f ffb8 	bl	8018e88 <__aeabi_fmul>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f010 f97a 	bl	8019214 <__aeabi_f2iz>
 8008f20:	4603      	mov	r3, r0
 8008f22:	b29a      	uxth	r2, r3
 8008f24:	4b10      	ldr	r3, [pc, #64]	; (8008f68 <imuInit+0x68>)
 8008f26:	801a      	strh	r2, [r3, #0]
    accVelScale = 9.80665f / acc_1G / 10000.0f;
 8008f28:	4b0e      	ldr	r3, [pc, #56]	; (8008f64 <imuInit+0x64>)
 8008f2a:	881b      	ldrh	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f00f ff57 	bl	8018de0 <__aeabi_i2f>
 8008f32:	4603      	mov	r3, r0
 8008f34:	480f      	ldr	r0, [pc, #60]	; (8008f74 <imuInit+0x74>)
 8008f36:	4619      	mov	r1, r3
 8008f38:	f010 f85a 	bl	8018ff0 <__aeabi_fdiv>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	4618      	mov	r0, r3
 8008f40:	490d      	ldr	r1, [pc, #52]	; (8008f78 <imuInit+0x78>)
 8008f42:	f010 f855 	bl	8018ff0 <__aeabi_fdiv>
 8008f46:	4603      	mov	r3, r0
 8008f48:	461a      	mov	r2, r3
 8008f4a:	4b08      	ldr	r3, [pc, #32]	; (8008f6c <imuInit+0x6c>)
 8008f4c:	601a      	str	r2, [r3, #0]

#ifdef MAG
    // if mag sensor is enabled, use it
    if (sensors(SENSOR_MAG))
 8008f4e:	f04f 0004 	mov.w	r0, #4
 8008f52:	f7f9 fd99 	bl	8002a88 <sensors>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d001      	beq.n	8008f60 <imuInit+0x60>
        Mag_init();
 8008f5c:	f005 fac4 	bl	800e4e8 <Mag_init>
#endif
}
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	20000118 	.word	0x20000118
 8008f68:	20000780 	.word	0x20000780
 8008f6c:	200011f8 	.word	0x200011f8
 8008f70:	3ed89375 	.word	0x3ed89375
 8008f74:	411ce80a 	.word	0x411ce80a
 8008f78:	461c4000 	.word	0x461c4000

08008f7c <computeIMU>:


void computeIMU(void)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
    static uint32_t timeInterleave = 0;
    static int16_t gyroYawSmooth = 0;

#define GYRO_INTERLEAVE

    if (sensors(SENSOR_ACC)) {
 8008f82:	f04f 0001 	mov.w	r0, #1
 8008f86:	f7f9 fd7f 	bl	8002a88 <sensors>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d003      	beq.n	8008f98 <computeIMU+0x1c>
        ACC_getADC();
 8008f90:	f005 f80a 	bl	800dfa8 <ACC_getADC>
        getEstimatedAttitude();
 8008f94:	f000 fa70 	bl	8009478 <getEstimatedAttitude>
    }

    Gyro_getADC();
 8008f98:	f005 fa7a 	bl	800e490 <Gyro_getADC>

    for (axis = 0; axis < 3; axis++) {
 8008f9c:	f04f 0300 	mov.w	r3, #0
 8008fa0:	617b      	str	r3, [r7, #20]
 8008fa2:	e01f      	b.n	8008fe4 <computeIMU+0x68>
#ifdef GYRO_INTERLEAVE
        gyroADCp[axis] = gyroADC[axis];
 8008fa4:	4b8e      	ldr	r3, [pc, #568]	; (80091e0 <computeIMU+0x264>)
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008fb2:	f107 0118 	add.w	r1, r7, #24
 8008fb6:	18cb      	adds	r3, r1, r3
 8008fb8:	f823 2c0c 	strh.w	r2, [r3, #-12]
#else
        gyroData[axis] = gyroADC[axis];
#endif
        if (!sensors(SENSOR_ACC))
 8008fbc:	f04f 0001 	mov.w	r0, #1
 8008fc0:	f7f9 fd62 	bl	8002a88 <sensors>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	f083 0301 	eor.w	r3, r3, #1
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d005      	beq.n	8008fdc <computeIMU+0x60>
            accADC[axis] = 0;
 8008fd0:	4b84      	ldr	r3, [pc, #528]	; (80091e4 <computeIMU+0x268>)
 8008fd2:	697a      	ldr	r2, [r7, #20]
 8008fd4:	f04f 0100 	mov.w	r1, #0
 8008fd8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        getEstimatedAttitude();
    }

    Gyro_getADC();

    for (axis = 0; axis < 3; axis++) {
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f103 0301 	add.w	r3, r3, #1
 8008fe2:	617b      	str	r3, [r7, #20]
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d9dc      	bls.n	8008fa4 <computeIMU+0x28>
        gyroData[axis] = gyroADC[axis];
#endif
        if (!sensors(SENSOR_ACC))
            accADC[axis] = 0;
    }
    timeInterleave = micros();
 8008fea:	f7fd fb67 	bl	80066bc <micros>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	4b7d      	ldr	r3, [pc, #500]	; (80091e8 <computeIMU+0x26c>)
 8008ff2:	601a      	str	r2, [r3, #0]
    annexCode();
 8008ff4:	f002 f96c 	bl	800b2d0 <annexCode>
#ifdef GYRO_INTERLEAVE
    if ((micros() - timeInterleave) > 650) {
 8008ff8:	f7fd fb60 	bl	80066bc <micros>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	4b7a      	ldr	r3, [pc, #488]	; (80091e8 <computeIMU+0x26c>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	1ad2      	subs	r2, r2, r3
 8009004:	f240 238a 	movw	r3, #650	; 0x28a
 8009008:	429a      	cmp	r2, r3
 800900a:	d907      	bls.n	800901c <computeIMU+0xa0>
        annex650_overrun_count++;
 800900c:	4b77      	ldr	r3, [pc, #476]	; (80091ec <computeIMU+0x270>)
 800900e:	881b      	ldrh	r3, [r3, #0]
 8009010:	f103 0301 	add.w	r3, r3, #1
 8009014:	b29a      	uxth	r2, r3
 8009016:	4b75      	ldr	r3, [pc, #468]	; (80091ec <computeIMU+0x270>)
 8009018:	801a      	strh	r2, [r3, #0]
 800901a:	e00a      	b.n	8009032 <computeIMU+0xb6>
    } else {
        while ((micros() - timeInterleave) < 650);  // empirical, interleaving delay between 2 consecutive reads
 800901c:	bf00      	nop
 800901e:	f7fd fb4d 	bl	80066bc <micros>
 8009022:	4602      	mov	r2, r0
 8009024:	4b70      	ldr	r3, [pc, #448]	; (80091e8 <computeIMU+0x26c>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	1ad2      	subs	r2, r2, r3
 800902a:	f240 2389 	movw	r3, #649	; 0x289
 800902e:	429a      	cmp	r2, r3
 8009030:	d9f5      	bls.n	800901e <computeIMU+0xa2>
    }

    Gyro_getADC();
 8009032:	f005 fa2d 	bl	800e490 <Gyro_getADC>
    for (axis = 0; axis < 3; axis++) {
 8009036:	f04f 0300 	mov.w	r3, #0
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	e059      	b.n	80090f2 <computeIMU+0x176>
        gyroADCinter[axis] = gyroADC[axis] + gyroADCp[axis];
 800903e:	4b68      	ldr	r3, [pc, #416]	; (80091e0 <computeIMU+0x264>)
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009046:	b29a      	uxth	r2, r3
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800904e:	f107 0118 	add.w	r1, r7, #24
 8009052:	18cb      	adds	r3, r1, r3
 8009054:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 8009058:	b29b      	uxth	r3, r3
 800905a:	18d3      	adds	r3, r2, r3
 800905c:	b29b      	uxth	r3, r3
 800905e:	b29a      	uxth	r2, r3
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009066:	f107 0118 	add.w	r1, r7, #24
 800906a:	18cb      	adds	r3, r1, r3
 800906c:	f823 2c14 	strh.w	r2, [r3, #-20]
        // empirical, we take a weighted value of the current and the previous values
        gyroData[axis] = (gyroADCinter[axis] + gyroADCprevious[axis]) / 3;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009076:	f107 0218 	add.w	r2, r7, #24
 800907a:	18d3      	adds	r3, r2, r3
 800907c:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8009080:	b21a      	sxth	r2, r3
 8009082:	4b5b      	ldr	r3, [pc, #364]	; (80091f0 <computeIMU+0x274>)
 8009084:	6979      	ldr	r1, [r7, #20]
 8009086:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800908a:	b21b      	sxth	r3, r3
 800908c:	18d3      	adds	r3, r2, r3
 800908e:	4a59      	ldr	r2, [pc, #356]	; (80091f4 <computeIMU+0x278>)
 8009090:	fb82 1203 	smull	r1, r2, r2, r3
 8009094:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	b299      	uxth	r1, r3
 800909c:	4b56      	ldr	r3, [pc, #344]	; (80091f8 <computeIMU+0x27c>)
 800909e:	697a      	ldr	r2, [r7, #20]
 80090a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        gyroADCprevious[axis] = gyroADCinter[axis] / 2;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80090aa:	f107 0218 	add.w	r2, r7, #24
 80090ae:	18d3      	adds	r3, r2, r3
 80090b0:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80090b4:	b21b      	sxth	r3, r3
 80090b6:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 80090ba:	18d3      	adds	r3, r2, r3
 80090bc:	ea4f 0363 	mov.w	r3, r3, asr #1
 80090c0:	b299      	uxth	r1, r3
 80090c2:	4b4b      	ldr	r3, [pc, #300]	; (80091f0 <computeIMU+0x274>)
 80090c4:	697a      	ldr	r2, [r7, #20]
 80090c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if (!sensors(SENSOR_ACC))
 80090ca:	f04f 0001 	mov.w	r0, #1
 80090ce:	f7f9 fcdb 	bl	8002a88 <sensors>
 80090d2:	4603      	mov	r3, r0
 80090d4:	f083 0301 	eor.w	r3, r3, #1
 80090d8:	b2db      	uxtb	r3, r3
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d005      	beq.n	80090ea <computeIMU+0x16e>
            accADC[axis] = 0;
 80090de:	4b41      	ldr	r3, [pc, #260]	; (80091e4 <computeIMU+0x268>)
 80090e0:	697a      	ldr	r2, [r7, #20]
 80090e2:	f04f 0100 	mov.w	r1, #0
 80090e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    } else {
        while ((micros() - timeInterleave) < 650);  // empirical, interleaving delay between 2 consecutive reads
    }

    Gyro_getADC();
    for (axis = 0; axis < 3; axis++) {
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f103 0301 	add.w	r3, r3, #1
 80090f0:	617b      	str	r3, [r7, #20]
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d9a2      	bls.n	800903e <computeIMU+0xc2>
        if (!sensors(SENSOR_ACC))
            accADC[axis] = 0;
    }
#endif

    if (feature(FEATURE_GYRO_SMOOTHING)) {
 80090f8:	f04f 0040 	mov.w	r0, #64	; 0x40
 80090fc:	f7f9 fd0a 	bl	8002b14 <feature>
 8009100:	4603      	mov	r3, r0
 8009102:	2b00      	cmp	r3, #0
 8009104:	d04d      	beq.n	80091a2 <computeIMU+0x226>
        static uint8_t Smoothing[3] = { 0, 0, 0 };
        static int16_t gyroSmooth[3] = { 0, 0, 0 };
        if (Smoothing[0] == 0) {
 8009106:	4b3d      	ldr	r3, [pc, #244]	; (80091fc <computeIMU+0x280>)
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d115      	bne.n	800913a <computeIMU+0x1be>
            // initialize
            Smoothing[ROLL] = (mcfg.gyro_smoothing_factor >> 16) & 0xff;
 800910e:	4b3c      	ldr	r3, [pc, #240]	; (8009200 <computeIMU+0x284>)
 8009110:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009114:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009118:	b2da      	uxtb	r2, r3
 800911a:	4b38      	ldr	r3, [pc, #224]	; (80091fc <computeIMU+0x280>)
 800911c:	701a      	strb	r2, [r3, #0]
            Smoothing[PITCH] = (mcfg.gyro_smoothing_factor >> 8) & 0xff;
 800911e:	4b38      	ldr	r3, [pc, #224]	; (8009200 <computeIMU+0x284>)
 8009120:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009124:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8009128:	b2da      	uxtb	r2, r3
 800912a:	4b34      	ldr	r3, [pc, #208]	; (80091fc <computeIMU+0x280>)
 800912c:	705a      	strb	r2, [r3, #1]
            Smoothing[YAW] = (mcfg.gyro_smoothing_factor) & 0xff;
 800912e:	4b34      	ldr	r3, [pc, #208]	; (8009200 <computeIMU+0x284>)
 8009130:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8009134:	b2da      	uxtb	r2, r3
 8009136:	4b31      	ldr	r3, [pc, #196]	; (80091fc <computeIMU+0x280>)
 8009138:	709a      	strb	r2, [r3, #2]
        }
        for (axis = 0; axis < 3; axis++) {
 800913a:	f04f 0300 	mov.w	r3, #0
 800913e:	617b      	str	r3, [r7, #20]
 8009140:	e02b      	b.n	800919a <computeIMU+0x21e>
            gyroData[axis] = (int16_t)(((int32_t)((int32_t)gyroSmooth[axis] * (Smoothing[axis] - 1)) + gyroData[axis] + 1 ) / Smoothing[axis]);
 8009142:	4b30      	ldr	r3, [pc, #192]	; (8009204 <computeIMU+0x288>)
 8009144:	697a      	ldr	r2, [r7, #20]
 8009146:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800914a:	b21b      	sxth	r3, r3
 800914c:	492b      	ldr	r1, [pc, #172]	; (80091fc <computeIMU+0x280>)
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	188a      	adds	r2, r1, r2
 8009152:	7812      	ldrb	r2, [r2, #0]
 8009154:	f102 32ff 	add.w	r2, r2, #4294967295
 8009158:	fb02 f203 	mul.w	r2, r2, r3
 800915c:	4b26      	ldr	r3, [pc, #152]	; (80091f8 <computeIMU+0x27c>)
 800915e:	6979      	ldr	r1, [r7, #20]
 8009160:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8009164:	b21b      	sxth	r3, r3
 8009166:	18d3      	adds	r3, r2, r3
 8009168:	f103 0201 	add.w	r2, r3, #1
 800916c:	4923      	ldr	r1, [pc, #140]	; (80091fc <computeIMU+0x280>)
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	18cb      	adds	r3, r1, r3
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	fb92 f3f3 	sdiv	r3, r2, r3
 8009178:	b299      	uxth	r1, r3
 800917a:	4b1f      	ldr	r3, [pc, #124]	; (80091f8 <computeIMU+0x27c>)
 800917c:	697a      	ldr	r2, [r7, #20]
 800917e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            gyroSmooth[axis] = gyroData[axis];
 8009182:	4b1d      	ldr	r3, [pc, #116]	; (80091f8 <computeIMU+0x27c>)
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800918a:	4b1e      	ldr	r3, [pc, #120]	; (8009204 <computeIMU+0x288>)
 800918c:	697a      	ldr	r2, [r7, #20]
 800918e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            // initialize
            Smoothing[ROLL] = (mcfg.gyro_smoothing_factor >> 16) & 0xff;
            Smoothing[PITCH] = (mcfg.gyro_smoothing_factor >> 8) & 0xff;
            Smoothing[YAW] = (mcfg.gyro_smoothing_factor) & 0xff;
        }
        for (axis = 0; axis < 3; axis++) {
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	f103 0301 	add.w	r3, r3, #1
 8009198:	617b      	str	r3, [r7, #20]
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2b02      	cmp	r3, #2
 800919e:	d9d0      	bls.n	8009142 <computeIMU+0x1c6>
 80091a0:	e019      	b.n	80091d6 <computeIMU+0x25a>
            gyroData[axis] = (int16_t)(((int32_t)((int32_t)gyroSmooth[axis] * (Smoothing[axis] - 1)) + gyroData[axis] + 1 ) / Smoothing[axis]);
            gyroSmooth[axis] = gyroData[axis];
        }
    } else if (mcfg.mixerConfiguration == MULTITYPE_TRI) {
 80091a2:	4b17      	ldr	r3, [pc, #92]	; (8009200 <computeIMU+0x284>)
 80091a4:	795b      	ldrb	r3, [r3, #5]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d115      	bne.n	80091d6 <computeIMU+0x25a>
        gyroData[YAW] = (gyroYawSmooth * 2 + gyroData[YAW]) / 3;
 80091aa:	4b17      	ldr	r3, [pc, #92]	; (8009208 <computeIMU+0x28c>)
 80091ac:	881b      	ldrh	r3, [r3, #0]
 80091ae:	b21b      	sxth	r3, r3
 80091b0:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80091b4:	4b10      	ldr	r3, [pc, #64]	; (80091f8 <computeIMU+0x27c>)
 80091b6:	889b      	ldrh	r3, [r3, #4]
 80091b8:	b21b      	sxth	r3, r3
 80091ba:	18d3      	adds	r3, r2, r3
 80091bc:	4a0d      	ldr	r2, [pc, #52]	; (80091f4 <computeIMU+0x278>)
 80091be:	fb82 1203 	smull	r1, r2, r2, r3
 80091c2:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80091c6:	1ad3      	subs	r3, r2, r3
 80091c8:	b29a      	uxth	r2, r3
 80091ca:	4b0b      	ldr	r3, [pc, #44]	; (80091f8 <computeIMU+0x27c>)
 80091cc:	809a      	strh	r2, [r3, #4]
        gyroYawSmooth = gyroData[YAW];
 80091ce:	4b0a      	ldr	r3, [pc, #40]	; (80091f8 <computeIMU+0x27c>)
 80091d0:	889a      	ldrh	r2, [r3, #4]
 80091d2:	4b0d      	ldr	r3, [pc, #52]	; (8009208 <computeIMU+0x28c>)
 80091d4:	801a      	strh	r2, [r3, #0]
    }
}
 80091d6:	f107 0718 	add.w	r7, r7, #24
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	200011f0 	.word	0x200011f0
 80091e4:	200011fc 	.word	0x200011fc
 80091e8:	200007e4 	.word	0x200007e4
 80091ec:	2000090e 	.word	0x2000090e
 80091f0:	200007e8 	.word	0x200007e8
 80091f4:	55555556 	.word	0x55555556
 80091f8:	200007a0 	.word	0x200007a0
 80091fc:	200007f0 	.word	0x200007f0
 8009200:	20000c7c 	.word	0x20000c7c
 8009204:	200007f4 	.word	0x200007f4
 8009208:	200007fa 	.word	0x200007fa

0800920c <rotateV>:

t_fp_vector EstG;

// Rotate Estimated vector(s) with small angle approximation, according to the gyro data
void rotateV(struct fp_vector *v, float *delta)
{
 800920c:	b590      	push	{r4, r7, lr}
 800920e:	b09b      	sub	sp, #108	; 0x6c
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
    struct fp_vector v_tmp = *v;
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800921c:	ca07      	ldmia	r2, {r0, r1, r2}
 800921e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    // This does a  "proper" matrix rotation using gyro deltas without small-angle approximation
    float mat[3][3];
    float cosx, sinx, cosy, siny, cosz, sinz;
    float coszcosx, coszcosy, sinzcosx, coszsinx, sinzsinx;

    cosx = cosf(-delta[PITCH]);
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	f103 0304 	add.w	r3, r3, #4
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4618      	mov	r0, r3
 800922c:	f00d fa00 	bl	8016630 <cosf>
 8009230:	6678      	str	r0, [r7, #100]	; 0x64
    sinx = sinf(-delta[PITCH]);
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	f103 0304 	add.w	r3, r3, #4
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800923e:	4618      	mov	r0, r3
 8009240:	f00d fa2c 	bl	801669c <sinf>
 8009244:	6638      	str	r0, [r7, #96]	; 0x60
    cosy = cosf(delta[ROLL]);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4618      	mov	r0, r3
 800924c:	f00d f9f0 	bl	8016630 <cosf>
 8009250:	65f8      	str	r0, [r7, #92]	; 0x5c
    siny = sinf(delta[ROLL]);
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4618      	mov	r0, r3
 8009258:	f00d fa20 	bl	801669c <sinf>
 800925c:	65b8      	str	r0, [r7, #88]	; 0x58
    cosz = cosf(delta[YAW]);
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	f103 0308 	add.w	r3, r3, #8
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f00d f9e2 	bl	8016630 <cosf>
 800926c:	6578      	str	r0, [r7, #84]	; 0x54
    sinz = sinf(delta[YAW]);
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	f103 0308 	add.w	r3, r3, #8
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4618      	mov	r0, r3
 8009278:	f00d fa10 	bl	801669c <sinf>
 800927c:	6538      	str	r0, [r7, #80]	; 0x50

    coszcosx = cosz * cosx;
 800927e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8009280:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009282:	f00f fe01 	bl	8018e88 <__aeabi_fmul>
 8009286:	4603      	mov	r3, r0
 8009288:	64fb      	str	r3, [r7, #76]	; 0x4c
    coszcosy = cosz * cosy;
 800928a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800928c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800928e:	f00f fdfb 	bl	8018e88 <__aeabi_fmul>
 8009292:	4603      	mov	r3, r0
 8009294:	64bb      	str	r3, [r7, #72]	; 0x48
    sinzcosx = sinz * cosx;
 8009296:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8009298:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800929a:	f00f fdf5 	bl	8018e88 <__aeabi_fmul>
 800929e:	4603      	mov	r3, r0
 80092a0:	647b      	str	r3, [r7, #68]	; 0x44
    coszsinx = sinx * cosz;
 80092a2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80092a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80092a6:	f00f fdef 	bl	8018e88 <__aeabi_fmul>
 80092aa:	4603      	mov	r3, r0
 80092ac:	643b      	str	r3, [r7, #64]	; 0x40
    sinzsinx = sinx * sinz;
 80092ae:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80092b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80092b2:	f00f fde9 	bl	8018e88 <__aeabi_fmul>
 80092b6:	4603      	mov	r3, r0
 80092b8:	63fb      	str	r3, [r7, #60]	; 0x3c

    mat[0][0] = coszcosy;
 80092ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092bc:	60fb      	str	r3, [r7, #12]
    mat[0][1] = sinz * cosy;
 80092be:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80092c0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80092c2:	f00f fde1 	bl	8018e88 <__aeabi_fmul>
 80092c6:	4603      	mov	r3, r0
 80092c8:	613b      	str	r3, [r7, #16]
    mat[0][2] = -siny;
 80092ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80092cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80092d0:	617b      	str	r3, [r7, #20]
    mat[1][0] = (coszsinx * siny) - sinzcosx;
 80092d2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80092d4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80092d6:	f00f fdd7 	bl	8018e88 <__aeabi_fmul>
 80092da:	4603      	mov	r3, r0
 80092dc:	4618      	mov	r0, r3
 80092de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80092e0:	f00f fcc8 	bl	8018c74 <__aeabi_fsub>
 80092e4:	4603      	mov	r3, r0
 80092e6:	61bb      	str	r3, [r7, #24]
    mat[1][1] = (sinzsinx * siny) + (coszcosx);
 80092e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80092ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80092ec:	f00f fdcc 	bl	8018e88 <__aeabi_fmul>
 80092f0:	4603      	mov	r3, r0
 80092f2:	4618      	mov	r0, r3
 80092f4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80092f6:	f00f fcbf 	bl	8018c78 <__addsf3>
 80092fa:	4603      	mov	r3, r0
 80092fc:	61fb      	str	r3, [r7, #28]
    mat[1][2] = cosy * sinx;
 80092fe:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009300:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009302:	f00f fdc1 	bl	8018e88 <__aeabi_fmul>
 8009306:	4603      	mov	r3, r0
 8009308:	623b      	str	r3, [r7, #32]
    mat[2][0] = (coszcosx * siny) + (sinzsinx);
 800930a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800930c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800930e:	f00f fdbb 	bl	8018e88 <__aeabi_fmul>
 8009312:	4603      	mov	r3, r0
 8009314:	4618      	mov	r0, r3
 8009316:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009318:	f00f fcae 	bl	8018c78 <__addsf3>
 800931c:	4603      	mov	r3, r0
 800931e:	627b      	str	r3, [r7, #36]	; 0x24
    mat[2][1] = (sinzcosx * siny) - (coszsinx);
 8009320:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009322:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009324:	f00f fdb0 	bl	8018e88 <__aeabi_fmul>
 8009328:	4603      	mov	r3, r0
 800932a:	4618      	mov	r0, r3
 800932c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800932e:	f00f fca1 	bl	8018c74 <__aeabi_fsub>
 8009332:	4603      	mov	r3, r0
 8009334:	62bb      	str	r3, [r7, #40]	; 0x28
    mat[2][2] = cosy * cosx;
 8009336:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009338:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800933a:	f00f fda5 	bl	8018e88 <__aeabi_fmul>
 800933e:	4603      	mov	r3, r0
 8009340:	62fb      	str	r3, [r7, #44]	; 0x2c

    v->X = v_tmp.X * mat[0][0] + v_tmp.Y * mat[1][0] + v_tmp.Z * mat[2][0];
 8009342:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4610      	mov	r0, r2
 8009348:	4619      	mov	r1, r3
 800934a:	f00f fd9d 	bl	8018e88 <__aeabi_fmul>
 800934e:	4603      	mov	r3, r0
 8009350:	461c      	mov	r4, r3
 8009352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	4610      	mov	r0, r2
 8009358:	4619      	mov	r1, r3
 800935a:	f00f fd95 	bl	8018e88 <__aeabi_fmul>
 800935e:	4603      	mov	r3, r0
 8009360:	4620      	mov	r0, r4
 8009362:	4619      	mov	r1, r3
 8009364:	f00f fc88 	bl	8018c78 <__addsf3>
 8009368:	4603      	mov	r3, r0
 800936a:	461c      	mov	r4, r3
 800936c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800936e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009370:	4610      	mov	r0, r2
 8009372:	4619      	mov	r1, r3
 8009374:	f00f fd88 	bl	8018e88 <__aeabi_fmul>
 8009378:	4603      	mov	r3, r0
 800937a:	4620      	mov	r0, r4
 800937c:	4619      	mov	r1, r3
 800937e:	f00f fc7b 	bl	8018c78 <__addsf3>
 8009382:	4603      	mov	r3, r0
 8009384:	461a      	mov	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	601a      	str	r2, [r3, #0]
    v->Y = v_tmp.X * mat[0][1] + v_tmp.Y * mat[1][1] + v_tmp.Z * mat[2][1];
 800938a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	4610      	mov	r0, r2
 8009390:	4619      	mov	r1, r3
 8009392:	f00f fd79 	bl	8018e88 <__aeabi_fmul>
 8009396:	4603      	mov	r3, r0
 8009398:	461c      	mov	r4, r3
 800939a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800939c:	69fb      	ldr	r3, [r7, #28]
 800939e:	4610      	mov	r0, r2
 80093a0:	4619      	mov	r1, r3
 80093a2:	f00f fd71 	bl	8018e88 <__aeabi_fmul>
 80093a6:	4603      	mov	r3, r0
 80093a8:	4620      	mov	r0, r4
 80093aa:	4619      	mov	r1, r3
 80093ac:	f00f fc64 	bl	8018c78 <__addsf3>
 80093b0:	4603      	mov	r3, r0
 80093b2:	461c      	mov	r4, r3
 80093b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b8:	4610      	mov	r0, r2
 80093ba:	4619      	mov	r1, r3
 80093bc:	f00f fd64 	bl	8018e88 <__aeabi_fmul>
 80093c0:	4603      	mov	r3, r0
 80093c2:	4620      	mov	r0, r4
 80093c4:	4619      	mov	r1, r3
 80093c6:	f00f fc57 	bl	8018c78 <__addsf3>
 80093ca:	4603      	mov	r3, r0
 80093cc:	461a      	mov	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	605a      	str	r2, [r3, #4]
    v->Z = v_tmp.X * mat[0][2] + v_tmp.Y * mat[1][2] + v_tmp.Z * mat[2][2];
 80093d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	4610      	mov	r0, r2
 80093d8:	4619      	mov	r1, r3
 80093da:	f00f fd55 	bl	8018e88 <__aeabi_fmul>
 80093de:	4603      	mov	r3, r0
 80093e0:	461c      	mov	r4, r3
 80093e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093e4:	6a3b      	ldr	r3, [r7, #32]
 80093e6:	4610      	mov	r0, r2
 80093e8:	4619      	mov	r1, r3
 80093ea:	f00f fd4d 	bl	8018e88 <__aeabi_fmul>
 80093ee:	4603      	mov	r3, r0
 80093f0:	4620      	mov	r0, r4
 80093f2:	4619      	mov	r1, r3
 80093f4:	f00f fc40 	bl	8018c78 <__addsf3>
 80093f8:	4603      	mov	r3, r0
 80093fa:	461c      	mov	r4, r3
 80093fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009400:	4610      	mov	r0, r2
 8009402:	4619      	mov	r1, r3
 8009404:	f00f fd40 	bl	8018e88 <__aeabi_fmul>
 8009408:	4603      	mov	r3, r0
 800940a:	4620      	mov	r0, r4
 800940c:	4619      	mov	r1, r3
 800940e:	f00f fc33 	bl	8018c78 <__addsf3>
 8009412:	4603      	mov	r3, r0
 8009414:	461a      	mov	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	609a      	str	r2, [r3, #8]
#endif
}
 800941a:	f107 076c 	add.w	r7, r7, #108	; 0x6c
 800941e:	46bd      	mov	sp, r7
 8009420:	bd90      	pop	{r4, r7, pc}
 8009422:	bf00      	nop

08009424 <_atan2f>:

static int16_t _atan2f(float y, float x)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
    // no need for aidsy inaccurate shortcuts on a proper platform
    return (int16_t)(atan2f(y, x) * (180.0f / M_PI * 10.0f));
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	f00d fa35 	bl	80168a0 <atan2f>
 8009436:	4603      	mov	r3, r0
 8009438:	4618      	mov	r0, r3
 800943a:	f00f f8b1 	bl	80185a0 <__aeabi_f2d>
 800943e:	4602      	mov	r2, r0
 8009440:	460b      	mov	r3, r1
 8009442:	4610      	mov	r0, r2
 8009444:	4619      	mov	r1, r3
 8009446:	a30a      	add	r3, pc, #40	; (adr r3, 8009470 <_atan2f+0x4c>)
 8009448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944c:	f00f f8fc 	bl	8018648 <__aeabi_dmul>
 8009450:	4602      	mov	r2, r0
 8009452:	460b      	mov	r3, r1
 8009454:	4610      	mov	r0, r2
 8009456:	4619      	mov	r1, r3
 8009458:	f00f fb90 	bl	8018b7c <__aeabi_d2iz>
 800945c:	4603      	mov	r3, r0
 800945e:	b29b      	uxth	r3, r3
 8009460:	b21b      	sxth	r3, r3
}
 8009462:	4618      	mov	r0, r3
 8009464:	f107 0708 	add.w	r7, r7, #8
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}
 800946c:	f3af 8000 	nop.w
 8009470:	907e593b 	.word	0x907e593b
 8009474:	4081e7a9 	.word	0x4081e7a9

08009478 <getEstimatedAttitude>:

static void getEstimatedAttitude(void)
{
 8009478:	b5b0      	push	{r4, r5, r7, lr}
 800947a:	b094      	sub	sp, #80	; 0x50
 800947c:	af00      	add	r7, sp, #0
    uint32_t axis;
    int32_t accMag = 0;
 800947e:	f04f 0300 	mov.w	r3, #0
 8009482:	64bb      	str	r3, [r7, #72]	; 0x48
#if defined(MG_LPF_FACTOR)
    static int16_t mgSmooth[3];
#endif
    static float accLPF[3];
    static uint32_t previousT;
    uint32_t currentT = micros();
 8009484:	f7fd f91a 	bl	80066bc <micros>
 8009488:	6478      	str	r0, [r7, #68]	; 0x44
    float scale, deltaGyroAngle[3];

    scale = (currentT - previousT) * gyro.scale;
 800948a:	4b9b      	ldr	r3, [pc, #620]	; (80096f8 <getEstimatedAttitude+0x280>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	4618      	mov	r0, r3
 8009494:	f00f fca0 	bl	8018dd8 <__aeabi_ui2f>
 8009498:	4602      	mov	r2, r0
 800949a:	4b98      	ldr	r3, [pc, #608]	; (80096fc <getEstimatedAttitude+0x284>)
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	4610      	mov	r0, r2
 80094a0:	4619      	mov	r1, r3
 80094a2:	f00f fcf1 	bl	8018e88 <__aeabi_fmul>
 80094a6:	4603      	mov	r3, r0
 80094a8:	643b      	str	r3, [r7, #64]	; 0x40
    previousT = currentT;
 80094aa:	4b93      	ldr	r3, [pc, #588]	; (80096f8 <getEstimatedAttitude+0x280>)
 80094ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094ae:	601a      	str	r2, [r3, #0]

    // Initialization
    for (axis = 0; axis < 3; axis++) {
 80094b0:	f04f 0300 	mov.w	r3, #0
 80094b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80094b6:	e0c6      	b.n	8009646 <getEstimatedAttitude+0x1ce>
        deltaGyroAngle[axis] = gyroADC[axis] * scale;
 80094b8:	4b91      	ldr	r3, [pc, #580]	; (8009700 <getEstimatedAttitude+0x288>)
 80094ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094bc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80094c0:	b21b      	sxth	r3, r3
 80094c2:	4618      	mov	r0, r3
 80094c4:	f00f fc8c 	bl	8018de0 <__aeabi_i2f>
 80094c8:	4603      	mov	r3, r0
 80094ca:	4618      	mov	r0, r3
 80094cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094ce:	f00f fcdb 	bl	8018e88 <__aeabi_fmul>
 80094d2:	4603      	mov	r3, r0
 80094d4:	461a      	mov	r2, r3
 80094d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80094dc:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80094e0:	18cb      	adds	r3, r1, r3
 80094e2:	f843 2c4c 	str.w	r2, [r3, #-76]
        if (cfg.acc_lpf_factor > 0) {
 80094e6:	4b87      	ldr	r3, [pc, #540]	; (8009704 <getEstimatedAttitude+0x28c>)
 80094e8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d04c      	beq.n	800958a <getEstimatedAttitude+0x112>
            accLPF[axis] = accLPF[axis] * (1.0f - (1.0f / cfg.acc_lpf_factor)) + accADC[axis] * (1.0f / cfg.acc_lpf_factor);
 80094f0:	4b85      	ldr	r3, [pc, #532]	; (8009708 <getEstimatedAttitude+0x290>)
 80094f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094f4:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80094f8:	4b82      	ldr	r3, [pc, #520]	; (8009704 <getEstimatedAttitude+0x28c>)
 80094fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80094fe:	4618      	mov	r0, r3
 8009500:	f00f fc6e 	bl	8018de0 <__aeabi_i2f>
 8009504:	4603      	mov	r3, r0
 8009506:	4889      	ldr	r0, [pc, #548]	; (800972c <getEstimatedAttitude+0x2b4>)
 8009508:	4619      	mov	r1, r3
 800950a:	f00f fd71 	bl	8018ff0 <__aeabi_fdiv>
 800950e:	4603      	mov	r3, r0
 8009510:	4886      	ldr	r0, [pc, #536]	; (800972c <getEstimatedAttitude+0x2b4>)
 8009512:	4619      	mov	r1, r3
 8009514:	f00f fbae 	bl	8018c74 <__aeabi_fsub>
 8009518:	4603      	mov	r3, r0
 800951a:	4620      	mov	r0, r4
 800951c:	4619      	mov	r1, r3
 800951e:	f00f fcb3 	bl	8018e88 <__aeabi_fmul>
 8009522:	4603      	mov	r3, r0
 8009524:	461c      	mov	r4, r3
 8009526:	4b79      	ldr	r3, [pc, #484]	; (800970c <getEstimatedAttitude+0x294>)
 8009528:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800952a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800952e:	b21b      	sxth	r3, r3
 8009530:	4618      	mov	r0, r3
 8009532:	f00f fc55 	bl	8018de0 <__aeabi_i2f>
 8009536:	4605      	mov	r5, r0
 8009538:	4b72      	ldr	r3, [pc, #456]	; (8009704 <getEstimatedAttitude+0x28c>)
 800953a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800953e:	4618      	mov	r0, r3
 8009540:	f00f fc4e 	bl	8018de0 <__aeabi_i2f>
 8009544:	4603      	mov	r3, r0
 8009546:	4879      	ldr	r0, [pc, #484]	; (800972c <getEstimatedAttitude+0x2b4>)
 8009548:	4619      	mov	r1, r3
 800954a:	f00f fd51 	bl	8018ff0 <__aeabi_fdiv>
 800954e:	4603      	mov	r3, r0
 8009550:	4628      	mov	r0, r5
 8009552:	4619      	mov	r1, r3
 8009554:	f00f fc98 	bl	8018e88 <__aeabi_fmul>
 8009558:	4603      	mov	r3, r0
 800955a:	4620      	mov	r0, r4
 800955c:	4619      	mov	r1, r3
 800955e:	f00f fb8b 	bl	8018c78 <__addsf3>
 8009562:	4603      	mov	r3, r0
 8009564:	4619      	mov	r1, r3
 8009566:	4b68      	ldr	r3, [pc, #416]	; (8009708 <getEstimatedAttitude+0x290>)
 8009568:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800956a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            accSmooth[axis] = accLPF[axis];
 800956e:	4b66      	ldr	r3, [pc, #408]	; (8009708 <getEstimatedAttitude+0x290>)
 8009570:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009576:	4618      	mov	r0, r3
 8009578:	f00f fe4c 	bl	8019214 <__aeabi_f2iz>
 800957c:	4603      	mov	r3, r0
 800957e:	b299      	uxth	r1, r3
 8009580:	4b63      	ldr	r3, [pc, #396]	; (8009710 <getEstimatedAttitude+0x298>)
 8009582:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009584:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8009588:	e007      	b.n	800959a <getEstimatedAttitude+0x122>
        } else {
            accSmooth[axis] = accADC[axis];
 800958a:	4b60      	ldr	r3, [pc, #384]	; (800970c <getEstimatedAttitude+0x294>)
 800958c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800958e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8009592:	4b5f      	ldr	r3, [pc, #380]	; (8009710 <getEstimatedAttitude+0x298>)
 8009594:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009596:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        accLPFVel[axis] = accLPFVel[axis] * (1.0f - (1.0f / cfg.acc_lpf_for_velocity)) + accADC[axis] * (1.0f / cfg.acc_lpf_for_velocity);
 800959a:	4b5e      	ldr	r3, [pc, #376]	; (8009714 <getEstimatedAttitude+0x29c>)
 800959c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800959e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80095a2:	4b58      	ldr	r3, [pc, #352]	; (8009704 <getEstimatedAttitude+0x28c>)
 80095a4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80095a8:	4618      	mov	r0, r3
 80095aa:	f00f fc19 	bl	8018de0 <__aeabi_i2f>
 80095ae:	4603      	mov	r3, r0
 80095b0:	485e      	ldr	r0, [pc, #376]	; (800972c <getEstimatedAttitude+0x2b4>)
 80095b2:	4619      	mov	r1, r3
 80095b4:	f00f fd1c 	bl	8018ff0 <__aeabi_fdiv>
 80095b8:	4603      	mov	r3, r0
 80095ba:	485c      	ldr	r0, [pc, #368]	; (800972c <getEstimatedAttitude+0x2b4>)
 80095bc:	4619      	mov	r1, r3
 80095be:	f00f fb59 	bl	8018c74 <__aeabi_fsub>
 80095c2:	4603      	mov	r3, r0
 80095c4:	4620      	mov	r0, r4
 80095c6:	4619      	mov	r1, r3
 80095c8:	f00f fc5e 	bl	8018e88 <__aeabi_fmul>
 80095cc:	4603      	mov	r3, r0
 80095ce:	461c      	mov	r4, r3
 80095d0:	4b4e      	ldr	r3, [pc, #312]	; (800970c <getEstimatedAttitude+0x294>)
 80095d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80095d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80095d8:	b21b      	sxth	r3, r3
 80095da:	4618      	mov	r0, r3
 80095dc:	f00f fc00 	bl	8018de0 <__aeabi_i2f>
 80095e0:	4605      	mov	r5, r0
 80095e2:	4b48      	ldr	r3, [pc, #288]	; (8009704 <getEstimatedAttitude+0x28c>)
 80095e4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80095e8:	4618      	mov	r0, r3
 80095ea:	f00f fbf9 	bl	8018de0 <__aeabi_i2f>
 80095ee:	4603      	mov	r3, r0
 80095f0:	484e      	ldr	r0, [pc, #312]	; (800972c <getEstimatedAttitude+0x2b4>)
 80095f2:	4619      	mov	r1, r3
 80095f4:	f00f fcfc 	bl	8018ff0 <__aeabi_fdiv>
 80095f8:	4603      	mov	r3, r0
 80095fa:	4628      	mov	r0, r5
 80095fc:	4619      	mov	r1, r3
 80095fe:	f00f fc43 	bl	8018e88 <__aeabi_fmul>
 8009602:	4603      	mov	r3, r0
 8009604:	4620      	mov	r0, r4
 8009606:	4619      	mov	r1, r3
 8009608:	f00f fb36 	bl	8018c78 <__addsf3>
 800960c:	4603      	mov	r3, r0
 800960e:	4619      	mov	r1, r3
 8009610:	4b40      	ldr	r3, [pc, #256]	; (8009714 <getEstimatedAttitude+0x29c>)
 8009612:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accMag += (int32_t)accSmooth[axis] * accSmooth[axis];
 8009618:	4b3d      	ldr	r3, [pc, #244]	; (8009710 <getEstimatedAttitude+0x298>)
 800961a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800961c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009620:	b21b      	sxth	r3, r3
 8009622:	4a3b      	ldr	r2, [pc, #236]	; (8009710 <getEstimatedAttitude+0x298>)
 8009624:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009626:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800962a:	b212      	sxth	r2, r2
 800962c:	fb02 f303 	mul.w	r3, r2, r3
 8009630:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009632:	18d3      	adds	r3, r2, r3
 8009634:	64bb      	str	r3, [r7, #72]	; 0x48

        if (sensors(SENSOR_MAG)) {
 8009636:	f04f 0004 	mov.w	r0, #4
 800963a:	f7f9 fa25 	bl	8002a88 <sensors>

    scale = (currentT - previousT) * gyro.scale;
    previousT = currentT;

    // Initialization
    for (axis = 0; axis < 3; axis++) {
 800963e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009640:	f103 0301 	add.w	r3, r3, #1
 8009644:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009648:	2b02      	cmp	r3, #2
 800964a:	f67f af35 	bls.w	80094b8 <getEstimatedAttitude+0x40>
#else
#define MAG_VALUE magADC[axis]
#endif
        }
    }
    accMag = accMag * 100 / ((int32_t)acc_1G * acc_1G);
 800964e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009650:	f04f 0264 	mov.w	r2, #100	; 0x64
 8009654:	fb02 f203 	mul.w	r2, r2, r3
 8009658:	4b2f      	ldr	r3, [pc, #188]	; (8009718 <getEstimatedAttitude+0x2a0>)
 800965a:	881b      	ldrh	r3, [r3, #0]
 800965c:	492e      	ldr	r1, [pc, #184]	; (8009718 <getEstimatedAttitude+0x2a0>)
 800965e:	8809      	ldrh	r1, [r1, #0]
 8009660:	fb01 f303 	mul.w	r3, r1, r3
 8009664:	fb92 f3f3 	sdiv	r3, r2, r3
 8009668:	64bb      	str	r3, [r7, #72]	; 0x48

    rotateV(&EstG.V, deltaGyroAngle);
 800966a:	f107 0304 	add.w	r3, r7, #4
 800966e:	482b      	ldr	r0, [pc, #172]	; (800971c <getEstimatedAttitude+0x2a4>)
 8009670:	4619      	mov	r1, r3
 8009672:	f7ff fdcb 	bl	800920c <rotateV>
    if (sensors(SENSOR_MAG))
 8009676:	f04f 0004 	mov.w	r0, #4
 800967a:	f7f9 fa05 	bl	8002a88 <sensors>
 800967e:	4603      	mov	r3, r0
 8009680:	2b00      	cmp	r3, #0
 8009682:	d005      	beq.n	8009690 <getEstimatedAttitude+0x218>
        rotateV(&EstM.V, deltaGyroAngle);
 8009684:	f107 0304 	add.w	r3, r7, #4
 8009688:	4825      	ldr	r0, [pc, #148]	; (8009720 <getEstimatedAttitude+0x2a8>)
 800968a:	4619      	mov	r1, r3
 800968c:	f7ff fdbe 	bl	800920c <rotateV>

    if (abs(accSmooth[ROLL]) < acc_25deg && abs(accSmooth[PITCH]) < acc_25deg && accSmooth[YAW] > 0)
 8009690:	4b1f      	ldr	r3, [pc, #124]	; (8009710 <getEstimatedAttitude+0x298>)
 8009692:	881b      	ldrh	r3, [r3, #0]
 8009694:	b21b      	sxth	r3, r3
 8009696:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800969a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800969e:	4b21      	ldr	r3, [pc, #132]	; (8009724 <getEstimatedAttitude+0x2ac>)
 80096a0:	881b      	ldrh	r3, [r3, #0]
 80096a2:	b21b      	sxth	r3, r3
 80096a4:	429a      	cmp	r2, r3
 80096a6:	da15      	bge.n	80096d4 <getEstimatedAttitude+0x25c>
 80096a8:	4b19      	ldr	r3, [pc, #100]	; (8009710 <getEstimatedAttitude+0x298>)
 80096aa:	885b      	ldrh	r3, [r3, #2]
 80096ac:	b21b      	sxth	r3, r3
 80096ae:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80096b2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80096b6:	4b1b      	ldr	r3, [pc, #108]	; (8009724 <getEstimatedAttitude+0x2ac>)
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	b21b      	sxth	r3, r3
 80096bc:	429a      	cmp	r2, r3
 80096be:	da09      	bge.n	80096d4 <getEstimatedAttitude+0x25c>
 80096c0:	4b13      	ldr	r3, [pc, #76]	; (8009710 <getEstimatedAttitude+0x298>)
 80096c2:	889b      	ldrh	r3, [r3, #4]
 80096c4:	b21b      	sxth	r3, r3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	dd04      	ble.n	80096d4 <getEstimatedAttitude+0x25c>
        f.SMALL_ANGLES_25 = 1;
 80096ca:	4b17      	ldr	r3, [pc, #92]	; (8009728 <getEstimatedAttitude+0x2b0>)
 80096cc:	f04f 0201 	mov.w	r2, #1
 80096d0:	735a      	strb	r2, [r3, #13]
 80096d2:	e003      	b.n	80096dc <getEstimatedAttitude+0x264>
    else
        f.SMALL_ANGLES_25 = 0;
 80096d4:	4b14      	ldr	r3, [pc, #80]	; (8009728 <getEstimatedAttitude+0x2b0>)
 80096d6:	f04f 0200 	mov.w	r2, #0
 80096da:	735a      	strb	r2, [r3, #13]

    // Apply complimentary filter (Gyro drift correction)
    // If accel magnitude >1.4G or <0.6G and ACC vector outside of the limit range => we neutralize the effect of accelerometers in the angle estimation.
    // To do that, we just skip filter, as EstV already rotated by Gyro
    if ((36 < accMag && accMag < 196) || f.SMALL_ANGLES_25) {
 80096dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096de:	2b24      	cmp	r3, #36	; 0x24
 80096e0:	dd02      	ble.n	80096e8 <getEstimatedAttitude+0x270>
 80096e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096e4:	2bc3      	cmp	r3, #195	; 0xc3
 80096e6:	dd03      	ble.n	80096f0 <getEstimatedAttitude+0x278>
 80096e8:	4b0f      	ldr	r3, [pc, #60]	; (8009728 <getEstimatedAttitude+0x2b0>)
 80096ea:	7b5b      	ldrb	r3, [r3, #13]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d061      	beq.n	80097b4 <getEstimatedAttitude+0x33c>
        for (axis = 0; axis < 3; axis++)
 80096f0:	f04f 0300 	mov.w	r3, #0
 80096f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80096f6:	e05a      	b.n	80097ae <getEstimatedAttitude+0x336>
 80096f8:	200007c8 	.word	0x200007c8
 80096fc:	20001310 	.word	0x20001310
 8009700:	200011f0 	.word	0x200011f0
 8009704:	20000be0 	.word	0x20000be0
 8009708:	200007cc 	.word	0x200007cc
 800970c:	200011fc 	.word	0x200011fc
 8009710:	20001220 	.word	0x20001220
 8009714:	20001210 	.word	0x20001210
 8009718:	20000118 	.word	0x20000118
 800971c:	20001228 	.word	0x20001228
 8009720:	200007d8 	.word	0x200007d8
 8009724:	20000780 	.word	0x20000780
 8009728:	20001250 	.word	0x20001250
 800972c:	3f800000 	.word	0x3f800000
            EstG.A[axis] = (EstG.A[axis] * (float)mcfg.gyro_cmpf_factor + accSmooth[axis]) * INV_GYR_CMPF_FACTOR;
 8009730:	4b26      	ldr	r3, [pc, #152]	; (80097cc <getEstimatedAttitude+0x354>)
 8009732:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009734:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8009738:	4b25      	ldr	r3, [pc, #148]	; (80097d0 <getEstimatedAttitude+0x358>)
 800973a:	f8b3 30e6 	ldrh.w	r3, [r3, #230]	; 0xe6
 800973e:	4618      	mov	r0, r3
 8009740:	f00f fb4a 	bl	8018dd8 <__aeabi_ui2f>
 8009744:	4603      	mov	r3, r0
 8009746:	4620      	mov	r0, r4
 8009748:	4619      	mov	r1, r3
 800974a:	f00f fb9d 	bl	8018e88 <__aeabi_fmul>
 800974e:	4603      	mov	r3, r0
 8009750:	461c      	mov	r4, r3
 8009752:	4b20      	ldr	r3, [pc, #128]	; (80097d4 <getEstimatedAttitude+0x35c>)
 8009754:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009756:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800975a:	b21b      	sxth	r3, r3
 800975c:	4618      	mov	r0, r3
 800975e:	f00f fb3f 	bl	8018de0 <__aeabi_i2f>
 8009762:	4603      	mov	r3, r0
 8009764:	4620      	mov	r0, r4
 8009766:	4619      	mov	r1, r3
 8009768:	f00f fa86 	bl	8018c78 <__addsf3>
 800976c:	4603      	mov	r3, r0
 800976e:	461c      	mov	r4, r3
 8009770:	4b17      	ldr	r3, [pc, #92]	; (80097d0 <getEstimatedAttitude+0x358>)
 8009772:	f8b3 30e6 	ldrh.w	r3, [r3, #230]	; 0xe6
 8009776:	4618      	mov	r0, r3
 8009778:	f00f fb2e 	bl	8018dd8 <__aeabi_ui2f>
 800977c:	4603      	mov	r3, r0
 800977e:	4618      	mov	r0, r3
 8009780:	4915      	ldr	r1, [pc, #84]	; (80097d8 <getEstimatedAttitude+0x360>)
 8009782:	f00f fa79 	bl	8018c78 <__addsf3>
 8009786:	4603      	mov	r3, r0
 8009788:	4813      	ldr	r0, [pc, #76]	; (80097d8 <getEstimatedAttitude+0x360>)
 800978a:	4619      	mov	r1, r3
 800978c:	f00f fc30 	bl	8018ff0 <__aeabi_fdiv>
 8009790:	4603      	mov	r3, r0
 8009792:	4620      	mov	r0, r4
 8009794:	4619      	mov	r1, r3
 8009796:	f00f fb77 	bl	8018e88 <__aeabi_fmul>
 800979a:	4603      	mov	r3, r0
 800979c:	4619      	mov	r1, r3
 800979e:	4b0b      	ldr	r3, [pc, #44]	; (80097cc <getEstimatedAttitude+0x354>)
 80097a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    // Apply complimentary filter (Gyro drift correction)
    // If accel magnitude >1.4G or <0.6G and ACC vector outside of the limit range => we neutralize the effect of accelerometers in the angle estimation.
    // To do that, we just skip filter, as EstV already rotated by Gyro
    if ((36 < accMag && accMag < 196) || f.SMALL_ANGLES_25) {
        for (axis = 0; axis < 3; axis++)
 80097a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097a8:	f103 0301 	add.w	r3, r3, #1
 80097ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d9bd      	bls.n	8009730 <getEstimatedAttitude+0x2b8>
            EstG.A[axis] = (EstG.A[axis] * (float)mcfg.gyro_cmpf_factor + accSmooth[axis]) * INV_GYR_CMPF_FACTOR;
    }

    if (sensors(SENSOR_MAG)) {
 80097b4:	f04f 0004 	mov.w	r0, #4
 80097b8:	f7f9 f966 	bl	8002a88 <sensors>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d035      	beq.n	800982e <getEstimatedAttitude+0x3b6>
        for (axis = 0; axis < 3; axis++)
 80097c2:	f04f 0300 	mov.w	r3, #0
 80097c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097c8:	e02e      	b.n	8009828 <getEstimatedAttitude+0x3b0>
 80097ca:	bf00      	nop
 80097cc:	20001228 	.word	0x20001228
 80097d0:	20000c7c 	.word	0x20000c7c
 80097d4:	20001220 	.word	0x20001220
 80097d8:	3f800000 	.word	0x3f800000
            EstM.A[axis] = (EstM.A[axis] * GYR_CMPFM_FACTOR + MAG_VALUE) * INV_GYR_CMPFM_FACTOR;
 80097dc:	4b9c      	ldr	r3, [pc, #624]	; (8009a50 <getEstimatedAttitude+0x5d8>)
 80097de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097e4:	4618      	mov	r0, r3
 80097e6:	499e      	ldr	r1, [pc, #632]	; (8009a60 <getEstimatedAttitude+0x5e8>)
 80097e8:	f00f fb4e 	bl	8018e88 <__aeabi_fmul>
 80097ec:	4603      	mov	r3, r0
 80097ee:	461c      	mov	r4, r3
 80097f0:	4b98      	ldr	r3, [pc, #608]	; (8009a54 <getEstimatedAttitude+0x5dc>)
 80097f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80097f8:	b21b      	sxth	r3, r3
 80097fa:	4618      	mov	r0, r3
 80097fc:	f00f faf0 	bl	8018de0 <__aeabi_i2f>
 8009800:	4603      	mov	r3, r0
 8009802:	4620      	mov	r0, r4
 8009804:	4619      	mov	r1, r3
 8009806:	f00f fa37 	bl	8018c78 <__addsf3>
 800980a:	4603      	mov	r3, r0
 800980c:	4618      	mov	r0, r3
 800980e:	4995      	ldr	r1, [pc, #596]	; (8009a64 <getEstimatedAttitude+0x5ec>)
 8009810:	f00f fb3a 	bl	8018e88 <__aeabi_fmul>
 8009814:	4603      	mov	r3, r0
 8009816:	4619      	mov	r1, r3
 8009818:	4b8d      	ldr	r3, [pc, #564]	; (8009a50 <getEstimatedAttitude+0x5d8>)
 800981a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800981c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (axis = 0; axis < 3; axis++)
            EstG.A[axis] = (EstG.A[axis] * (float)mcfg.gyro_cmpf_factor + accSmooth[axis]) * INV_GYR_CMPF_FACTOR;
    }

    if (sensors(SENSOR_MAG)) {
        for (axis = 0; axis < 3; axis++)
 8009820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009822:	f103 0301 	add.w	r3, r3, #1
 8009826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800982a:	2b02      	cmp	r3, #2
 800982c:	d9d6      	bls.n	80097dc <getEstimatedAttitude+0x364>
#if INACCURATE
    angle[ROLL] = _atan2f(EstG.V.X, EstG.V.Z);
    angle[PITCH] = _atan2f(EstG.V.Y, EstG.V.Z);
#else
    // This hack removes gimbal lock (sorta) on pitch, so rolling around doesn't make pitch jump when roll reaches 90deg
    angle[ROLL] = _atan2f(EstG.V.X, EstG.V.Z);
 800982e:	4b8a      	ldr	r3, [pc, #552]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	4b89      	ldr	r3, [pc, #548]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009834:	689b      	ldr	r3, [r3, #8]
 8009836:	4610      	mov	r0, r2
 8009838:	4619      	mov	r1, r3
 800983a:	f7ff fdf3 	bl	8009424 <_atan2f>
 800983e:	4603      	mov	r3, r0
 8009840:	461a      	mov	r2, r3
 8009842:	4b86      	ldr	r3, [pc, #536]	; (8009a5c <getEstimatedAttitude+0x5e4>)
 8009844:	801a      	strh	r2, [r3, #0]
    angle[PITCH] = -asinf(EstG.V.Y / -sqrtf(EstG.V.X * EstG.V.X + EstG.V.Y * EstG.V.Y + EstG.V.Z * EstG.V.Z)) * (180.0f / M_PI * 10.0f);
 8009846:	4b84      	ldr	r3, [pc, #528]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009848:	685c      	ldr	r4, [r3, #4]
 800984a:	4b83      	ldr	r3, [pc, #524]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	4b82      	ldr	r3, [pc, #520]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4610      	mov	r0, r2
 8009854:	4619      	mov	r1, r3
 8009856:	f00f fb17 	bl	8018e88 <__aeabi_fmul>
 800985a:	4603      	mov	r3, r0
 800985c:	461d      	mov	r5, r3
 800985e:	4b7e      	ldr	r3, [pc, #504]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009860:	685a      	ldr	r2, [r3, #4]
 8009862:	4b7d      	ldr	r3, [pc, #500]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	4610      	mov	r0, r2
 8009868:	4619      	mov	r1, r3
 800986a:	f00f fb0d 	bl	8018e88 <__aeabi_fmul>
 800986e:	4603      	mov	r3, r0
 8009870:	4628      	mov	r0, r5
 8009872:	4619      	mov	r1, r3
 8009874:	f00f fa00 	bl	8018c78 <__addsf3>
 8009878:	4603      	mov	r3, r0
 800987a:	461d      	mov	r5, r3
 800987c:	4b76      	ldr	r3, [pc, #472]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 800987e:	689a      	ldr	r2, [r3, #8]
 8009880:	4b75      	ldr	r3, [pc, #468]	; (8009a58 <getEstimatedAttitude+0x5e0>)
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	4610      	mov	r0, r2
 8009886:	4619      	mov	r1, r3
 8009888:	f00f fafe 	bl	8018e88 <__aeabi_fmul>
 800988c:	4603      	mov	r3, r0
 800988e:	4628      	mov	r0, r5
 8009890:	4619      	mov	r1, r3
 8009892:	f00f f9f1 	bl	8018c78 <__addsf3>
 8009896:	4603      	mov	r3, r0
 8009898:	4618      	mov	r0, r3
 800989a:	f00d f803 	bl	80168a4 <sqrtf>
 800989e:	4603      	mov	r3, r0
 80098a0:	4620      	mov	r0, r4
 80098a2:	4619      	mov	r1, r3
 80098a4:	f00f fba4 	bl	8018ff0 <__aeabi_fdiv>
 80098a8:	4603      	mov	r3, r0
 80098aa:	4618      	mov	r0, r3
 80098ac:	f00c ffa6 	bl	80167fc <asinf>
 80098b0:	4603      	mov	r3, r0
 80098b2:	4618      	mov	r0, r3
 80098b4:	f00e fe74 	bl	80185a0 <__aeabi_f2d>
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4610      	mov	r0, r2
 80098be:	4619      	mov	r1, r3
 80098c0:	a35d      	add	r3, pc, #372	; (adr r3, 8009a38 <getEstimatedAttitude+0x5c0>)
 80098c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c6:	f00e febf 	bl	8018648 <__aeabi_dmul>
 80098ca:	4602      	mov	r2, r0
 80098cc:	460b      	mov	r3, r1
 80098ce:	4610      	mov	r0, r2
 80098d0:	4619      	mov	r1, r3
 80098d2:	f00f f953 	bl	8018b7c <__aeabi_d2iz>
 80098d6:	4603      	mov	r3, r0
 80098d8:	b29a      	uxth	r2, r3
 80098da:	4b60      	ldr	r3, [pc, #384]	; (8009a5c <getEstimatedAttitude+0x5e4>)
 80098dc:	805a      	strh	r2, [r3, #2]
#endif

#ifdef MAG
    if (sensors(SENSOR_MAG)) {
 80098de:	f04f 0004 	mov.w	r0, #4
 80098e2:	f7f9 f8d1 	bl	8002a88 <sensors>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f000 8105 	beq.w	8009af8 <getEstimatedAttitude+0x680>
#if INACCURATE
        heading = _atan2f(EstG.V.X * EstM.V.Z - EstG.V.Z * EstM.V.X, EstG.V.Z * EstM.V.Y - EstG.V.Y * EstM.V.Z);
        heading = heading + magneticDeclination;
        heading = heading / 10;
#else
        float rollRAD = (float)angle[ROLL] * RADX10;
 80098ee:	4b5b      	ldr	r3, [pc, #364]	; (8009a5c <getEstimatedAttitude+0x5e4>)
 80098f0:	881b      	ldrh	r3, [r3, #0]
 80098f2:	b21b      	sxth	r3, r3
 80098f4:	4618      	mov	r0, r3
 80098f6:	f00f fa73 	bl	8018de0 <__aeabi_i2f>
 80098fa:	4603      	mov	r3, r0
 80098fc:	4618      	mov	r0, r3
 80098fe:	f00e fe4f 	bl	80185a0 <__aeabi_f2d>
 8009902:	4602      	mov	r2, r0
 8009904:	460b      	mov	r3, r1
 8009906:	4610      	mov	r0, r2
 8009908:	4619      	mov	r1, r3
 800990a:	a34d      	add	r3, pc, #308	; (adr r3, 8009a40 <getEstimatedAttitude+0x5c8>)
 800990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009910:	f00e fe9a 	bl	8018648 <__aeabi_dmul>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4610      	mov	r0, r2
 800991a:	4619      	mov	r1, r3
 800991c:	f00f f956 	bl	8018bcc <__aeabi_d2f>
 8009920:	4603      	mov	r3, r0
 8009922:	63fb      	str	r3, [r7, #60]	; 0x3c
        float pitchRAD = -(float)angle[PITCH] * RADX10;
 8009924:	4b4d      	ldr	r3, [pc, #308]	; (8009a5c <getEstimatedAttitude+0x5e4>)
 8009926:	885b      	ldrh	r3, [r3, #2]
 8009928:	b21b      	sxth	r3, r3
 800992a:	4618      	mov	r0, r3
 800992c:	f00f fa58 	bl	8018de0 <__aeabi_i2f>
 8009930:	4603      	mov	r3, r0
 8009932:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009936:	4618      	mov	r0, r3
 8009938:	f00e fe32 	bl	80185a0 <__aeabi_f2d>
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	4610      	mov	r0, r2
 8009942:	4619      	mov	r1, r3
 8009944:	a33e      	add	r3, pc, #248	; (adr r3, 8009a40 <getEstimatedAttitude+0x5c8>)
 8009946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994a:	f00e fe7d 	bl	8018648 <__aeabi_dmul>
 800994e:	4602      	mov	r2, r0
 8009950:	460b      	mov	r3, r1
 8009952:	4610      	mov	r0, r2
 8009954:	4619      	mov	r1, r3
 8009956:	f00f f939 	bl	8018bcc <__aeabi_d2f>
 800995a:	4603      	mov	r3, r0
 800995c:	63bb      	str	r3, [r7, #56]	; 0x38
        float magX = EstM.A[1];                         // Swap X/Y
 800995e:	4b3c      	ldr	r3, [pc, #240]	; (8009a50 <getEstimatedAttitude+0x5d8>)
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	637b      	str	r3, [r7, #52]	; 0x34
        float magY = EstM.A[0];                         // Swap X/Y
 8009964:	4b3a      	ldr	r3, [pc, #232]	; (8009a50 <getEstimatedAttitude+0x5d8>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	633b      	str	r3, [r7, #48]	; 0x30
        float magZ = EstM.A[2];
 800996a:	4b39      	ldr	r3, [pc, #228]	; (8009a50 <getEstimatedAttitude+0x5d8>)
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	62fb      	str	r3, [r7, #44]	; 0x2c
        float cr = cosf(rollRAD);
 8009970:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009972:	f00c fe5d 	bl	8016630 <cosf>
 8009976:	62b8      	str	r0, [r7, #40]	; 0x28
        float sr = sinf(rollRAD);
 8009978:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800997a:	f00c fe8f 	bl	801669c <sinf>
 800997e:	6278      	str	r0, [r7, #36]	; 0x24
        float cp = cosf(pitchRAD);
 8009980:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009982:	f00c fe55 	bl	8016630 <cosf>
 8009986:	6238      	str	r0, [r7, #32]
        float sp = sinf(pitchRAD);
 8009988:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800998a:	f00c fe87 	bl	801669c <sinf>
 800998e:	61f8      	str	r0, [r7, #28]
        float Xh = magX * cp + magY * sr * sp + magZ * cr * sp;
 8009990:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009992:	6a39      	ldr	r1, [r7, #32]
 8009994:	f00f fa78 	bl	8018e88 <__aeabi_fmul>
 8009998:	4603      	mov	r3, r0
 800999a:	461c      	mov	r4, r3
 800999c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800999e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099a0:	f00f fa72 	bl	8018e88 <__aeabi_fmul>
 80099a4:	4603      	mov	r3, r0
 80099a6:	4618      	mov	r0, r3
 80099a8:	69f9      	ldr	r1, [r7, #28]
 80099aa:	f00f fa6d 	bl	8018e88 <__aeabi_fmul>
 80099ae:	4603      	mov	r3, r0
 80099b0:	4620      	mov	r0, r4
 80099b2:	4619      	mov	r1, r3
 80099b4:	f00f f960 	bl	8018c78 <__addsf3>
 80099b8:	4603      	mov	r3, r0
 80099ba:	461c      	mov	r4, r3
 80099bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099c0:	f00f fa62 	bl	8018e88 <__aeabi_fmul>
 80099c4:	4603      	mov	r3, r0
 80099c6:	4618      	mov	r0, r3
 80099c8:	69f9      	ldr	r1, [r7, #28]
 80099ca:	f00f fa5d 	bl	8018e88 <__aeabi_fmul>
 80099ce:	4603      	mov	r3, r0
 80099d0:	4620      	mov	r0, r4
 80099d2:	4619      	mov	r1, r3
 80099d4:	f00f f950 	bl	8018c78 <__addsf3>
 80099d8:	4603      	mov	r3, r0
 80099da:	61bb      	str	r3, [r7, #24]
        float Yh = magY * cr - magZ * sr;
 80099dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099e0:	f00f fa52 	bl	8018e88 <__aeabi_fmul>
 80099e4:	4603      	mov	r3, r0
 80099e6:	461c      	mov	r4, r3
 80099e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099ec:	f00f fa4c 	bl	8018e88 <__aeabi_fmul>
 80099f0:	4603      	mov	r3, r0
 80099f2:	4620      	mov	r0, r4
 80099f4:	4619      	mov	r1, r3
 80099f6:	f00f f93d 	bl	8018c74 <__aeabi_fsub>
 80099fa:	4603      	mov	r3, r0
 80099fc:	617b      	str	r3, [r7, #20]
        float hd = (atan2f(-Yh, Xh) * 1800.0f / M_PI + magneticDeclination) / 10.0f;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009a04:	4618      	mov	r0, r3
 8009a06:	69b9      	ldr	r1, [r7, #24]
 8009a08:	f00c ff4a 	bl	80168a0 <atan2f>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	4618      	mov	r0, r3
 8009a10:	4915      	ldr	r1, [pc, #84]	; (8009a68 <getEstimatedAttitude+0x5f0>)
 8009a12:	f00f fa39 	bl	8018e88 <__aeabi_fmul>
 8009a16:	4603      	mov	r3, r0
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f00e fdc1 	bl	80185a0 <__aeabi_f2d>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	460b      	mov	r3, r1
 8009a22:	4610      	mov	r0, r2
 8009a24:	4619      	mov	r1, r3
 8009a26:	a308      	add	r3, pc, #32	; (adr r3, 8009a48 <getEstimatedAttitude+0x5d0>)
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	f00e ff36 	bl	801889c <__aeabi_ddiv>
 8009a30:	4602      	mov	r2, r0
 8009a32:	460b      	mov	r3, r1
 8009a34:	e01a      	b.n	8009a6c <getEstimatedAttitude+0x5f4>
 8009a36:	bf00      	nop
 8009a38:	907e593b 	.word	0x907e593b
 8009a3c:	4081e7a9 	.word	0x4081e7a9
 8009a40:	03b761f5 	.word	0x03b761f5
 8009a44:	3f5c9871 	.word	0x3f5c9871
 8009a48:	54442d18 	.word	0x54442d18
 8009a4c:	400921fb 	.word	0x400921fb
 8009a50:	200007d8 	.word	0x200007d8
 8009a54:	20001208 	.word	0x20001208
 8009a58:	20001228 	.word	0x20001228
 8009a5c:	200007b0 	.word	0x200007b0
 8009a60:	43480000 	.word	0x43480000
 8009a64:	3ba3065e 	.word	0x3ba3065e
 8009a68:	44e10000 	.word	0x44e10000
 8009a6c:	4614      	mov	r4, r2
 8009a6e:	461d      	mov	r5, r3
 8009a70:	4b23      	ldr	r3, [pc, #140]	; (8009b00 <getEstimatedAttitude+0x688>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4618      	mov	r0, r3
 8009a76:	f00e fd93 	bl	80185a0 <__aeabi_f2d>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	4620      	mov	r0, r4
 8009a80:	4629      	mov	r1, r5
 8009a82:	f00e fc2f 	bl	80182e4 <__adddf3>
 8009a86:	4602      	mov	r2, r0
 8009a88:	460b      	mov	r3, r1
 8009a8a:	4610      	mov	r0, r2
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	f04f 0200 	mov.w	r2, #0
 8009a92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a96:	f503 1310 	add.w	r3, r3, #2359296	; 0x240000
 8009a9a:	f00e feff 	bl	801889c <__aeabi_ddiv>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4610      	mov	r0, r2
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	f00f f891 	bl	8018bcc <__aeabi_d2f>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	613b      	str	r3, [r7, #16]
        heading = hd;
 8009aae:	6938      	ldr	r0, [r7, #16]
 8009ab0:	f00f fbb0 	bl	8019214 <__aeabi_f2iz>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	b29a      	uxth	r2, r3
 8009ab8:	4b12      	ldr	r3, [pc, #72]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009aba:	801a      	strh	r2, [r3, #0]
#endif
        if (heading > 180)
 8009abc:	4b11      	ldr	r3, [pc, #68]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009abe:	881b      	ldrh	r3, [r3, #0]
 8009ac0:	b21b      	sxth	r3, r3
 8009ac2:	2bb4      	cmp	r3, #180	; 0xb4
 8009ac4:	dd09      	ble.n	8009ada <getEstimatedAttitude+0x662>
            heading = heading - 360;
 8009ac6:	4b0f      	ldr	r3, [pc, #60]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009ac8:	881b      	ldrh	r3, [r3, #0]
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	b29a      	uxth	r2, r3
 8009ad4:	4b0b      	ldr	r3, [pc, #44]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009ad6:	801a      	strh	r2, [r3, #0]
 8009ad8:	e00e      	b.n	8009af8 <getEstimatedAttitude+0x680>
        else if (heading < -180)
 8009ada:	4b0a      	ldr	r3, [pc, #40]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009adc:	881b      	ldrh	r3, [r3, #0]
 8009ade:	b21b      	sxth	r3, r3
 8009ae0:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8009ae4:	da08      	bge.n	8009af8 <getEstimatedAttitude+0x680>
            heading = heading + 360;
 8009ae6:	4b07      	ldr	r3, [pc, #28]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009ae8:	881b      	ldrh	r3, [r3, #0]
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	b29a      	uxth	r2, r3
 8009af4:	4b03      	ldr	r3, [pc, #12]	; (8009b04 <getEstimatedAttitude+0x68c>)
 8009af6:	801a      	strh	r2, [r3, #0]
    }
#endif
}
 8009af8:	f107 0750 	add.w	r7, r7, #80	; 0x50
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bdb0      	pop	{r4, r5, r7, pc}
 8009b00:	2000079c 	.word	0x2000079c
 8009b04:	2000133c 	.word	0x2000133c

08009b08 <applyDeadband16>:
#ifdef BARO
#define UPDATE_INTERVAL 25000   // 40hz update rate (20hz LPF on acc)
#define INIT_DELAY      4000000 // 4 sec initialization delay

int16_t applyDeadband16(int16_t value, int16_t deadband)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	80fa      	strh	r2, [r7, #6]
 8009b14:	80bb      	strh	r3, [r7, #4]
    if (abs(value) < deadband) {
 8009b16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b1a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8009b1e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8009b22:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	da03      	bge.n	8009b32 <applyDeadband16+0x2a>
        value = 0;
 8009b2a:	f04f 0300 	mov.w	r3, #0
 8009b2e:	80fb      	strh	r3, [r7, #6]
 8009b30:	e012      	b.n	8009b58 <applyDeadband16+0x50>
    } else if (value > 0) {
 8009b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	dd05      	ble.n	8009b46 <applyDeadband16+0x3e>
        value -= deadband;
 8009b3a:	88fa      	ldrh	r2, [r7, #6]
 8009b3c:	88bb      	ldrh	r3, [r7, #4]
 8009b3e:	1ad3      	subs	r3, r2, r3
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	80fb      	strh	r3, [r7, #6]
 8009b44:	e008      	b.n	8009b58 <applyDeadband16+0x50>
    } else if (value < 0) {
 8009b46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	da04      	bge.n	8009b58 <applyDeadband16+0x50>
        value += deadband;
 8009b4e:	88fa      	ldrh	r2, [r7, #6]
 8009b50:	88bb      	ldrh	r3, [r7, #4]
 8009b52:	18d3      	adds	r3, r2, r3
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	80fb      	strh	r3, [r7, #6]
    }
    return value;
 8009b58:	88fb      	ldrh	r3, [r7, #6]
 8009b5a:	b21b      	sxth	r3, r3
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f107 070c 	add.w	r7, r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bc80      	pop	{r7}
 8009b66:	4770      	bx	lr

08009b68 <applyDeadbandFloat>:

float applyDeadbandFloat(float value, int16_t deadband)
{
 8009b68:	b590      	push	{r4, r7, lr}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	460b      	mov	r3, r1
 8009b72:	807b      	strh	r3, [r7, #2]
    if (abs(value) < deadband) {
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	4924      	ldr	r1, [pc, #144]	; (8009c08 <applyDeadbandFloat+0xa0>)
 8009b78:	f00f fb42 	bl	8019200 <__aeabi_fcmpgt>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <applyDeadbandFloat+0x1e>
 8009b82:	687c      	ldr	r4, [r7, #4]
 8009b84:	e002      	b.n	8009b8c <applyDeadbandFloat+0x24>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8009b8c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f00f f925 	bl	8018de0 <__aeabi_i2f>
 8009b96:	4603      	mov	r3, r0
 8009b98:	4620      	mov	r0, r4
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	f00f fb12 	bl	80191c4 <__aeabi_fcmplt>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d002      	beq.n	8009bac <applyDeadbandFloat+0x44>
        value = 0;
 8009ba6:	4b18      	ldr	r3, [pc, #96]	; (8009c08 <applyDeadbandFloat+0xa0>)
 8009ba8:	607b      	str	r3, [r7, #4]
 8009baa:	e026      	b.n	8009bfa <applyDeadbandFloat+0x92>
    } else if (value > 0) {
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	4916      	ldr	r1, [pc, #88]	; (8009c08 <applyDeadbandFloat+0xa0>)
 8009bb0:	f00f fb26 	bl	8019200 <__aeabi_fcmpgt>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00c      	beq.n	8009bd4 <applyDeadbandFloat+0x6c>
        value -= deadband;
 8009bba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f00f f90e 	bl	8018de0 <__aeabi_i2f>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	4619      	mov	r1, r3
 8009bca:	f00f f853 	bl	8018c74 <__aeabi_fsub>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	607b      	str	r3, [r7, #4]
 8009bd2:	e012      	b.n	8009bfa <applyDeadbandFloat+0x92>
    } else if (value < 0) {
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	490c      	ldr	r1, [pc, #48]	; (8009c08 <applyDeadbandFloat+0xa0>)
 8009bd8:	f00f faf4 	bl	80191c4 <__aeabi_fcmplt>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00b      	beq.n	8009bfa <applyDeadbandFloat+0x92>
        value += deadband;
 8009be2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009be6:	4618      	mov	r0, r3
 8009be8:	f00f f8fa 	bl	8018de0 <__aeabi_i2f>
 8009bec:	4603      	mov	r3, r0
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	f00f f841 	bl	8018c78 <__addsf3>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	607b      	str	r3, [r7, #4]
    }
    return value;
 8009bfa:	687b      	ldr	r3, [r7, #4]
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f107 070c 	add.w	r7, r7, #12
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd90      	pop	{r4, r7, pc}
 8009c06:	bf00      	nop
 8009c08:	00000000 	.word	0x00000000

08009c0c <InvSqrt>:

float InvSqrt(float x)
{
 8009c0c:	b590      	push	{r4, r7, lr}
 8009c0e:	b085      	sub	sp, #20
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
    union {
        int32_t i;
        float f;
    } conv;
    conv.f = x;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	60fb      	str	r3, [r7, #12]
    conv.i = 0x5f3759df - (conv.i >> 1);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	ea4f 0263 	mov.w	r2, r3, asr #1
 8009c1e:	4b13      	ldr	r3, [pc, #76]	; (8009c6c <InvSqrt+0x60>)
 8009c20:	1a9b      	subs	r3, r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]
    return 0.5f * conv.f * (3.0f - x * conv.f * conv.f);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	4618      	mov	r0, r3
 8009c28:	4911      	ldr	r1, [pc, #68]	; (8009c70 <InvSqrt+0x64>)
 8009c2a:	f00f f92d 	bl	8018e88 <__aeabi_fmul>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	461c      	mov	r4, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	4618      	mov	r0, r3
 8009c36:	6879      	ldr	r1, [r7, #4]
 8009c38:	f00f f926 	bl	8018e88 <__aeabi_fmul>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	461a      	mov	r2, r3
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	4610      	mov	r0, r2
 8009c44:	4619      	mov	r1, r3
 8009c46:	f00f f91f 	bl	8018e88 <__aeabi_fmul>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	4809      	ldr	r0, [pc, #36]	; (8009c74 <InvSqrt+0x68>)
 8009c4e:	4619      	mov	r1, r3
 8009c50:	f00f f810 	bl	8018c74 <__aeabi_fsub>
 8009c54:	4603      	mov	r3, r0
 8009c56:	4620      	mov	r0, r4
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f00f f915 	bl	8018e88 <__aeabi_fmul>
 8009c5e:	4603      	mov	r3, r0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	f107 0714 	add.w	r7, r7, #20
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd90      	pop	{r4, r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	5f3759df 	.word	0x5f3759df
 8009c70:	3f000000 	.word	0x3f000000
 8009c74:	40400000 	.word	0x40400000

08009c78 <isq>:

int32_t isq(int32_t x)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
    return x * x;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	fb02 f303 	mul.w	r3, r2, r3
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f107 070c 	add.w	r7, r7, #12
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bc80      	pop	{r7}
 8009c92:	4770      	bx	lr

08009c94 <getEstimatedAltitude>:
  } else if(value < 0){                 \
    value += deadband;                  \
  }

int getEstimatedAltitude(void)
{
 8009c94:	b5b0      	push	{r4, r5, r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
    static int32_t baroGroundPressure;
    static uint16_t previousT;
    uint16_t currentT = micros();
 8009c9a:	f7fc fd0f 	bl	80066bc <micros>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	80fb      	strh	r3, [r7, #6]
    static int16_t accZoffset = 0;      // = acc_1G*6; //58 bytes saved and convergence is fast enough to omit init
    static float vel = 0.0f;
    static int32_t lastBaroAlt;
    int16_t vel_tmp;

    dTime = currentT - previousT;
 8009ca2:	4b79      	ldr	r3, [pc, #484]	; (8009e88 <getEstimatedAltitude+0x1f4>)
 8009ca4:	881b      	ldrh	r3, [r3, #0]
 8009ca6:	88fa      	ldrh	r2, [r7, #6]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	80bb      	strh	r3, [r7, #4]
    if (dTime < UPDATE_INTERVAL)
 8009cac:	88ba      	ldrh	r2, [r7, #4]
 8009cae:	f246 13a7 	movw	r3, #24999	; 0x61a7
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d802      	bhi.n	8009cbc <getEstimatedAltitude+0x28>
        return 0;
 8009cb6:	f04f 0300 	mov.w	r3, #0
 8009cba:	e2bd      	b.n	800a238 <getEstimatedAltitude+0x5a4>
    previousT = currentT;
 8009cbc:	4b72      	ldr	r3, [pc, #456]	; (8009e88 <getEstimatedAltitude+0x1f4>)
 8009cbe:	88fa      	ldrh	r2, [r7, #6]
 8009cc0:	801a      	strh	r2, [r3, #0]

    if (calibratingB > 0) {
 8009cc2:	4b72      	ldr	r3, [pc, #456]	; (8009e8c <getEstimatedAltitude+0x1f8>)
 8009cc4:	881b      	ldrh	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d011      	beq.n	8009cee <getEstimatedAltitude+0x5a>
        baroGroundPressure = baroPressureSum / (cfg.baro_tab_size - 1);
 8009cca:	4b71      	ldr	r3, [pc, #452]	; (8009e90 <getEstimatedAltitude+0x1fc>)
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	4b71      	ldr	r3, [pc, #452]	; (8009e94 <getEstimatedAltitude+0x200>)
 8009cd0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009cd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8009cd8:	fb92 f2f3 	sdiv	r2, r2, r3
 8009cdc:	4b6e      	ldr	r3, [pc, #440]	; (8009e98 <getEstimatedAltitude+0x204>)
 8009cde:	601a      	str	r2, [r3, #0]
        calibratingB--;
 8009ce0:	4b6a      	ldr	r3, [pc, #424]	; (8009e8c <getEstimatedAltitude+0x1f8>)
 8009ce2:	881b      	ldrh	r3, [r3, #0]
 8009ce4:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	4b68      	ldr	r3, [pc, #416]	; (8009e8c <getEstimatedAltitude+0x1f8>)
 8009cec:	801a      	strh	r2, [r3, #0]
    }

    // pressure relative to ground pressure with temperature compensation (fast!)
    // baroGroundPressure is not supposed to be 0 here
    // see: https://code.google.com/p/ardupilot-mega/source/browse/libraries/AP_Baro/AP_Baro.cpp
    BaroAlt = log(baroGroundPressure * (cfg.baro_tab_size - 1) / (float)baroPressureSum) * (baroTemperature + 27315) * 29.271267f; // in cemtimeter 
 8009cee:	4b69      	ldr	r3, [pc, #420]	; (8009e94 <getEstimatedAltitude+0x200>)
 8009cf0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009cf4:	f103 33ff 	add.w	r3, r3, #4294967295
 8009cf8:	4a67      	ldr	r2, [pc, #412]	; (8009e98 <getEstimatedAltitude+0x204>)
 8009cfa:	6812      	ldr	r2, [r2, #0]
 8009cfc:	fb02 f303 	mul.w	r3, r2, r3
 8009d00:	4618      	mov	r0, r3
 8009d02:	f00f f86d 	bl	8018de0 <__aeabi_i2f>
 8009d06:	4604      	mov	r4, r0
 8009d08:	4b61      	ldr	r3, [pc, #388]	; (8009e90 <getEstimatedAltitude+0x1fc>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f00f f867 	bl	8018de0 <__aeabi_i2f>
 8009d12:	4603      	mov	r3, r0
 8009d14:	4620      	mov	r0, r4
 8009d16:	4619      	mov	r1, r3
 8009d18:	f00f f96a 	bl	8018ff0 <__aeabi_fdiv>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f00e fc3e 	bl	80185a0 <__aeabi_f2d>
 8009d24:	4602      	mov	r2, r0
 8009d26:	460b      	mov	r3, r1
 8009d28:	4610      	mov	r0, r2
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	f00c fcf2 	bl	8016714 <log>
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	4b59      	ldr	r3, [pc, #356]	; (8009e9c <getEstimatedAltitude+0x208>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8009d3c:	f103 0333 	add.w	r3, r3, #51	; 0x33
 8009d40:	4618      	mov	r0, r3
 8009d42:	f00e fc1b 	bl	801857c <__aeabi_i2d>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	f00e fc7b 	bl	8018648 <__aeabi_dmul>
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	4610      	mov	r0, r2
 8009d58:	4619      	mov	r1, r3
 8009d5a:	a349      	add	r3, pc, #292	; (adr r3, 8009e80 <getEstimatedAltitude+0x1ec>)
 8009d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d60:	f00e fc72 	bl	8018648 <__aeabi_dmul>
 8009d64:	4602      	mov	r2, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	4610      	mov	r0, r2
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	f00e ff06 	bl	8018b7c <__aeabi_d2iz>
 8009d70:	4602      	mov	r2, r0
 8009d72:	4b4b      	ldr	r3, [pc, #300]	; (8009ea0 <getEstimatedAltitude+0x20c>)
 8009d74:	601a      	str	r2, [r3, #0]
    EstAlt = (EstAlt * 6 + BaroAlt * 2) >> 3;   // additional LPF to reduce baro noise
 8009d76:	4b4b      	ldr	r3, [pc, #300]	; (8009ea4 <getEstimatedAltitude+0x210>)
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	4613      	mov	r3, r2
 8009d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009d80:	189a      	adds	r2, r3, r2
 8009d82:	4b47      	ldr	r3, [pc, #284]	; (8009ea0 <getEstimatedAltitude+0x20c>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	18d3      	adds	r3, r2, r3
 8009d88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009d8c:	ea4f 02e3 	mov.w	r2, r3, asr #3
 8009d90:	4b44      	ldr	r3, [pc, #272]	; (8009ea4 <getEstimatedAltitude+0x210>)
 8009d92:	601a      	str	r2, [r3, #0]

    //P
    error16 = constrain(AltHold - EstAlt, -300, 300);
 8009d94:	4b44      	ldr	r3, [pc, #272]	; (8009ea8 <getEstimatedAltitude+0x214>)
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	4b42      	ldr	r3, [pc, #264]	; (8009ea4 <getEstimatedAltitude+0x210>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8009da2:	db0b      	blt.n	8009dbc <getEstimatedAltitude+0x128>
 8009da4:	4b40      	ldr	r3, [pc, #256]	; (8009ea8 <getEstimatedAltitude+0x214>)
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	4b3e      	ldr	r3, [pc, #248]	; (8009ea4 <getEstimatedAltitude+0x210>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	1ad3      	subs	r3, r2, r3
 8009dae:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8009db2:	bfa8      	it	ge
 8009db4:	f44f 7396 	movge.w	r3, #300	; 0x12c
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	e001      	b.n	8009dc0 <getEstimatedAltitude+0x12c>
 8009dbc:	f64f 63d4 	movw	r3, #65236	; 0xfed4
 8009dc0:	81fb      	strh	r3, [r7, #14]
    applyDeadband(error16, 10); // remove small P parametr to reduce noise near zero position
 8009dc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009dc6:	f113 0f09 	cmn.w	r3, #9
 8009dca:	db07      	blt.n	8009ddc <getEstimatedAltitude+0x148>
 8009dcc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009dd0:	2b09      	cmp	r3, #9
 8009dd2:	dc03      	bgt.n	8009ddc <getEstimatedAltitude+0x148>
 8009dd4:	f04f 0300 	mov.w	r3, #0
 8009dd8:	81fb      	strh	r3, [r7, #14]
 8009dda:	e012      	b.n	8009e02 <getEstimatedAltitude+0x16e>
 8009ddc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	dd05      	ble.n	8009df0 <getEstimatedAltitude+0x15c>
 8009de4:	89fb      	ldrh	r3, [r7, #14]
 8009de6:	f1a3 030a 	sub.w	r3, r3, #10
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	81fb      	strh	r3, [r7, #14]
 8009dee:	e008      	b.n	8009e02 <getEstimatedAltitude+0x16e>
 8009df0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	da04      	bge.n	8009e02 <getEstimatedAltitude+0x16e>
 8009df8:	89fb      	ldrh	r3, [r7, #14]
 8009dfa:	f103 030a 	add.w	r3, r3, #10
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	81fb      	strh	r3, [r7, #14]
    BaroPID = constrain((cfg.P8[PIDALT] * error16 >> 7), -150, +150);
 8009e02:	4b24      	ldr	r3, [pc, #144]	; (8009e94 <getEstimatedAltitude+0x200>)
 8009e04:	78db      	ldrb	r3, [r3, #3]
 8009e06:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009e0a:	fb02 f303 	mul.w	r3, r2, r3
 8009e0e:	ea4f 13e3 	mov.w	r3, r3, asr #7
 8009e12:	f113 0f96 	cmn.w	r3, #150	; 0x96
 8009e16:	db0c      	blt.n	8009e32 <getEstimatedAltitude+0x19e>
 8009e18:	4b1e      	ldr	r3, [pc, #120]	; (8009e94 <getEstimatedAltitude+0x200>)
 8009e1a:	78db      	ldrb	r3, [r3, #3]
 8009e1c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009e20:	fb02 f303 	mul.w	r3, r2, r3
 8009e24:	ea4f 13e3 	mov.w	r3, r3, asr #7
 8009e28:	2b96      	cmp	r3, #150	; 0x96
 8009e2a:	bfa8      	it	ge
 8009e2c:	2396      	movge	r3, #150	; 0x96
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	e001      	b.n	8009e36 <getEstimatedAltitude+0x1a2>
 8009e32:	f64f 736a 	movw	r3, #65386	; 0xff6a
 8009e36:	4a1d      	ldr	r2, [pc, #116]	; (8009eac <getEstimatedAltitude+0x218>)
 8009e38:	8013      	strh	r3, [r2, #0]

    //I
    errorAltitudeI += cfg.I8[PIDALT] * error16 >> 6;
 8009e3a:	4b16      	ldr	r3, [pc, #88]	; (8009e94 <getEstimatedAltitude+0x200>)
 8009e3c:	7b5b      	ldrb	r3, [r3, #13]
 8009e3e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009e42:	fb02 f303 	mul.w	r3, r2, r3
 8009e46:	ea4f 13a3 	mov.w	r3, r3, asr #6
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	4b18      	ldr	r3, [pc, #96]	; (8009eb0 <getEstimatedAltitude+0x21c>)
 8009e4e:	881b      	ldrh	r3, [r3, #0]
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	18d3      	adds	r3, r2, r3
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	b29a      	uxth	r2, r3
 8009e58:	4b15      	ldr	r3, [pc, #84]	; (8009eb0 <getEstimatedAltitude+0x21c>)
 8009e5a:	801a      	strh	r2, [r3, #0]
    errorAltitudeI = constrain(errorAltitudeI, -30000, 30000);
 8009e5c:	4b14      	ldr	r3, [pc, #80]	; (8009eb0 <getEstimatedAltitude+0x21c>)
 8009e5e:	881b      	ldrh	r3, [r3, #0]
 8009e60:	b21a      	sxth	r2, r3
 8009e62:	4b14      	ldr	r3, [pc, #80]	; (8009eb4 <getEstimatedAltitude+0x220>)
 8009e64:	429a      	cmp	r2, r3
 8009e66:	db27      	blt.n	8009eb8 <getEstimatedAltitude+0x224>
 8009e68:	4b11      	ldr	r3, [pc, #68]	; (8009eb0 <getEstimatedAltitude+0x21c>)
 8009e6a:	881b      	ldrh	r3, [r3, #0]
 8009e6c:	b21a      	sxth	r2, r3
 8009e6e:	f247 5330 	movw	r3, #30000	; 0x7530
 8009e72:	429a      	cmp	r2, r3
 8009e74:	bfb8      	it	lt
 8009e76:	4613      	movlt	r3, r2
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	e01f      	b.n	8009ebc <getEstimatedAltitude+0x228>
 8009e7c:	f3af 8000 	nop.w
 8009e80:	c0000000 	.word	0xc0000000
 8009e84:	403d4571 	.word	0x403d4571
 8009e88:	200007b4 	.word	0x200007b4
 8009e8c:	200009ea 	.word	0x200009ea
 8009e90:	2000078c 	.word	0x2000078c
 8009e94:	20000be0 	.word	0x20000be0
 8009e98:	200007b8 	.word	0x200007b8
 8009e9c:	20000788 	.word	0x20000788
 8009ea0:	20000790 	.word	0x20000790
 8009ea4:	20001204 	.word	0x20001204
 8009ea8:	2000121c 	.word	0x2000121c
 8009eac:	20000794 	.word	0x20000794
 8009eb0:	20000796 	.word	0x20000796
 8009eb4:	ffff8ad0 	.word	0xffff8ad0
 8009eb8:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8009ebc:	4a94      	ldr	r2, [pc, #592]	; (800a110 <getEstimatedAltitude+0x47c>)
 8009ebe:	8013      	strh	r3, [r2, #0]
    BaroPID += errorAltitudeI >> 9;     // I in range +/-60
 8009ec0:	4b93      	ldr	r3, [pc, #588]	; (800a110 <getEstimatedAltitude+0x47c>)
 8009ec2:	881b      	ldrh	r3, [r3, #0]
 8009ec4:	b21b      	sxth	r3, r3
 8009ec6:	ea4f 2363 	mov.w	r3, r3, asr #9
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	b29a      	uxth	r2, r3
 8009ece:	4b91      	ldr	r3, [pc, #580]	; (800a114 <getEstimatedAltitude+0x480>)
 8009ed0:	881b      	ldrh	r3, [r3, #0]
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	18d3      	adds	r3, r2, r3
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	4b8e      	ldr	r3, [pc, #568]	; (800a114 <getEstimatedAltitude+0x480>)
 8009edc:	801a      	strh	r2, [r3, #0]

    // projection of ACC vector to global Z, with 1G subtructed
    // Math: accZ = A * G / |G| - 1G
    invG = InvSqrt(isq(EstG.V.X) + isq(EstG.V.Y) + isq(EstG.V.Z));
 8009ede:	4b8e      	ldr	r3, [pc, #568]	; (800a118 <getEstimatedAltitude+0x484>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f00f f996 	bl	8019214 <__aeabi_f2iz>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7ff fec4 	bl	8009c78 <isq>
 8009ef0:	4604      	mov	r4, r0
 8009ef2:	4b89      	ldr	r3, [pc, #548]	; (800a118 <getEstimatedAltitude+0x484>)
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f00f f98c 	bl	8019214 <__aeabi_f2iz>
 8009efc:	4603      	mov	r3, r0
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7ff feba 	bl	8009c78 <isq>
 8009f04:	4603      	mov	r3, r0
 8009f06:	18e4      	adds	r4, r4, r3
 8009f08:	4b83      	ldr	r3, [pc, #524]	; (800a118 <getEstimatedAltitude+0x484>)
 8009f0a:	689b      	ldr	r3, [r3, #8]
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f00f f981 	bl	8019214 <__aeabi_f2iz>
 8009f12:	4603      	mov	r3, r0
 8009f14:	4618      	mov	r0, r3
 8009f16:	f7ff feaf 	bl	8009c78 <isq>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	18e3      	adds	r3, r4, r3
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f00e ff5e 	bl	8018de0 <__aeabi_i2f>
 8009f24:	4603      	mov	r3, r0
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff fe70 	bl	8009c0c <InvSqrt>
 8009f2c:	6038      	str	r0, [r7, #0]
    accZ = (accSmooth[ROLL] * EstG.V.X + accSmooth[PITCH] * EstG.V.Y + accSmooth[YAW] * EstG.V.Z) * invG;
 8009f2e:	4b7b      	ldr	r3, [pc, #492]	; (800a11c <getEstimatedAltitude+0x488>)
 8009f30:	881b      	ldrh	r3, [r3, #0]
 8009f32:	b21b      	sxth	r3, r3
 8009f34:	4618      	mov	r0, r3
 8009f36:	f00e ff53 	bl	8018de0 <__aeabi_i2f>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	4b76      	ldr	r3, [pc, #472]	; (800a118 <getEstimatedAltitude+0x484>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4610      	mov	r0, r2
 8009f42:	4619      	mov	r1, r3
 8009f44:	f00e ffa0 	bl	8018e88 <__aeabi_fmul>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	461c      	mov	r4, r3
 8009f4c:	4b73      	ldr	r3, [pc, #460]	; (800a11c <getEstimatedAltitude+0x488>)
 8009f4e:	885b      	ldrh	r3, [r3, #2]
 8009f50:	b21b      	sxth	r3, r3
 8009f52:	4618      	mov	r0, r3
 8009f54:	f00e ff44 	bl	8018de0 <__aeabi_i2f>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	4b6f      	ldr	r3, [pc, #444]	; (800a118 <getEstimatedAltitude+0x484>)
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	4610      	mov	r0, r2
 8009f60:	4619      	mov	r1, r3
 8009f62:	f00e ff91 	bl	8018e88 <__aeabi_fmul>
 8009f66:	4603      	mov	r3, r0
 8009f68:	4620      	mov	r0, r4
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	f00e fe84 	bl	8018c78 <__addsf3>
 8009f70:	4603      	mov	r3, r0
 8009f72:	461c      	mov	r4, r3
 8009f74:	4b69      	ldr	r3, [pc, #420]	; (800a11c <getEstimatedAltitude+0x488>)
 8009f76:	889b      	ldrh	r3, [r3, #4]
 8009f78:	b21b      	sxth	r3, r3
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f00e ff30 	bl	8018de0 <__aeabi_i2f>
 8009f80:	4602      	mov	r2, r0
 8009f82:	4b65      	ldr	r3, [pc, #404]	; (800a118 <getEstimatedAltitude+0x484>)
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	4610      	mov	r0, r2
 8009f88:	4619      	mov	r1, r3
 8009f8a:	f00e ff7d 	bl	8018e88 <__aeabi_fmul>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	4620      	mov	r0, r4
 8009f92:	4619      	mov	r1, r3
 8009f94:	f00e fe70 	bl	8018c78 <__addsf3>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	6839      	ldr	r1, [r7, #0]
 8009f9e:	f00e ff73 	bl	8018e88 <__aeabi_fmul>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f00f f935 	bl	8019214 <__aeabi_f2iz>
 8009faa:	4603      	mov	r3, r0
 8009fac:	817b      	strh	r3, [r7, #10]

    if (!f.ARMED) {
 8009fae:	4b5c      	ldr	r3, [pc, #368]	; (800a120 <getEstimatedAltitude+0x48c>)
 8009fb0:	785b      	ldrb	r3, [r3, #1]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d117      	bne.n	8009fe6 <getEstimatedAltitude+0x352>
        accZoffset -= accZoffset >> 3;
 8009fb6:	4b5b      	ldr	r3, [pc, #364]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fb8:	881b      	ldrh	r3, [r3, #0]
 8009fba:	b29a      	uxth	r2, r3
 8009fbc:	4b59      	ldr	r3, [pc, #356]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fbe:	881b      	ldrh	r3, [r3, #0]
 8009fc0:	b21b      	sxth	r3, r3
 8009fc2:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	b29a      	uxth	r2, r3
 8009fd0:	4b54      	ldr	r3, [pc, #336]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fd2:	801a      	strh	r2, [r3, #0]
        accZoffset += accZ;
 8009fd4:	4b53      	ldr	r3, [pc, #332]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fd6:	881b      	ldrh	r3, [r3, #0]
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	897b      	ldrh	r3, [r7, #10]
 8009fdc:	18d3      	adds	r3, r2, r3
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	4b50      	ldr	r3, [pc, #320]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fe4:	801a      	strh	r2, [r3, #0]
    }
    accZ -= accZoffset >> 3;
 8009fe6:	897a      	ldrh	r2, [r7, #10]
 8009fe8:	4b4e      	ldr	r3, [pc, #312]	; (800a124 <getEstimatedAltitude+0x490>)
 8009fea:	881b      	ldrh	r3, [r3, #0]
 8009fec:	b21b      	sxth	r3, r3
 8009fee:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	b29b      	uxth	r3, r3
 8009ff6:	1ad3      	subs	r3, r2, r3
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	817b      	strh	r3, [r7, #10]
    applyDeadband(accZ, cfg.accz_deadband);
 8009ffc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a000:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800a004:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800a008:	4b47      	ldr	r3, [pc, #284]	; (800a128 <getEstimatedAltitude+0x494>)
 800a00a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800a00e:	429a      	cmp	r2, r3
 800a010:	da03      	bge.n	800a01a <getEstimatedAltitude+0x386>
 800a012:	f04f 0300 	mov.w	r3, #0
 800a016:	817b      	strh	r3, [r7, #10]
 800a018:	e017      	b.n	800a04a <getEstimatedAltitude+0x3b6>
 800a01a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	dd07      	ble.n	800a032 <getEstimatedAltitude+0x39e>
 800a022:	897a      	ldrh	r2, [r7, #10]
 800a024:	4b40      	ldr	r3, [pc, #256]	; (800a128 <getEstimatedAltitude+0x494>)
 800a026:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800a02a:	1ad3      	subs	r3, r2, r3
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	817b      	strh	r3, [r7, #10]
 800a030:	e00b      	b.n	800a04a <getEstimatedAltitude+0x3b6>
 800a032:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a036:	2b00      	cmp	r3, #0
 800a038:	da07      	bge.n	800a04a <getEstimatedAltitude+0x3b6>
 800a03a:	4b3b      	ldr	r3, [pc, #236]	; (800a128 <getEstimatedAltitude+0x494>)
 800a03c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800a040:	461a      	mov	r2, r3
 800a042:	897b      	ldrh	r3, [r7, #10]
 800a044:	18d3      	adds	r3, r2, r3
 800a046:	b29b      	uxth	r3, r3
 800a048:	817b      	strh	r3, [r7, #10]

    // Integrator - velocity, cm/sec
    vel += accZ * accVelScale * dTime;
 800a04a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a04e:	4618      	mov	r0, r3
 800a050:	f00e fec6 	bl	8018de0 <__aeabi_i2f>
 800a054:	4602      	mov	r2, r0
 800a056:	4b35      	ldr	r3, [pc, #212]	; (800a12c <getEstimatedAltitude+0x498>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4610      	mov	r0, r2
 800a05c:	4619      	mov	r1, r3
 800a05e:	f00e ff13 	bl	8018e88 <__aeabi_fmul>
 800a062:	4603      	mov	r3, r0
 800a064:	461c      	mov	r4, r3
 800a066:	88bb      	ldrh	r3, [r7, #4]
 800a068:	4618      	mov	r0, r3
 800a06a:	f00e feb9 	bl	8018de0 <__aeabi_i2f>
 800a06e:	4603      	mov	r3, r0
 800a070:	4620      	mov	r0, r4
 800a072:	4619      	mov	r1, r3
 800a074:	f00e ff08 	bl	8018e88 <__aeabi_fmul>
 800a078:	4603      	mov	r3, r0
 800a07a:	461a      	mov	r2, r3
 800a07c:	4b2c      	ldr	r3, [pc, #176]	; (800a130 <getEstimatedAltitude+0x49c>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4610      	mov	r0, r2
 800a082:	4619      	mov	r1, r3
 800a084:	f00e fdf8 	bl	8018c78 <__addsf3>
 800a088:	4603      	mov	r3, r0
 800a08a:	461a      	mov	r2, r3
 800a08c:	4b28      	ldr	r3, [pc, #160]	; (800a130 <getEstimatedAltitude+0x49c>)
 800a08e:	601a      	str	r2, [r3, #0]

    baroVel = (EstAlt - lastBaroAlt) * 1000000.0f / dTime;
 800a090:	4b28      	ldr	r3, [pc, #160]	; (800a134 <getEstimatedAltitude+0x4a0>)
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	4b28      	ldr	r3, [pc, #160]	; (800a138 <getEstimatedAltitude+0x4a4>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	1ad3      	subs	r3, r2, r3
 800a09a:	4618      	mov	r0, r3
 800a09c:	f00e fea0 	bl	8018de0 <__aeabi_i2f>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	4925      	ldr	r1, [pc, #148]	; (800a13c <getEstimatedAltitude+0x4a8>)
 800a0a6:	f00e feef 	bl	8018e88 <__aeabi_fmul>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	461c      	mov	r4, r3
 800a0ae:	88bb      	ldrh	r3, [r7, #4]
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f00e fe95 	bl	8018de0 <__aeabi_i2f>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	f00e ff98 	bl	8018ff0 <__aeabi_fdiv>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f00f f8a6 	bl	8019214 <__aeabi_f2iz>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	81bb      	strh	r3, [r7, #12]
    lastBaroAlt = EstAlt;
 800a0cc:	4b19      	ldr	r3, [pc, #100]	; (800a134 <getEstimatedAltitude+0x4a0>)
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	4b19      	ldr	r3, [pc, #100]	; (800a138 <getEstimatedAltitude+0x4a4>)
 800a0d2:	601a      	str	r2, [r3, #0]

    baroVel = constrain(baroVel, -300, 300);    // constrain baro velocity +/- 300cm/s
 800a0d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a0d8:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 800a0dc:	db08      	blt.n	800a0f0 <getEstimatedAltitude+0x45c>
 800a0de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a0e2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800a0e6:	bfa8      	it	ge
 800a0e8:	f44f 7396 	movge.w	r3, #300	; 0x12c
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	e001      	b.n	800a0f4 <getEstimatedAltitude+0x460>
 800a0f0:	f64f 63d4 	movw	r3, #65236	; 0xfed4
 800a0f4:	81bb      	strh	r3, [r7, #12]
    applyDeadband(baroVel, 10); // to reduce noise near zero
 800a0f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a0fa:	f113 0f09 	cmn.w	r3, #9
 800a0fe:	db1f      	blt.n	800a140 <getEstimatedAltitude+0x4ac>
 800a100:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a104:	2b09      	cmp	r3, #9
 800a106:	dc1b      	bgt.n	800a140 <getEstimatedAltitude+0x4ac>
 800a108:	f04f 0300 	mov.w	r3, #0
 800a10c:	81bb      	strh	r3, [r7, #12]
 800a10e:	e02a      	b.n	800a166 <getEstimatedAltitude+0x4d2>
 800a110:	20000796 	.word	0x20000796
 800a114:	20000794 	.word	0x20000794
 800a118:	20001228 	.word	0x20001228
 800a11c:	20001220 	.word	0x20001220
 800a120:	20001250 	.word	0x20001250
 800a124:	200007bc 	.word	0x200007bc
 800a128:	20000be0 	.word	0x20000be0
 800a12c:	200011f8 	.word	0x200011f8
 800a130:	200007c0 	.word	0x200007c0
 800a134:	20001204 	.word	0x20001204
 800a138:	200007c4 	.word	0x200007c4
 800a13c:	49742400 	.word	0x49742400
 800a140:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a144:	2b00      	cmp	r3, #0
 800a146:	dd05      	ble.n	800a154 <getEstimatedAltitude+0x4c0>
 800a148:	89bb      	ldrh	r3, [r7, #12]
 800a14a:	f1a3 030a 	sub.w	r3, r3, #10
 800a14e:	b29b      	uxth	r3, r3
 800a150:	81bb      	strh	r3, [r7, #12]
 800a152:	e008      	b.n	800a166 <getEstimatedAltitude+0x4d2>
 800a154:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	da04      	bge.n	800a166 <getEstimatedAltitude+0x4d2>
 800a15c:	89bb      	ldrh	r3, [r7, #12]
 800a15e:	f103 030a 	add.w	r3, r3, #10
 800a162:	b29b      	uxth	r3, r3
 800a164:	81bb      	strh	r3, [r7, #12]

    // apply Complimentary Filter to keep the calculated velocity based on baro velocity (i.e. near real velocity). 
    // By using CF it's possible to correct the drift of integrated accZ (velocity) without loosing the phase, i.e without delay
    vel = vel * 0.985f + baroVel * 0.015f;
 800a166:	4b37      	ldr	r3, [pc, #220]	; (800a244 <getEstimatedAltitude+0x5b0>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4618      	mov	r0, r3
 800a16c:	4939      	ldr	r1, [pc, #228]	; (800a254 <getEstimatedAltitude+0x5c0>)
 800a16e:	f00e fe8b 	bl	8018e88 <__aeabi_fmul>
 800a172:	4603      	mov	r3, r0
 800a174:	461c      	mov	r4, r3
 800a176:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f00e fe30 	bl	8018de0 <__aeabi_i2f>
 800a180:	4603      	mov	r3, r0
 800a182:	4618      	mov	r0, r3
 800a184:	4934      	ldr	r1, [pc, #208]	; (800a258 <getEstimatedAltitude+0x5c4>)
 800a186:	f00e fe7f 	bl	8018e88 <__aeabi_fmul>
 800a18a:	4603      	mov	r3, r0
 800a18c:	4620      	mov	r0, r4
 800a18e:	4619      	mov	r1, r3
 800a190:	f00e fd72 	bl	8018c78 <__addsf3>
 800a194:	4603      	mov	r3, r0
 800a196:	461a      	mov	r2, r3
 800a198:	4b2a      	ldr	r3, [pc, #168]	; (800a244 <getEstimatedAltitude+0x5b0>)
 800a19a:	601a      	str	r2, [r3, #0]

    // D
    vel_tmp = vel;
 800a19c:	4b29      	ldr	r3, [pc, #164]	; (800a244 <getEstimatedAltitude+0x5b0>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f00f f837 	bl	8019214 <__aeabi_f2iz>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	813b      	strh	r3, [r7, #8]
    applyDeadband(vel_tmp, 5);
 800a1aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a1ae:	f113 0f04 	cmn.w	r3, #4
 800a1b2:	db07      	blt.n	800a1c4 <getEstimatedAltitude+0x530>
 800a1b4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a1b8:	2b04      	cmp	r3, #4
 800a1ba:	dc03      	bgt.n	800a1c4 <getEstimatedAltitude+0x530>
 800a1bc:	f04f 0300 	mov.w	r3, #0
 800a1c0:	813b      	strh	r3, [r7, #8]
 800a1c2:	e012      	b.n	800a1ea <getEstimatedAltitude+0x556>
 800a1c4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	dd05      	ble.n	800a1d8 <getEstimatedAltitude+0x544>
 800a1cc:	893b      	ldrh	r3, [r7, #8]
 800a1ce:	f1a3 0305 	sub.w	r3, r3, #5
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	813b      	strh	r3, [r7, #8]
 800a1d6:	e008      	b.n	800a1ea <getEstimatedAltitude+0x556>
 800a1d8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	da04      	bge.n	800a1ea <getEstimatedAltitude+0x556>
 800a1e0:	893b      	ldrh	r3, [r7, #8]
 800a1e2:	f103 0305 	add.w	r3, r3, #5
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	813b      	strh	r3, [r7, #8]
    vario = vel_tmp;
 800a1ea:	4b17      	ldr	r3, [pc, #92]	; (800a248 <getEstimatedAltitude+0x5b4>)
 800a1ec:	893a      	ldrh	r2, [r7, #8]
 800a1ee:	801a      	strh	r2, [r3, #0]
    BaroPID -= constrain(cfg.D8[PIDALT] * vel_tmp >> 4, -150, 150);
 800a1f0:	4b16      	ldr	r3, [pc, #88]	; (800a24c <getEstimatedAltitude+0x5b8>)
 800a1f2:	881b      	ldrh	r3, [r3, #0]
 800a1f4:	b29a      	uxth	r2, r3
 800a1f6:	4b16      	ldr	r3, [pc, #88]	; (800a250 <getEstimatedAltitude+0x5bc>)
 800a1f8:	7ddb      	ldrb	r3, [r3, #23]
 800a1fa:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800a1fe:	fb01 f303 	mul.w	r3, r1, r3
 800a202:	ea4f 1323 	mov.w	r3, r3, asr #4
 800a206:	f113 0f96 	cmn.w	r3, #150	; 0x96
 800a20a:	db0c      	blt.n	800a226 <getEstimatedAltitude+0x592>
 800a20c:	4b10      	ldr	r3, [pc, #64]	; (800a250 <getEstimatedAltitude+0x5bc>)
 800a20e:	7ddb      	ldrb	r3, [r3, #23]
 800a210:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800a214:	fb01 f303 	mul.w	r3, r1, r3
 800a218:	ea4f 1323 	mov.w	r3, r3, asr #4
 800a21c:	2b96      	cmp	r3, #150	; 0x96
 800a21e:	bfa8      	it	ge
 800a220:	2396      	movge	r3, #150	; 0x96
 800a222:	b29b      	uxth	r3, r3
 800a224:	e001      	b.n	800a22a <getEstimatedAltitude+0x596>
 800a226:	f64f 736a 	movw	r3, #65386	; 0xff6a
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	b29a      	uxth	r2, r3
 800a230:	4b06      	ldr	r3, [pc, #24]	; (800a24c <getEstimatedAltitude+0x5b8>)
 800a232:	801a      	strh	r2, [r3, #0]

    return 1;
 800a234:	f04f 0301 	mov.w	r3, #1
}
 800a238:	4618      	mov	r0, r3
 800a23a:	f107 0710 	add.w	r7, r7, #16
 800a23e:	46bd      	mov	sp, r7
 800a240:	bdb0      	pop	{r4, r5, r7, pc}
 800a242:	bf00      	nop
 800a244:	200007c0 	.word	0x200007c0
 800a248:	20000798 	.word	0x20000798
 800a24c:	20000794 	.word	0x20000794
 800a250:	20000be0 	.word	0x20000be0
 800a254:	3f7c28f6 	.word	0x3f7c28f6
 800a258:	3c75c28f 	.word	0x3c75c28f
 800a25c:	f3af 8000 	nop.w

0800a260 <_putc>:
// two receiver read functions
extern uint16_t pwmReadRawRC(uint8_t chan);
extern uint16_t spektrumReadRawRC(uint8_t chan);

static void _putc(void *p, char c)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	460b      	mov	r3, r1
 800a26a:	70fb      	strb	r3, [r7, #3]
    uartWrite(c);
 800a26c:	78fb      	ldrb	r3, [r7, #3]
 800a26e:	4618      	mov	r0, r3
 800a270:	f7fc fcee 	bl	8006c50 <uartWrite>
}
 800a274:	f107 0708 	add.w	r7, r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <main>:


int main(void)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b086      	sub	sp, #24
 800a280:	af00      	add	r7, sp, #0
    AFIO->MAPR = 0x02000000;
    GPIOB->BRR = 0x18; // set low 4 & 3
    GPIOB->CRL = 0x44433444; // PIN 4 & 3 Output 50MHz
#endif

    systemInit();
 800a282:	f7fc fa47 	bl	8006714 <systemInit>
    init_printf(NULL, _putc);
 800a286:	f04f 0000 	mov.w	r0, #0
 800a28a:	499a      	ldr	r1, [pc, #616]	; (800a4f4 <main+0x278>)
 800a28c:	f003 fa80 	bl	800d790 <init_printf>

    checkFirstTime(false);
 800a290:	f04f 0000 	mov.w	r0, #0
 800a294:	f7f8 f96a 	bl	800256c <checkFirstTime>
    readEEPROM();
 800a298:	f7f7 ffa8 	bl	80021ec <readEEPROM>

    // configure power ADC
    if (mcfg.power_adc_channel > 0 && (mcfg.power_adc_channel == 1 || mcfg.power_adc_channel == 9))
 800a29c:	4b96      	ldr	r3, [pc, #600]	; (800a4f8 <main+0x27c>)
 800a29e:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d00e      	beq.n	800a2c4 <main+0x48>
 800a2a6:	4b94      	ldr	r3, [pc, #592]	; (800a4f8 <main+0x27c>)
 800a2a8:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d004      	beq.n	800a2ba <main+0x3e>
 800a2b0:	4b91      	ldr	r3, [pc, #580]	; (800a4f8 <main+0x27c>)
 800a2b2:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
 800a2b6:	2b09      	cmp	r3, #9
 800a2b8:	d104      	bne.n	800a2c4 <main+0x48>
        adc_params.powerAdcChannel = mcfg.power_adc_channel;
 800a2ba:	4b8f      	ldr	r3, [pc, #572]	; (800a4f8 <main+0x27c>)
 800a2bc:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
 800a2c0:	713b      	strb	r3, [r7, #4]
 800a2c2:	e007      	b.n	800a2d4 <main+0x58>
    else {
        adc_params.powerAdcChannel = 0;
 800a2c4:	f04f 0300 	mov.w	r3, #0
 800a2c8:	713b      	strb	r3, [r7, #4]
        mcfg.power_adc_channel = 0;
 800a2ca:	4b8b      	ldr	r3, [pc, #556]	; (800a4f8 <main+0x27c>)
 800a2cc:	f04f 0200 	mov.w	r2, #0
 800a2d0:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
    }

    adcInit(&adc_params);
 800a2d4:	f107 0304 	add.w	r3, r7, #4
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7f8 fc6d 	bl	8002bb8 <adcInit>

    // We have these sensors; SENSORS_SET defined in board.h depending on hardware platform
    sensorsSet(SENSORS_SET);
 800a2de:	f04f 0007 	mov.w	r0, #7
 800a2e2:	f7f8 fbe7 	bl	8002ab4 <sensorsSet>

    mixerInit(); // this will set useServo var depending on mixer type
 800a2e6:	f000 f92f 	bl	800a548 <mixerInit>
    // when using airplane/wing mixer, servo/motor outputs are remapped
    if (mcfg.mixerConfiguration == MULTITYPE_AIRPLANE || mcfg.mixerConfiguration == MULTITYPE_FLYING_WING)
 800a2ea:	4b83      	ldr	r3, [pc, #524]	; (800a4f8 <main+0x27c>)
 800a2ec:	795b      	ldrb	r3, [r3, #5]
 800a2ee:	2b0e      	cmp	r3, #14
 800a2f0:	d003      	beq.n	800a2fa <main+0x7e>
 800a2f2:	4b81      	ldr	r3, [pc, #516]	; (800a4f8 <main+0x27c>)
 800a2f4:	795b      	ldrb	r3, [r3, #5]
 800a2f6:	2b08      	cmp	r3, #8
 800a2f8:	d103      	bne.n	800a302 <main+0x86>
        pwm_params.airplane = true;
 800a2fa:	f04f 0301 	mov.w	r3, #1
 800a2fe:	737b      	strb	r3, [r7, #13]
 800a300:	e002      	b.n	800a308 <main+0x8c>
    else
        pwm_params.airplane = false;
 800a302:	f04f 0300 	mov.w	r3, #0
 800a306:	737b      	strb	r3, [r7, #13]
    pwm_params.useUART = feature(FEATURE_GPS) || feature(FEATURE_SPEKTRUM); // spektrum support uses UART too
 800a308:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a30c:	f7f8 fc02 	bl	8002b14 <feature>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d106      	bne.n	800a324 <main+0xa8>
 800a316:	f04f 0008 	mov.w	r0, #8
 800a31a:	f7f8 fbfb 	bl	8002b14 <feature>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d002      	beq.n	800a32a <main+0xae>
 800a324:	f04f 0301 	mov.w	r3, #1
 800a328:	e001      	b.n	800a32e <main+0xb2>
 800a32a:	f04f 0300 	mov.w	r3, #0
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	b2db      	uxtb	r3, r3
 800a334:	72bb      	strb	r3, [r7, #10]
    pwm_params.usePPM = feature(FEATURE_PPM);
 800a336:	f04f 0001 	mov.w	r0, #1
 800a33a:	f7f8 fbeb 	bl	8002b14 <feature>
 800a33e:	4603      	mov	r3, r0
 800a340:	727b      	strb	r3, [r7, #9]
    pwm_params.enableInput = !feature(FEATURE_SPEKTRUM); // disable inputs if using spektrum
 800a342:	f04f 0008 	mov.w	r0, #8
 800a346:	f7f8 fbe5 	bl	8002b14 <feature>
 800a34a:	4603      	mov	r3, r0
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bf0c      	ite	eq
 800a350:	2300      	moveq	r3, #0
 800a352:	2301      	movne	r3, #1
 800a354:	b2db      	uxtb	r3, r3
 800a356:	f083 0301 	eor.w	r3, r3, #1
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	f003 0301 	and.w	r3, r3, #1
 800a360:	b2db      	uxtb	r3, r3
 800a362:	723b      	strb	r3, [r7, #8]
    pwm_params.useServos = useServo;
 800a364:	4b65      	ldr	r3, [pc, #404]	; (800a4fc <main+0x280>)
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	bf0c      	ite	eq
 800a36c:	2300      	moveq	r3, #0
 800a36e:	2301      	movne	r3, #1
 800a370:	b2db      	uxtb	r3, r3
 800a372:	72fb      	strb	r3, [r7, #11]
    pwm_params.extraServos = cfg.gimbal_flags & GIMBAL_FORWARDAUX;
 800a374:	4b62      	ldr	r3, [pc, #392]	; (800a500 <main+0x284>)
 800a376:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800a37a:	f003 0308 	and.w	r3, r3, #8
 800a37e:	2b00      	cmp	r3, #0
 800a380:	bf0c      	ite	eq
 800a382:	2300      	moveq	r3, #0
 800a384:	2301      	movne	r3, #1
 800a386:	b2db      	uxtb	r3, r3
 800a388:	733b      	strb	r3, [r7, #12]
    pwm_params.motorPwmRate = mcfg.motor_pwm_rate;
 800a38a:	4b5b      	ldr	r3, [pc, #364]	; (800a4f8 <main+0x27c>)
 800a38c:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	; 0xd6
 800a390:	823b      	strh	r3, [r7, #16]
    pwm_params.servoPwmRate = mcfg.servo_pwm_rate;
 800a392:	4b59      	ldr	r3, [pc, #356]	; (800a4f8 <main+0x27c>)
 800a394:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	; 0xd8
 800a398:	827b      	strh	r3, [r7, #18]
    switch (mcfg.power_adc_channel) {
 800a39a:	4b57      	ldr	r3, [pc, #348]	; (800a4f8 <main+0x27c>)
 800a39c:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d002      	beq.n	800a3aa <main+0x12e>
 800a3a4:	2b09      	cmp	r3, #9
 800a3a6:	d004      	beq.n	800a3b2 <main+0x136>
 800a3a8:	e007      	b.n	800a3ba <main+0x13e>
        case 1:
            pwm_params.adcChannel = PWM2;
 800a3aa:	f04f 0301 	mov.w	r3, #1
 800a3ae:	73bb      	strb	r3, [r7, #14]
            break;
 800a3b0:	e007      	b.n	800a3c2 <main+0x146>
        case 9:
            pwm_params.adcChannel = PWM8;
 800a3b2:	f04f 0307 	mov.w	r3, #7
 800a3b6:	73bb      	strb	r3, [r7, #14]
            break;
 800a3b8:	e003      	b.n	800a3c2 <main+0x146>
        default:
            pwm_params.adcChannel = 0;
 800a3ba:	f04f 0300 	mov.w	r3, #0
 800a3be:	73bb      	strb	r3, [r7, #14]
        break;
 800a3c0:	bf00      	nop
    }

    pwmInit(&pwm_params);
 800a3c2:	f107 0308 	add.w	r3, r7, #8
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7fb ffa8 	bl	800631c <pwmInit>

    // configure PWM/CPPM read function. spektrum below will override that
    rcReadRawFunc = pwmReadRawRC;
 800a3cc:	4b4d      	ldr	r3, [pc, #308]	; (800a504 <main+0x288>)
 800a3ce:	4a4e      	ldr	r2, [pc, #312]	; (800a508 <main+0x28c>)
 800a3d0:	601a      	str	r2, [r3, #0]

    if (feature(FEATURE_SPEKTRUM)) {
 800a3d2:	f04f 0008 	mov.w	r0, #8
 800a3d6:	f7f8 fb9d 	bl	8002b14 <feature>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d005      	beq.n	800a3ec <main+0x170>
        spektrumInit();
 800a3e0:	f005 fc2c 	bl	800fc3c <spektrumInit>
        rcReadRawFunc = spektrumReadRawRC;
 800a3e4:	4b47      	ldr	r3, [pc, #284]	; (800a504 <main+0x288>)
 800a3e6:	4a49      	ldr	r2, [pc, #292]	; (800a50c <main+0x290>)
 800a3e8:	601a      	str	r2, [r3, #0]
 800a3ea:	e00c      	b.n	800a406 <main+0x18a>
    } else {
        // spektrum and GPS are mutually exclusive
        // Optional GPS - available in both PPM and PWM input mode, in PWM input, reduces number of available channels by 2.
        if (feature(FEATURE_GPS))
 800a3ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a3f0:	f7f8 fb90 	bl	8002b14 <feature>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d005      	beq.n	800a406 <main+0x18a>
            gpsInit(mcfg.gps_baudrate);
 800a3fa:	4b3f      	ldr	r3, [pc, #252]	; (800a4f8 <main+0x27c>)
 800a3fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800a400:	4618      	mov	r0, r3
 800a402:	f7fc fdaf 	bl	8006f64 <gpsInit>
    }
#ifdef SONAR
    // sonar stuff only works with PPM
    if (feature(FEATURE_PPM)) {
 800a406:	f04f 0001 	mov.w	r0, #1
 800a40a:	f7f8 fb83 	bl	8002b14 <feature>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	d008      	beq.n	800a426 <main+0x1aa>
        if (feature(FEATURE_SONAR))
 800a414:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800a418:	f7f8 fb7c 	bl	8002b14 <feature>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d001      	beq.n	800a426 <main+0x1aa>
            Sonar_init();
 800a422:	f004 f9c3 	bl	800e7ac <Sonar_init>
    }
#endif

    LED1_ON;
 800a426:	4b3a      	ldr	r3, [pc, #232]	; (800a510 <main+0x294>)
 800a428:	f04f 0210 	mov.w	r2, #16
 800a42c:	615a      	str	r2, [r3, #20]
    LED0_OFF;
 800a42e:	4b38      	ldr	r3, [pc, #224]	; (800a510 <main+0x294>)
 800a430:	f04f 0208 	mov.w	r2, #8
 800a434:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 10; i++) {
 800a436:	f04f 0300 	mov.w	r3, #0
 800a43a:	75fb      	strb	r3, [r7, #23]
 800a43c:	e01f      	b.n	800a47e <main+0x202>
        LED1_TOGGLE;
 800a43e:	4b34      	ldr	r3, [pc, #208]	; (800a510 <main+0x294>)
 800a440:	4a33      	ldr	r2, [pc, #204]	; (800a510 <main+0x294>)
 800a442:	68d2      	ldr	r2, [r2, #12]
 800a444:	f082 0210 	eor.w	r2, r2, #16
 800a448:	60da      	str	r2, [r3, #12]
        LED0_TOGGLE;
 800a44a:	4b31      	ldr	r3, [pc, #196]	; (800a510 <main+0x294>)
 800a44c:	4a30      	ldr	r2, [pc, #192]	; (800a510 <main+0x294>)
 800a44e:	68d2      	ldr	r2, [r2, #12]
 800a450:	f082 0208 	eor.w	r2, r2, #8
 800a454:	60da      	str	r2, [r3, #12]
        delay(25);
 800a456:	f04f 0019 	mov.w	r0, #25
 800a45a:	f7fc fa17 	bl	800688c <delay>
        BEEP_ON;
 800a45e:	4b2d      	ldr	r3, [pc, #180]	; (800a514 <main+0x298>)
 800a460:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a464:	615a      	str	r2, [r3, #20]
        delay(25);
 800a466:	f04f 0019 	mov.w	r0, #25
 800a46a:	f7fc fa0f 	bl	800688c <delay>
        BEEP_OFF;
 800a46e:	4b29      	ldr	r3, [pc, #164]	; (800a514 <main+0x298>)
 800a470:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a474:	611a      	str	r2, [r3, #16]
    }
#endif

    LED1_ON;
    LED0_OFF;
    for (i = 0; i < 10; i++) {
 800a476:	7dfb      	ldrb	r3, [r7, #23]
 800a478:	f103 0301 	add.w	r3, r3, #1
 800a47c:	75fb      	strb	r3, [r7, #23]
 800a47e:	7dfb      	ldrb	r3, [r7, #23]
 800a480:	2b09      	cmp	r3, #9
 800a482:	d9dc      	bls.n	800a43e <main+0x1c2>
        delay(25);
        BEEP_ON;
        delay(25);
        BEEP_OFF;
    }
    LED0_OFF;
 800a484:	4b22      	ldr	r3, [pc, #136]	; (800a510 <main+0x294>)
 800a486:	f04f 0208 	mov.w	r2, #8
 800a48a:	611a      	str	r2, [r3, #16]
    LED1_OFF;
 800a48c:	4b20      	ldr	r3, [pc, #128]	; (800a510 <main+0x294>)
 800a48e:	f04f 0210 	mov.w	r2, #16
 800a492:	611a      	str	r2, [r3, #16]

    // drop out any sensors that don't seem to work, init all the others. halt if gyro is dead.
    sensorsAutodetect();
 800a494:	f003 f9ea 	bl	800d86c <sensorsAutodetect>
    imuInit(); // Mag is initialized inside imuInit
 800a498:	f7fe fd32 	bl	8008f00 <imuInit>

    // Check battery type/voltage
    if (feature(FEATURE_VBAT))
 800a49c:	f04f 0002 	mov.w	r0, #2
 800a4a0:	f7f8 fb38 	bl	8002b14 <feature>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d001      	beq.n	800a4ae <main+0x232>
        batteryInit();
 800a4aa:	f003 fb29 	bl	800db00 <batteryInit>

    serialInit(mcfg.serial_baudrate);
 800a4ae:	4b12      	ldr	r3, [pc, #72]	; (800a4f8 <main+0x27c>)
 800a4b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f004 fb63 	bl	800eb80 <serialInit>

    previousTime = micros();
 800a4ba:	f7fc f8ff 	bl	80066bc <micros>
 800a4be:	4602      	mov	r2, r0
 800a4c0:	4b15      	ldr	r3, [pc, #84]	; (800a518 <main+0x29c>)
 800a4c2:	601a      	str	r2, [r3, #0]
    if (mcfg.mixerConfiguration == MULTITYPE_GIMBAL)
 800a4c4:	4b0c      	ldr	r3, [pc, #48]	; (800a4f8 <main+0x27c>)
 800a4c6:	795b      	ldrb	r3, [r3, #5]
 800a4c8:	2b05      	cmp	r3, #5
 800a4ca:	d103      	bne.n	800a4d4 <main+0x258>
        calibratingA = 400;
 800a4cc:	4b13      	ldr	r3, [pc, #76]	; (800a51c <main+0x2a0>)
 800a4ce:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800a4d2:	801a      	strh	r2, [r3, #0]
    calibratingG = 1000;
 800a4d4:	4b12      	ldr	r3, [pc, #72]	; (800a520 <main+0x2a4>)
 800a4d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a4da:	801a      	strh	r2, [r3, #0]
    calibratingB = 200;             // 10 seconds init_delay + 200 * 25 ms = 15 seconds before ground pressure settles
 800a4dc:	4b11      	ldr	r3, [pc, #68]	; (800a524 <main+0x2a8>)
 800a4de:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 800a4e2:	801a      	strh	r2, [r3, #0]
    f.SMALL_ANGLES_25 = 1;
 800a4e4:	4b10      	ldr	r3, [pc, #64]	; (800a528 <main+0x2ac>)
 800a4e6:	f04f 0201 	mov.w	r2, #1
 800a4ea:	735a      	strb	r2, [r3, #13]

    // loopy
    while (1) {
        loop();
 800a4ec:	f001 fb6a 	bl	800bbc4 <loop>
    }
 800a4f0:	e7fc      	b.n	800a4ec <main+0x270>
 800a4f2:	bf00      	nop
 800a4f4:	0800a261 	.word	0x0800a261
 800a4f8:	20000c7c 	.word	0x20000c7c
 800a4fc:	200007fd 	.word	0x200007fd
 800a500:	20000be0 	.word	0x20000be0
 800a504:	20000914 	.word	0x20000914
 800a508:	0800b9ad 	.word	0x0800b9ad
 800a50c:	0800fd39 	.word	0x0800fd39
 800a510:	40010c00 	.word	0x40010c00
 800a514:	40010800 	.word	0x40010800
 800a518:	20000908 	.word	0x20000908
 800a51c:	200009e8 	.word	0x200009e8
 800a520:	200009ec 	.word	0x200009ec
 800a524:	200009ea 	.word	0x200009ea
 800a528:	20001250 	.word	0x20001250

0800a52c <HardFault_Handler>:
}

void HardFault_Handler(void)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	af00      	add	r7, sp, #0
    // fall out of the sky
    writeAllMotors(mcfg.mincommand);
 800a530:	4b04      	ldr	r3, [pc, #16]	; (800a544 <HardFault_Handler+0x18>)
 800a532:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 800a536:	b29b      	uxth	r3, r3
 800a538:	b21b      	sxth	r3, r3
 800a53a:	4618      	mov	r0, r3
 800a53c:	f000 f988 	bl	800a850 <writeAllMotors>
    while (1);
 800a540:	e7fe      	b.n	800a540 <HardFault_Handler+0x14>
 800a542:	bf00      	nop
 800a544:	20000c7c 	.word	0x20000c7c

0800a548 <mixerInit>:
    1020,                   // min
    2000,                   // max
};

void mixerInit(void)
{
 800a548:	b590      	push	{r4, r7, lr}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
    int i;

    // enable servos for mixes that require them. note, this shifts motor counts.
    useServo = mixers[mcfg.mixerConfiguration].useServo;
 800a54e:	4b41      	ldr	r3, [pc, #260]	; (800a654 <mixerInit+0x10c>)
 800a550:	795b      	ldrb	r3, [r3, #5]
 800a552:	4a41      	ldr	r2, [pc, #260]	; (800a658 <mixerInit+0x110>)
 800a554:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a558:	18d3      	adds	r3, r2, r3
 800a55a:	785a      	ldrb	r2, [r3, #1]
 800a55c:	4b3f      	ldr	r3, [pc, #252]	; (800a65c <mixerInit+0x114>)
 800a55e:	701a      	strb	r2, [r3, #0]
    // if we want camstab/trig, that also enables servos, even if mixer doesn't
    if (feature(FEATURE_SERVO_TILT))
 800a560:	f04f 0020 	mov.w	r0, #32
 800a564:	f7f8 fad6 	bl	8002b14 <feature>
 800a568:	4603      	mov	r3, r0
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d003      	beq.n	800a576 <mixerInit+0x2e>
        useServo = 1;
 800a56e:	4b3b      	ldr	r3, [pc, #236]	; (800a65c <mixerInit+0x114>)
 800a570:	f04f 0201 	mov.w	r2, #1
 800a574:	701a      	strb	r2, [r3, #0]

    if (mcfg.mixerConfiguration == MULTITYPE_CUSTOM) {
 800a576:	4b37      	ldr	r3, [pc, #220]	; (800a654 <mixerInit+0x10c>)
 800a578:	795b      	ldrb	r3, [r3, #5]
 800a57a:	2b12      	cmp	r3, #18
 800a57c:	d131      	bne.n	800a5e2 <mixerInit+0x9a>
        // load custom mixer into currentMixer
        for (i = 0; i < MAX_MOTORS; i++) {
 800a57e:	f04f 0300 	mov.w	r3, #0
 800a582:	607b      	str	r3, [r7, #4]
 800a584:	e029      	b.n	800a5da <mixerInit+0x92>
            // check if done
            if (mcfg.customMixer[i].throttle == 0.0f)
 800a586:	4a33      	ldr	r2, [pc, #204]	; (800a654 <mixerInit+0x10c>)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f103 0301 	add.w	r3, r3, #1
 800a58e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a592:	18d3      	adds	r3, r2, r3
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4618      	mov	r0, r3
 800a598:	4933      	ldr	r1, [pc, #204]	; (800a668 <mixerInit+0x120>)
 800a59a:	f00e fe09 	bl	80191b0 <__aeabi_fcmpeq>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d152      	bne.n	800a64a <mixerInit+0x102>
                break;
            currentMixer[i] = mcfg.customMixer[i];
 800a5a4:	4a2e      	ldr	r2, [pc, #184]	; (800a660 <mixerInit+0x118>)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a5ac:	18d2      	adds	r2, r2, r3
 800a5ae:	4929      	ldr	r1, [pc, #164]	; (800a654 <mixerInit+0x10c>)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f103 0301 	add.w	r3, r3, #1
 800a5b6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a5ba:	18cb      	adds	r3, r1, r3
 800a5bc:	4614      	mov	r4, r2
 800a5be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a5c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            numberMotor++;
 800a5c4:	4b27      	ldr	r3, [pc, #156]	; (800a664 <mixerInit+0x11c>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	f103 0301 	add.w	r3, r3, #1
 800a5cc:	b2da      	uxtb	r2, r3
 800a5ce:	4b25      	ldr	r3, [pc, #148]	; (800a664 <mixerInit+0x11c>)
 800a5d0:	701a      	strb	r2, [r3, #0]
    if (feature(FEATURE_SERVO_TILT))
        useServo = 1;

    if (mcfg.mixerConfiguration == MULTITYPE_CUSTOM) {
        // load custom mixer into currentMixer
        for (i = 0; i < MAX_MOTORS; i++) {
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f103 0301 	add.w	r3, r3, #1
 800a5d8:	607b      	str	r3, [r7, #4]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2b0b      	cmp	r3, #11
 800a5de:	ddd2      	ble.n	800a586 <mixerInit+0x3e>
 800a5e0:	e034      	b.n	800a64c <mixerInit+0x104>
                break;
            currentMixer[i] = mcfg.customMixer[i];
            numberMotor++;
        }
    } else {
        numberMotor = mixers[mcfg.mixerConfiguration].numberMotor;
 800a5e2:	4b1c      	ldr	r3, [pc, #112]	; (800a654 <mixerInit+0x10c>)
 800a5e4:	795b      	ldrb	r3, [r3, #5]
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	4b1b      	ldr	r3, [pc, #108]	; (800a658 <mixerInit+0x110>)
 800a5ea:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800a5ee:	4b1d      	ldr	r3, [pc, #116]	; (800a664 <mixerInit+0x11c>)
 800a5f0:	701a      	strb	r2, [r3, #0]
        // copy motor-based mixers
        if (mixers[mcfg.mixerConfiguration].motor) {
 800a5f2:	4b18      	ldr	r3, [pc, #96]	; (800a654 <mixerInit+0x10c>)
 800a5f4:	795b      	ldrb	r3, [r3, #5]
 800a5f6:	4a18      	ldr	r2, [pc, #96]	; (800a658 <mixerInit+0x110>)
 800a5f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a5fc:	18d3      	adds	r3, r2, r3
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d023      	beq.n	800a64c <mixerInit+0x104>
            for (i = 0; i < numberMotor; i++)
 800a604:	f04f 0300 	mov.w	r3, #0
 800a608:	607b      	str	r3, [r7, #4]
 800a60a:	e017      	b.n	800a63c <mixerInit+0xf4>
                currentMixer[i] = mixers[mcfg.mixerConfiguration].motor[i];
 800a60c:	4b11      	ldr	r3, [pc, #68]	; (800a654 <mixerInit+0x10c>)
 800a60e:	795b      	ldrb	r3, [r3, #5]
 800a610:	4a11      	ldr	r2, [pc, #68]	; (800a658 <mixerInit+0x110>)
 800a612:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a616:	18d3      	adds	r3, r2, r3
 800a618:	685a      	ldr	r2, [r3, #4]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a620:	18d3      	adds	r3, r2, r3
 800a622:	490f      	ldr	r1, [pc, #60]	; (800a660 <mixerInit+0x118>)
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800a62a:	188a      	adds	r2, r1, r2
 800a62c:	4614      	mov	r4, r2
 800a62e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a630:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        }
    } else {
        numberMotor = mixers[mcfg.mixerConfiguration].numberMotor;
        // copy motor-based mixers
        if (mixers[mcfg.mixerConfiguration].motor) {
            for (i = 0; i < numberMotor; i++)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f103 0301 	add.w	r3, r3, #1
 800a63a:	607b      	str	r3, [r7, #4]
 800a63c:	4b09      	ldr	r3, [pc, #36]	; (800a664 <mixerInit+0x11c>)
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	461a      	mov	r2, r3
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	429a      	cmp	r2, r3
 800a646:	dce1      	bgt.n	800a60c <mixerInit+0xc4>
 800a648:	e000      	b.n	800a64c <mixerInit+0x104>
    if (mcfg.mixerConfiguration == MULTITYPE_CUSTOM) {
        // load custom mixer into currentMixer
        for (i = 0; i < MAX_MOTORS; i++) {
            // check if done
            if (mcfg.customMixer[i].throttle == 0.0f)
                break;
 800a64a:	bf00      	nop
        if (mixers[mcfg.mixerConfiguration].motor) {
            for (i = 0; i < numberMotor; i++)
                currentMixer[i] = mixers[mcfg.mixerConfiguration].motor[i];
        }
    }
}
 800a64c:	f107 070c 	add.w	r7, r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	bd90      	pop	{r4, r7, pc}
 800a654:	20000c7c 	.word	0x20000c7c
 800a658:	0801bb34 	.word	0x0801bb34
 800a65c:	200007fd 	.word	0x200007fd
 800a660:	20000800 	.word	0x20000800
 800a664:	200007fc 	.word	0x200007fc
 800a668:	00000000 	.word	0x00000000

0800a66c <mixerLoadMix>:

void mixerLoadMix(int index)
{
 800a66c:	b490      	push	{r4, r7}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
    int i;

    // we're 1-based
    index++;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f103 0301 	add.w	r3, r3, #1
 800a67a:	607b      	str	r3, [r7, #4]
    // clear existing
    for (i = 0; i < MAX_MOTORS; i++)
 800a67c:	f04f 0300 	mov.w	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
 800a682:	e00c      	b.n	800a69e <mixerLoadMix+0x32>
        mcfg.customMixer[i].throttle = 0.0f;
 800a684:	4a20      	ldr	r2, [pc, #128]	; (800a708 <mixerLoadMix+0x9c>)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f103 0301 	add.w	r3, r3, #1
 800a68c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a690:	18d3      	adds	r3, r2, r3
 800a692:	4a1f      	ldr	r2, [pc, #124]	; (800a710 <mixerLoadMix+0xa4>)
 800a694:	601a      	str	r2, [r3, #0]
    int i;

    // we're 1-based
    index++;
    // clear existing
    for (i = 0; i < MAX_MOTORS; i++)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f103 0301 	add.w	r3, r3, #1
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2b0b      	cmp	r3, #11
 800a6a2:	ddef      	ble.n	800a684 <mixerLoadMix+0x18>
        mcfg.customMixer[i].throttle = 0.0f;

    // do we have anything here to begin with?
    if (mixers[index].motor != NULL) {
 800a6a4:	4a19      	ldr	r2, [pc, #100]	; (800a70c <mixerLoadMix+0xa0>)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a6ac:	18d3      	adds	r3, r2, r3
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d024      	beq.n	800a6fe <mixerLoadMix+0x92>
        for (i = 0; i < mixers[index].numberMotor; i++)
 800a6b4:	f04f 0300 	mov.w	r3, #0
 800a6b8:	60fb      	str	r3, [r7, #12]
 800a6ba:	e018      	b.n	800a6ee <mixerLoadMix+0x82>
            mcfg.customMixer[i] = mixers[index].motor[i];
 800a6bc:	4a13      	ldr	r2, [pc, #76]	; (800a70c <mixerLoadMix+0xa0>)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a6c4:	18d3      	adds	r3, r2, r3
 800a6c6:	685a      	ldr	r2, [r3, #4]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a6ce:	18d3      	adds	r3, r2, r3
 800a6d0:	490d      	ldr	r1, [pc, #52]	; (800a708 <mixerLoadMix+0x9c>)
 800a6d2:	68fa      	ldr	r2, [r7, #12]
 800a6d4:	f102 0201 	add.w	r2, r2, #1
 800a6d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800a6dc:	188a      	adds	r2, r1, r2
 800a6de:	4614      	mov	r4, r2
 800a6e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a6e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for (i = 0; i < MAX_MOTORS; i++)
        mcfg.customMixer[i].throttle = 0.0f;

    // do we have anything here to begin with?
    if (mixers[index].motor != NULL) {
        for (i = 0; i < mixers[index].numberMotor; i++)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f103 0301 	add.w	r3, r3, #1
 800a6ec:	60fb      	str	r3, [r7, #12]
 800a6ee:	4b07      	ldr	r3, [pc, #28]	; (800a70c <mixerLoadMix+0xa0>)
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	f813 3032 	ldrb.w	r3, [r3, r2, lsl #3]
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	dcde      	bgt.n	800a6bc <mixerLoadMix+0x50>
            mcfg.customMixer[i] = mixers[index].motor[i];
    }
}
 800a6fe:	f107 0710 	add.w	r7, r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bc90      	pop	{r4, r7}
 800a706:	4770      	bx	lr
 800a708:	20000c7c 	.word	0x20000c7c
 800a70c:	0801bb34 	.word	0x0801bb34
 800a710:	00000000 	.word	0x00000000

0800a714 <writeServos>:

void writeServos(void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	af00      	add	r7, sp, #0
    if (!useServo)
 800a718:	4b39      	ldr	r3, [pc, #228]	; (800a800 <writeServos+0xec>)
 800a71a:	781b      	ldrb	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d068      	beq.n	800a7f2 <writeServos+0xde>
        return;

    switch (mcfg.mixerConfiguration) {
 800a720:	4b38      	ldr	r3, [pc, #224]	; (800a804 <writeServos+0xf0>)
 800a722:	795b      	ldrb	r3, [r3, #5]
 800a724:	f103 33ff 	add.w	r3, r3, #4294967295
 800a728:	2b0d      	cmp	r3, #13
 800a72a:	d84a      	bhi.n	800a7c2 <writeServos+0xae>
 800a72c:	a201      	add	r2, pc, #4	; (adr r2, 800a734 <writeServos+0x20>)
 800a72e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a732:	bf00      	nop
 800a734:	0800a78f 	.word	0x0800a78f
 800a738:	0800a7c3 	.word	0x0800a7c3
 800a73c:	0800a7c3 	.word	0x0800a7c3
 800a740:	0800a76d 	.word	0x0800a76d
 800a744:	0800a7a1 	.word	0x0800a7a1
 800a748:	0800a7c3 	.word	0x0800a7c3
 800a74c:	0800a7c3 	.word	0x0800a7c3
 800a750:	0800a7a1 	.word	0x0800a7a1
 800a754:	0800a7c3 	.word	0x0800a7c3
 800a758:	0800a7c3 	.word	0x0800a7c3
 800a75c:	0800a7c3 	.word	0x0800a7c3
 800a760:	0800a7c3 	.word	0x0800a7c3
 800a764:	0800a7c3 	.word	0x0800a7c3
 800a768:	0800a7f7 	.word	0x0800a7f7
        case MULTITYPE_BI:
            pwmWriteServo(0, servo[4]);
 800a76c:	4b26      	ldr	r3, [pc, #152]	; (800a808 <writeServos+0xf4>)
 800a76e:	891b      	ldrh	r3, [r3, #8]
 800a770:	b29b      	uxth	r3, r3
 800a772:	f04f 0000 	mov.w	r0, #0
 800a776:	4619      	mov	r1, r3
 800a778:	f7fb fef6 	bl	8006568 <pwmWriteServo>
            pwmWriteServo(1, servo[5]);
 800a77c:	4b22      	ldr	r3, [pc, #136]	; (800a808 <writeServos+0xf4>)
 800a77e:	895b      	ldrh	r3, [r3, #10]
 800a780:	b29b      	uxth	r3, r3
 800a782:	f04f 0001 	mov.w	r0, #1
 800a786:	4619      	mov	r1, r3
 800a788:	f7fb feee 	bl	8006568 <pwmWriteServo>
            break;
 800a78c:	e036      	b.n	800a7fc <writeServos+0xe8>

        case MULTITYPE_TRI:
            pwmWriteServo(0, servo[5]);
 800a78e:	4b1e      	ldr	r3, [pc, #120]	; (800a808 <writeServos+0xf4>)
 800a790:	895b      	ldrh	r3, [r3, #10]
 800a792:	b29b      	uxth	r3, r3
 800a794:	f04f 0000 	mov.w	r0, #0
 800a798:	4619      	mov	r1, r3
 800a79a:	f7fb fee5 	bl	8006568 <pwmWriteServo>
            break;
 800a79e:	e02d      	b.n	800a7fc <writeServos+0xe8>

            break;

        case MULTITYPE_FLYING_WING:
        case MULTITYPE_GIMBAL:
            pwmWriteServo(0, servo[0]);
 800a7a0:	4b19      	ldr	r3, [pc, #100]	; (800a808 <writeServos+0xf4>)
 800a7a2:	881b      	ldrh	r3, [r3, #0]
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	f04f 0000 	mov.w	r0, #0
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	f7fb fedc 	bl	8006568 <pwmWriteServo>
            pwmWriteServo(1, servo[1]);
 800a7b0:	4b15      	ldr	r3, [pc, #84]	; (800a808 <writeServos+0xf4>)
 800a7b2:	885b      	ldrh	r3, [r3, #2]
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	f04f 0001 	mov.w	r0, #1
 800a7ba:	4619      	mov	r1, r3
 800a7bc:	f7fb fed4 	bl	8006568 <pwmWriteServo>
            break;
 800a7c0:	e01c      	b.n	800a7fc <writeServos+0xe8>

        default:
            // Two servos for SERVO_TILT, if enabled
            if (feature(FEATURE_SERVO_TILT)) {
 800a7c2:	f04f 0020 	mov.w	r0, #32
 800a7c6:	f7f8 f9a5 	bl	8002b14 <feature>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d014      	beq.n	800a7fa <writeServos+0xe6>
                pwmWriteServo(0, servo[0]);
 800a7d0:	4b0d      	ldr	r3, [pc, #52]	; (800a808 <writeServos+0xf4>)
 800a7d2:	881b      	ldrh	r3, [r3, #0]
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	f04f 0000 	mov.w	r0, #0
 800a7da:	4619      	mov	r1, r3
 800a7dc:	f7fb fec4 	bl	8006568 <pwmWriteServo>
                pwmWriteServo(1, servo[1]);
 800a7e0:	4b09      	ldr	r3, [pc, #36]	; (800a808 <writeServos+0xf4>)
 800a7e2:	885b      	ldrh	r3, [r3, #2]
 800a7e4:	b29b      	uxth	r3, r3
 800a7e6:	f04f 0001 	mov.w	r0, #1
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	f7fb febc 	bl	8006568 <pwmWriteServo>
            }
            break;
 800a7f0:	e003      	b.n	800a7fa <writeServos+0xe6>
}

void writeServos(void)
{
    if (!useServo)
        return;
 800a7f2:	bf00      	nop
 800a7f4:	e002      	b.n	800a7fc <writeServos+0xe8>
            pwmWriteServo(0, servo[5]);
            break;

        case MULTITYPE_AIRPLANE:

            break;
 800a7f6:	bf00      	nop
 800a7f8:	e000      	b.n	800a7fc <writeServos+0xe8>
            // Two servos for SERVO_TILT, if enabled
            if (feature(FEATURE_SERVO_TILT)) {
                pwmWriteServo(0, servo[0]);
                pwmWriteServo(1, servo[1]);
            }
            break;
 800a7fa:	bf00      	nop
    }
}
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	200007fd 	.word	0x200007fd
 800a804:	20000c7c 	.word	0x20000c7c
 800a808:	200000f4 	.word	0x200000f4

0800a80c <writeMotors>:

extern uint8_t cliMode;

void writeMotors(void)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
    uint8_t i;

    for (i = 0; i < numberMotor; i++)
 800a812:	f04f 0300 	mov.w	r3, #0
 800a816:	71fb      	strb	r3, [r7, #7]
 800a818:	e00d      	b.n	800a836 <writeMotors+0x2a>
        pwmWriteMotor(i, motor[i]);
 800a81a:	79fa      	ldrb	r2, [r7, #7]
 800a81c:	4b0a      	ldr	r3, [pc, #40]	; (800a848 <writeMotors+0x3c>)
 800a81e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800a822:	b29b      	uxth	r3, r3
 800a824:	79fa      	ldrb	r2, [r7, #7]
 800a826:	4610      	mov	r0, r2
 800a828:	4619      	mov	r1, r3
 800a82a:	f7fb fe81 	bl	8006530 <pwmWriteMotor>

void writeMotors(void)
{
    uint8_t i;

    for (i = 0; i < numberMotor; i++)
 800a82e:	79fb      	ldrb	r3, [r7, #7]
 800a830:	f103 0301 	add.w	r3, r3, #1
 800a834:	71fb      	strb	r3, [r7, #7]
 800a836:	4b05      	ldr	r3, [pc, #20]	; (800a84c <writeMotors+0x40>)
 800a838:	781b      	ldrb	r3, [r3, #0]
 800a83a:	79fa      	ldrb	r2, [r7, #7]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d3ec      	bcc.n	800a81a <writeMotors+0xe>
        pwmWriteMotor(i, motor[i]);
}
 800a840:	f107 0708 	add.w	r7, r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	20001234 	.word	0x20001234
 800a84c:	200007fc 	.word	0x200007fc

0800a850 <writeAllMotors>:

void writeAllMotors(int16_t mc)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	4603      	mov	r3, r0
 800a858:	80fb      	strh	r3, [r7, #6]
    uint8_t i;

    // Sends commands to all motors
    for (i = 0; i < numberMotor; i++)
 800a85a:	f04f 0300 	mov.w	r3, #0
 800a85e:	73fb      	strb	r3, [r7, #15]
 800a860:	e008      	b.n	800a874 <writeAllMotors+0x24>
        motor[i] = mc;
 800a862:	7bfa      	ldrb	r2, [r7, #15]
 800a864:	4b09      	ldr	r3, [pc, #36]	; (800a88c <writeAllMotors+0x3c>)
 800a866:	88f9      	ldrh	r1, [r7, #6]
 800a868:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
void writeAllMotors(int16_t mc)
{
    uint8_t i;

    // Sends commands to all motors
    for (i = 0; i < numberMotor; i++)
 800a86c:	7bfb      	ldrb	r3, [r7, #15]
 800a86e:	f103 0301 	add.w	r3, r3, #1
 800a872:	73fb      	strb	r3, [r7, #15]
 800a874:	4b06      	ldr	r3, [pc, #24]	; (800a890 <writeAllMotors+0x40>)
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	7bfa      	ldrb	r2, [r7, #15]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d3f1      	bcc.n	800a862 <writeAllMotors+0x12>
        motor[i] = mc;
    writeMotors();
 800a87e:	f7ff ffc5 	bl	800a80c <writeMotors>
}
 800a882:	f107 0710 	add.w	r7, r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	bf00      	nop
 800a88c:	20001234 	.word	0x20001234
 800a890:	200007fc 	.word	0x200007fc

0800a894 <airplaneMixer>:

static void airplaneMixer(void)
{
 800a894:	b480      	push	{r7}
 800a896:	af00      	add	r7, sp, #0
        servo[4] = (servomid[4] + ((axisPID[ROLL] + flapperons[1]) * cfg.servoreverse[4]));     //   Wing 2
        servo[5] = (servomid[5] + (axisPID[YAW] * cfg.servoreverse[5]));                        //   Rudder
        servo[6] = (servomid[6] + (axisPID[PITCH] * cfg.servoreverse[6]));                      //   Elevator
    }
#endif
}
 800a898:	46bd      	mov	sp, r7
 800a89a:	bc80      	pop	{r7}
 800a89c:	4770      	bx	lr
 800a89e:	bf00      	nop

0800a8a0 <mixTable>:

void mixTable(void)
{
 800a8a0:	b590      	push	{r4, r7, lr}
 800a8a2:	b085      	sub	sp, #20
 800a8a4:	af00      	add	r7, sp, #0
    int16_t maxMotor;
    uint32_t i;

    if (numberMotor > 3) {
 800a8a6:	4ba6      	ldr	r3, [pc, #664]	; (800ab40 <mixTable+0x2a0>)
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	2b03      	cmp	r3, #3
 800a8ac:	d92c      	bls.n	800a908 <mixTable+0x68>
        // prevent "yaw jump" during yaw correction
        axisPID[YAW] = constrain(axisPID[YAW], -100 - abs(rcCommand[YAW]), +100 + abs(rcCommand[YAW]));
 800a8ae:	4ba5      	ldr	r3, [pc, #660]	; (800ab44 <mixTable+0x2a4>)
 800a8b0:	889b      	ldrh	r3, [r3, #4]
 800a8b2:	b21a      	sxth	r2, r3
 800a8b4:	4ba4      	ldr	r3, [pc, #656]	; (800ab48 <mixTable+0x2a8>)
 800a8b6:	889b      	ldrh	r3, [r3, #4]
 800a8b8:	b21b      	sxth	r3, r3
 800a8ba:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800a8be:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800a8c2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800a8c6:	1a5b      	subs	r3, r3, r1
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	da0c      	bge.n	800a8e6 <mixTable+0x46>
 800a8cc:	4b9e      	ldr	r3, [pc, #632]	; (800ab48 <mixTable+0x2a8>)
 800a8ce:	889b      	ldrh	r3, [r3, #4]
 800a8d0:	b21b      	sxth	r3, r3
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	bfb8      	it	lt
 800a8d6:	425b      	neglt	r3, r3
 800a8d8:	b29a      	uxth	r2, r3
 800a8da:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800a8de:	1a9b      	subs	r3, r3, r2
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	e00e      	b.n	800a904 <mixTable+0x64>
 800a8e6:	4b97      	ldr	r3, [pc, #604]	; (800ab44 <mixTable+0x2a4>)
 800a8e8:	889b      	ldrh	r3, [r3, #4]
 800a8ea:	b21a      	sxth	r2, r3
 800a8ec:	4b96      	ldr	r3, [pc, #600]	; (800ab48 <mixTable+0x2a8>)
 800a8ee:	889b      	ldrh	r3, [r3, #4]
 800a8f0:	b21b      	sxth	r3, r3
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	bfb8      	it	lt
 800a8f6:	425b      	neglt	r3, r3
 800a8f8:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	bfb8      	it	lt
 800a900:	4613      	movlt	r3, r2
 800a902:	b29b      	uxth	r3, r3
 800a904:	4a8f      	ldr	r2, [pc, #572]	; (800ab44 <mixTable+0x2a4>)
 800a906:	8093      	strh	r3, [r2, #4]
    }

    // motors for non-servo mixes
    if (numberMotor > 1)
 800a908:	4b8d      	ldr	r3, [pc, #564]	; (800ab40 <mixTable+0x2a0>)
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	d97c      	bls.n	800aa0a <mixTable+0x16a>
        for (i = 0; i < numberMotor; i++)
 800a910:	f04f 0300 	mov.w	r3, #0
 800a914:	60bb      	str	r3, [r7, #8]
 800a916:	e072      	b.n	800a9fe <mixTable+0x15e>
            motor[i] = rcCommand[THROTTLE] * currentMixer[i].throttle + axisPID[PITCH] * currentMixer[i].pitch + axisPID[ROLL] * currentMixer[i].roll + cfg.yaw_direction * axisPID[YAW] * currentMixer[i].yaw;
 800a918:	4b8b      	ldr	r3, [pc, #556]	; (800ab48 <mixTable+0x2a8>)
 800a91a:	88db      	ldrh	r3, [r3, #6]
 800a91c:	b21b      	sxth	r3, r3
 800a91e:	4618      	mov	r0, r3
 800a920:	f00e fa5e 	bl	8018de0 <__aeabi_i2f>
 800a924:	4602      	mov	r2, r0
 800a926:	4989      	ldr	r1, [pc, #548]	; (800ab4c <mixTable+0x2ac>)
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a92e:	18cb      	adds	r3, r1, r3
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4610      	mov	r0, r2
 800a934:	4619      	mov	r1, r3
 800a936:	f00e faa7 	bl	8018e88 <__aeabi_fmul>
 800a93a:	4603      	mov	r3, r0
 800a93c:	461c      	mov	r4, r3
 800a93e:	4b81      	ldr	r3, [pc, #516]	; (800ab44 <mixTable+0x2a4>)
 800a940:	885b      	ldrh	r3, [r3, #2]
 800a942:	b21b      	sxth	r3, r3
 800a944:	4618      	mov	r0, r3
 800a946:	f00e fa4b 	bl	8018de0 <__aeabi_i2f>
 800a94a:	4602      	mov	r2, r0
 800a94c:	497f      	ldr	r1, [pc, #508]	; (800ab4c <mixTable+0x2ac>)
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a954:	18cb      	adds	r3, r1, r3
 800a956:	f103 0308 	add.w	r3, r3, #8
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4610      	mov	r0, r2
 800a95e:	4619      	mov	r1, r3
 800a960:	f00e fa92 	bl	8018e88 <__aeabi_fmul>
 800a964:	4603      	mov	r3, r0
 800a966:	4620      	mov	r0, r4
 800a968:	4619      	mov	r1, r3
 800a96a:	f00e f985 	bl	8018c78 <__addsf3>
 800a96e:	4603      	mov	r3, r0
 800a970:	461c      	mov	r4, r3
 800a972:	4b74      	ldr	r3, [pc, #464]	; (800ab44 <mixTable+0x2a4>)
 800a974:	881b      	ldrh	r3, [r3, #0]
 800a976:	b21b      	sxth	r3, r3
 800a978:	4618      	mov	r0, r3
 800a97a:	f00e fa31 	bl	8018de0 <__aeabi_i2f>
 800a97e:	4602      	mov	r2, r0
 800a980:	4972      	ldr	r1, [pc, #456]	; (800ab4c <mixTable+0x2ac>)
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a988:	18cb      	adds	r3, r1, r3
 800a98a:	f103 0304 	add.w	r3, r3, #4
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4610      	mov	r0, r2
 800a992:	4619      	mov	r1, r3
 800a994:	f00e fa78 	bl	8018e88 <__aeabi_fmul>
 800a998:	4603      	mov	r3, r0
 800a99a:	4620      	mov	r0, r4
 800a99c:	4619      	mov	r1, r3
 800a99e:	f00e f96b 	bl	8018c78 <__addsf3>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	461c      	mov	r4, r3
 800a9a6:	4b6a      	ldr	r3, [pc, #424]	; (800ab50 <mixTable+0x2b0>)
 800a9a8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800a9ac:	b25b      	sxtb	r3, r3
 800a9ae:	4a65      	ldr	r2, [pc, #404]	; (800ab44 <mixTable+0x2a4>)
 800a9b0:	8892      	ldrh	r2, [r2, #4]
 800a9b2:	b212      	sxth	r2, r2
 800a9b4:	fb02 f303 	mul.w	r3, r2, r3
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f00e fa11 	bl	8018de0 <__aeabi_i2f>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	4962      	ldr	r1, [pc, #392]	; (800ab4c <mixTable+0x2ac>)
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a9c8:	18cb      	adds	r3, r1, r3
 800a9ca:	f103 030c 	add.w	r3, r3, #12
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	f00e fa58 	bl	8018e88 <__aeabi_fmul>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	4620      	mov	r0, r4
 800a9dc:	4619      	mov	r1, r3
 800a9de:	f00e f94b 	bl	8018c78 <__addsf3>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f00e fc15 	bl	8019214 <__aeabi_f2iz>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	b299      	uxth	r1, r3
 800a9ee:	4b59      	ldr	r3, [pc, #356]	; (800ab54 <mixTable+0x2b4>)
 800a9f0:	68ba      	ldr	r2, [r7, #8]
 800a9f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        axisPID[YAW] = constrain(axisPID[YAW], -100 - abs(rcCommand[YAW]), +100 + abs(rcCommand[YAW]));
    }

    // motors for non-servo mixes
    if (numberMotor > 1)
        for (i = 0; i < numberMotor; i++)
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	f103 0301 	add.w	r3, r3, #1
 800a9fc:	60bb      	str	r3, [r7, #8]
 800a9fe:	4b50      	ldr	r3, [pc, #320]	; (800ab40 <mixTable+0x2a0>)
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	461a      	mov	r2, r3
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d886      	bhi.n	800a918 <mixTable+0x78>
            motor[i] = rcCommand[THROTTLE] * currentMixer[i].throttle + axisPID[PITCH] * currentMixer[i].pitch + axisPID[ROLL] * currentMixer[i].roll + cfg.yaw_direction * axisPID[YAW] * currentMixer[i].yaw;

    // airplane / servo mixes
    switch (mcfg.mixerConfiguration) {
 800aa0a:	4b53      	ldr	r3, [pc, #332]	; (800ab58 <mixTable+0x2b8>)
 800aa0c:	795b      	ldrb	r3, [r3, #5]
 800aa0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800aa12:	2b0d      	cmp	r3, #13
 800aa14:	f200 8225 	bhi.w	800ae62 <mixTable+0x5c2>
 800aa18:	a201      	add	r2, pc, #4	; (adr r2, 800aa20 <mixTable+0x180>)
 800aa1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa1e:	bf00      	nop
 800aa20:	0800ab0f 	.word	0x0800ab0f
 800aa24:	0800ae63 	.word	0x0800ae63
 800aa28:	0800ae63 	.word	0x0800ae63
 800aa2c:	0800aa59 	.word	0x0800aa59
 800aa30:	0800ab91 	.word	0x0800ab91
 800aa34:	0800ae63 	.word	0x0800ae63
 800aa38:	0800ae63 	.word	0x0800ae63
 800aa3c:	0800aca5 	.word	0x0800aca5
 800aa40:	0800ae63 	.word	0x0800ae63
 800aa44:	0800ae63 	.word	0x0800ae63
 800aa48:	0800ae63 	.word	0x0800ae63
 800aa4c:	0800ae63 	.word	0x0800ae63
 800aa50:	0800ae63 	.word	0x0800ae63
 800aa54:	0800ac9f 	.word	0x0800ac9f
        case MULTITYPE_BI:
            servo[4] = constrain(1500 + (cfg.yaw_direction * axisPID[YAW]) + axisPID[PITCH], 1020, 2000);   //LEFT
 800aa58:	4b3d      	ldr	r3, [pc, #244]	; (800ab50 <mixTable+0x2b0>)
 800aa5a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800aa5e:	b25b      	sxtb	r3, r3
 800aa60:	4a38      	ldr	r2, [pc, #224]	; (800ab44 <mixTable+0x2a4>)
 800aa62:	8892      	ldrh	r2, [r2, #4]
 800aa64:	b212      	sxth	r2, r2
 800aa66:	fb02 f303 	mul.w	r3, r2, r3
 800aa6a:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 800aa6e:	4b35      	ldr	r3, [pc, #212]	; (800ab44 <mixTable+0x2a4>)
 800aa70:	885b      	ldrh	r3, [r3, #2]
 800aa72:	b21b      	sxth	r3, r3
 800aa74:	18d2      	adds	r2, r2, r3
 800aa76:	f240 33fb 	movw	r3, #1019	; 0x3fb
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	dd15      	ble.n	800aaaa <mixTable+0x20a>
 800aa7e:	4b34      	ldr	r3, [pc, #208]	; (800ab50 <mixTable+0x2b0>)
 800aa80:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800aa84:	b25b      	sxtb	r3, r3
 800aa86:	4a2f      	ldr	r2, [pc, #188]	; (800ab44 <mixTable+0x2a4>)
 800aa88:	8892      	ldrh	r2, [r2, #4]
 800aa8a:	b212      	sxth	r2, r2
 800aa8c:	fb02 f303 	mul.w	r3, r2, r3
 800aa90:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 800aa94:	4b2b      	ldr	r3, [pc, #172]	; (800ab44 <mixTable+0x2a4>)
 800aa96:	885b      	ldrh	r3, [r3, #2]
 800aa98:	b21b      	sxth	r3, r3
 800aa9a:	18d3      	adds	r3, r2, r3
 800aa9c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800aaa0:	bfa8      	it	ge
 800aaa2:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	e001      	b.n	800aaae <mixTable+0x20e>
 800aaaa:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 800aaae:	4a2b      	ldr	r2, [pc, #172]	; (800ab5c <mixTable+0x2bc>)
 800aab0:	8113      	strh	r3, [r2, #8]
            servo[5] = constrain(1500 + (cfg.yaw_direction * axisPID[YAW]) - axisPID[PITCH], 1020, 2000);   //RIGHT
 800aab2:	4b27      	ldr	r3, [pc, #156]	; (800ab50 <mixTable+0x2b0>)
 800aab4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800aab8:	b25b      	sxtb	r3, r3
 800aaba:	4a22      	ldr	r2, [pc, #136]	; (800ab44 <mixTable+0x2a4>)
 800aabc:	8892      	ldrh	r2, [r2, #4]
 800aabe:	b212      	sxth	r2, r2
 800aac0:	fb02 f303 	mul.w	r3, r2, r3
 800aac4:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 800aac8:	4b1e      	ldr	r3, [pc, #120]	; (800ab44 <mixTable+0x2a4>)
 800aaca:	885b      	ldrh	r3, [r3, #2]
 800aacc:	b21b      	sxth	r3, r3
 800aace:	1ad2      	subs	r2, r2, r3
 800aad0:	f240 33fb 	movw	r3, #1019	; 0x3fb
 800aad4:	429a      	cmp	r2, r3
 800aad6:	dd15      	ble.n	800ab04 <mixTable+0x264>
 800aad8:	4b1d      	ldr	r3, [pc, #116]	; (800ab50 <mixTable+0x2b0>)
 800aada:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800aade:	b25b      	sxtb	r3, r3
 800aae0:	4a18      	ldr	r2, [pc, #96]	; (800ab44 <mixTable+0x2a4>)
 800aae2:	8892      	ldrh	r2, [r2, #4]
 800aae4:	b212      	sxth	r2, r2
 800aae6:	fb02 f303 	mul.w	r3, r2, r3
 800aaea:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 800aaee:	4b15      	ldr	r3, [pc, #84]	; (800ab44 <mixTable+0x2a4>)
 800aaf0:	885b      	ldrh	r3, [r3, #2]
 800aaf2:	b21b      	sxth	r3, r3
 800aaf4:	1ad3      	subs	r3, r2, r3
 800aaf6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800aafa:	bfa8      	it	ge
 800aafc:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 800ab00:	b29b      	uxth	r3, r3
 800ab02:	e001      	b.n	800ab08 <mixTable+0x268>
 800ab04:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 800ab08:	4a14      	ldr	r2, [pc, #80]	; (800ab5c <mixTable+0x2bc>)
 800ab0a:	8153      	strh	r3, [r2, #10]
            break;
 800ab0c:	e1a9      	b.n	800ae62 <mixTable+0x5c2>

        case MULTITYPE_TRI:
            servo[5] = constrain(cfg.tri_yaw_middle + cfg.yaw_direction * axisPID[YAW], cfg.tri_yaw_min, cfg.tri_yaw_max); //REAR
 800ab0e:	4b10      	ldr	r3, [pc, #64]	; (800ab50 <mixTable+0x2b0>)
 800ab10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ab14:	461a      	mov	r2, r3
 800ab16:	4b0e      	ldr	r3, [pc, #56]	; (800ab50 <mixTable+0x2b0>)
 800ab18:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800ab1c:	b25b      	sxtb	r3, r3
 800ab1e:	4909      	ldr	r1, [pc, #36]	; (800ab44 <mixTable+0x2a4>)
 800ab20:	8889      	ldrh	r1, [r1, #4]
 800ab22:	b209      	sxth	r1, r1
 800ab24:	fb01 f303 	mul.w	r3, r1, r3
 800ab28:	18d2      	adds	r2, r2, r3
 800ab2a:	4b09      	ldr	r3, [pc, #36]	; (800ab50 <mixTable+0x2b0>)
 800ab2c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800ab30:	429a      	cmp	r2, r3
 800ab32:	da15      	bge.n	800ab60 <mixTable+0x2c0>
 800ab34:	4b06      	ldr	r3, [pc, #24]	; (800ab50 <mixTable+0x2b0>)
 800ab36:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800ab3a:	b29b      	uxth	r3, r3
 800ab3c:	e025      	b.n	800ab8a <mixTable+0x2ea>
 800ab3e:	bf00      	nop
 800ab40:	200007fc 	.word	0x200007fc
 800ab44:	200012a4 	.word	0x200012a4
 800ab48:	20001298 	.word	0x20001298
 800ab4c:	20000800 	.word	0x20000800
 800ab50:	20000be0 	.word	0x20000be0
 800ab54:	20001234 	.word	0x20001234
 800ab58:	20000c7c 	.word	0x20000c7c
 800ab5c:	200000f4 	.word	0x200000f4
 800ab60:	4b7a      	ldr	r3, [pc, #488]	; (800ad4c <mixTable+0x4ac>)
 800ab62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ab66:	461a      	mov	r2, r3
 800ab68:	4b78      	ldr	r3, [pc, #480]	; (800ad4c <mixTable+0x4ac>)
 800ab6a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800ab6e:	b25b      	sxtb	r3, r3
 800ab70:	4977      	ldr	r1, [pc, #476]	; (800ad50 <mixTable+0x4b0>)
 800ab72:	8889      	ldrh	r1, [r1, #4]
 800ab74:	b209      	sxth	r1, r1
 800ab76:	fb01 f303 	mul.w	r3, r1, r3
 800ab7a:	18d2      	adds	r2, r2, r3
 800ab7c:	4b73      	ldr	r3, [pc, #460]	; (800ad4c <mixTable+0x4ac>)
 800ab7e:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 800ab82:	429a      	cmp	r2, r3
 800ab84:	bfb8      	it	lt
 800ab86:	4613      	movlt	r3, r2
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	4a72      	ldr	r2, [pc, #456]	; (800ad54 <mixTable+0x4b4>)
 800ab8c:	8153      	strh	r3, [r2, #10]
            break;
 800ab8e:	e168      	b.n	800ae62 <mixTable+0x5c2>

        case MULTITYPE_GIMBAL:
            servo[0] = constrain(cfg.gimbal_pitch_mid + cfg.gimbal_pitch_gain * angle[PITCH] / 16 + rcCommand[PITCH], cfg.gimbal_pitch_min, cfg.gimbal_pitch_max);
 800ab90:	4b6e      	ldr	r3, [pc, #440]	; (800ad4c <mixTable+0x4ac>)
 800ab92:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800ab96:	461a      	mov	r2, r3
 800ab98:	4b6c      	ldr	r3, [pc, #432]	; (800ad4c <mixTable+0x4ac>)
 800ab9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ab9e:	b25b      	sxtb	r3, r3
 800aba0:	496d      	ldr	r1, [pc, #436]	; (800ad58 <mixTable+0x4b8>)
 800aba2:	8849      	ldrh	r1, [r1, #2]
 800aba4:	b209      	sxth	r1, r1
 800aba6:	fb01 f303 	mul.w	r3, r1, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	da01      	bge.n	800abb2 <mixTable+0x312>
 800abae:	f103 030f 	add.w	r3, r3, #15
 800abb2:	ea4f 1323 	mov.w	r3, r3, asr #4
 800abb6:	18d2      	adds	r2, r2, r3
 800abb8:	4b68      	ldr	r3, [pc, #416]	; (800ad5c <mixTable+0x4bc>)
 800abba:	885b      	ldrh	r3, [r3, #2]
 800abbc:	b21b      	sxth	r3, r3
 800abbe:	18d2      	adds	r2, r2, r3
 800abc0:	4b62      	ldr	r3, [pc, #392]	; (800ad4c <mixTable+0x4ac>)
 800abc2:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800abc6:	429a      	cmp	r2, r3
 800abc8:	da04      	bge.n	800abd4 <mixTable+0x334>
 800abca:	4b60      	ldr	r3, [pc, #384]	; (800ad4c <mixTable+0x4ac>)
 800abcc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	e01e      	b.n	800ac12 <mixTable+0x372>
 800abd4:	4b5d      	ldr	r3, [pc, #372]	; (800ad4c <mixTable+0x4ac>)
 800abd6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800abda:	461a      	mov	r2, r3
 800abdc:	4b5b      	ldr	r3, [pc, #364]	; (800ad4c <mixTable+0x4ac>)
 800abde:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800abe2:	b25b      	sxtb	r3, r3
 800abe4:	495c      	ldr	r1, [pc, #368]	; (800ad58 <mixTable+0x4b8>)
 800abe6:	8849      	ldrh	r1, [r1, #2]
 800abe8:	b209      	sxth	r1, r1
 800abea:	fb01 f303 	mul.w	r3, r1, r3
 800abee:	2b00      	cmp	r3, #0
 800abf0:	da01      	bge.n	800abf6 <mixTable+0x356>
 800abf2:	f103 030f 	add.w	r3, r3, #15
 800abf6:	ea4f 1323 	mov.w	r3, r3, asr #4
 800abfa:	18d2      	adds	r2, r2, r3
 800abfc:	4b57      	ldr	r3, [pc, #348]	; (800ad5c <mixTable+0x4bc>)
 800abfe:	885b      	ldrh	r3, [r3, #2]
 800ac00:	b21b      	sxth	r3, r3
 800ac02:	18d2      	adds	r2, r2, r3
 800ac04:	4b51      	ldr	r3, [pc, #324]	; (800ad4c <mixTable+0x4ac>)
 800ac06:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	bfb8      	it	lt
 800ac0e:	4613      	movlt	r3, r2
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	4a50      	ldr	r2, [pc, #320]	; (800ad54 <mixTable+0x4b4>)
 800ac14:	8013      	strh	r3, [r2, #0]
            servo[1] = constrain(cfg.gimbal_roll_mid + cfg.gimbal_roll_gain * angle[ROLL] / 16 + rcCommand[ROLL], cfg.gimbal_roll_min, cfg.gimbal_roll_max);
 800ac16:	4b4d      	ldr	r3, [pc, #308]	; (800ad4c <mixTable+0x4ac>)
 800ac18:	f8b3 308e 	ldrh.w	r3, [r3, #142]	; 0x8e
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	4b4b      	ldr	r3, [pc, #300]	; (800ad4c <mixTable+0x4ac>)
 800ac20:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ac24:	b25b      	sxtb	r3, r3
 800ac26:	494c      	ldr	r1, [pc, #304]	; (800ad58 <mixTable+0x4b8>)
 800ac28:	8809      	ldrh	r1, [r1, #0]
 800ac2a:	b209      	sxth	r1, r1
 800ac2c:	fb01 f303 	mul.w	r3, r1, r3
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	da01      	bge.n	800ac38 <mixTable+0x398>
 800ac34:	f103 030f 	add.w	r3, r3, #15
 800ac38:	ea4f 1323 	mov.w	r3, r3, asr #4
 800ac3c:	18d2      	adds	r2, r2, r3
 800ac3e:	4b47      	ldr	r3, [pc, #284]	; (800ad5c <mixTable+0x4bc>)
 800ac40:	881b      	ldrh	r3, [r3, #0]
 800ac42:	b21b      	sxth	r3, r3
 800ac44:	18d2      	adds	r2, r2, r3
 800ac46:	4b41      	ldr	r3, [pc, #260]	; (800ad4c <mixTable+0x4ac>)
 800ac48:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	da04      	bge.n	800ac5a <mixTable+0x3ba>
 800ac50:	4b3e      	ldr	r3, [pc, #248]	; (800ad4c <mixTable+0x4ac>)
 800ac52:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	e01e      	b.n	800ac98 <mixTable+0x3f8>
 800ac5a:	4b3c      	ldr	r3, [pc, #240]	; (800ad4c <mixTable+0x4ac>)
 800ac5c:	f8b3 308e 	ldrh.w	r3, [r3, #142]	; 0x8e
 800ac60:	461a      	mov	r2, r3
 800ac62:	4b3a      	ldr	r3, [pc, #232]	; (800ad4c <mixTable+0x4ac>)
 800ac64:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ac68:	b25b      	sxtb	r3, r3
 800ac6a:	493b      	ldr	r1, [pc, #236]	; (800ad58 <mixTable+0x4b8>)
 800ac6c:	8809      	ldrh	r1, [r1, #0]
 800ac6e:	b209      	sxth	r1, r1
 800ac70:	fb01 f303 	mul.w	r3, r1, r3
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	da01      	bge.n	800ac7c <mixTable+0x3dc>
 800ac78:	f103 030f 	add.w	r3, r3, #15
 800ac7c:	ea4f 1323 	mov.w	r3, r3, asr #4
 800ac80:	18d2      	adds	r2, r2, r3
 800ac82:	4b36      	ldr	r3, [pc, #216]	; (800ad5c <mixTable+0x4bc>)
 800ac84:	881b      	ldrh	r3, [r3, #0]
 800ac86:	b21b      	sxth	r3, r3
 800ac88:	18d2      	adds	r2, r2, r3
 800ac8a:	4b30      	ldr	r3, [pc, #192]	; (800ad4c <mixTable+0x4ac>)
 800ac8c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800ac90:	429a      	cmp	r2, r3
 800ac92:	bfb8      	it	lt
 800ac94:	4613      	movlt	r3, r2
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	4a2e      	ldr	r2, [pc, #184]	; (800ad54 <mixTable+0x4b4>)
 800ac9a:	8053      	strh	r3, [r2, #2]
            break;
 800ac9c:	e0e1      	b.n	800ae62 <mixTable+0x5c2>

        case MULTITYPE_AIRPLANE:
            airplaneMixer();
 800ac9e:	f7ff fdf9 	bl	800a894 <airplaneMixer>
            break;
 800aca2:	e0de      	b.n	800ae62 <mixTable+0x5c2>

        case MULTITYPE_FLYING_WING:
            motor[0] = rcCommand[THROTTLE];
 800aca4:	4b2d      	ldr	r3, [pc, #180]	; (800ad5c <mixTable+0x4bc>)
 800aca6:	88da      	ldrh	r2, [r3, #6]
 800aca8:	4b2d      	ldr	r3, [pc, #180]	; (800ad60 <mixTable+0x4c0>)
 800acaa:	801a      	strh	r2, [r3, #0]
            if (f.PASSTHRU_MODE) {
 800acac:	4b2d      	ldr	r3, [pc, #180]	; (800ad64 <mixTable+0x4c4>)
 800acae:	7a9b      	ldrb	r3, [r3, #10]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d05d      	beq.n	800ad70 <mixTable+0x4d0>
                // do not use sensors for correction, simple 2 channel mixing
                servo[0]  = cfg.pitch_direction_l * (rcData[PITCH] - mcfg.midrc) + cfg.roll_direction_l * (rcData[ROLL] - mcfg.midrc);
 800acb4:	4b25      	ldr	r3, [pc, #148]	; (800ad4c <mixTable+0x4ac>)
 800acb6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800acba:	b25b      	sxtb	r3, r3
 800acbc:	b29b      	uxth	r3, r3
 800acbe:	4a2a      	ldr	r2, [pc, #168]	; (800ad68 <mixTable+0x4c8>)
 800acc0:	8852      	ldrh	r2, [r2, #2]
 800acc2:	b211      	sxth	r1, r2
 800acc4:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <mixTable+0x4cc>)
 800acc6:	f8b2 2108 	ldrh.w	r2, [r2, #264]	; 0x108
 800acca:	1a8a      	subs	r2, r1, r2
 800accc:	b292      	uxth	r2, r2
 800acce:	fb02 f303 	mul.w	r3, r2, r3
 800acd2:	b29a      	uxth	r2, r3
 800acd4:	4b1d      	ldr	r3, [pc, #116]	; (800ad4c <mixTable+0x4ac>)
 800acd6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800acda:	b25b      	sxtb	r3, r3
 800acdc:	b29b      	uxth	r3, r3
 800acde:	4922      	ldr	r1, [pc, #136]	; (800ad68 <mixTable+0x4c8>)
 800ace0:	8809      	ldrh	r1, [r1, #0]
 800ace2:	b208      	sxth	r0, r1
 800ace4:	4921      	ldr	r1, [pc, #132]	; (800ad6c <mixTable+0x4cc>)
 800ace6:	f8b1 1108 	ldrh.w	r1, [r1, #264]	; 0x108
 800acea:	1a41      	subs	r1, r0, r1
 800acec:	b289      	uxth	r1, r1
 800acee:	fb01 f303 	mul.w	r3, r1, r3
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	18d3      	adds	r3, r2, r3
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	b29a      	uxth	r2, r3
 800acfa:	4b16      	ldr	r3, [pc, #88]	; (800ad54 <mixTable+0x4b4>)
 800acfc:	801a      	strh	r2, [r3, #0]
                servo[1]  = cfg.pitch_direction_r * (rcData[PITCH] - mcfg.midrc) + cfg.roll_direction_r * (rcData[ROLL] - mcfg.midrc);
 800acfe:	4b13      	ldr	r3, [pc, #76]	; (800ad4c <mixTable+0x4ac>)
 800ad00:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800ad04:	b25b      	sxtb	r3, r3
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	4a17      	ldr	r2, [pc, #92]	; (800ad68 <mixTable+0x4c8>)
 800ad0a:	8852      	ldrh	r2, [r2, #2]
 800ad0c:	b211      	sxth	r1, r2
 800ad0e:	4a17      	ldr	r2, [pc, #92]	; (800ad6c <mixTable+0x4cc>)
 800ad10:	f8b2 2108 	ldrh.w	r2, [r2, #264]	; 0x108
 800ad14:	1a8a      	subs	r2, r1, r2
 800ad16:	b292      	uxth	r2, r2
 800ad18:	fb02 f303 	mul.w	r3, r2, r3
 800ad1c:	b29a      	uxth	r2, r3
 800ad1e:	4b0b      	ldr	r3, [pc, #44]	; (800ad4c <mixTable+0x4ac>)
 800ad20:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800ad24:	b25b      	sxtb	r3, r3
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	490f      	ldr	r1, [pc, #60]	; (800ad68 <mixTable+0x4c8>)
 800ad2a:	8809      	ldrh	r1, [r1, #0]
 800ad2c:	b208      	sxth	r0, r1
 800ad2e:	490f      	ldr	r1, [pc, #60]	; (800ad6c <mixTable+0x4cc>)
 800ad30:	f8b1 1108 	ldrh.w	r1, [r1, #264]	; 0x108
 800ad34:	1a41      	subs	r1, r0, r1
 800ad36:	b289      	uxth	r1, r1
 800ad38:	fb01 f303 	mul.w	r3, r1, r3
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	18d3      	adds	r3, r2, r3
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	b29a      	uxth	r2, r3
 800ad44:	4b03      	ldr	r3, [pc, #12]	; (800ad54 <mixTable+0x4b4>)
 800ad46:	805a      	strh	r2, [r3, #2]
 800ad48:	e048      	b.n	800addc <mixTable+0x53c>
 800ad4a:	bf00      	nop
 800ad4c:	20000be0 	.word	0x20000be0
 800ad50:	200012a4 	.word	0x200012a4
 800ad54:	200000f4 	.word	0x200000f4
 800ad58:	200007b0 	.word	0x200007b0
 800ad5c:	20001298 	.word	0x20001298
 800ad60:	20001234 	.word	0x20001234
 800ad64:	20001250 	.word	0x20001250
 800ad68:	20000104 	.word	0x20000104
 800ad6c:	20000c7c 	.word	0x20000c7c
            } else {
                // use sensors to correct (gyro only or gyro + acc)
                servo[0]  = cfg.pitch_direction_l * axisPID[PITCH] + cfg.roll_direction_l * axisPID[ROLL];
 800ad70:	4b92      	ldr	r3, [pc, #584]	; (800afbc <mixTable+0x71c>)
 800ad72:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ad76:	b25b      	sxtb	r3, r3
 800ad78:	b29b      	uxth	r3, r3
 800ad7a:	4a91      	ldr	r2, [pc, #580]	; (800afc0 <mixTable+0x720>)
 800ad7c:	8852      	ldrh	r2, [r2, #2]
 800ad7e:	b292      	uxth	r2, r2
 800ad80:	fb02 f303 	mul.w	r3, r2, r3
 800ad84:	b29a      	uxth	r2, r3
 800ad86:	4b8d      	ldr	r3, [pc, #564]	; (800afbc <mixTable+0x71c>)
 800ad88:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800ad8c:	b25b      	sxtb	r3, r3
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	498b      	ldr	r1, [pc, #556]	; (800afc0 <mixTable+0x720>)
 800ad92:	8809      	ldrh	r1, [r1, #0]
 800ad94:	b289      	uxth	r1, r1
 800ad96:	fb01 f303 	mul.w	r3, r1, r3
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	18d3      	adds	r3, r2, r3
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	b29a      	uxth	r2, r3
 800ada2:	4b88      	ldr	r3, [pc, #544]	; (800afc4 <mixTable+0x724>)
 800ada4:	801a      	strh	r2, [r3, #0]
                servo[1]  = cfg.pitch_direction_r * axisPID[PITCH] + cfg.roll_direction_r * axisPID[ROLL];
 800ada6:	4b85      	ldr	r3, [pc, #532]	; (800afbc <mixTable+0x71c>)
 800ada8:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800adac:	b25b      	sxtb	r3, r3
 800adae:	b29b      	uxth	r3, r3
 800adb0:	4a83      	ldr	r2, [pc, #524]	; (800afc0 <mixTable+0x720>)
 800adb2:	8852      	ldrh	r2, [r2, #2]
 800adb4:	b292      	uxth	r2, r2
 800adb6:	fb02 f303 	mul.w	r3, r2, r3
 800adba:	b29a      	uxth	r2, r3
 800adbc:	4b7f      	ldr	r3, [pc, #508]	; (800afbc <mixTable+0x71c>)
 800adbe:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800adc2:	b25b      	sxtb	r3, r3
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	497e      	ldr	r1, [pc, #504]	; (800afc0 <mixTable+0x720>)
 800adc8:	8809      	ldrh	r1, [r1, #0]
 800adca:	b289      	uxth	r1, r1
 800adcc:	fb01 f303 	mul.w	r3, r1, r3
 800add0:	b29b      	uxth	r3, r3
 800add2:	18d3      	adds	r3, r2, r3
 800add4:	b29b      	uxth	r3, r3
 800add6:	b29a      	uxth	r2, r3
 800add8:	4b7a      	ldr	r3, [pc, #488]	; (800afc4 <mixTable+0x724>)
 800adda:	805a      	strh	r2, [r3, #2]
            }
            servo[0] = constrain(servo[0] + cfg.wing_left_mid, cfg.wing_left_min, cfg.wing_left_max);
 800addc:	4b79      	ldr	r3, [pc, #484]	; (800afc4 <mixTable+0x724>)
 800adde:	881b      	ldrh	r3, [r3, #0]
 800ade0:	b21a      	sxth	r2, r3
 800ade2:	4b76      	ldr	r3, [pc, #472]	; (800afbc <mixTable+0x71c>)
 800ade4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 800ade8:	18d2      	adds	r2, r2, r3
 800adea:	4b74      	ldr	r3, [pc, #464]	; (800afbc <mixTable+0x71c>)
 800adec:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 800adf0:	429a      	cmp	r2, r3
 800adf2:	da04      	bge.n	800adfe <mixTable+0x55e>
 800adf4:	4b71      	ldr	r3, [pc, #452]	; (800afbc <mixTable+0x71c>)
 800adf6:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	e00d      	b.n	800ae1a <mixTable+0x57a>
 800adfe:	4b71      	ldr	r3, [pc, #452]	; (800afc4 <mixTable+0x724>)
 800ae00:	881b      	ldrh	r3, [r3, #0]
 800ae02:	b21a      	sxth	r2, r3
 800ae04:	4b6d      	ldr	r3, [pc, #436]	; (800afbc <mixTable+0x71c>)
 800ae06:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 800ae0a:	18d2      	adds	r2, r2, r3
 800ae0c:	4b6b      	ldr	r3, [pc, #428]	; (800afbc <mixTable+0x71c>)
 800ae0e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 800ae12:	429a      	cmp	r2, r3
 800ae14:	bfb8      	it	lt
 800ae16:	4613      	movlt	r3, r2
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	4a6a      	ldr	r2, [pc, #424]	; (800afc4 <mixTable+0x724>)
 800ae1c:	8013      	strh	r3, [r2, #0]
            servo[1] = constrain(servo[1] + cfg.wing_right_mid, cfg.wing_right_min, cfg.wing_right_max);
 800ae1e:	4b69      	ldr	r3, [pc, #420]	; (800afc4 <mixTable+0x724>)
 800ae20:	885b      	ldrh	r3, [r3, #2]
 800ae22:	b21a      	sxth	r2, r3
 800ae24:	4b65      	ldr	r3, [pc, #404]	; (800afbc <mixTable+0x71c>)
 800ae26:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800ae2a:	18d2      	adds	r2, r2, r3
 800ae2c:	4b63      	ldr	r3, [pc, #396]	; (800afbc <mixTable+0x71c>)
 800ae2e:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 800ae32:	429a      	cmp	r2, r3
 800ae34:	da04      	bge.n	800ae40 <mixTable+0x5a0>
 800ae36:	4b61      	ldr	r3, [pc, #388]	; (800afbc <mixTable+0x71c>)
 800ae38:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	e00d      	b.n	800ae5c <mixTable+0x5bc>
 800ae40:	4b60      	ldr	r3, [pc, #384]	; (800afc4 <mixTable+0x724>)
 800ae42:	885b      	ldrh	r3, [r3, #2]
 800ae44:	b21a      	sxth	r2, r3
 800ae46:	4b5d      	ldr	r3, [pc, #372]	; (800afbc <mixTable+0x71c>)
 800ae48:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800ae4c:	18d2      	adds	r2, r2, r3
 800ae4e:	4b5b      	ldr	r3, [pc, #364]	; (800afbc <mixTable+0x71c>)
 800ae50:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800ae54:	429a      	cmp	r2, r3
 800ae56:	bfb8      	it	lt
 800ae58:	4613      	movlt	r3, r2
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	4a59      	ldr	r2, [pc, #356]	; (800afc4 <mixTable+0x724>)
 800ae5e:	8053      	strh	r3, [r2, #2]
            break;
 800ae60:	bf00      	nop
    }

    // do camstab
    if (feature(FEATURE_SERVO_TILT)) {
 800ae62:	f04f 0020 	mov.w	r0, #32
 800ae66:	f7f7 fe55 	bl	8002b14 <feature>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f000 8115 	beq.w	800b09c <mixTable+0x7fc>
        uint16_t aux[2] = { 0, 0 };
 800ae72:	f04f 0300 	mov.w	r3, #0
 800ae76:	803b      	strh	r3, [r7, #0]
 800ae78:	f04f 0300 	mov.w	r3, #0
 800ae7c:	807b      	strh	r3, [r7, #2]

        if ((cfg.gimbal_flags & GIMBAL_NORMAL) || (cfg.gimbal_flags & GIMBAL_TILTONLY))
 800ae7e:	4b4f      	ldr	r3, [pc, #316]	; (800afbc <mixTable+0x71c>)
 800ae80:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800ae84:	f003 0301 	and.w	r3, r3, #1
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d106      	bne.n	800ae9a <mixTable+0x5fa>
 800ae8c:	4b4b      	ldr	r3, [pc, #300]	; (800afbc <mixTable+0x71c>)
 800ae8e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800ae92:	f003 0302 	and.w	r3, r3, #2
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d008      	beq.n	800aeac <mixTable+0x60c>
            aux[0] = rcData[AUX3] - mcfg.midrc;
 800ae9a:	4b4b      	ldr	r3, [pc, #300]	; (800afc8 <mixTable+0x728>)
 800ae9c:	899b      	ldrh	r3, [r3, #12]
 800ae9e:	b29a      	uxth	r2, r3
 800aea0:	4b4a      	ldr	r3, [pc, #296]	; (800afcc <mixTable+0x72c>)
 800aea2:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	b29b      	uxth	r3, r3
 800aeaa:	803b      	strh	r3, [r7, #0]
        if (!(cfg.gimbal_flags & GIMBAL_DISABLEAUX34))
 800aeac:	4b43      	ldr	r3, [pc, #268]	; (800afbc <mixTable+0x71c>)
 800aeae:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800aeb2:	f003 0304 	and.w	r3, r3, #4
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d108      	bne.n	800aecc <mixTable+0x62c>
            aux[1] = rcData[AUX4] - mcfg.midrc;
 800aeba:	4b43      	ldr	r3, [pc, #268]	; (800afc8 <mixTable+0x728>)
 800aebc:	89db      	ldrh	r3, [r3, #14]
 800aebe:	b29a      	uxth	r2, r3
 800aec0:	4b42      	ldr	r3, [pc, #264]	; (800afcc <mixTable+0x72c>)
 800aec2:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800aec6:	1ad3      	subs	r3, r2, r3
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	807b      	strh	r3, [r7, #2]

        servo[0] = cfg.gimbal_pitch_mid + aux[0];
 800aecc:	4b3b      	ldr	r3, [pc, #236]	; (800afbc <mixTable+0x71c>)
 800aece:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 800aed2:	883b      	ldrh	r3, [r7, #0]
 800aed4:	18d3      	adds	r3, r2, r3
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	b29a      	uxth	r2, r3
 800aeda:	4b3a      	ldr	r3, [pc, #232]	; (800afc4 <mixTable+0x724>)
 800aedc:	801a      	strh	r2, [r3, #0]
        servo[1] = cfg.gimbal_roll_mid + aux[1];
 800aede:	4b37      	ldr	r3, [pc, #220]	; (800afbc <mixTable+0x71c>)
 800aee0:	f8b3 208e 	ldrh.w	r2, [r3, #142]	; 0x8e
 800aee4:	887b      	ldrh	r3, [r7, #2]
 800aee6:	18d3      	adds	r3, r2, r3
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	4b35      	ldr	r3, [pc, #212]	; (800afc4 <mixTable+0x724>)
 800aeee:	805a      	strh	r2, [r3, #2]

        if (rcOptions[BOXCAMSTAB]) {
 800aef0:	4b37      	ldr	r3, [pc, #220]	; (800afd0 <mixTable+0x730>)
 800aef2:	7a1b      	ldrb	r3, [r3, #8]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f000 809f 	beq.w	800b038 <mixTable+0x798>
            if (cfg.gimbal_flags & GIMBAL_MIXTILT) {
 800aefa:	4b30      	ldr	r3, [pc, #192]	; (800afbc <mixTable+0x71c>)
 800aefc:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800af00:	f003 0310 	and.w	r3, r3, #16
 800af04:	2b00      	cmp	r3, #0
 800af06:	d067      	beq.n	800afd8 <mixTable+0x738>
                servo[0] -= (-cfg.gimbal_pitch_gain) * angle[PITCH] / 16 - cfg.gimbal_roll_gain * angle[ROLL] / 16;
 800af08:	4b2e      	ldr	r3, [pc, #184]	; (800afc4 <mixTable+0x724>)
 800af0a:	881b      	ldrh	r3, [r3, #0]
 800af0c:	b29a      	uxth	r2, r3
 800af0e:	4b2b      	ldr	r3, [pc, #172]	; (800afbc <mixTable+0x71c>)
 800af10:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800af14:	b25b      	sxtb	r3, r3
 800af16:	492f      	ldr	r1, [pc, #188]	; (800afd4 <mixTable+0x734>)
 800af18:	8809      	ldrh	r1, [r1, #0]
 800af1a:	b209      	sxth	r1, r1
 800af1c:	fb01 f303 	mul.w	r3, r1, r3
 800af20:	2b00      	cmp	r3, #0
 800af22:	da01      	bge.n	800af28 <mixTable+0x688>
 800af24:	f103 030f 	add.w	r3, r3, #15
 800af28:	ea4f 1323 	mov.w	r3, r3, asr #4
 800af2c:	b299      	uxth	r1, r3
 800af2e:	4b23      	ldr	r3, [pc, #140]	; (800afbc <mixTable+0x71c>)
 800af30:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af34:	b25b      	sxtb	r3, r3
 800af36:	f1c3 0300 	rsb	r3, r3, #0
 800af3a:	4826      	ldr	r0, [pc, #152]	; (800afd4 <mixTable+0x734>)
 800af3c:	8840      	ldrh	r0, [r0, #2]
 800af3e:	b200      	sxth	r0, r0
 800af40:	fb00 f303 	mul.w	r3, r0, r3
 800af44:	2b00      	cmp	r3, #0
 800af46:	da01      	bge.n	800af4c <mixTable+0x6ac>
 800af48:	f103 030f 	add.w	r3, r3, #15
 800af4c:	ea4f 1323 	mov.w	r3, r3, asr #4
 800af50:	b29b      	uxth	r3, r3
 800af52:	1acb      	subs	r3, r1, r3
 800af54:	b29b      	uxth	r3, r3
 800af56:	18d3      	adds	r3, r2, r3
 800af58:	b29b      	uxth	r3, r3
 800af5a:	b29a      	uxth	r2, r3
 800af5c:	4b19      	ldr	r3, [pc, #100]	; (800afc4 <mixTable+0x724>)
 800af5e:	801a      	strh	r2, [r3, #0]
                servo[1] += (-cfg.gimbal_pitch_gain) * angle[PITCH] / 16 + cfg.gimbal_roll_gain * angle[ROLL] / 16;
 800af60:	4b18      	ldr	r3, [pc, #96]	; (800afc4 <mixTable+0x724>)
 800af62:	885b      	ldrh	r3, [r3, #2]
 800af64:	b29a      	uxth	r2, r3
 800af66:	4b15      	ldr	r3, [pc, #84]	; (800afbc <mixTable+0x71c>)
 800af68:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af6c:	b25b      	sxtb	r3, r3
 800af6e:	f1c3 0300 	rsb	r3, r3, #0
 800af72:	4918      	ldr	r1, [pc, #96]	; (800afd4 <mixTable+0x734>)
 800af74:	8849      	ldrh	r1, [r1, #2]
 800af76:	b209      	sxth	r1, r1
 800af78:	fb01 f303 	mul.w	r3, r1, r3
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	da01      	bge.n	800af84 <mixTable+0x6e4>
 800af80:	f103 030f 	add.w	r3, r3, #15
 800af84:	ea4f 1323 	mov.w	r3, r3, asr #4
 800af88:	b299      	uxth	r1, r3
 800af8a:	4b0c      	ldr	r3, [pc, #48]	; (800afbc <mixTable+0x71c>)
 800af8c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800af90:	b25b      	sxtb	r3, r3
 800af92:	4810      	ldr	r0, [pc, #64]	; (800afd4 <mixTable+0x734>)
 800af94:	8800      	ldrh	r0, [r0, #0]
 800af96:	b200      	sxth	r0, r0
 800af98:	fb00 f303 	mul.w	r3, r0, r3
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	da01      	bge.n	800afa4 <mixTable+0x704>
 800afa0:	f103 030f 	add.w	r3, r3, #15
 800afa4:	ea4f 1323 	mov.w	r3, r3, asr #4
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	18cb      	adds	r3, r1, r3
 800afac:	b29b      	uxth	r3, r3
 800afae:	18d3      	adds	r3, r2, r3
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	4b03      	ldr	r3, [pc, #12]	; (800afc4 <mixTable+0x724>)
 800afb6:	805a      	strh	r2, [r3, #2]
 800afb8:	e03e      	b.n	800b038 <mixTable+0x798>
 800afba:	bf00      	nop
 800afbc:	20000be0 	.word	0x20000be0
 800afc0:	200012a4 	.word	0x200012a4
 800afc4:	200000f4 	.word	0x200000f4
 800afc8:	20000104 	.word	0x20000104
 800afcc:	20000c7c 	.word	0x20000c7c
 800afd0:	200012b8 	.word	0x200012b8
 800afd4:	200007b0 	.word	0x200007b0
            } else {
                servo[0] += cfg.gimbal_pitch_gain * angle[PITCH] / 16;
 800afd8:	4b94      	ldr	r3, [pc, #592]	; (800b22c <mixTable+0x98c>)
 800afda:	881b      	ldrh	r3, [r3, #0]
 800afdc:	b29a      	uxth	r2, r3
 800afde:	4b94      	ldr	r3, [pc, #592]	; (800b230 <mixTable+0x990>)
 800afe0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800afe4:	b25b      	sxtb	r3, r3
 800afe6:	4993      	ldr	r1, [pc, #588]	; (800b234 <mixTable+0x994>)
 800afe8:	8849      	ldrh	r1, [r1, #2]
 800afea:	b209      	sxth	r1, r1
 800afec:	fb01 f303 	mul.w	r3, r1, r3
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	da01      	bge.n	800aff8 <mixTable+0x758>
 800aff4:	f103 030f 	add.w	r3, r3, #15
 800aff8:	ea4f 1323 	mov.w	r3, r3, asr #4
 800affc:	b29b      	uxth	r3, r3
 800affe:	18d3      	adds	r3, r2, r3
 800b000:	b29b      	uxth	r3, r3
 800b002:	b29a      	uxth	r2, r3
 800b004:	4b89      	ldr	r3, [pc, #548]	; (800b22c <mixTable+0x98c>)
 800b006:	801a      	strh	r2, [r3, #0]
                servo[1] += cfg.gimbal_roll_gain * angle[ROLL]  / 16;
 800b008:	4b88      	ldr	r3, [pc, #544]	; (800b22c <mixTable+0x98c>)
 800b00a:	885b      	ldrh	r3, [r3, #2]
 800b00c:	b29a      	uxth	r2, r3
 800b00e:	4b88      	ldr	r3, [pc, #544]	; (800b230 <mixTable+0x990>)
 800b010:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b014:	b25b      	sxtb	r3, r3
 800b016:	4987      	ldr	r1, [pc, #540]	; (800b234 <mixTable+0x994>)
 800b018:	8809      	ldrh	r1, [r1, #0]
 800b01a:	b209      	sxth	r1, r1
 800b01c:	fb01 f303 	mul.w	r3, r1, r3
 800b020:	2b00      	cmp	r3, #0
 800b022:	da01      	bge.n	800b028 <mixTable+0x788>
 800b024:	f103 030f 	add.w	r3, r3, #15
 800b028:	ea4f 1323 	mov.w	r3, r3, asr #4
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	18d3      	adds	r3, r2, r3
 800b030:	b29b      	uxth	r3, r3
 800b032:	b29a      	uxth	r2, r3
 800b034:	4b7d      	ldr	r3, [pc, #500]	; (800b22c <mixTable+0x98c>)
 800b036:	805a      	strh	r2, [r3, #2]
            }
        }

        servo[0] = constrain(servo[0], cfg.gimbal_pitch_min, cfg.gimbal_pitch_max);
 800b038:	4b7c      	ldr	r3, [pc, #496]	; (800b22c <mixTable+0x98c>)
 800b03a:	881b      	ldrh	r3, [r3, #0]
 800b03c:	b21a      	sxth	r2, r3
 800b03e:	4b7c      	ldr	r3, [pc, #496]	; (800b230 <mixTable+0x990>)
 800b040:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800b044:	429a      	cmp	r2, r3
 800b046:	da04      	bge.n	800b052 <mixTable+0x7b2>
 800b048:	4b79      	ldr	r3, [pc, #484]	; (800b230 <mixTable+0x990>)
 800b04a:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800b04e:	b29b      	uxth	r3, r3
 800b050:	e009      	b.n	800b066 <mixTable+0x7c6>
 800b052:	4b76      	ldr	r3, [pc, #472]	; (800b22c <mixTable+0x98c>)
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	b21a      	sxth	r2, r3
 800b058:	4b75      	ldr	r3, [pc, #468]	; (800b230 <mixTable+0x990>)
 800b05a:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800b05e:	429a      	cmp	r2, r3
 800b060:	bfb8      	it	lt
 800b062:	4613      	movlt	r3, r2
 800b064:	b29b      	uxth	r3, r3
 800b066:	4a71      	ldr	r2, [pc, #452]	; (800b22c <mixTable+0x98c>)
 800b068:	8013      	strh	r3, [r2, #0]
        servo[1] = constrain(servo[1], cfg.gimbal_roll_min, cfg.gimbal_roll_max);
 800b06a:	4b70      	ldr	r3, [pc, #448]	; (800b22c <mixTable+0x98c>)
 800b06c:	885b      	ldrh	r3, [r3, #2]
 800b06e:	b21a      	sxth	r2, r3
 800b070:	4b6f      	ldr	r3, [pc, #444]	; (800b230 <mixTable+0x990>)
 800b072:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800b076:	429a      	cmp	r2, r3
 800b078:	da04      	bge.n	800b084 <mixTable+0x7e4>
 800b07a:	4b6d      	ldr	r3, [pc, #436]	; (800b230 <mixTable+0x990>)
 800b07c:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800b080:	b29b      	uxth	r3, r3
 800b082:	e009      	b.n	800b098 <mixTable+0x7f8>
 800b084:	4b69      	ldr	r3, [pc, #420]	; (800b22c <mixTable+0x98c>)
 800b086:	885b      	ldrh	r3, [r3, #2]
 800b088:	b21a      	sxth	r2, r3
 800b08a:	4b69      	ldr	r3, [pc, #420]	; (800b230 <mixTable+0x990>)
 800b08c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800b090:	429a      	cmp	r2, r3
 800b092:	bfb8      	it	lt
 800b094:	4613      	movlt	r3, r2
 800b096:	b29b      	uxth	r3, r3
 800b098:	4a64      	ldr	r2, [pc, #400]	; (800b22c <mixTable+0x98c>)
 800b09a:	8053      	strh	r3, [r2, #2]
    }

    if (cfg.gimbal_flags & GIMBAL_FORWARDAUX) {
 800b09c:	4b64      	ldr	r3, [pc, #400]	; (800b230 <mixTable+0x990>)
 800b09e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800b0a2:	f003 0308 	and.w	r3, r3, #8
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d028      	beq.n	800b0fc <mixTable+0x85c>
        int offset = 0;
 800b0aa:	f04f 0300 	mov.w	r3, #0
 800b0ae:	607b      	str	r3, [r7, #4]
        if (feature(FEATURE_SERVO_TILT))
 800b0b0:	f04f 0020 	mov.w	r0, #32
 800b0b4:	f7f7 fd2e 	bl	8002b14 <feature>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d002      	beq.n	800b0c4 <mixTable+0x824>
            offset = 2;
 800b0be:	f04f 0302 	mov.w	r3, #2
 800b0c2:	607b      	str	r3, [r7, #4]
        for (i = 0; i < 4; i++)
 800b0c4:	f04f 0300 	mov.w	r3, #0
 800b0c8:	60bb      	str	r3, [r7, #8]
 800b0ca:	e014      	b.n	800b0f6 <mixTable+0x856>
            pwmWriteServo(i + offset, rcData[AUX1 + i]);
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	b2da      	uxtb	r2, r3
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	18d3      	adds	r3, r2, r3
 800b0d6:	b2da      	uxtb	r2, r3
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	f103 0104 	add.w	r1, r3, #4
 800b0de:	4b56      	ldr	r3, [pc, #344]	; (800b238 <mixTable+0x998>)
 800b0e0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	4610      	mov	r0, r2
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	f7fb fa3d 	bl	8006568 <pwmWriteServo>

    if (cfg.gimbal_flags & GIMBAL_FORWARDAUX) {
        int offset = 0;
        if (feature(FEATURE_SERVO_TILT))
            offset = 2;
        for (i = 0; i < 4; i++)
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	f103 0301 	add.w	r3, r3, #1
 800b0f4:	60bb      	str	r3, [r7, #8]
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	2b03      	cmp	r3, #3
 800b0fa:	d9e7      	bls.n	800b0cc <mixTable+0x82c>
            pwmWriteServo(i + offset, rcData[AUX1 + i]);
    }

    maxMotor = motor[0];
 800b0fc:	4b4f      	ldr	r3, [pc, #316]	; (800b23c <mixTable+0x99c>)
 800b0fe:	881b      	ldrh	r3, [r3, #0]
 800b100:	81fb      	strh	r3, [r7, #14]
    for (i = 1; i < numberMotor; i++)
 800b102:	f04f 0301 	mov.w	r3, #1
 800b106:	60bb      	str	r3, [r7, #8]
 800b108:	e011      	b.n	800b12e <mixTable+0x88e>
        if (motor[i] > maxMotor)
 800b10a:	4b4c      	ldr	r3, [pc, #304]	; (800b23c <mixTable+0x99c>)
 800b10c:	68ba      	ldr	r2, [r7, #8]
 800b10e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b112:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b116:	b21b      	sxth	r3, r3
 800b118:	429a      	cmp	r2, r3
 800b11a:	da04      	bge.n	800b126 <mixTable+0x886>
            maxMotor = motor[i];
 800b11c:	4b47      	ldr	r3, [pc, #284]	; (800b23c <mixTable+0x99c>)
 800b11e:	68ba      	ldr	r2, [r7, #8]
 800b120:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b124:	81fb      	strh	r3, [r7, #14]
        for (i = 0; i < 4; i++)
            pwmWriteServo(i + offset, rcData[AUX1 + i]);
    }

    maxMotor = motor[0];
    for (i = 1; i < numberMotor; i++)
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	f103 0301 	add.w	r3, r3, #1
 800b12c:	60bb      	str	r3, [r7, #8]
 800b12e:	4b44      	ldr	r3, [pc, #272]	; (800b240 <mixTable+0x9a0>)
 800b130:	781b      	ldrb	r3, [r3, #0]
 800b132:	461a      	mov	r2, r3
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	429a      	cmp	r2, r3
 800b138:	d8e7      	bhi.n	800b10a <mixTable+0x86a>
        if (motor[i] > maxMotor)
            maxMotor = motor[i];
    for (i = 0; i < numberMotor; i++) {
 800b13a:	f04f 0300 	mov.w	r3, #0
 800b13e:	60bb      	str	r3, [r7, #8]
 800b140:	e06a      	b.n	800b218 <mixTable+0x978>
        if (maxMotor > mcfg.maxthrottle)     // this is a way to still have good gyro corrections if at least one motor reaches its max.
 800b142:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b146:	4b3f      	ldr	r3, [pc, #252]	; (800b244 <mixTable+0x9a4>)
 800b148:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800b14c:	429a      	cmp	r2, r3
 800b14e:	dd11      	ble.n	800b174 <mixTable+0x8d4>
            motor[i] -= maxMotor - mcfg.maxthrottle;
 800b150:	4b3a      	ldr	r3, [pc, #232]	; (800b23c <mixTable+0x99c>)
 800b152:	68ba      	ldr	r2, [r7, #8]
 800b154:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b158:	b29a      	uxth	r2, r3
 800b15a:	4b3a      	ldr	r3, [pc, #232]	; (800b244 <mixTable+0x9a4>)
 800b15c:	f8b3 10d2 	ldrh.w	r1, [r3, #210]	; 0xd2
 800b160:	89fb      	ldrh	r3, [r7, #14]
 800b162:	1acb      	subs	r3, r1, r3
 800b164:	b29b      	uxth	r3, r3
 800b166:	18d3      	adds	r3, r2, r3
 800b168:	b29b      	uxth	r3, r3
 800b16a:	b299      	uxth	r1, r3
 800b16c:	4b33      	ldr	r3, [pc, #204]	; (800b23c <mixTable+0x99c>)
 800b16e:	68ba      	ldr	r2, [r7, #8]
 800b170:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        motor[i] = constrain(motor[i], mcfg.minthrottle, mcfg.maxthrottle);
 800b174:	4b31      	ldr	r3, [pc, #196]	; (800b23c <mixTable+0x99c>)
 800b176:	68ba      	ldr	r2, [r7, #8]
 800b178:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b17c:	b21a      	sxth	r2, r3
 800b17e:	4b31      	ldr	r3, [pc, #196]	; (800b244 <mixTable+0x9a4>)
 800b180:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 800b184:	429a      	cmp	r2, r3
 800b186:	da04      	bge.n	800b192 <mixTable+0x8f2>
 800b188:	4b2e      	ldr	r3, [pc, #184]	; (800b244 <mixTable+0x9a4>)
 800b18a:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 800b18e:	b29b      	uxth	r3, r3
 800b190:	e00b      	b.n	800b1aa <mixTable+0x90a>
 800b192:	4b2a      	ldr	r3, [pc, #168]	; (800b23c <mixTable+0x99c>)
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b19a:	b21a      	sxth	r2, r3
 800b19c:	4b29      	ldr	r3, [pc, #164]	; (800b244 <mixTable+0x9a4>)
 800b19e:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	bfb8      	it	lt
 800b1a6:	4613      	movlt	r3, r2
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	4a24      	ldr	r2, [pc, #144]	; (800b23c <mixTable+0x99c>)
 800b1ac:	68b9      	ldr	r1, [r7, #8]
 800b1ae:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        if ((rcData[THROTTLE]) < mcfg.mincheck) {
 800b1b2:	4b21      	ldr	r3, [pc, #132]	; (800b238 <mixTable+0x998>)
 800b1b4:	88db      	ldrh	r3, [r3, #6]
 800b1b6:	b21a      	sxth	r2, r3
 800b1b8:	4b22      	ldr	r3, [pc, #136]	; (800b244 <mixTable+0x9a4>)
 800b1ba:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	da1a      	bge.n	800b1f8 <mixTable+0x958>
            if (!feature(FEATURE_MOTOR_STOP))
 800b1c2:	f04f 0010 	mov.w	r0, #16
 800b1c6:	f7f7 fca5 	bl	8002b14 <feature>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	f083 0301 	eor.w	r3, r3, #1
 800b1d0:	b2db      	uxtb	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d008      	beq.n	800b1e8 <mixTable+0x948>
                motor[i] = mcfg.minthrottle;
 800b1d6:	4b1b      	ldr	r3, [pc, #108]	; (800b244 <mixTable+0x9a4>)
 800b1d8:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	; 0xd0
 800b1dc:	b299      	uxth	r1, r3
 800b1de:	4b17      	ldr	r3, [pc, #92]	; (800b23c <mixTable+0x99c>)
 800b1e0:	68ba      	ldr	r2, [r7, #8]
 800b1e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800b1e6:	e007      	b.n	800b1f8 <mixTable+0x958>
            else
                motor[i] = mcfg.mincommand;
 800b1e8:	4b16      	ldr	r3, [pc, #88]	; (800b244 <mixTable+0x9a4>)
 800b1ea:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 800b1ee:	b299      	uxth	r1, r3
 800b1f0:	4b12      	ldr	r3, [pc, #72]	; (800b23c <mixTable+0x99c>)
 800b1f2:	68ba      	ldr	r2, [r7, #8]
 800b1f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        if (!f.ARMED)
 800b1f8:	4b13      	ldr	r3, [pc, #76]	; (800b248 <mixTable+0x9a8>)
 800b1fa:	785b      	ldrb	r3, [r3, #1]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d107      	bne.n	800b210 <mixTable+0x970>
            motor[i] = mcfg.mincommand;
 800b200:	4b10      	ldr	r3, [pc, #64]	; (800b244 <mixTable+0x9a4>)
 800b202:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 800b206:	b299      	uxth	r1, r3
 800b208:	4b0c      	ldr	r3, [pc, #48]	; (800b23c <mixTable+0x99c>)
 800b20a:	68ba      	ldr	r2, [r7, #8]
 800b20c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

    maxMotor = motor[0];
    for (i = 1; i < numberMotor; i++)
        if (motor[i] > maxMotor)
            maxMotor = motor[i];
    for (i = 0; i < numberMotor; i++) {
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	f103 0301 	add.w	r3, r3, #1
 800b216:	60bb      	str	r3, [r7, #8]
 800b218:	4b09      	ldr	r3, [pc, #36]	; (800b240 <mixTable+0x9a0>)
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	461a      	mov	r2, r3
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	429a      	cmp	r2, r3
 800b222:	d88e      	bhi.n	800b142 <mixTable+0x8a2>
                motor[i] = mcfg.mincommand;
        }
        if (!f.ARMED)
            motor[i] = mcfg.mincommand;
    }
}
 800b224:	f107 0714 	add.w	r7, r7, #20
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd90      	pop	{r4, r7, pc}
 800b22c:	200000f4 	.word	0x200000f4
 800b230:	20000be0 	.word	0x20000be0
 800b234:	200007b0 	.word	0x200007b0
 800b238:	20000104 	.word	0x20000104
 800b23c:	20001234 	.word	0x20001234
 800b240:	200007fc 	.word	0x200007fc
 800b244:	20000c7c 	.word	0x20000c7c
 800b248:	20001250 	.word	0x20001250
 800b24c:	00000000 	.word	0x00000000

0800b250 <blinkLED>:
uint16_t batteryWarningVoltage;     // annoying buzzer after this one, battery ready to be dead

extern void GPS_NewData(uint16_t c);

void blinkLED(uint8_t num, uint8_t wait, uint8_t repeat)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	4613      	mov	r3, r2
 800b258:	4602      	mov	r2, r0
 800b25a:	71fa      	strb	r2, [r7, #7]
 800b25c:	460a      	mov	r2, r1
 800b25e:	71ba      	strb	r2, [r7, #6]
 800b260:	717b      	strb	r3, [r7, #5]
    uint8_t i, r;

    for (r = 0; r < repeat; r++) {
 800b262:	f04f 0300 	mov.w	r3, #0
 800b266:	73bb      	strb	r3, [r7, #14]
 800b268:	e025      	b.n	800b2b6 <blinkLED+0x66>
        for (i = 0; i < num; i++) {
 800b26a:	f04f 0300 	mov.w	r3, #0
 800b26e:	73fb      	strb	r3, [r7, #15]
 800b270:	e015      	b.n	800b29e <blinkLED+0x4e>
            LED0_TOGGLE;            // switch LEDPIN state
 800b272:	4b15      	ldr	r3, [pc, #84]	; (800b2c8 <blinkLED+0x78>)
 800b274:	4a14      	ldr	r2, [pc, #80]	; (800b2c8 <blinkLED+0x78>)
 800b276:	68d2      	ldr	r2, [r2, #12]
 800b278:	f082 0208 	eor.w	r2, r2, #8
 800b27c:	60da      	str	r2, [r3, #12]
            BEEP_ON;
 800b27e:	4b13      	ldr	r3, [pc, #76]	; (800b2cc <blinkLED+0x7c>)
 800b280:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b284:	615a      	str	r2, [r3, #20]
            delay(wait);
 800b286:	79bb      	ldrb	r3, [r7, #6]
 800b288:	4618      	mov	r0, r3
 800b28a:	f7fb faff 	bl	800688c <delay>
            BEEP_OFF;
 800b28e:	4b0f      	ldr	r3, [pc, #60]	; (800b2cc <blinkLED+0x7c>)
 800b290:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b294:	611a      	str	r2, [r3, #16]
void blinkLED(uint8_t num, uint8_t wait, uint8_t repeat)
{
    uint8_t i, r;

    for (r = 0; r < repeat; r++) {
        for (i = 0; i < num; i++) {
 800b296:	7bfb      	ldrb	r3, [r7, #15]
 800b298:	f103 0301 	add.w	r3, r3, #1
 800b29c:	73fb      	strb	r3, [r7, #15]
 800b29e:	7bfa      	ldrb	r2, [r7, #15]
 800b2a0:	79fb      	ldrb	r3, [r7, #7]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d3e5      	bcc.n	800b272 <blinkLED+0x22>
            LED0_TOGGLE;            // switch LEDPIN state
            BEEP_ON;
            delay(wait);
            BEEP_OFF;
        }
        delay(60);
 800b2a6:	f04f 003c 	mov.w	r0, #60	; 0x3c
 800b2aa:	f7fb faef 	bl	800688c <delay>

void blinkLED(uint8_t num, uint8_t wait, uint8_t repeat)
{
    uint8_t i, r;

    for (r = 0; r < repeat; r++) {
 800b2ae:	7bbb      	ldrb	r3, [r7, #14]
 800b2b0:	f103 0301 	add.w	r3, r3, #1
 800b2b4:	73bb      	strb	r3, [r7, #14]
 800b2b6:	7bba      	ldrb	r2, [r7, #14]
 800b2b8:	797b      	ldrb	r3, [r7, #5]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d3d5      	bcc.n	800b26a <blinkLED+0x1a>
            delay(wait);
            BEEP_OFF;
        }
        delay(60);
    }
}
 800b2be:	f107 0710 	add.w	r7, r7, #16
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	40010c00 	.word	0x40010c00
 800b2cc:	40010800 	.word	0x40010800

0800b2d0 <annexCode>:

#define BREAKPOINT 1500

// this code is executed at each loop and won't interfere with control loop if it lasts less than 650 microseconds
void annexCode(void)
{
 800b2d0:	b5b0      	push	{r4, r5, r7, lr}
 800b2d2:	b088      	sub	sp, #32
 800b2d4:	af00      	add	r7, sp, #0
    uint16_t tmp, tmp2;
    static uint8_t buzzerFreq;  //delay between buzzer ring
    static uint8_t vbatTimer = 0;
    uint8_t axis, prop1, prop2;
    static uint8_t ind = 0;
    uint16_t vbatRaw = 0;
 800b2d6:	f04f 0300 	mov.w	r3, #0
 800b2da:	833b      	strh	r3, [r7, #24]
    static uint16_t vbatRawArray[8];
    uint8_t i;

    // PITCH & ROLL only dynamic PID adjustemnt,  depending on throttle value
    if (rcData[THROTTLE] < BREAKPOINT) {
 800b2dc:	4ba1      	ldr	r3, [pc, #644]	; (800b564 <annexCode+0x294>)
 800b2de:	88db      	ldrh	r3, [r3, #6]
 800b2e0:	b21a      	sxth	r2, r3
 800b2e2:	f240 53db 	movw	r3, #1499	; 0x5db
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	dc03      	bgt.n	800b2f2 <annexCode+0x22>
        prop2 = 100;
 800b2ea:	f04f 0364 	mov.w	r3, #100	; 0x64
 800b2ee:	76fb      	strb	r3, [r7, #27]
 800b2f0:	e023      	b.n	800b33a <annexCode+0x6a>
    } else {
        if (rcData[THROTTLE] < 2000) {
 800b2f2:	4b9c      	ldr	r3, [pc, #624]	; (800b564 <annexCode+0x294>)
 800b2f4:	88db      	ldrh	r3, [r3, #6]
 800b2f6:	b21a      	sxth	r2, r3
 800b2f8:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	dc16      	bgt.n	800b32e <annexCode+0x5e>
            prop2 = 100 - (uint16_t) cfg.dynThrPID * (rcData[THROTTLE] - BREAKPOINT) / (2000 - BREAKPOINT);
 800b300:	4b99      	ldr	r3, [pc, #612]	; (800b568 <annexCode+0x298>)
 800b302:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b306:	4a97      	ldr	r2, [pc, #604]	; (800b564 <annexCode+0x294>)
 800b308:	88d2      	ldrh	r2, [r2, #6]
 800b30a:	b212      	sxth	r2, r2
 800b30c:	f2a2 52dc 	subw	r2, r2, #1500	; 0x5dc
 800b310:	fb02 f303 	mul.w	r3, r2, r3
 800b314:	4a95      	ldr	r2, [pc, #596]	; (800b56c <annexCode+0x29c>)
 800b316:	fb82 0203 	smull	r0, r2, r2, r3
 800b31a:	ea4f 1262 	mov.w	r2, r2, asr #5
 800b31e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	b2db      	uxtb	r3, r3
 800b326:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800b32a:	76fb      	strb	r3, [r7, #27]
 800b32c:	e005      	b.n	800b33a <annexCode+0x6a>
        } else {
            prop2 = 100 - cfg.dynThrPID;
 800b32e:	4b8e      	ldr	r3, [pc, #568]	; (800b568 <annexCode+0x298>)
 800b330:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b334:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800b338:	76fb      	strb	r3, [r7, #27]
        }
    }

    for (axis = 0; axis < 3; axis++) {
 800b33a:	f04f 0300 	mov.w	r3, #0
 800b33e:	777b      	strb	r3, [r7, #29]
 800b340:	e100      	b.n	800b544 <annexCode+0x274>
        tmp = min(abs(rcData[axis] - mcfg.midrc), 500);
 800b342:	7f7a      	ldrb	r2, [r7, #29]
 800b344:	4b87      	ldr	r3, [pc, #540]	; (800b564 <annexCode+0x294>)
 800b346:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b34a:	b21a      	sxth	r2, r3
 800b34c:	4b88      	ldr	r3, [pc, #544]	; (800b570 <annexCode+0x2a0>)
 800b34e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800b352:	1ad2      	subs	r2, r2, r3
 800b354:	f46f 73f9 	mvn.w	r3, #498	; 0x1f2
 800b358:	429a      	cmp	r2, r3
 800b35a:	db1a      	blt.n	800b392 <annexCode+0xc2>
 800b35c:	7f7a      	ldrb	r2, [r7, #29]
 800b35e:	4b81      	ldr	r3, [pc, #516]	; (800b564 <annexCode+0x294>)
 800b360:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b364:	b21a      	sxth	r2, r3
 800b366:	4b82      	ldr	r3, [pc, #520]	; (800b570 <annexCode+0x2a0>)
 800b368:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800b36c:	1ad2      	subs	r2, r2, r3
 800b36e:	f240 13f3 	movw	r3, #499	; 0x1f3
 800b372:	429a      	cmp	r2, r3
 800b374:	dc0d      	bgt.n	800b392 <annexCode+0xc2>
 800b376:	7f7a      	ldrb	r2, [r7, #29]
 800b378:	4b7a      	ldr	r3, [pc, #488]	; (800b564 <annexCode+0x294>)
 800b37a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b37e:	b21a      	sxth	r2, r3
 800b380:	4b7b      	ldr	r3, [pc, #492]	; (800b570 <annexCode+0x2a0>)
 800b382:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	2b00      	cmp	r3, #0
 800b38a:	bfb8      	it	lt
 800b38c:	425b      	neglt	r3, r3
 800b38e:	b29b      	uxth	r3, r3
 800b390:	e001      	b.n	800b396 <annexCode+0xc6>
 800b392:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b396:	83fb      	strh	r3, [r7, #30]
        if (axis != 2) {        // ROLL & PITCH
 800b398:	7f7b      	ldrb	r3, [r7, #29]
 800b39a:	2b02      	cmp	r3, #2
 800b39c:	d066      	beq.n	800b46c <annexCode+0x19c>
            if (cfg.deadband) {
 800b39e:	4b72      	ldr	r3, [pc, #456]	; (800b568 <annexCode+0x298>)
 800b3a0:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d00f      	beq.n	800b3c8 <annexCode+0xf8>
                if (tmp > cfg.deadband) {
 800b3a8:	4b6f      	ldr	r3, [pc, #444]	; (800b568 <annexCode+0x298>)
 800b3aa:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b3ae:	8bfa      	ldrh	r2, [r7, #30]
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d906      	bls.n	800b3c2 <annexCode+0xf2>
                    tmp -= cfg.deadband;
 800b3b4:	4b6c      	ldr	r3, [pc, #432]	; (800b568 <annexCode+0x298>)
 800b3b6:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b3ba:	8bfa      	ldrh	r2, [r7, #30]
 800b3bc:	1ad3      	subs	r3, r2, r3
 800b3be:	83fb      	strh	r3, [r7, #30]
 800b3c0:	e002      	b.n	800b3c8 <annexCode+0xf8>
                } else {
                    tmp = 0;
 800b3c2:	f04f 0300 	mov.w	r3, #0
 800b3c6:	83fb      	strh	r3, [r7, #30]
                }
            }

            tmp2 = tmp / 100;
 800b3c8:	8bfa      	ldrh	r2, [r7, #30]
 800b3ca:	4b6a      	ldr	r3, [pc, #424]	; (800b574 <annexCode+0x2a4>)
 800b3cc:	fba3 1302 	umull	r1, r3, r3, r2
 800b3d0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800b3d4:	82bb      	strh	r3, [r7, #20]
            rcCommand[axis] = lookupPitchRollRC[tmp2] + (tmp - tmp2 * 100) * (lookupPitchRollRC[tmp2 + 1] - lookupPitchRollRC[tmp2]) / 100;
 800b3d6:	7f7a      	ldrb	r2, [r7, #29]
 800b3d8:	8ab9      	ldrh	r1, [r7, #20]
 800b3da:	4b67      	ldr	r3, [pc, #412]	; (800b578 <annexCode+0x2a8>)
 800b3dc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b3e0:	b299      	uxth	r1, r3
 800b3e2:	8bf8      	ldrh	r0, [r7, #30]
 800b3e4:	8abb      	ldrh	r3, [r7, #20]
 800b3e6:	f06f 0463 	mvn.w	r4, #99	; 0x63
 800b3ea:	fb04 f303 	mul.w	r3, r4, r3
 800b3ee:	18c3      	adds	r3, r0, r3
 800b3f0:	8ab8      	ldrh	r0, [r7, #20]
 800b3f2:	f100 0401 	add.w	r4, r0, #1
 800b3f6:	4860      	ldr	r0, [pc, #384]	; (800b578 <annexCode+0x2a8>)
 800b3f8:	f830 0014 	ldrh.w	r0, [r0, r4, lsl #1]
 800b3fc:	b204      	sxth	r4, r0
 800b3fe:	8abd      	ldrh	r5, [r7, #20]
 800b400:	485d      	ldr	r0, [pc, #372]	; (800b578 <annexCode+0x2a8>)
 800b402:	f830 0015 	ldrh.w	r0, [r0, r5, lsl #1]
 800b406:	b200      	sxth	r0, r0
 800b408:	1a20      	subs	r0, r4, r0
 800b40a:	fb00 f303 	mul.w	r3, r0, r3
 800b40e:	4859      	ldr	r0, [pc, #356]	; (800b574 <annexCode+0x2a4>)
 800b410:	fb80 c003 	smull	ip, r0, r0, r3
 800b414:	ea4f 1060 	mov.w	r0, r0, asr #5
 800b418:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b41c:	1ac3      	subs	r3, r0, r3
 800b41e:	b29b      	uxth	r3, r3
 800b420:	18cb      	adds	r3, r1, r3
 800b422:	b29b      	uxth	r3, r3
 800b424:	b299      	uxth	r1, r3
 800b426:	4b55      	ldr	r3, [pc, #340]	; (800b57c <annexCode+0x2ac>)
 800b428:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            prop1 = 100 - (uint16_t) cfg.rollPitchRate * tmp / 500;
 800b42c:	4b4e      	ldr	r3, [pc, #312]	; (800b568 <annexCode+0x298>)
 800b42e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800b432:	8bfa      	ldrh	r2, [r7, #30]
 800b434:	fb02 f303 	mul.w	r3, r2, r3
 800b438:	4a4c      	ldr	r2, [pc, #304]	; (800b56c <annexCode+0x29c>)
 800b43a:	fb82 0203 	smull	r0, r2, r2, r3
 800b43e:	ea4f 1262 	mov.w	r2, r2, asr #5
 800b442:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b446:	1ad3      	subs	r3, r2, r3
 800b448:	b2db      	uxtb	r3, r3
 800b44a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800b44e:	773b      	strb	r3, [r7, #28]
            prop1 = (uint16_t) prop1 *prop2 / 100;
 800b450:	7f3b      	ldrb	r3, [r7, #28]
 800b452:	7efa      	ldrb	r2, [r7, #27]
 800b454:	fb02 f303 	mul.w	r3, r2, r3
 800b458:	4a46      	ldr	r2, [pc, #280]	; (800b574 <annexCode+0x2a4>)
 800b45a:	fb82 1203 	smull	r1, r2, r2, r3
 800b45e:	ea4f 1262 	mov.w	r2, r2, asr #5
 800b462:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b466:	1ad3      	subs	r3, r2, r3
 800b468:	773b      	strb	r3, [r7, #28]
 800b46a:	e02b      	b.n	800b4c4 <annexCode+0x1f4>
        } else {                // YAW
            if (cfg.yawdeadband) {
 800b46c:	4b3e      	ldr	r3, [pc, #248]	; (800b568 <annexCode+0x298>)
 800b46e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b472:	2b00      	cmp	r3, #0
 800b474:	d00f      	beq.n	800b496 <annexCode+0x1c6>
                if (tmp > cfg.yawdeadband) {
 800b476:	4b3c      	ldr	r3, [pc, #240]	; (800b568 <annexCode+0x298>)
 800b478:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b47c:	8bfa      	ldrh	r2, [r7, #30]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d906      	bls.n	800b490 <annexCode+0x1c0>
                    tmp -= cfg.yawdeadband;
 800b482:	4b39      	ldr	r3, [pc, #228]	; (800b568 <annexCode+0x298>)
 800b484:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b488:	8bfa      	ldrh	r2, [r7, #30]
 800b48a:	1ad3      	subs	r3, r2, r3
 800b48c:	83fb      	strh	r3, [r7, #30]
 800b48e:	e002      	b.n	800b496 <annexCode+0x1c6>
                } else {
                    tmp = 0;
 800b490:	f04f 0300 	mov.w	r3, #0
 800b494:	83fb      	strh	r3, [r7, #30]
                }
            }
            rcCommand[axis] = tmp;
 800b496:	7f7a      	ldrb	r2, [r7, #29]
 800b498:	8bf9      	ldrh	r1, [r7, #30]
 800b49a:	4b38      	ldr	r3, [pc, #224]	; (800b57c <annexCode+0x2ac>)
 800b49c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            prop1 = 100 - (uint16_t) cfg.yawRate * tmp / 500;
 800b4a0:	4b31      	ldr	r3, [pc, #196]	; (800b568 <annexCode+0x298>)
 800b4a2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800b4a6:	8bfa      	ldrh	r2, [r7, #30]
 800b4a8:	fb02 f303 	mul.w	r3, r2, r3
 800b4ac:	4a2f      	ldr	r2, [pc, #188]	; (800b56c <annexCode+0x29c>)
 800b4ae:	fb82 c203 	smull	ip, r2, r2, r3
 800b4b2:	ea4f 1262 	mov.w	r2, r2, asr #5
 800b4b6:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b4ba:	1ad3      	subs	r3, r2, r3
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800b4c2:	773b      	strb	r3, [r7, #28]
        }
        dynP8[axis] = (uint16_t) cfg.P8[axis] * prop1 / 100;
 800b4c4:	7f7a      	ldrb	r2, [r7, #29]
 800b4c6:	7f7b      	ldrb	r3, [r7, #29]
 800b4c8:	4927      	ldr	r1, [pc, #156]	; (800b568 <annexCode+0x298>)
 800b4ca:	5ccb      	ldrb	r3, [r1, r3]
 800b4cc:	7f39      	ldrb	r1, [r7, #28]
 800b4ce:	fb01 f303 	mul.w	r3, r1, r3
 800b4d2:	4928      	ldr	r1, [pc, #160]	; (800b574 <annexCode+0x2a4>)
 800b4d4:	fb81 0103 	smull	r0, r1, r1, r3
 800b4d8:	ea4f 1161 	mov.w	r1, r1, asr #5
 800b4dc:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b4e0:	1acb      	subs	r3, r1, r3
 800b4e2:	b2d9      	uxtb	r1, r3
 800b4e4:	4b26      	ldr	r3, [pc, #152]	; (800b580 <annexCode+0x2b0>)
 800b4e6:	5499      	strb	r1, [r3, r2]
        dynD8[axis] = (uint16_t) cfg.D8[axis] * prop1 / 100;
 800b4e8:	7f7a      	ldrb	r2, [r7, #29]
 800b4ea:	7f7b      	ldrb	r3, [r7, #29]
 800b4ec:	491e      	ldr	r1, [pc, #120]	; (800b568 <annexCode+0x298>)
 800b4ee:	18cb      	adds	r3, r1, r3
 800b4f0:	7d1b      	ldrb	r3, [r3, #20]
 800b4f2:	7f39      	ldrb	r1, [r7, #28]
 800b4f4:	fb01 f303 	mul.w	r3, r1, r3
 800b4f8:	491e      	ldr	r1, [pc, #120]	; (800b574 <annexCode+0x2a4>)
 800b4fa:	fb81 c103 	smull	ip, r1, r1, r3
 800b4fe:	ea4f 1161 	mov.w	r1, r1, asr #5
 800b502:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b506:	1acb      	subs	r3, r1, r3
 800b508:	b2d9      	uxtb	r1, r3
 800b50a:	4b1e      	ldr	r3, [pc, #120]	; (800b584 <annexCode+0x2b4>)
 800b50c:	5499      	strb	r1, [r3, r2]
        if (rcData[axis] < mcfg.midrc)
 800b50e:	7f7a      	ldrb	r2, [r7, #29]
 800b510:	4b14      	ldr	r3, [pc, #80]	; (800b564 <annexCode+0x294>)
 800b512:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b516:	b21a      	sxth	r2, r3
 800b518:	4b15      	ldr	r3, [pc, #84]	; (800b570 <annexCode+0x2a0>)
 800b51a:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800b51e:	429a      	cmp	r2, r3
 800b520:	da0c      	bge.n	800b53c <annexCode+0x26c>
            rcCommand[axis] = -rcCommand[axis];
 800b522:	7f7a      	ldrb	r2, [r7, #29]
 800b524:	7f79      	ldrb	r1, [r7, #29]
 800b526:	4b15      	ldr	r3, [pc, #84]	; (800b57c <annexCode+0x2ac>)
 800b528:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b52c:	b29b      	uxth	r3, r3
 800b52e:	f1c3 0300 	rsb	r3, r3, #0
 800b532:	b29b      	uxth	r3, r3
 800b534:	b299      	uxth	r1, r3
 800b536:	4b11      	ldr	r3, [pc, #68]	; (800b57c <annexCode+0x2ac>)
 800b538:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        } else {
            prop2 = 100 - cfg.dynThrPID;
        }
    }

    for (axis = 0; axis < 3; axis++) {
 800b53c:	7f7b      	ldrb	r3, [r7, #29]
 800b53e:	f103 0301 	add.w	r3, r3, #1
 800b542:	777b      	strb	r3, [r7, #29]
 800b544:	7f7b      	ldrb	r3, [r7, #29]
 800b546:	2b02      	cmp	r3, #2
 800b548:	f67f aefb 	bls.w	800b342 <annexCode+0x72>
        dynD8[axis] = (uint16_t) cfg.D8[axis] * prop1 / 100;
        if (rcData[axis] < mcfg.midrc)
            rcCommand[axis] = -rcCommand[axis];
    }

    tmp = constrain(rcData[THROTTLE], mcfg.mincheck, 2000);
 800b54c:	4b05      	ldr	r3, [pc, #20]	; (800b564 <annexCode+0x294>)
 800b54e:	88db      	ldrh	r3, [r3, #6]
 800b550:	b21a      	sxth	r2, r3
 800b552:	4b07      	ldr	r3, [pc, #28]	; (800b570 <annexCode+0x2a0>)
 800b554:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800b558:	429a      	cmp	r2, r3
 800b55a:	da15      	bge.n	800b588 <annexCode+0x2b8>
 800b55c:	4b04      	ldr	r3, [pc, #16]	; (800b570 <annexCode+0x2a0>)
 800b55e:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800b562:	e01b      	b.n	800b59c <annexCode+0x2cc>
 800b564:	20000104 	.word	0x20000104
 800b568:	20000be0 	.word	0x20000be0
 800b56c:	10624dd3 	.word	0x10624dd3
 800b570:	20000c7c 	.word	0x20000c7c
 800b574:	51eb851f 	.word	0x51eb851f
 800b578:	200012ec 	.word	0x200012ec
 800b57c:	20001298 	.word	0x20001298
 800b580:	200012e4 	.word	0x200012e4
 800b584:	200012e0 	.word	0x200012e0
 800b588:	4b99      	ldr	r3, [pc, #612]	; (800b7f0 <annexCode+0x520>)
 800b58a:	88db      	ldrh	r3, [r3, #6]
 800b58c:	b21b      	sxth	r3, r3
 800b58e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b592:	bfa8      	it	ge
 800b594:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 800b598:	b29b      	uxth	r3, r3
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	83fb      	strh	r3, [r7, #30]
    tmp = (uint32_t) (tmp - mcfg.mincheck) * 1000 / (2000 - mcfg.mincheck);       // [MINCHECK;2000] -> [0;1000]
 800b59e:	8bfa      	ldrh	r2, [r7, #30]
 800b5a0:	4b94      	ldr	r3, [pc, #592]	; (800b7f4 <annexCode+0x524>)
 800b5a2:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800b5a6:	1ad3      	subs	r3, r2, r3
 800b5a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b5ac:	fb02 f203 	mul.w	r2, r2, r3
 800b5b0:	4b90      	ldr	r3, [pc, #576]	; (800b7f4 <annexCode+0x524>)
 800b5b2:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800b5b6:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 800b5ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5be:	83fb      	strh	r3, [r7, #30]
    tmp2 = tmp / 100;
 800b5c0:	8bfa      	ldrh	r2, [r7, #30]
 800b5c2:	4b8d      	ldr	r3, [pc, #564]	; (800b7f8 <annexCode+0x528>)
 800b5c4:	fba3 0302 	umull	r0, r3, r3, r2
 800b5c8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800b5cc:	82bb      	strh	r3, [r7, #20]
    rcCommand[THROTTLE] = lookupThrottleRC[tmp2] + (tmp - tmp2 * 100) * (lookupThrottleRC[tmp2 + 1] - lookupThrottleRC[tmp2]) / 100;    // [0;1000] -> expo -> [MINTHROTTLE;MAXTHROTTLE]
 800b5ce:	8aba      	ldrh	r2, [r7, #20]
 800b5d0:	4b8a      	ldr	r3, [pc, #552]	; (800b7fc <annexCode+0x52c>)
 800b5d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b5d6:	b29a      	uxth	r2, r3
 800b5d8:	8bf9      	ldrh	r1, [r7, #30]
 800b5da:	8abb      	ldrh	r3, [r7, #20]
 800b5dc:	f06f 0063 	mvn.w	r0, #99	; 0x63
 800b5e0:	fb00 f303 	mul.w	r3, r0, r3
 800b5e4:	18cb      	adds	r3, r1, r3
 800b5e6:	8ab9      	ldrh	r1, [r7, #20]
 800b5e8:	f101 0001 	add.w	r0, r1, #1
 800b5ec:	4983      	ldr	r1, [pc, #524]	; (800b7fc <annexCode+0x52c>)
 800b5ee:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800b5f2:	b208      	sxth	r0, r1
 800b5f4:	8abc      	ldrh	r4, [r7, #20]
 800b5f6:	4981      	ldr	r1, [pc, #516]	; (800b7fc <annexCode+0x52c>)
 800b5f8:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 800b5fc:	b209      	sxth	r1, r1
 800b5fe:	1a41      	subs	r1, r0, r1
 800b600:	fb01 f303 	mul.w	r3, r1, r3
 800b604:	497c      	ldr	r1, [pc, #496]	; (800b7f8 <annexCode+0x528>)
 800b606:	fb81 c103 	smull	ip, r1, r1, r3
 800b60a:	ea4f 1161 	mov.w	r1, r1, asr #5
 800b60e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800b612:	1acb      	subs	r3, r1, r3
 800b614:	b29b      	uxth	r3, r3
 800b616:	18d3      	adds	r3, r2, r3
 800b618:	b29b      	uxth	r3, r3
 800b61a:	b29a      	uxth	r2, r3
 800b61c:	4b78      	ldr	r3, [pc, #480]	; (800b800 <annexCode+0x530>)
 800b61e:	80da      	strh	r2, [r3, #6]

    if(f.HEADFREE_MODE) {
 800b620:	4b78      	ldr	r3, [pc, #480]	; (800b804 <annexCode+0x534>)
 800b622:	7a5b      	ldrb	r3, [r3, #9]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d079      	beq.n	800b71c <annexCode+0x44c>
        float radDiff = (heading - headFreeModeHold) * M_PI / 180.0f;
 800b628:	4b77      	ldr	r3, [pc, #476]	; (800b808 <annexCode+0x538>)
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	b21a      	sxth	r2, r3
 800b62e:	4b77      	ldr	r3, [pc, #476]	; (800b80c <annexCode+0x53c>)
 800b630:	881b      	ldrh	r3, [r3, #0]
 800b632:	b21b      	sxth	r3, r3
 800b634:	1ad3      	subs	r3, r2, r3
 800b636:	4618      	mov	r0, r3
 800b638:	f00c ffa0 	bl	801857c <__aeabi_i2d>
 800b63c:	4602      	mov	r2, r0
 800b63e:	460b      	mov	r3, r1
 800b640:	4610      	mov	r0, r2
 800b642:	4619      	mov	r1, r3
 800b644:	a368      	add	r3, pc, #416	; (adr r3, 800b7e8 <annexCode+0x518>)
 800b646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64a:	f00c fffd 	bl	8018648 <__aeabi_dmul>
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	4610      	mov	r0, r2
 800b654:	4619      	mov	r1, r3
 800b656:	f04f 0200 	mov.w	r2, #0
 800b65a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b65e:	f503 03cd 	add.w	r3, r3, #6717440	; 0x668000
 800b662:	f00d f91b 	bl	801889c <__aeabi_ddiv>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	4610      	mov	r0, r2
 800b66c:	4619      	mov	r1, r3
 800b66e:	f00d faad 	bl	8018bcc <__aeabi_d2f>
 800b672:	4603      	mov	r3, r0
 800b674:	613b      	str	r3, [r7, #16]
        float cosDiff = cosf(radDiff);
 800b676:	6938      	ldr	r0, [r7, #16]
 800b678:	f00a ffda 	bl	8016630 <cosf>
 800b67c:	60f8      	str	r0, [r7, #12]
        float sinDiff = sinf(radDiff);
 800b67e:	6938      	ldr	r0, [r7, #16]
 800b680:	f00b f80c 	bl	801669c <sinf>
 800b684:	60b8      	str	r0, [r7, #8]
        int16_t rcCommand_PITCH = rcCommand[PITCH] * cosDiff + rcCommand[ROLL] * sinDiff;
 800b686:	4b5e      	ldr	r3, [pc, #376]	; (800b800 <annexCode+0x530>)
 800b688:	885b      	ldrh	r3, [r3, #2]
 800b68a:	b21b      	sxth	r3, r3
 800b68c:	4618      	mov	r0, r3
 800b68e:	f00d fba7 	bl	8018de0 <__aeabi_i2f>
 800b692:	4603      	mov	r3, r0
 800b694:	4618      	mov	r0, r3
 800b696:	68f9      	ldr	r1, [r7, #12]
 800b698:	f00d fbf6 	bl	8018e88 <__aeabi_fmul>
 800b69c:	4603      	mov	r3, r0
 800b69e:	461c      	mov	r4, r3
 800b6a0:	4b57      	ldr	r3, [pc, #348]	; (800b800 <annexCode+0x530>)
 800b6a2:	881b      	ldrh	r3, [r3, #0]
 800b6a4:	b21b      	sxth	r3, r3
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f00d fb9a 	bl	8018de0 <__aeabi_i2f>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	68b9      	ldr	r1, [r7, #8]
 800b6b2:	f00d fbe9 	bl	8018e88 <__aeabi_fmul>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	f00d fadc 	bl	8018c78 <__addsf3>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f00d fda6 	bl	8019214 <__aeabi_f2iz>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	80fb      	strh	r3, [r7, #6]
        rcCommand[ROLL] = rcCommand[ROLL] * cosDiff - rcCommand[PITCH] * sinDiff;
 800b6cc:	4b4c      	ldr	r3, [pc, #304]	; (800b800 <annexCode+0x530>)
 800b6ce:	881b      	ldrh	r3, [r3, #0]
 800b6d0:	b21b      	sxth	r3, r3
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f00d fb84 	bl	8018de0 <__aeabi_i2f>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	4618      	mov	r0, r3
 800b6dc:	68f9      	ldr	r1, [r7, #12]
 800b6de:	f00d fbd3 	bl	8018e88 <__aeabi_fmul>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	461c      	mov	r4, r3
 800b6e6:	4b46      	ldr	r3, [pc, #280]	; (800b800 <annexCode+0x530>)
 800b6e8:	885b      	ldrh	r3, [r3, #2]
 800b6ea:	b21b      	sxth	r3, r3
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f00d fb77 	bl	8018de0 <__aeabi_i2f>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	68b9      	ldr	r1, [r7, #8]
 800b6f8:	f00d fbc6 	bl	8018e88 <__aeabi_fmul>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	4620      	mov	r0, r4
 800b700:	4619      	mov	r1, r3
 800b702:	f00d fab7 	bl	8018c74 <__aeabi_fsub>
 800b706:	4603      	mov	r3, r0
 800b708:	4618      	mov	r0, r3
 800b70a:	f00d fd83 	bl	8019214 <__aeabi_f2iz>
 800b70e:	4603      	mov	r3, r0
 800b710:	b29a      	uxth	r2, r3
 800b712:	4b3b      	ldr	r3, [pc, #236]	; (800b800 <annexCode+0x530>)
 800b714:	801a      	strh	r2, [r3, #0]
        rcCommand[PITCH] = rcCommand_PITCH;
 800b716:	4b3a      	ldr	r3, [pc, #232]	; (800b800 <annexCode+0x530>)
 800b718:	88fa      	ldrh	r2, [r7, #6]
 800b71a:	805a      	strh	r2, [r3, #2]
    }

    if (feature(FEATURE_VBAT)) {
 800b71c:	f04f 0002 	mov.w	r0, #2
 800b720:	f7f7 f9f8 	bl	8002b14 <feature>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	f000 8084 	beq.w	800b834 <annexCode+0x564>
        if (!(++vbatTimer % VBATFREQ)) {
 800b72c:	4b38      	ldr	r3, [pc, #224]	; (800b810 <annexCode+0x540>)
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	f103 0301 	add.w	r3, r3, #1
 800b734:	b2da      	uxtb	r2, r3
 800b736:	4b36      	ldr	r3, [pc, #216]	; (800b810 <annexCode+0x540>)
 800b738:	701a      	strb	r2, [r3, #0]
 800b73a:	4b35      	ldr	r3, [pc, #212]	; (800b810 <annexCode+0x540>)
 800b73c:	781a      	ldrb	r2, [r3, #0]
 800b73e:	4b35      	ldr	r3, [pc, #212]	; (800b814 <annexCode+0x544>)
 800b740:	fba3 0302 	umull	r0, r3, r3, r2
 800b744:	ea4f 0193 	mov.w	r1, r3, lsr #2
 800b748:	460b      	mov	r3, r1
 800b74a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b74e:	185b      	adds	r3, r3, r1
 800b750:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b754:	1ad3      	subs	r3, r2, r3
 800b756:	b2db      	uxtb	r3, r3
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d12f      	bne.n	800b7bc <annexCode+0x4ec>
            vbatRawArray[(ind++) % 8] = adcGetChannel(ADC_BATTERY);
 800b75c:	4b2e      	ldr	r3, [pc, #184]	; (800b818 <annexCode+0x548>)
 800b75e:	781c      	ldrb	r4, [r3, #0]
 800b760:	4623      	mov	r3, r4
 800b762:	f003 0507 	and.w	r5, r3, #7
 800b766:	f04f 0000 	mov.w	r0, #0
 800b76a:	f7f7 fad5 	bl	8002d18 <adcGetChannel>
 800b76e:	4603      	mov	r3, r0
 800b770:	461a      	mov	r2, r3
 800b772:	4b2a      	ldr	r3, [pc, #168]	; (800b81c <annexCode+0x54c>)
 800b774:	f823 2015 	strh.w	r2, [r3, r5, lsl #1]
 800b778:	f104 0301 	add.w	r3, r4, #1
 800b77c:	b2da      	uxtb	r2, r3
 800b77e:	4b26      	ldr	r3, [pc, #152]	; (800b818 <annexCode+0x548>)
 800b780:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < 8; i++)
 800b782:	f04f 0300 	mov.w	r3, #0
 800b786:	75fb      	strb	r3, [r7, #23]
 800b788:	e00a      	b.n	800b7a0 <annexCode+0x4d0>
                vbatRaw += vbatRawArray[i];
 800b78a:	7dfa      	ldrb	r2, [r7, #23]
 800b78c:	4b23      	ldr	r3, [pc, #140]	; (800b81c <annexCode+0x54c>)
 800b78e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800b792:	8b3b      	ldrh	r3, [r7, #24]
 800b794:	18d3      	adds	r3, r2, r3
 800b796:	833b      	strh	r3, [r7, #24]
    }

    if (feature(FEATURE_VBAT)) {
        if (!(++vbatTimer % VBATFREQ)) {
            vbatRawArray[(ind++) % 8] = adcGetChannel(ADC_BATTERY);
            for (i = 0; i < 8; i++)
 800b798:	7dfb      	ldrb	r3, [r7, #23]
 800b79a:	f103 0301 	add.w	r3, r3, #1
 800b79e:	75fb      	strb	r3, [r7, #23]
 800b7a0:	7dfb      	ldrb	r3, [r7, #23]
 800b7a2:	2b07      	cmp	r3, #7
 800b7a4:	d9f1      	bls.n	800b78a <annexCode+0x4ba>
                vbatRaw += vbatRawArray[i];
            vbat = batteryAdcToVoltage(vbatRaw / 8);
 800b7a6:	8b3b      	ldrh	r3, [r7, #24]
 800b7a8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f002 f974 	bl	800da9c <batteryAdcToVoltage>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	b2da      	uxtb	r2, r3
 800b7b8:	4b19      	ldr	r3, [pc, #100]	; (800b820 <annexCode+0x550>)
 800b7ba:	701a      	strb	r2, [r3, #0]
        }
        if ((vbat > batteryWarningVoltage) || (vbat < mcfg.vbatmincellvoltage)) { // VBAT ok, buzzer off
 800b7bc:	4b18      	ldr	r3, [pc, #96]	; (800b820 <annexCode+0x550>)
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	4b18      	ldr	r3, [pc, #96]	; (800b824 <annexCode+0x554>)
 800b7c4:	881b      	ldrh	r3, [r3, #0]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d806      	bhi.n	800b7d8 <annexCode+0x508>
 800b7ca:	4b0a      	ldr	r3, [pc, #40]	; (800b7f4 <annexCode+0x524>)
 800b7cc:	f893 20fc 	ldrb.w	r2, [r3, #252]	; 0xfc
 800b7d0:	4b13      	ldr	r3, [pc, #76]	; (800b820 <annexCode+0x550>)
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d929      	bls.n	800b82c <annexCode+0x55c>
            buzzerFreq = 0;
 800b7d8:	4b13      	ldr	r3, [pc, #76]	; (800b828 <annexCode+0x558>)
 800b7da:	f04f 0200 	mov.w	r2, #0
 800b7de:	701a      	strb	r2, [r3, #0]
 800b7e0:	e028      	b.n	800b834 <annexCode+0x564>
 800b7e2:	bf00      	nop
 800b7e4:	f3af 8000 	nop.w
 800b7e8:	54442d18 	.word	0x54442d18
 800b7ec:	400921fb 	.word	0x400921fb
 800b7f0:	20000104 	.word	0x20000104
 800b7f4:	20000c7c 	.word	0x20000c7c
 800b7f8:	51eb851f 	.word	0x51eb851f
 800b7fc:	20001268 	.word	0x20001268
 800b800:	20001298 	.word	0x20001298
 800b804:	20001250 	.word	0x20001250
 800b808:	2000133c 	.word	0x2000133c
 800b80c:	200012dc 	.word	0x200012dc
 800b810:	200009bc 	.word	0x200009bc
 800b814:	aaaaaaab 	.word	0xaaaaaaab
 800b818:	200009bd 	.word	0x200009bd
 800b81c:	200009c0 	.word	0x200009c0
 800b820:	200012a0 	.word	0x200012a0
 800b824:	200012a2 	.word	0x200012a2
 800b828:	200009d0 	.word	0x200009d0
        } else
            buzzerFreq = 4;     // low battery
 800b82c:	4b53      	ldr	r3, [pc, #332]	; (800b97c <annexCode+0x6ac>)
 800b82e:	f04f 0204 	mov.w	r2, #4
 800b832:	701a      	strb	r2, [r3, #0]
    }

    buzzer(buzzerFreq);         // external buzzer routine that handles buzzer events globally now
 800b834:	4b51      	ldr	r3, [pc, #324]	; (800b97c <annexCode+0x6ac>)
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	4618      	mov	r0, r3
 800b83a:	f7f4 fccd 	bl	80001d8 <buzzer>

    if ((calibratingA > 0 && sensors(SENSOR_ACC)) || (calibratingG > 0)) {      // Calibration phasis
 800b83e:	4b50      	ldr	r3, [pc, #320]	; (800b980 <annexCode+0x6b0>)
 800b840:	881b      	ldrh	r3, [r3, #0]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d006      	beq.n	800b854 <annexCode+0x584>
 800b846:	f04f 0001 	mov.w	r0, #1
 800b84a:	f7f7 f91d 	bl	8002a88 <sensors>
 800b84e:	4603      	mov	r3, r0
 800b850:	2b00      	cmp	r3, #0
 800b852:	d103      	bne.n	800b85c <annexCode+0x58c>
 800b854:	4b4b      	ldr	r3, [pc, #300]	; (800b984 <annexCode+0x6b4>)
 800b856:	881b      	ldrh	r3, [r3, #0]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d006      	beq.n	800b86a <annexCode+0x59a>
        LED0_TOGGLE;
 800b85c:	4b4a      	ldr	r3, [pc, #296]	; (800b988 <annexCode+0x6b8>)
 800b85e:	4a4a      	ldr	r2, [pc, #296]	; (800b988 <annexCode+0x6b8>)
 800b860:	68d2      	ldr	r2, [r2, #12]
 800b862:	f082 0208 	eor.w	r2, r2, #8
 800b866:	60da      	str	r2, [r3, #12]
 800b868:	e020      	b.n	800b8ac <annexCode+0x5dc>
    } else {
        if (f.ACC_CALIBRATED)
 800b86a:	4b48      	ldr	r3, [pc, #288]	; (800b98c <annexCode+0x6bc>)
 800b86c:	789b      	ldrb	r3, [r3, #2]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d003      	beq.n	800b87a <annexCode+0x5aa>
            LED0_OFF;
 800b872:	4b45      	ldr	r3, [pc, #276]	; (800b988 <annexCode+0x6b8>)
 800b874:	f04f 0208 	mov.w	r2, #8
 800b878:	611a      	str	r2, [r3, #16]
        if (f.ARMED)
 800b87a:	4b44      	ldr	r3, [pc, #272]	; (800b98c <annexCode+0x6bc>)
 800b87c:	785b      	ldrb	r3, [r3, #1]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d003      	beq.n	800b88a <annexCode+0x5ba>
            LED0_ON;
 800b882:	4b41      	ldr	r3, [pc, #260]	; (800b988 <annexCode+0x6b8>)
 800b884:	f04f 0208 	mov.w	r2, #8
 800b888:	615a      	str	r2, [r3, #20]
        // This will switch to/from 9600 or 115200 baud depending on state. Of course, it should only do it on changes.
        if (feature(FEATURE_TELEMETRY))
 800b88a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b88e:	f7f7 f941 	bl	8002b14 <feature>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d009      	beq.n	800b8ac <annexCode+0x5dc>
            initTelemetry(f.ARMED);
 800b898:	4b3c      	ldr	r3, [pc, #240]	; (800b98c <annexCode+0x6bc>)
 800b89a:	785b      	ldrb	r3, [r3, #1]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	bf0c      	ite	eq
 800b8a0:	2300      	moveq	r3, #0
 800b8a2:	2301      	movne	r3, #1
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f004 fd66 	bl	8010378 <initTelemetry>
    }

#ifdef LEDRING
    if (feature(FEATURE_LED_RING)) {
 800b8ac:	f04f 0080 	mov.w	r0, #128	; 0x80
 800b8b0:	f7f7 f930 	bl	8002b14 <feature>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d010      	beq.n	800b8dc <annexCode+0x60c>
        static uint32_t LEDTime;
        if ((int32_t)(currentTime - LEDTime) >= 0) {
 800b8ba:	4b35      	ldr	r3, [pc, #212]	; (800b990 <annexCode+0x6c0>)
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	4b35      	ldr	r3, [pc, #212]	; (800b994 <annexCode+0x6c4>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	1ad3      	subs	r3, r2, r3
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	db09      	blt.n	800b8dc <annexCode+0x60c>
            LEDTime = currentTime + 50000;
 800b8c8:	4b31      	ldr	r3, [pc, #196]	; (800b990 <annexCode+0x6c0>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f503 4343 	add.w	r3, r3, #49920	; 0xc300
 800b8d0:	f103 0350 	add.w	r3, r3, #80	; 0x50
 800b8d4:	4a2f      	ldr	r2, [pc, #188]	; (800b994 <annexCode+0x6c4>)
 800b8d6:	6013      	str	r3, [r2, #0]
            ledringState();
 800b8d8:	f7f9 f822 	bl	8004920 <ledringState>
        }
    }
#endif

    if ((int32_t)(currentTime - calibratedAccTime) >= 0) {
 800b8dc:	4b2c      	ldr	r3, [pc, #176]	; (800b990 <annexCode+0x6c0>)
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	4b2d      	ldr	r3, [pc, #180]	; (800b998 <annexCode+0x6c8>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	1ad3      	subs	r3, r2, r3
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	db1a      	blt.n	800b920 <annexCode+0x650>
        if (!f.SMALL_ANGLES_25) {
 800b8ea:	4b28      	ldr	r3, [pc, #160]	; (800b98c <annexCode+0x6bc>)
 800b8ec:	7b5b      	ldrb	r3, [r3, #13]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d112      	bne.n	800b918 <annexCode+0x648>
            f.ACC_CALIBRATED = 0; // the multi uses ACC and is not calibrated or is too much inclinated
 800b8f2:	4b26      	ldr	r3, [pc, #152]	; (800b98c <annexCode+0x6bc>)
 800b8f4:	f04f 0200 	mov.w	r2, #0
 800b8f8:	709a      	strb	r2, [r3, #2]
            LED0_TOGGLE;
 800b8fa:	4b23      	ldr	r3, [pc, #140]	; (800b988 <annexCode+0x6b8>)
 800b8fc:	4a22      	ldr	r2, [pc, #136]	; (800b988 <annexCode+0x6b8>)
 800b8fe:	68d2      	ldr	r2, [r2, #12]
 800b900:	f082 0208 	eor.w	r2, r2, #8
 800b904:	60da      	str	r2, [r3, #12]
            calibratedAccTime = currentTime + 500000;
 800b906:	4b22      	ldr	r3, [pc, #136]	; (800b990 <annexCode+0x6c0>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f503 23f4 	add.w	r3, r3, #499712	; 0x7a000
 800b90e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800b912:	4a21      	ldr	r2, [pc, #132]	; (800b998 <annexCode+0x6c8>)
 800b914:	6013      	str	r3, [r2, #0]
 800b916:	e003      	b.n	800b920 <annexCode+0x650>
        } else {
            f.ACC_CALIBRATED = 1;
 800b918:	4b1c      	ldr	r3, [pc, #112]	; (800b98c <annexCode+0x6bc>)
 800b91a:	f04f 0201 	mov.w	r2, #1
 800b91e:	709a      	strb	r2, [r3, #2]
        }
    }

    serialCom();
 800b920:	f004 f8a0 	bl	800fa64 <serialCom>

    if (sensors(SENSOR_GPS)) {
 800b924:	f04f 0010 	mov.w	r0, #16
 800b928:	f7f7 f8ae 	bl	8002a88 <sensors>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d018      	beq.n	800b964 <annexCode+0x694>
        static uint32_t GPSLEDTime;
        if ((int32_t)(currentTime - GPSLEDTime) >= 0 && (GPS_numSat >= 5)) {
 800b932:	4b17      	ldr	r3, [pc, #92]	; (800b990 <annexCode+0x6c0>)
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	4b19      	ldr	r3, [pc, #100]	; (800b99c <annexCode+0x6cc>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	1ad3      	subs	r3, r2, r3
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	db11      	blt.n	800b964 <annexCode+0x694>
 800b940:	4b17      	ldr	r3, [pc, #92]	; (800b9a0 <annexCode+0x6d0>)
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b04      	cmp	r3, #4
 800b946:	d90d      	bls.n	800b964 <annexCode+0x694>
            GPSLEDTime = currentTime + 150000;
 800b948:	4b11      	ldr	r3, [pc, #68]	; (800b990 <annexCode+0x6c0>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f503 3312 	add.w	r3, r3, #149504	; 0x24800
 800b950:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800b954:	4a11      	ldr	r2, [pc, #68]	; (800b99c <annexCode+0x6cc>)
 800b956:	6013      	str	r3, [r2, #0]
            LED1_TOGGLE;
 800b958:	4b0b      	ldr	r3, [pc, #44]	; (800b988 <annexCode+0x6b8>)
 800b95a:	4a0b      	ldr	r2, [pc, #44]	; (800b988 <annexCode+0x6b8>)
 800b95c:	68d2      	ldr	r2, [r2, #12]
 800b95e:	f082 0210 	eor.w	r2, r2, #16
 800b962:	60da      	str	r2, [r3, #12]
        }
    }

    // Read out gyro temperature. can use it for something somewhere. maybe get MCU temperature instead? lots of fun possibilities.
    if (gyro.temperature)
 800b964:	4b0f      	ldr	r3, [pc, #60]	; (800b9a4 <annexCode+0x6d4>)
 800b966:	68db      	ldr	r3, [r3, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d003      	beq.n	800b974 <annexCode+0x6a4>
        gyro.temperature(&telemTemperature1);
 800b96c:	4b0d      	ldr	r3, [pc, #52]	; (800b9a4 <annexCode+0x6d4>)
 800b96e:	68db      	ldr	r3, [r3, #12]
 800b970:	480d      	ldr	r0, [pc, #52]	; (800b9a8 <annexCode+0x6d8>)
 800b972:	4798      	blx	r3
    else {
        // TODO MCU temp
    }
}
 800b974:	f107 0720 	add.w	r7, r7, #32
 800b978:	46bd      	mov	sp, r7
 800b97a:	bdb0      	pop	{r4, r5, r7, pc}
 800b97c:	200009d0 	.word	0x200009d0
 800b980:	200009e8 	.word	0x200009e8
 800b984:	200009ec 	.word	0x200009ec
 800b988:	40010c00 	.word	0x40010c00
 800b98c:	20001250 	.word	0x20001250
 800b990:	20000904 	.word	0x20000904
 800b994:	200009d4 	.word	0x200009d4
 800b998:	200009d8 	.word	0x200009d8
 800b99c:	200009dc 	.word	0x200009dc
 800b9a0:	200012da 	.word	0x200012da
 800b9a4:	20001310 	.word	0x20001310
 800b9a8:	2000124c 	.word	0x2000124c

0800b9ac <pwmReadRawRC>:

uint16_t pwmReadRawRC(uint8_t chan)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	71fb      	strb	r3, [r7, #7]
    uint16_t data;

    data = pwmRead(mcfg.rcmap[chan]);
 800b9b6:	79fb      	ldrb	r3, [r7, #7]
 800b9b8:	4a0e      	ldr	r2, [pc, #56]	; (800b9f4 <pwmReadRawRC+0x48>)
 800b9ba:	18d3      	adds	r3, r2, r3
 800b9bc:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7fa fded 	bl	80065a0 <pwmRead>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	81fb      	strh	r3, [r7, #14]
    if (data < 750 || data > 2250)
 800b9ca:	89fa      	ldrh	r2, [r7, #14]
 800b9cc:	f240 23ed 	movw	r3, #749	; 0x2ed
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d904      	bls.n	800b9de <pwmReadRawRC+0x32>
 800b9d4:	89fa      	ldrh	r2, [r7, #14]
 800b9d6:	f640 03ca 	movw	r3, #2250	; 0x8ca
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d903      	bls.n	800b9e6 <pwmReadRawRC+0x3a>
        data = mcfg.midrc;
 800b9de:	4b05      	ldr	r3, [pc, #20]	; (800b9f4 <pwmReadRawRC+0x48>)
 800b9e0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800b9e4:	81fb      	strh	r3, [r7, #14]

    return data;
 800b9e6:	89fb      	ldrh	r3, [r7, #14]
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f107 0710 	add.w	r7, r7, #16
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}
 800b9f2:	bf00      	nop
 800b9f4:	20000c7c 	.word	0x20000c7c

0800b9f8 <computeRC>:

void computeRC(void)
{
 800b9f8:	b5b0      	push	{r4, r5, r7, lr}
 800b9fa:	b082      	sub	sp, #8
 800b9fc:	af00      	add	r7, sp, #0
    static int16_t rcData4Values[8][4], rcDataMean[8];
    static uint8_t rc4ValuesIndex = 0;
    uint8_t chan, a;

    rc4ValuesIndex++;
 800b9fe:	4b4b      	ldr	r3, [pc, #300]	; (800bb2c <computeRC+0x134>)
 800ba00:	781b      	ldrb	r3, [r3, #0]
 800ba02:	f103 0301 	add.w	r3, r3, #1
 800ba06:	b2da      	uxtb	r2, r3
 800ba08:	4b48      	ldr	r3, [pc, #288]	; (800bb2c <computeRC+0x134>)
 800ba0a:	701a      	strb	r2, [r3, #0]
    for (chan = 0; chan < 8; chan++) {
 800ba0c:	f04f 0300 	mov.w	r3, #0
 800ba10:	71fb      	strb	r3, [r7, #7]
 800ba12:	e083      	b.n	800bb1c <computeRC+0x124>
        rcData4Values[chan][rc4ValuesIndex % 4] = rcReadRawFunc(chan);
 800ba14:	79fd      	ldrb	r5, [r7, #7]
 800ba16:	4b45      	ldr	r3, [pc, #276]	; (800bb2c <computeRC+0x134>)
 800ba18:	781b      	ldrb	r3, [r3, #0]
 800ba1a:	f003 0403 	and.w	r4, r3, #3
 800ba1e:	4b44      	ldr	r3, [pc, #272]	; (800bb30 <computeRC+0x138>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	79fa      	ldrb	r2, [r7, #7]
 800ba24:	4610      	mov	r0, r2
 800ba26:	4798      	blx	r3
 800ba28:	4603      	mov	r3, r0
 800ba2a:	b299      	uxth	r1, r3
 800ba2c:	4b41      	ldr	r3, [pc, #260]	; (800bb34 <computeRC+0x13c>)
 800ba2e:	ea4f 0285 	mov.w	r2, r5, lsl #2
 800ba32:	1912      	adds	r2, r2, r4
 800ba34:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        rcDataMean[chan] = 0;
 800ba38:	79fa      	ldrb	r2, [r7, #7]
 800ba3a:	4b3f      	ldr	r3, [pc, #252]	; (800bb38 <computeRC+0x140>)
 800ba3c:	f04f 0100 	mov.w	r1, #0
 800ba40:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (a = 0; a < 4; a++)
 800ba44:	f04f 0300 	mov.w	r3, #0
 800ba48:	71bb      	strb	r3, [r7, #6]
 800ba4a:	e018      	b.n	800ba7e <computeRC+0x86>
            rcDataMean[chan] += rcData4Values[chan][a];
 800ba4c:	79fa      	ldrb	r2, [r7, #7]
 800ba4e:	79f9      	ldrb	r1, [r7, #7]
 800ba50:	4b39      	ldr	r3, [pc, #228]	; (800bb38 <computeRC+0x140>)
 800ba52:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800ba56:	b299      	uxth	r1, r3
 800ba58:	79fc      	ldrb	r4, [r7, #7]
 800ba5a:	79b8      	ldrb	r0, [r7, #6]
 800ba5c:	4b35      	ldr	r3, [pc, #212]	; (800bb34 <computeRC+0x13c>)
 800ba5e:	ea4f 0484 	mov.w	r4, r4, lsl #2
 800ba62:	1820      	adds	r0, r4, r0
 800ba64:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	18cb      	adds	r3, r1, r3
 800ba6c:	b29b      	uxth	r3, r3
 800ba6e:	b299      	uxth	r1, r3
 800ba70:	4b31      	ldr	r3, [pc, #196]	; (800bb38 <computeRC+0x140>)
 800ba72:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

    rc4ValuesIndex++;
    for (chan = 0; chan < 8; chan++) {
        rcData4Values[chan][rc4ValuesIndex % 4] = rcReadRawFunc(chan);
        rcDataMean[chan] = 0;
        for (a = 0; a < 4; a++)
 800ba76:	79bb      	ldrb	r3, [r7, #6]
 800ba78:	f103 0301 	add.w	r3, r3, #1
 800ba7c:	71bb      	strb	r3, [r7, #6]
 800ba7e:	79bb      	ldrb	r3, [r7, #6]
 800ba80:	2b03      	cmp	r3, #3
 800ba82:	d9e3      	bls.n	800ba4c <computeRC+0x54>
            rcDataMean[chan] += rcData4Values[chan][a];

        rcDataMean[chan] = (rcDataMean[chan] + 2) / 4;
 800ba84:	79fa      	ldrb	r2, [r7, #7]
 800ba86:	79f9      	ldrb	r1, [r7, #7]
 800ba88:	4b2b      	ldr	r3, [pc, #172]	; (800bb38 <computeRC+0x140>)
 800ba8a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800ba8e:	b21b      	sxth	r3, r3
 800ba90:	f103 0302 	add.w	r3, r3, #2
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	da01      	bge.n	800ba9c <computeRC+0xa4>
 800ba98:	f103 0303 	add.w	r3, r3, #3
 800ba9c:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800baa0:	b299      	uxth	r1, r3
 800baa2:	4b25      	ldr	r3, [pc, #148]	; (800bb38 <computeRC+0x140>)
 800baa4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if (rcDataMean[chan] < rcData[chan] - 3)
 800baa8:	79fa      	ldrb	r2, [r7, #7]
 800baaa:	4b23      	ldr	r3, [pc, #140]	; (800bb38 <computeRC+0x140>)
 800baac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bab0:	b21a      	sxth	r2, r3
 800bab2:	79f9      	ldrb	r1, [r7, #7]
 800bab4:	4b21      	ldr	r3, [pc, #132]	; (800bb3c <computeRC+0x144>)
 800bab6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800baba:	b21b      	sxth	r3, r3
 800babc:	f1a3 0303 	sub.w	r3, r3, #3
 800bac0:	429a      	cmp	r2, r3
 800bac2:	da0c      	bge.n	800bade <computeRC+0xe6>
            rcData[chan] = rcDataMean[chan] + 2;
 800bac4:	79fa      	ldrb	r2, [r7, #7]
 800bac6:	79f9      	ldrb	r1, [r7, #7]
 800bac8:	4b1b      	ldr	r3, [pc, #108]	; (800bb38 <computeRC+0x140>)
 800baca:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800bace:	b29b      	uxth	r3, r3
 800bad0:	f103 0302 	add.w	r3, r3, #2
 800bad4:	b29b      	uxth	r3, r3
 800bad6:	b299      	uxth	r1, r3
 800bad8:	4b18      	ldr	r3, [pc, #96]	; (800bb3c <computeRC+0x144>)
 800bada:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if (rcDataMean[chan] > rcData[chan] + 3)
 800bade:	79fa      	ldrb	r2, [r7, #7]
 800bae0:	4b15      	ldr	r3, [pc, #84]	; (800bb38 <computeRC+0x140>)
 800bae2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bae6:	b21a      	sxth	r2, r3
 800bae8:	79f9      	ldrb	r1, [r7, #7]
 800baea:	4b14      	ldr	r3, [pc, #80]	; (800bb3c <computeRC+0x144>)
 800baec:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800baf0:	b21b      	sxth	r3, r3
 800baf2:	f103 0303 	add.w	r3, r3, #3
 800baf6:	429a      	cmp	r2, r3
 800baf8:	dd0c      	ble.n	800bb14 <computeRC+0x11c>
            rcData[chan] = rcDataMean[chan] - 2;
 800bafa:	79fa      	ldrb	r2, [r7, #7]
 800bafc:	79f9      	ldrb	r1, [r7, #7]
 800bafe:	4b0e      	ldr	r3, [pc, #56]	; (800bb38 <computeRC+0x140>)
 800bb00:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	f1a3 0302 	sub.w	r3, r3, #2
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	b299      	uxth	r1, r3
 800bb0e:	4b0b      	ldr	r3, [pc, #44]	; (800bb3c <computeRC+0x144>)
 800bb10:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    static int16_t rcData4Values[8][4], rcDataMean[8];
    static uint8_t rc4ValuesIndex = 0;
    uint8_t chan, a;

    rc4ValuesIndex++;
    for (chan = 0; chan < 8; chan++) {
 800bb14:	79fb      	ldrb	r3, [r7, #7]
 800bb16:	f103 0301 	add.w	r3, r3, #1
 800bb1a:	71fb      	strb	r3, [r7, #7]
 800bb1c:	79fb      	ldrb	r3, [r7, #7]
 800bb1e:	2b07      	cmp	r3, #7
 800bb20:	f67f af78 	bls.w	800ba14 <computeRC+0x1c>
        if (rcDataMean[chan] < rcData[chan] - 3)
            rcData[chan] = rcDataMean[chan] + 2;
        if (rcDataMean[chan] > rcData[chan] + 3)
            rcData[chan] = rcDataMean[chan] - 2;
    }
}
 800bb24:	f107 0708 	add.w	r7, r7, #8
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bdb0      	pop	{r4, r5, r7, pc}
 800bb2c:	2000096a 	.word	0x2000096a
 800bb30:	20000914 	.word	0x20000914
 800bb34:	2000096c 	.word	0x2000096c
 800bb38:	200009ac 	.word	0x200009ac
 800bb3c:	20000104 	.word	0x20000104

0800bb40 <mwArm>:

static void mwArm(void)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	af00      	add	r7, sp, #0
    if (calibratingG == 0 && f.ACC_CALIBRATED) {
 800bb44:	4b10      	ldr	r3, [pc, #64]	; (800bb88 <mwArm+0x48>)
 800bb46:	881b      	ldrh	r3, [r3, #0]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d110      	bne.n	800bb6e <mwArm+0x2e>
 800bb4c:	4b0f      	ldr	r3, [pc, #60]	; (800bb8c <mwArm+0x4c>)
 800bb4e:	789b      	ldrb	r3, [r3, #2]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00c      	beq.n	800bb6e <mwArm+0x2e>
        // TODO: feature(FEATURE_FAILSAFE) && failsafeCnt < 2
        // TODO: && ( !feature || ( feature && ( failsafecnt > 2) )
        if (!f.ARMED) {         // arm now!
 800bb54:	4b0d      	ldr	r3, [pc, #52]	; (800bb8c <mwArm+0x4c>)
 800bb56:	785b      	ldrb	r3, [r3, #1]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d114      	bne.n	800bb86 <mwArm+0x46>
            f.ARMED = 1;
 800bb5c:	4b0b      	ldr	r3, [pc, #44]	; (800bb8c <mwArm+0x4c>)
 800bb5e:	f04f 0201 	mov.w	r2, #1
 800bb62:	705a      	strb	r2, [r3, #1]
            headFreeModeHold = heading;
 800bb64:	4b0a      	ldr	r3, [pc, #40]	; (800bb90 <mwArm+0x50>)
 800bb66:	881a      	ldrh	r2, [r3, #0]
 800bb68:	4b0a      	ldr	r3, [pc, #40]	; (800bb94 <mwArm+0x54>)
 800bb6a:	801a      	strh	r2, [r3, #0]
static void mwArm(void)
{
    if (calibratingG == 0 && f.ACC_CALIBRATED) {
        // TODO: feature(FEATURE_FAILSAFE) && failsafeCnt < 2
        // TODO: && ( !feature || ( feature && ( failsafecnt > 2) )
        if (!f.ARMED) {         // arm now!
 800bb6c:	e00b      	b.n	800bb86 <mwArm+0x46>
            f.ARMED = 1;
            headFreeModeHold = heading;
        }
    } else if (!f.ARMED) {
 800bb6e:	4b07      	ldr	r3, [pc, #28]	; (800bb8c <mwArm+0x4c>)
 800bb70:	785b      	ldrb	r3, [r3, #1]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d107      	bne.n	800bb86 <mwArm+0x46>
        blinkLED(2, 255, 1);
 800bb76:	f04f 0002 	mov.w	r0, #2
 800bb7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800bb7e:	f04f 0201 	mov.w	r2, #1
 800bb82:	f7ff fb65 	bl	800b250 <blinkLED>
    }
}
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	200009ec 	.word	0x200009ec
 800bb8c:	20001250 	.word	0x20001250
 800bb90:	2000133c 	.word	0x2000133c
 800bb94:	200012dc 	.word	0x200012dc

0800bb98 <mwDisarm>:

static void mwDisarm(void)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	af00      	add	r7, sp, #0
    if (f.ARMED)
 800bb9c:	4b05      	ldr	r3, [pc, #20]	; (800bbb4 <mwDisarm+0x1c>)
 800bb9e:	785b      	ldrb	r3, [r3, #1]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d003      	beq.n	800bbac <mwDisarm+0x14>
        f.ARMED = 0;
 800bba4:	4b03      	ldr	r3, [pc, #12]	; (800bbb4 <mwDisarm+0x1c>)
 800bba6:	f04f 0200 	mov.w	r2, #0
 800bbaa:	705a      	strb	r2, [r3, #1]
}
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bc80      	pop	{r7}
 800bbb0:	4770      	bx	lr
 800bbb2:	bf00      	nop
 800bbb4:	20001250 	.word	0x20001250

0800bbb8 <mwVario>:

static void mwVario(void)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	af00      	add	r7, sp, #0

}
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bc80      	pop	{r7}
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop

0800bbc4 <loop>:

void loop(void)
{
 800bbc4:	b590      	push	{r4, r7, lr}
 800bbc6:	b08b      	sub	sp, #44	; 0x2c
 800bbc8:	af00      	add	r7, sp, #0
    static uint8_t rcDelayCommand;      // this indicates the number of time (multiple of RC measurement at 50Hz) the sticks must be maintained to run or switch off motors
    static uint8_t rcSticks;            // this hold sticks position for command combos
    uint8_t stTmp = 0;
 800bbca:	f04f 0300 	mov.w	r3, #0
 800bbce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t axis, i;
    int16_t error, errorAngle;
    int16_t PTerm, ITerm, PTermACC, ITermACC = 0, PTermGYRO = 0, ITermGYRO = 0, DTerm;
 800bbd2:	f04f 0300 	mov.w	r3, #0
 800bbd6:	83bb      	strh	r3, [r7, #28]
 800bbd8:	f04f 0300 	mov.w	r3, #0
 800bbdc:	837b      	strh	r3, [r7, #26]
 800bbde:	f04f 0300 	mov.w	r3, #0
 800bbe2:	833b      	strh	r3, [r7, #24]
    static int16_t delta1[3], delta2[3];
    int16_t deltaSum;
    static uint32_t rcTime = 0;
    static int16_t initialThrottleHold;
    static uint32_t loopTime;
    uint16_t auxState = 0;
 800bbe4:	f04f 0300 	mov.w	r3, #0
 800bbe8:	82fb      	strh	r3, [r7, #22]
    int16_t prop;
    static uint8_t GPSNavReset = 1;

    // this will return false if spektrum is disabled. shrug.
    if (spektrumFrameComplete())
 800bbea:	f004 f89b 	bl	800fd24 <spektrumFrameComplete>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d001      	beq.n	800bbf8 <loop+0x34>
        computeRC();
 800bbf4:	f7ff ff00 	bl	800b9f8 <computeRC>

    if ((int32_t)(currentTime - rcTime) >= 0) { // 50Hz
 800bbf8:	4ba2      	ldr	r3, [pc, #648]	; (800be84 <loop+0x2c0>)
 800bbfa:	681a      	ldr	r2, [r3, #0]
 800bbfc:	4ba2      	ldr	r3, [pc, #648]	; (800be88 <loop+0x2c4>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	f2c0 851b 	blt.w	800c63e <loop+0xa7a>
        rcTime = currentTime + 20000;
 800bc08:	4b9e      	ldr	r3, [pc, #632]	; (800be84 <loop+0x2c0>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800bc10:	f103 0320 	add.w	r3, r3, #32
 800bc14:	4a9c      	ldr	r2, [pc, #624]	; (800be88 <loop+0x2c4>)
 800bc16:	6013      	str	r3, [r2, #0]
        // TODO clean this up. computeRC should handle this check
        if (!feature(FEATURE_SPEKTRUM))
 800bc18:	f04f 0008 	mov.w	r0, #8
 800bc1c:	f7f6 ff7a 	bl	8002b14 <feature>
 800bc20:	4603      	mov	r3, r0
 800bc22:	f083 0301 	eor.w	r3, r3, #1
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d001      	beq.n	800bc30 <loop+0x6c>
            computeRC();
 800bc2c:	f7ff fee4 	bl	800b9f8 <computeRC>
        if (feature(FEATURE_GPS) && mcfg.gps_type == GPS_I2C)
 800bc30:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bc34:	f7f6 ff6e 	bl	8002b14 <feature>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d008      	beq.n	800bc50 <loop+0x8c>
 800bc3e:	4b93      	ldr	r3, [pc, #588]	; (800be8c <loop+0x2c8>)
 800bc40:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 800bc44:	2b03      	cmp	r3, #3
 800bc46:	d103      	bne.n	800bc50 <loop+0x8c>
        	GPS_NewData('c');
 800bc48:	f04f 0063 	mov.w	r0, #99	; 0x63
 800bc4c:	f7fb fbfc 	bl	8007448 <GPS_NewData>
        // Failsafe routine
        if (feature(FEATURE_FAILSAFE)) {
 800bc50:	f44f 7000 	mov.w	r0, #512	; 0x200
 800bc54:	f7f6 ff5e 	bl	8002b14 <feature>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d06a      	beq.n	800bd34 <loop+0x170>
            if (failsafeCnt > (5 * cfg.failsafe_delay) && f.ARMED) { // Stabilize, and set Throttle to specified level
 800bc5e:	4b8c      	ldr	r3, [pc, #560]	; (800be90 <loop+0x2cc>)
 800bc60:	881b      	ldrh	r3, [r3, #0]
 800bc62:	b219      	sxth	r1, r3
 800bc64:	4b8b      	ldr	r3, [pc, #556]	; (800be94 <loop+0x2d0>)
 800bc66:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bc72:	189b      	adds	r3, r3, r2
 800bc74:	4299      	cmp	r1, r3
 800bc76:	dd3f      	ble.n	800bcf8 <loop+0x134>
 800bc78:	4b87      	ldr	r3, [pc, #540]	; (800be98 <loop+0x2d4>)
 800bc7a:	785b      	ldrb	r3, [r3, #1]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d03b      	beq.n	800bcf8 <loop+0x134>
                for (i = 0; i < 3; i++)
 800bc80:	f04f 0300 	mov.w	r3, #0
 800bc84:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bc88:	e00e      	b.n	800bca8 <loop+0xe4>
                    rcData[i] = mcfg.midrc;      // after specified guard time after RC signal is lost (in 0.1sec)
 800bc8a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800bc8e:	4b7f      	ldr	r3, [pc, #508]	; (800be8c <loop+0x2c8>)
 800bc90:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800bc94:	b299      	uxth	r1, r3
 800bc96:	4b81      	ldr	r3, [pc, #516]	; (800be9c <loop+0x2d8>)
 800bc98:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if (feature(FEATURE_GPS) && mcfg.gps_type == GPS_I2C)
        	GPS_NewData('c');
        // Failsafe routine
        if (feature(FEATURE_FAILSAFE)) {
            if (failsafeCnt > (5 * cfg.failsafe_delay) && f.ARMED) { // Stabilize, and set Throttle to specified level
                for (i = 0; i < 3; i++)
 800bc9c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bca0:	f103 0301 	add.w	r3, r3, #1
 800bca4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bca8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d9ec      	bls.n	800bc8a <loop+0xc6>
                    rcData[i] = mcfg.midrc;      // after specified guard time after RC signal is lost (in 0.1sec)
                rcData[THROTTLE] = cfg.failsafe_throttle;
 800bcb0:	4b78      	ldr	r3, [pc, #480]	; (800be94 <loop+0x2d0>)
 800bcb2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800bcb6:	b29a      	uxth	r2, r3
 800bcb8:	4b78      	ldr	r3, [pc, #480]	; (800be9c <loop+0x2d8>)
 800bcba:	80da      	strh	r2, [r3, #6]
                if (failsafeCnt > 5 * (cfg.failsafe_delay + cfg.failsafe_off_delay)) {  // Turn OFF motors after specified Time (in 0.1sec)
 800bcbc:	4b74      	ldr	r3, [pc, #464]	; (800be90 <loop+0x2cc>)
 800bcbe:	881b      	ldrh	r3, [r3, #0]
 800bcc0:	b219      	sxth	r1, r3
 800bcc2:	4b74      	ldr	r3, [pc, #464]	; (800be94 <loop+0x2d0>)
 800bcc4:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800bcc8:	461a      	mov	r2, r3
 800bcca:	4b72      	ldr	r3, [pc, #456]	; (800be94 <loop+0x2d0>)
 800bccc:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800bcd0:	18d2      	adds	r2, r2, r3
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bcd8:	189b      	adds	r3, r3, r2
 800bcda:	4299      	cmp	r1, r3
 800bcdc:	dd05      	ble.n	800bcea <loop+0x126>
                    mwDisarm();             // This will prevent the copter to automatically rearm if failsafe shuts it down and prevents
 800bcde:	f7ff ff5b 	bl	800bb98 <mwDisarm>
                    f.OK_TO_ARM = 0;        // to restart accidentely by just reconnect to the tx - you will have to switch off first to rearm
 800bce2:	4b6d      	ldr	r3, [pc, #436]	; (800be98 <loop+0x2d4>)
 800bce4:	f04f 0200 	mov.w	r2, #0
 800bce8:	701a      	strb	r2, [r3, #0]
                }
                failsafeEvents++;
 800bcea:	4b6d      	ldr	r3, [pc, #436]	; (800bea0 <loop+0x2dc>)
 800bcec:	881b      	ldrh	r3, [r3, #0]
 800bcee:	f103 0301 	add.w	r3, r3, #1
 800bcf2:	b29a      	uxth	r2, r3
 800bcf4:	4b6a      	ldr	r3, [pc, #424]	; (800bea0 <loop+0x2dc>)
 800bcf6:	801a      	strh	r2, [r3, #0]
            }
            if (failsafeCnt > (5 * cfg.failsafe_delay) && !f.ARMED) {  // Turn off "Ok To arm to prevent the motors from spinning after repowering the RX with low throttle and aux to arm
 800bcf8:	4b65      	ldr	r3, [pc, #404]	; (800be90 <loop+0x2cc>)
 800bcfa:	881b      	ldrh	r3, [r3, #0]
 800bcfc:	b219      	sxth	r1, r3
 800bcfe:	4b65      	ldr	r3, [pc, #404]	; (800be94 <loop+0x2d0>)
 800bd00:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800bd04:	461a      	mov	r2, r3
 800bd06:	4613      	mov	r3, r2
 800bd08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800bd0c:	189b      	adds	r3, r3, r2
 800bd0e:	4299      	cmp	r1, r3
 800bd10:	dd09      	ble.n	800bd26 <loop+0x162>
 800bd12:	4b61      	ldr	r3, [pc, #388]	; (800be98 <loop+0x2d4>)
 800bd14:	785b      	ldrb	r3, [r3, #1]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d105      	bne.n	800bd26 <loop+0x162>
                mwDisarm();         // This will prevent the copter to automatically rearm if failsafe shuts it down and prevents
 800bd1a:	f7ff ff3d 	bl	800bb98 <mwDisarm>
                f.OK_TO_ARM = 0;    // to restart accidentely by just reconnect to the tx - you will have to switch off first to rearm
 800bd1e:	4b5e      	ldr	r3, [pc, #376]	; (800be98 <loop+0x2d4>)
 800bd20:	f04f 0200 	mov.w	r2, #0
 800bd24:	701a      	strb	r2, [r3, #0]
            }
            failsafeCnt++;
 800bd26:	4b5a      	ldr	r3, [pc, #360]	; (800be90 <loop+0x2cc>)
 800bd28:	881b      	ldrh	r3, [r3, #0]
 800bd2a:	f103 0301 	add.w	r3, r3, #1
 800bd2e:	b29a      	uxth	r2, r3
 800bd30:	4b57      	ldr	r3, [pc, #348]	; (800be90 <loop+0x2cc>)
 800bd32:	801a      	strh	r2, [r3, #0]
        }
        // end of failsafe routine - next change is made with RcOptions setting

        // ------------------ STICKS COMMAND HANDLER --------------------
        // checking sticks positions
        for (i = 0; i < 4; i++) {
 800bd34:	f04f 0300 	mov.w	r3, #0
 800bd38:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bd3c:	e02d      	b.n	800bd9a <loop+0x1d6>
            stTmp >>= 2;
 800bd3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd42:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800bd46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if (rcData[i] > mcfg.mincheck)
 800bd4a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800bd4e:	4b53      	ldr	r3, [pc, #332]	; (800be9c <loop+0x2d8>)
 800bd50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bd54:	b21a      	sxth	r2, r3
 800bd56:	4b4d      	ldr	r3, [pc, #308]	; (800be8c <loop+0x2c8>)
 800bd58:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	dd05      	ble.n	800bd6c <loop+0x1a8>
                stTmp |= 0x80;  // check for MIN
 800bd60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bd68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if (rcData[i] < mcfg.maxcheck)
 800bd6c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800bd70:	4b4a      	ldr	r3, [pc, #296]	; (800be9c <loop+0x2d8>)
 800bd72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bd76:	b21a      	sxth	r2, r3
 800bd78:	4b44      	ldr	r3, [pc, #272]	; (800be8c <loop+0x2c8>)
 800bd7a:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 800bd7e:	429a      	cmp	r2, r3
 800bd80:	da05      	bge.n	800bd8e <loop+0x1ca>
                stTmp |= 0x40;  // check for MAX
 800bd82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
        // end of failsafe routine - next change is made with RcOptions setting

        // ------------------ STICKS COMMAND HANDLER --------------------
        // checking sticks positions
        for (i = 0; i < 4; i++) {
 800bd8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bd92:	f103 0301 	add.w	r3, r3, #1
 800bd96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bd9a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bd9e:	2b03      	cmp	r3, #3
 800bda0:	d9cd      	bls.n	800bd3e <loop+0x17a>
            if (rcData[i] > mcfg.mincheck)
                stTmp |= 0x80;  // check for MIN
            if (rcData[i] < mcfg.maxcheck)
                stTmp |= 0x40;  // check for MAX
        }
        if (stTmp == rcSticks) {
 800bda2:	4b40      	ldr	r3, [pc, #256]	; (800bea4 <loop+0x2e0>)
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bdaa:	429a      	cmp	r2, r3
 800bdac:	d10b      	bne.n	800bdc6 <loop+0x202>
            if (rcDelayCommand < 250)
 800bdae:	4b3e      	ldr	r3, [pc, #248]	; (800bea8 <loop+0x2e4>)
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	2bf9      	cmp	r3, #249	; 0xf9
 800bdb4:	d80b      	bhi.n	800bdce <loop+0x20a>
                rcDelayCommand++;
 800bdb6:	4b3c      	ldr	r3, [pc, #240]	; (800bea8 <loop+0x2e4>)
 800bdb8:	781b      	ldrb	r3, [r3, #0]
 800bdba:	f103 0301 	add.w	r3, r3, #1
 800bdbe:	b2da      	uxtb	r2, r3
 800bdc0:	4b39      	ldr	r3, [pc, #228]	; (800bea8 <loop+0x2e4>)
 800bdc2:	701a      	strb	r2, [r3, #0]
 800bdc4:	e003      	b.n	800bdce <loop+0x20a>
        } else
            rcDelayCommand = 0;
 800bdc6:	4b38      	ldr	r3, [pc, #224]	; (800bea8 <loop+0x2e4>)
 800bdc8:	f04f 0200 	mov.w	r2, #0
 800bdcc:	701a      	strb	r2, [r3, #0]
        rcSticks = stTmp;
 800bdce:	4b35      	ldr	r3, [pc, #212]	; (800bea4 <loop+0x2e0>)
 800bdd0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bdd4:	701a      	strb	r2, [r3, #0]

        // perform actions
        if (rcData[THROTTLE] < mcfg.mincheck) {
 800bdd6:	4b31      	ldr	r3, [pc, #196]	; (800be9c <loop+0x2d8>)
 800bdd8:	88db      	ldrh	r3, [r3, #6]
 800bdda:	b21a      	sxth	r2, r3
 800bddc:	4b2b      	ldr	r3, [pc, #172]	; (800be8c <loop+0x2c8>)
 800bdde:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800bde2:	429a      	cmp	r2, r3
 800bde4:	da28      	bge.n	800be38 <loop+0x274>
            errorGyroI[ROLL] = 0;
 800bde6:	4b31      	ldr	r3, [pc, #196]	; (800beac <loop+0x2e8>)
 800bde8:	f04f 0200 	mov.w	r2, #0
 800bdec:	801a      	strh	r2, [r3, #0]
            errorGyroI[PITCH] = 0;
 800bdee:	4b2f      	ldr	r3, [pc, #188]	; (800beac <loop+0x2e8>)
 800bdf0:	f04f 0200 	mov.w	r2, #0
 800bdf4:	805a      	strh	r2, [r3, #2]
            errorGyroI[YAW] = 0;
 800bdf6:	4b2d      	ldr	r3, [pc, #180]	; (800beac <loop+0x2e8>)
 800bdf8:	f04f 0200 	mov.w	r2, #0
 800bdfc:	809a      	strh	r2, [r3, #4]
            errorAngleI[ROLL] = 0;
 800bdfe:	4b2c      	ldr	r3, [pc, #176]	; (800beb0 <loop+0x2ec>)
 800be00:	f04f 0200 	mov.w	r2, #0
 800be04:	801a      	strh	r2, [r3, #0]
            errorAngleI[PITCH] = 0;
 800be06:	4b2a      	ldr	r3, [pc, #168]	; (800beb0 <loop+0x2ec>)
 800be08:	f04f 0200 	mov.w	r2, #0
 800be0c:	805a      	strh	r2, [r3, #2]
            if (cfg.activate[BOXARM] > 0) { // Arming/Disarming via ARM BOX
 800be0e:	4b21      	ldr	r3, [pc, #132]	; (800be94 <loop+0x2d0>)
 800be10:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800be12:	2b00      	cmp	r3, #0
 800be14:	d010      	beq.n	800be38 <loop+0x274>
                if (rcOptions[BOXARM] && f.OK_TO_ARM)
 800be16:	4b27      	ldr	r3, [pc, #156]	; (800beb4 <loop+0x2f0>)
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d006      	beq.n	800be2c <loop+0x268>
 800be1e:	4b1e      	ldr	r3, [pc, #120]	; (800be98 <loop+0x2d4>)
 800be20:	781b      	ldrb	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d002      	beq.n	800be2c <loop+0x268>
                    mwArm();
 800be26:	f7ff fe8b 	bl	800bb40 <mwArm>
 800be2a:	e005      	b.n	800be38 <loop+0x274>
                else if (f.ARMED)
 800be2c:	4b1a      	ldr	r3, [pc, #104]	; (800be98 <loop+0x2d4>)
 800be2e:	785b      	ldrb	r3, [r3, #1]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d001      	beq.n	800be38 <loop+0x274>
                    mwDisarm();
 800be34:	f7ff feb0 	bl	800bb98 <mwDisarm>
            }
        }

        if (rcDelayCommand == 20) {
 800be38:	4b1b      	ldr	r3, [pc, #108]	; (800bea8 <loop+0x2e4>)
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	2b14      	cmp	r3, #20
 800be3e:	f040 815c 	bne.w	800c0fa <loop+0x536>
            if (f.ARMED) {      // actions during armed
 800be42:	4b15      	ldr	r3, [pc, #84]	; (800be98 <loop+0x2d4>)
 800be44:	785b      	ldrb	r3, [r3, #1]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d036      	beq.n	800beb8 <loop+0x2f4>
                // Disarm on throttle down + yaw
                if (cfg.activate[BOXARM] == 0 && (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_CE))
 800be4a:	4b12      	ldr	r3, [pc, #72]	; (800be94 <loop+0x2d0>)
 800be4c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d105      	bne.n	800be5e <loop+0x29a>
 800be52:	4b14      	ldr	r3, [pc, #80]	; (800bea4 <loop+0x2e0>)
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	2b5f      	cmp	r3, #95	; 0x5f
 800be58:	d101      	bne.n	800be5e <loop+0x29a>
                    mwDisarm();
 800be5a:	f7ff fe9d 	bl	800bb98 <mwDisarm>
                // Disarm on roll (only when retarded_arm is enabled)
                if (mcfg.retarded_arm && cfg.activate[BOXARM] == 0 && (rcSticks == THR_LO + YAW_CE + PIT_CE + ROL_LO))
 800be5e:	4b0b      	ldr	r3, [pc, #44]	; (800be8c <loop+0x2c8>)
 800be60:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800be64:	2b00      	cmp	r3, #0
 800be66:	f000 8148 	beq.w	800c0fa <loop+0x536>
 800be6a:	4b0a      	ldr	r3, [pc, #40]	; (800be94 <loop+0x2d0>)
 800be6c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f040 8143 	bne.w	800c0fa <loop+0x536>
 800be74:	4b0b      	ldr	r3, [pc, #44]	; (800bea4 <loop+0x2e0>)
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	2b7d      	cmp	r3, #125	; 0x7d
 800be7a:	f040 813e 	bne.w	800c0fa <loop+0x536>
                    mwDisarm();
 800be7e:	f7ff fe8b 	bl	800bb98 <mwDisarm>
 800be82:	e13a      	b.n	800c0fa <loop+0x536>
 800be84:	20000904 	.word	0x20000904
 800be88:	20000930 	.word	0x20000930
 800be8c:	20000c7c 	.word	0x20000c7c
 800be90:	20000910 	.word	0x20000910
 800be94:	20000be0 	.word	0x20000be0
 800be98:	20001250 	.word	0x20001250
 800be9c:	20000104 	.word	0x20000104
 800bea0:	20000912 	.word	0x20000912
 800bea4:	20000934 	.word	0x20000934
 800bea8:	20000935 	.word	0x20000935
 800beac:	20000938 	.word	0x20000938
 800beb0:	20000940 	.word	0x20000940
 800beb4:	200012b8 	.word	0x200012b8
            } else {            // actions during not armed
                i = 0;
 800beb8:	f04f 0300 	mov.w	r3, #0
 800bebc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                // GYRO calibration
                if (rcSticks == THR_LO + YAW_LO + PIT_LO + ROL_CE) {
 800bec0:	4b73      	ldr	r3, [pc, #460]	; (800c090 <loop+0x4cc>)
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	2b57      	cmp	r3, #87	; 0x57
 800bec6:	d118      	bne.n	800befa <loop+0x336>
                    calibratingG = 1000;
 800bec8:	4b72      	ldr	r3, [pc, #456]	; (800c094 <loop+0x4d0>)
 800beca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bece:	801a      	strh	r2, [r3, #0]
                    if (feature(FEATURE_GPS))
 800bed0:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bed4:	f7f6 fe1e 	bl	8002b14 <feature>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d001      	beq.n	800bee2 <loop+0x31e>
                        GPS_reset_home_position();
 800bede:	f7fb fcb5 	bl	800784c <GPS_reset_home_position>
                    if (sensors(SENSOR_BARO))
 800bee2:	f04f 0002 	mov.w	r0, #2
 800bee6:	f7f6 fdcf 	bl	8002a88 <sensors>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d034      	beq.n	800bf5a <loop+0x396>
                        calibratingB = 10; // calibrate baro to new ground level (10 * 25 ms = ~250 ms non blocking)
 800bef0:	4b69      	ldr	r3, [pc, #420]	; (800c098 <loop+0x4d4>)
 800bef2:	f04f 020a 	mov.w	r2, #10
 800bef6:	801a      	strh	r2, [r3, #0]
 800bef8:	e02f      	b.n	800bf5a <loop+0x396>
                // Inflight ACC Calibration
                } else if (feature(FEATURE_INFLIGHT_ACC_CAL) && (rcSticks == THR_LO + YAW_LO + PIT_HI + ROL_HI)) {
 800befa:	f04f 0004 	mov.w	r0, #4
 800befe:	f7f6 fe09 	bl	8002b14 <feature>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d028      	beq.n	800bf5a <loop+0x396>
 800bf08:	4b61      	ldr	r3, [pc, #388]	; (800c090 <loop+0x4cc>)
 800bf0a:	781b      	ldrb	r3, [r3, #0]
 800bf0c:	2b5a      	cmp	r3, #90	; 0x5a
 800bf0e:	d124      	bne.n	800bf5a <loop+0x396>
                    if (AccInflightCalibrationMeasurementDone) {        // trigger saving into eeprom after landing
 800bf10:	4b62      	ldr	r3, [pc, #392]	; (800c09c <loop+0x4d8>)
 800bf12:	881b      	ldrh	r3, [r3, #0]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d008      	beq.n	800bf2a <loop+0x366>
                        AccInflightCalibrationMeasurementDone = 0;
 800bf18:	4b60      	ldr	r3, [pc, #384]	; (800c09c <loop+0x4d8>)
 800bf1a:	f04f 0200 	mov.w	r2, #0
 800bf1e:	801a      	strh	r2, [r3, #0]
                        AccInflightCalibrationSavetoEEProm = 1;
 800bf20:	4b5f      	ldr	r3, [pc, #380]	; (800c0a0 <loop+0x4dc>)
 800bf22:	f04f 0201 	mov.w	r2, #1
 800bf26:	801a      	strh	r2, [r3, #0]
 800bf28:	e017      	b.n	800bf5a <loop+0x396>
                    } else {
                        AccInflightCalibrationArmed = !AccInflightCalibrationArmed;
 800bf2a:	4b5e      	ldr	r3, [pc, #376]	; (800c0a4 <loop+0x4e0>)
 800bf2c:	881b      	ldrh	r3, [r3, #0]
 800bf2e:	b21b      	sxth	r3, r3
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	bf14      	ite	ne
 800bf34:	2300      	movne	r3, #0
 800bf36:	2301      	moveq	r3, #1
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	4b59      	ldr	r3, [pc, #356]	; (800c0a4 <loop+0x4e0>)
 800bf3e:	801a      	strh	r2, [r3, #0]
                        if (AccInflightCalibrationArmed) {
 800bf40:	4b58      	ldr	r3, [pc, #352]	; (800c0a4 <loop+0x4e0>)
 800bf42:	881b      	ldrh	r3, [r3, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d004      	beq.n	800bf52 <loop+0x38e>
                            toggleBeep = 2;
 800bf48:	4b57      	ldr	r3, [pc, #348]	; (800c0a8 <loop+0x4e4>)
 800bf4a:	f04f 0202 	mov.w	r2, #2
 800bf4e:	701a      	strb	r2, [r3, #0]
 800bf50:	e003      	b.n	800bf5a <loop+0x396>
                        } else {
                            toggleBeep = 3;
 800bf52:	4b55      	ldr	r3, [pc, #340]	; (800c0a8 <loop+0x4e4>)
 800bf54:	f04f 0203 	mov.w	r2, #3
 800bf58:	701a      	strb	r2, [r3, #0]
                        }
                    }
                }

                // Multiple configuration profiles
                if (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_LO)          // ROLL left  -> Profile 1
 800bf5a:	4b4d      	ldr	r3, [pc, #308]	; (800c090 <loop+0x4cc>)
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	2b5d      	cmp	r3, #93	; 0x5d
 800bf60:	d104      	bne.n	800bf6c <loop+0x3a8>
                    i = 1;
 800bf62:	f04f 0301 	mov.w	r3, #1
 800bf66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bf6a:	e010      	b.n	800bf8e <loop+0x3ca>
                else if (rcSticks == THR_LO + YAW_LO + PIT_HI + ROL_CE)     // PITCH up   -> Profile 2
 800bf6c:	4b48      	ldr	r3, [pc, #288]	; (800c090 <loop+0x4cc>)
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	2b5b      	cmp	r3, #91	; 0x5b
 800bf72:	d104      	bne.n	800bf7e <loop+0x3ba>
                    i = 2;
 800bf74:	f04f 0302 	mov.w	r3, #2
 800bf78:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bf7c:	e007      	b.n	800bf8e <loop+0x3ca>
                else if (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_HI)     // ROLL right -> Profile 3
 800bf7e:	4b44      	ldr	r3, [pc, #272]	; (800c090 <loop+0x4cc>)
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	2b5e      	cmp	r3, #94	; 0x5e
 800bf84:	d103      	bne.n	800bf8e <loop+0x3ca>
                    i = 3;
 800bf86:	f04f 0303 	mov.w	r3, #3
 800bf8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                if (i) {
 800bf8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d016      	beq.n	800bfc4 <loop+0x400>
                    mcfg.current_profile = i - 1;
 800bf96:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bf9a:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf9e:	b2da      	uxtb	r2, r3
 800bfa0:	4b42      	ldr	r3, [pc, #264]	; (800c0ac <loop+0x4e8>)
 800bfa2:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
                    writeEEPROM(0, false);
 800bfa6:	f04f 0000 	mov.w	r0, #0
 800bfaa:	f04f 0100 	mov.w	r1, #0
 800bfae:	f7f6 fa2d 	bl	800240c <writeEEPROM>
                    blinkLED(2, 40, i);
 800bfb2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bfb6:	f04f 0002 	mov.w	r0, #2
 800bfba:	f04f 0128 	mov.w	r1, #40	; 0x28
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	f7ff f946 	bl	800b250 <blinkLED>
                    // TODO alarmArray[0] = i;
                }

                // Arm via YAW
                if (cfg.activate[BOXARM] == 0 && (rcSticks == THR_LO + YAW_HI + PIT_CE + ROL_CE))
 800bfc4:	4b3a      	ldr	r3, [pc, #232]	; (800c0b0 <loop+0x4ec>)
 800bfc6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d106      	bne.n	800bfda <loop+0x416>
 800bfcc:	4b30      	ldr	r3, [pc, #192]	; (800c090 <loop+0x4cc>)
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	2b6f      	cmp	r3, #111	; 0x6f
 800bfd2:	d102      	bne.n	800bfda <loop+0x416>
                    mwArm();
 800bfd4:	f7ff fdb4 	bl	800bb40 <mwArm>
 800bfd8:	e020      	b.n	800c01c <loop+0x458>
                // Arm via ROLL
                else if (mcfg.retarded_arm && cfg.activate[BOXARM] == 0 && (rcSticks == THR_LO + YAW_CE + PIT_CE + ROL_HI))
 800bfda:	4b34      	ldr	r3, [pc, #208]	; (800c0ac <loop+0x4e8>)
 800bfdc:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00a      	beq.n	800bffa <loop+0x436>
 800bfe4:	4b32      	ldr	r3, [pc, #200]	; (800c0b0 <loop+0x4ec>)
 800bfe6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d106      	bne.n	800bffa <loop+0x436>
 800bfec:	4b28      	ldr	r3, [pc, #160]	; (800c090 <loop+0x4cc>)
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	2b7e      	cmp	r3, #126	; 0x7e
 800bff2:	d102      	bne.n	800bffa <loop+0x436>
                    mwArm();
 800bff4:	f7ff fda4 	bl	800bb40 <mwArm>
 800bff8:	e010      	b.n	800c01c <loop+0x458>
                // Calibrating Acc
                else if (rcSticks == THR_HI + YAW_LO + PIT_LO + ROL_CE)
 800bffa:	4b25      	ldr	r3, [pc, #148]	; (800c090 <loop+0x4cc>)
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	2b97      	cmp	r3, #151	; 0x97
 800c000:	d104      	bne.n	800c00c <loop+0x448>
                    calibratingA = 400;
 800c002:	4b2c      	ldr	r3, [pc, #176]	; (800c0b4 <loop+0x4f0>)
 800c004:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c008:	801a      	strh	r2, [r3, #0]
 800c00a:	e007      	b.n	800c01c <loop+0x458>
                // Calibrating Mag
                else if (rcSticks == THR_HI + YAW_HI + PIT_LO + ROL_CE)
 800c00c:	4b20      	ldr	r3, [pc, #128]	; (800c090 <loop+0x4cc>)
 800c00e:	781b      	ldrb	r3, [r3, #0]
 800c010:	2ba7      	cmp	r3, #167	; 0xa7
 800c012:	d103      	bne.n	800c01c <loop+0x458>
                    f.CALIBRATE_MAG = 1;
 800c014:	4b28      	ldr	r3, [pc, #160]	; (800c0b8 <loop+0x4f4>)
 800c016:	f04f 0201 	mov.w	r2, #1
 800c01a:	739a      	strb	r2, [r3, #14]
                i = 0;
 800c01c:	f04f 0300 	mov.w	r3, #0
 800c020:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                // Acc Trim
                if (rcSticks == THR_HI + YAW_CE + PIT_HI + ROL_CE) {
 800c024:	4b1a      	ldr	r3, [pc, #104]	; (800c090 <loop+0x4cc>)
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	2bbb      	cmp	r3, #187	; 0xbb
 800c02a:	d10d      	bne.n	800c048 <loop+0x484>
                    cfg.angleTrim[PITCH] += 2;
 800c02c:	4b20      	ldr	r3, [pc, #128]	; (800c0b0 <loop+0x4ec>)
 800c02e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c030:	b29b      	uxth	r3, r3
 800c032:	f103 0302 	add.w	r3, r3, #2
 800c036:	b29b      	uxth	r3, r3
 800c038:	b29a      	uxth	r2, r3
 800c03a:	4b1d      	ldr	r3, [pc, #116]	; (800c0b0 <loop+0x4ec>)
 800c03c:	855a      	strh	r2, [r3, #42]	; 0x2a
                    i = 1;
 800c03e:	f04f 0301 	mov.w	r3, #1
 800c042:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c046:	e04a      	b.n	800c0de <loop+0x51a>
                } else if (rcSticks == THR_HI + YAW_CE + PIT_LO + ROL_CE) {
 800c048:	4b11      	ldr	r3, [pc, #68]	; (800c090 <loop+0x4cc>)
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	2bb7      	cmp	r3, #183	; 0xb7
 800c04e:	d10d      	bne.n	800c06c <loop+0x4a8>
                    cfg.angleTrim[PITCH] -= 2;
 800c050:	4b17      	ldr	r3, [pc, #92]	; (800c0b0 <loop+0x4ec>)
 800c052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c054:	b29b      	uxth	r3, r3
 800c056:	f1a3 0302 	sub.w	r3, r3, #2
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	b29a      	uxth	r2, r3
 800c05e:	4b14      	ldr	r3, [pc, #80]	; (800c0b0 <loop+0x4ec>)
 800c060:	855a      	strh	r2, [r3, #42]	; 0x2a
                    i = 1;
 800c062:	f04f 0301 	mov.w	r3, #1
 800c066:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c06a:	e038      	b.n	800c0de <loop+0x51a>
                } else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_HI) {
 800c06c:	4b08      	ldr	r3, [pc, #32]	; (800c090 <loop+0x4cc>)
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	2bbe      	cmp	r3, #190	; 0xbe
 800c072:	d123      	bne.n	800c0bc <loop+0x4f8>
                    cfg.angleTrim[ROLL] += 2;
 800c074:	4b0e      	ldr	r3, [pc, #56]	; (800c0b0 <loop+0x4ec>)
 800c076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c078:	b29b      	uxth	r3, r3
 800c07a:	f103 0302 	add.w	r3, r3, #2
 800c07e:	b29b      	uxth	r3, r3
 800c080:	b29a      	uxth	r2, r3
 800c082:	4b0b      	ldr	r3, [pc, #44]	; (800c0b0 <loop+0x4ec>)
 800c084:	851a      	strh	r2, [r3, #40]	; 0x28
                    i = 1;
 800c086:	f04f 0301 	mov.w	r3, #1
 800c08a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c08e:	e026      	b.n	800c0de <loop+0x51a>
 800c090:	20000934 	.word	0x20000934
 800c094:	200009ec 	.word	0x200009ec
 800c098:	200009ea 	.word	0x200009ea
 800c09c:	20000928 	.word	0x20000928
 800c0a0:	2000092a 	.word	0x2000092a
 800c0a4:	200012e8 	.word	0x200012e8
 800c0a8:	20000900 	.word	0x20000900
 800c0ac:	20000c7c 	.word	0x20000c7c
 800c0b0:	20000be0 	.word	0x20000be0
 800c0b4:	200009e8 	.word	0x200009e8
 800c0b8:	20001250 	.word	0x20001250
                } else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_LO) {
 800c0bc:	4b91      	ldr	r3, [pc, #580]	; (800c304 <loop+0x740>)
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	2bbd      	cmp	r3, #189	; 0xbd
 800c0c2:	d10c      	bne.n	800c0de <loop+0x51a>
                    cfg.angleTrim[ROLL] -= 2;
 800c0c4:	4b90      	ldr	r3, [pc, #576]	; (800c308 <loop+0x744>)
 800c0c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c0c8:	b29b      	uxth	r3, r3
 800c0ca:	f1a3 0302 	sub.w	r3, r3, #2
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	b29a      	uxth	r2, r3
 800c0d2:	4b8d      	ldr	r3, [pc, #564]	; (800c308 <loop+0x744>)
 800c0d4:	851a      	strh	r2, [r3, #40]	; 0x28
                    i = 1;
 800c0d6:	f04f 0301 	mov.w	r3, #1
 800c0da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                }
                if (i) {
 800c0de:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d009      	beq.n	800c0fa <loop+0x536>
                    writeEEPROM(1, false);
 800c0e6:	f04f 0001 	mov.w	r0, #1
 800c0ea:	f04f 0100 	mov.w	r1, #0
 800c0ee:	f7f6 f98d 	bl	800240c <writeEEPROM>
                    rcDelayCommand = 0; // allow autorepetition
 800c0f2:	4b86      	ldr	r3, [pc, #536]	; (800c30c <loop+0x748>)
 800c0f4:	f04f 0200 	mov.w	r2, #0
 800c0f8:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        if (feature(FEATURE_INFLIGHT_ACC_CAL)) {
 800c0fa:	f04f 0004 	mov.w	r0, #4
 800c0fe:	f7f6 fd09 	bl	8002b14 <feature>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d03c      	beq.n	800c182 <loop+0x5be>
            if (AccInflightCalibrationArmed && f.ARMED && rcData[THROTTLE] > mcfg.mincheck && !rcOptions[BOXARM]) {   // Copter is airborne and you are turning it off via boxarm : start measurement
 800c108:	4b81      	ldr	r3, [pc, #516]	; (800c310 <loop+0x74c>)
 800c10a:	881b      	ldrh	r3, [r3, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d017      	beq.n	800c140 <loop+0x57c>
 800c110:	4b80      	ldr	r3, [pc, #512]	; (800c314 <loop+0x750>)
 800c112:	785b      	ldrb	r3, [r3, #1]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d013      	beq.n	800c140 <loop+0x57c>
 800c118:	4b7f      	ldr	r3, [pc, #508]	; (800c318 <loop+0x754>)
 800c11a:	88db      	ldrh	r3, [r3, #6]
 800c11c:	b21a      	sxth	r2, r3
 800c11e:	4b7f      	ldr	r3, [pc, #508]	; (800c31c <loop+0x758>)
 800c120:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800c124:	429a      	cmp	r2, r3
 800c126:	dd0b      	ble.n	800c140 <loop+0x57c>
 800c128:	4b7d      	ldr	r3, [pc, #500]	; (800c320 <loop+0x75c>)
 800c12a:	781b      	ldrb	r3, [r3, #0]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d107      	bne.n	800c140 <loop+0x57c>
                InflightcalibratingA = 50;
 800c130:	4b7c      	ldr	r3, [pc, #496]	; (800c324 <loop+0x760>)
 800c132:	f04f 0232 	mov.w	r2, #50	; 0x32
 800c136:	801a      	strh	r2, [r3, #0]
                AccInflightCalibrationArmed = 0;
 800c138:	4b75      	ldr	r3, [pc, #468]	; (800c310 <loop+0x74c>)
 800c13a:	f04f 0200 	mov.w	r2, #0
 800c13e:	801a      	strh	r2, [r3, #0]
            }
            if (rcOptions[BOXCALIB]) {      // Use the Calib Option to activate : Calib = TRUE Meausrement started, Land and Calib = 0 measurement stored
 800c140:	4b77      	ldr	r3, [pc, #476]	; (800c320 <loop+0x75c>)
 800c142:	7c5b      	ldrb	r3, [r3, #17]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d00c      	beq.n	800c162 <loop+0x59e>
                if (!AccInflightCalibrationActive && !AccInflightCalibrationMeasurementDone)
 800c148:	4b77      	ldr	r3, [pc, #476]	; (800c328 <loop+0x764>)
 800c14a:	881b      	ldrh	r3, [r3, #0]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d118      	bne.n	800c182 <loop+0x5be>
 800c150:	4b76      	ldr	r3, [pc, #472]	; (800c32c <loop+0x768>)
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d114      	bne.n	800c182 <loop+0x5be>
                    InflightcalibratingA = 50;
 800c158:	4b72      	ldr	r3, [pc, #456]	; (800c324 <loop+0x760>)
 800c15a:	f04f 0232 	mov.w	r2, #50	; 0x32
 800c15e:	801a      	strh	r2, [r3, #0]
 800c160:	e00f      	b.n	800c182 <loop+0x5be>
            } else if (AccInflightCalibrationMeasurementDone && !f.ARMED) {
 800c162:	4b72      	ldr	r3, [pc, #456]	; (800c32c <loop+0x768>)
 800c164:	881b      	ldrh	r3, [r3, #0]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d00b      	beq.n	800c182 <loop+0x5be>
 800c16a:	4b6a      	ldr	r3, [pc, #424]	; (800c314 <loop+0x750>)
 800c16c:	785b      	ldrb	r3, [r3, #1]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d107      	bne.n	800c182 <loop+0x5be>
                AccInflightCalibrationMeasurementDone = 0;
 800c172:	4b6e      	ldr	r3, [pc, #440]	; (800c32c <loop+0x768>)
 800c174:	f04f 0200 	mov.w	r2, #0
 800c178:	801a      	strh	r2, [r3, #0]
                AccInflightCalibrationSavetoEEProm = 1;
 800c17a:	4b6d      	ldr	r3, [pc, #436]	; (800c330 <loop+0x76c>)
 800c17c:	f04f 0201 	mov.w	r2, #1
 800c180:	801a      	strh	r2, [r3, #0]
            }
        }

        // Check AUX switches
        for (i = 0; i < 4; i++)
 800c182:	f04f 0300 	mov.w	r3, #0
 800c186:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c18a:	e06b      	b.n	800c264 <loop+0x6a0>
            auxState |= (rcData[AUX1 + i] < 1300) << (3 * i) | (1300 < rcData[AUX1 + i] && rcData[AUX1 + i] < 1700) << (3 * i + 1) | (rcData[AUX1 + i] > 1700) << (3 * i + 2);
 800c18c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c190:	f103 0204 	add.w	r2, r3, #4
 800c194:	4b60      	ldr	r3, [pc, #384]	; (800c318 <loop+0x754>)
 800c196:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c19a:	b21a      	sxth	r2, r3
 800c19c:	f240 5313 	movw	r3, #1299	; 0x513
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	bfcc      	ite	gt
 800c1a4:	2300      	movgt	r3, #0
 800c1a6:	2301      	movle	r3, #1
 800c1a8:	b2db      	uxtb	r3, r3
 800c1aa:	4619      	mov	r1, r3
 800c1ac:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800c1b0:	4613      	mov	r3, r2
 800c1b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c1b6:	189b      	adds	r3, r3, r2
 800c1b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c1bc:	b298      	uxth	r0, r3
 800c1be:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c1c2:	f103 0204 	add.w	r2, r3, #4
 800c1c6:	4b54      	ldr	r3, [pc, #336]	; (800c318 <loop+0x754>)
 800c1c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c1cc:	b21a      	sxth	r2, r3
 800c1ce:	f240 5314 	movw	r3, #1300	; 0x514
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	dd0e      	ble.n	800c1f4 <loop+0x630>
 800c1d6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c1da:	f103 0204 	add.w	r2, r3, #4
 800c1de:	4b4e      	ldr	r3, [pc, #312]	; (800c318 <loop+0x754>)
 800c1e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c1e4:	b21a      	sxth	r2, r3
 800c1e6:	f240 63a3 	movw	r3, #1699	; 0x6a3
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	dc02      	bgt.n	800c1f4 <loop+0x630>
 800c1ee:	f04f 0201 	mov.w	r2, #1
 800c1f2:	e001      	b.n	800c1f8 <loop+0x634>
 800c1f4:	f04f 0200 	mov.w	r2, #0
 800c1f8:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c202:	185b      	adds	r3, r3, r1
 800c204:	f103 0301 	add.w	r3, r3, #1
 800c208:	fa02 f303 	lsl.w	r3, r2, r3
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	4602      	mov	r2, r0
 800c210:	4313      	orrs	r3, r2
 800c212:	b299      	uxth	r1, r3
 800c214:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c218:	f103 0204 	add.w	r2, r3, #4
 800c21c:	4b3e      	ldr	r3, [pc, #248]	; (800c318 <loop+0x754>)
 800c21e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c222:	b21a      	sxth	r2, r3
 800c224:	f240 63a4 	movw	r3, #1700	; 0x6a4
 800c228:	429a      	cmp	r2, r3
 800c22a:	bfd4      	ite	le
 800c22c:	2300      	movle	r3, #0
 800c22e:	2301      	movgt	r3, #1
 800c230:	b2db      	uxtb	r3, r3
 800c232:	4618      	mov	r0, r3
 800c234:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800c238:	4613      	mov	r3, r2
 800c23a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c23e:	189b      	adds	r3, r3, r2
 800c240:	f103 0302 	add.w	r3, r3, #2
 800c244:	fa00 f303 	lsl.w	r3, r0, r3
 800c248:	b29b      	uxth	r3, r3
 800c24a:	460a      	mov	r2, r1
 800c24c:	4313      	orrs	r3, r2
 800c24e:	b29a      	uxth	r2, r3
 800c250:	8afb      	ldrh	r3, [r7, #22]
 800c252:	4313      	orrs	r3, r2
 800c254:	b29b      	uxth	r3, r3
 800c256:	82fb      	strh	r3, [r7, #22]
                AccInflightCalibrationSavetoEEProm = 1;
            }
        }

        // Check AUX switches
        for (i = 0; i < 4; i++)
 800c258:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c25c:	f103 0301 	add.w	r3, r3, #1
 800c260:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c264:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c268:	2b03      	cmp	r3, #3
 800c26a:	d98f      	bls.n	800c18c <loop+0x5c8>
            auxState |= (rcData[AUX1 + i] < 1300) << (3 * i) | (1300 < rcData[AUX1 + i] && rcData[AUX1 + i] < 1700) << (3 * i + 1) | (rcData[AUX1 + i] > 1700) << (3 * i + 2);
        for (i = 0; i < CHECKBOXITEMS; i++)
 800c26c:	f04f 0300 	mov.w	r3, #0
 800c270:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c274:	e019      	b.n	800c2aa <loop+0x6e6>
            rcOptions[i] = (auxState & cfg.activate[i]) > 0;
 800c276:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c27a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800c27e:	4a22      	ldr	r2, [pc, #136]	; (800c308 <loop+0x744>)
 800c280:	f101 011c 	add.w	r1, r1, #28
 800c284:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800c288:	8afa      	ldrh	r2, [r7, #22]
 800c28a:	400a      	ands	r2, r1
 800c28c:	b292      	uxth	r2, r2
 800c28e:	2a00      	cmp	r2, #0
 800c290:	bf0c      	ite	eq
 800c292:	2200      	moveq	r2, #0
 800c294:	2201      	movne	r2, #1
 800c296:	b2d2      	uxtb	r2, r2
 800c298:	4611      	mov	r1, r2
 800c29a:	4a21      	ldr	r2, [pc, #132]	; (800c320 <loop+0x75c>)
 800c29c:	54d1      	strb	r1, [r2, r3]
        }

        // Check AUX switches
        for (i = 0; i < 4; i++)
            auxState |= (rcData[AUX1 + i] < 1300) << (3 * i) | (1300 < rcData[AUX1 + i] && rcData[AUX1 + i] < 1700) << (3 * i + 1) | (rcData[AUX1 + i] > 1700) << (3 * i + 2);
        for (i = 0; i < CHECKBOXITEMS; i++)
 800c29e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c2a2:	f103 0301 	add.w	r3, r3, #1
 800c2a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c2aa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c2ae:	2b13      	cmp	r3, #19
 800c2b0:	d9e1      	bls.n	800c276 <loop+0x6b2>
            rcOptions[i] = (auxState & cfg.activate[i]) > 0;

        // note: if FAILSAFE is disable, failsafeCnt > 5 * FAILSAVE_DELAY is always false
        if ((rcOptions[BOXANGLE] || (failsafeCnt > 5 * cfg.failsafe_delay)) && (sensors(SENSOR_ACC))) {
 800c2b2:	4b1b      	ldr	r3, [pc, #108]	; (800c320 <loop+0x75c>)
 800c2b4:	785b      	ldrb	r3, [r3, #1]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d10c      	bne.n	800c2d4 <loop+0x710>
 800c2ba:	4b1e      	ldr	r3, [pc, #120]	; (800c334 <loop+0x770>)
 800c2bc:	881b      	ldrh	r3, [r3, #0]
 800c2be:	b219      	sxth	r1, r3
 800c2c0:	4b11      	ldr	r3, [pc, #68]	; (800c308 <loop+0x744>)
 800c2c2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	4613      	mov	r3, r2
 800c2ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800c2ce:	189b      	adds	r3, r3, r2
 800c2d0:	4299      	cmp	r1, r3
 800c2d2:	dd33      	ble.n	800c33c <loop+0x778>
 800c2d4:	f04f 0001 	mov.w	r0, #1
 800c2d8:	f7f6 fbd6 	bl	8002a88 <sensors>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d02c      	beq.n	800c33c <loop+0x778>
            // bumpless transfer to Level mode
            if (!f.ANGLE_MODE) {
 800c2e2:	4b0c      	ldr	r3, [pc, #48]	; (800c314 <loop+0x750>)
 800c2e4:	78db      	ldrb	r3, [r3, #3]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d12c      	bne.n	800c344 <loop+0x780>
                errorAngleI[ROLL] = 0;
 800c2ea:	4b13      	ldr	r3, [pc, #76]	; (800c338 <loop+0x774>)
 800c2ec:	f04f 0200 	mov.w	r2, #0
 800c2f0:	801a      	strh	r2, [r3, #0]
                errorAngleI[PITCH] = 0;
 800c2f2:	4b11      	ldr	r3, [pc, #68]	; (800c338 <loop+0x774>)
 800c2f4:	f04f 0200 	mov.w	r2, #0
 800c2f8:	805a      	strh	r2, [r3, #2]
                f.ANGLE_MODE = 1;
 800c2fa:	4b06      	ldr	r3, [pc, #24]	; (800c314 <loop+0x750>)
 800c2fc:	f04f 0201 	mov.w	r2, #1
 800c300:	70da      	strb	r2, [r3, #3]
            rcOptions[i] = (auxState & cfg.activate[i]) > 0;

        // note: if FAILSAFE is disable, failsafeCnt > 5 * FAILSAVE_DELAY is always false
        if ((rcOptions[BOXANGLE] || (failsafeCnt > 5 * cfg.failsafe_delay)) && (sensors(SENSOR_ACC))) {
            // bumpless transfer to Level mode
            if (!f.ANGLE_MODE) {
 800c302:	e01f      	b.n	800c344 <loop+0x780>
 800c304:	20000934 	.word	0x20000934
 800c308:	20000be0 	.word	0x20000be0
 800c30c:	20000935 	.word	0x20000935
 800c310:	200012e8 	.word	0x200012e8
 800c314:	20001250 	.word	0x20001250
 800c318:	20000104 	.word	0x20000104
 800c31c:	20000c7c 	.word	0x20000c7c
 800c320:	200012b8 	.word	0x200012b8
 800c324:	20000926 	.word	0x20000926
 800c328:	2000092c 	.word	0x2000092c
 800c32c:	20000928 	.word	0x20000928
 800c330:	2000092a 	.word	0x2000092a
 800c334:	20000910 	.word	0x20000910
 800c338:	20000940 	.word	0x20000940
                errorAngleI[ROLL] = 0;
                errorAngleI[PITCH] = 0;
                f.ANGLE_MODE = 1;
            }
        } else {
            f.ANGLE_MODE = 0;        // failsave support
 800c33c:	4b95      	ldr	r3, [pc, #596]	; (800c594 <loop+0x9d0>)
 800c33e:	f04f 0200 	mov.w	r2, #0
 800c342:	70da      	strb	r2, [r3, #3]
        }

        if (rcOptions[BOXHORIZON]) {
 800c344:	4b94      	ldr	r3, [pc, #592]	; (800c598 <loop+0x9d4>)
 800c346:	789b      	ldrb	r3, [r3, #2]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d014      	beq.n	800c376 <loop+0x7b2>
            f.ANGLE_MODE = 0;
 800c34c:	4b91      	ldr	r3, [pc, #580]	; (800c594 <loop+0x9d0>)
 800c34e:	f04f 0200 	mov.w	r2, #0
 800c352:	70da      	strb	r2, [r3, #3]
            if (!f.HORIZON_MODE) {
 800c354:	4b8f      	ldr	r3, [pc, #572]	; (800c594 <loop+0x9d0>)
 800c356:	791b      	ldrb	r3, [r3, #4]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d110      	bne.n	800c37e <loop+0x7ba>
                errorAngleI[ROLL] = 0;
 800c35c:	4b8f      	ldr	r3, [pc, #572]	; (800c59c <loop+0x9d8>)
 800c35e:	f04f 0200 	mov.w	r2, #0
 800c362:	801a      	strh	r2, [r3, #0]
                errorAngleI[PITCH] = 0;
 800c364:	4b8d      	ldr	r3, [pc, #564]	; (800c59c <loop+0x9d8>)
 800c366:	f04f 0200 	mov.w	r2, #0
 800c36a:	805a      	strh	r2, [r3, #2]
                f.HORIZON_MODE = 1;
 800c36c:	4b89      	ldr	r3, [pc, #548]	; (800c594 <loop+0x9d0>)
 800c36e:	f04f 0201 	mov.w	r2, #1
 800c372:	711a      	strb	r2, [r3, #4]
 800c374:	e003      	b.n	800c37e <loop+0x7ba>
            }
        } else {
            f.HORIZON_MODE = 0;
 800c376:	4b87      	ldr	r3, [pc, #540]	; (800c594 <loop+0x9d0>)
 800c378:	f04f 0200 	mov.w	r2, #0
 800c37c:	711a      	strb	r2, [r3, #4]
        }

        if ((rcOptions[BOXARM]) == 0)
 800c37e:	4b86      	ldr	r3, [pc, #536]	; (800c598 <loop+0x9d4>)
 800c380:	781b      	ldrb	r3, [r3, #0]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d103      	bne.n	800c38e <loop+0x7ca>
            f.OK_TO_ARM = 1;
 800c386:	4b83      	ldr	r3, [pc, #524]	; (800c594 <loop+0x9d0>)
 800c388:	f04f 0201 	mov.w	r2, #1
 800c38c:	701a      	strb	r2, [r3, #0]
        if (f.ANGLE_MODE || f.HORIZON_MODE) {
 800c38e:	4b81      	ldr	r3, [pc, #516]	; (800c594 <loop+0x9d0>)
 800c390:	78db      	ldrb	r3, [r3, #3]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d103      	bne.n	800c39e <loop+0x7da>
 800c396:	4b7f      	ldr	r3, [pc, #508]	; (800c594 <loop+0x9d0>)
 800c398:	791b      	ldrb	r3, [r3, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d004      	beq.n	800c3a8 <loop+0x7e4>
            LED1_ON;
 800c39e:	4b80      	ldr	r3, [pc, #512]	; (800c5a0 <loop+0x9dc>)
 800c3a0:	f04f 0210 	mov.w	r2, #16
 800c3a4:	615a      	str	r2, [r3, #20]
 800c3a6:	e003      	b.n	800c3b0 <loop+0x7ec>
        } else {
            LED1_OFF;
 800c3a8:	4b7d      	ldr	r3, [pc, #500]	; (800c5a0 <loop+0x9dc>)
 800c3aa:	f04f 0210 	mov.w	r2, #16
 800c3ae:	611a      	str	r2, [r3, #16]
        }

#ifdef BARO
        if (sensors(SENSOR_BARO)) {
 800c3b0:	f04f 0002 	mov.w	r0, #2
 800c3b4:	f7f6 fb68 	bl	8002a88 <sensors>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d038      	beq.n	800c430 <loop+0x86c>
            // Baro alt hold activate
            if (rcOptions[BOXBARO]) {
 800c3be:	4b76      	ldr	r3, [pc, #472]	; (800c598 <loop+0x9d4>)
 800c3c0:	78db      	ldrb	r3, [r3, #3]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d018      	beq.n	800c3f8 <loop+0x834>
                if (!f.BARO_MODE) {
 800c3c6:	4b73      	ldr	r3, [pc, #460]	; (800c594 <loop+0x9d0>)
 800c3c8:	799b      	ldrb	r3, [r3, #6]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d118      	bne.n	800c400 <loop+0x83c>
                    f.BARO_MODE = 1;
 800c3ce:	4b71      	ldr	r3, [pc, #452]	; (800c594 <loop+0x9d0>)
 800c3d0:	f04f 0201 	mov.w	r2, #1
 800c3d4:	719a      	strb	r2, [r3, #6]
                    AltHold = EstAlt;
 800c3d6:	4b73      	ldr	r3, [pc, #460]	; (800c5a4 <loop+0x9e0>)
 800c3d8:	681a      	ldr	r2, [r3, #0]
 800c3da:	4b73      	ldr	r3, [pc, #460]	; (800c5a8 <loop+0x9e4>)
 800c3dc:	601a      	str	r2, [r3, #0]
                    initialThrottleHold = rcCommand[THROTTLE];
 800c3de:	4b73      	ldr	r3, [pc, #460]	; (800c5ac <loop+0x9e8>)
 800c3e0:	88da      	ldrh	r2, [r3, #6]
 800c3e2:	4b73      	ldr	r3, [pc, #460]	; (800c5b0 <loop+0x9ec>)
 800c3e4:	801a      	strh	r2, [r3, #0]
                    errorAltitudeI = 0;
 800c3e6:	4b73      	ldr	r3, [pc, #460]	; (800c5b4 <loop+0x9f0>)
 800c3e8:	f04f 0200 	mov.w	r2, #0
 800c3ec:	801a      	strh	r2, [r3, #0]
                    BaroPID = 0;
 800c3ee:	4b72      	ldr	r3, [pc, #456]	; (800c5b8 <loop+0x9f4>)
 800c3f0:	f04f 0200 	mov.w	r2, #0
 800c3f4:	801a      	strh	r2, [r3, #0]
 800c3f6:	e003      	b.n	800c400 <loop+0x83c>
                }
            } else {
                f.BARO_MODE = 0;
 800c3f8:	4b66      	ldr	r3, [pc, #408]	; (800c594 <loop+0x9d0>)
 800c3fa:	f04f 0200 	mov.w	r2, #0
 800c3fe:	719a      	strb	r2, [r3, #6]
            }
            // Vario signalling activate
            if (feature(FEATURE_VARIO)) {
 800c400:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c404:	f7f6 fb86 	bl	8002b14 <feature>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d010      	beq.n	800c430 <loop+0x86c>
                if (rcOptions[BOXVARIO]) {
 800c40e:	4b62      	ldr	r3, [pc, #392]	; (800c598 <loop+0x9d4>)
 800c410:	791b      	ldrb	r3, [r3, #4]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d008      	beq.n	800c428 <loop+0x864>
                    if (!f.VARIO_MODE) {
 800c416:	4b5f      	ldr	r3, [pc, #380]	; (800c594 <loop+0x9d0>)
 800c418:	7bdb      	ldrb	r3, [r3, #15]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d108      	bne.n	800c430 <loop+0x86c>
                        f.VARIO_MODE = 1;
 800c41e:	4b5d      	ldr	r3, [pc, #372]	; (800c594 <loop+0x9d0>)
 800c420:	f04f 0201 	mov.w	r2, #1
 800c424:	73da      	strb	r2, [r3, #15]
 800c426:	e003      	b.n	800c430 <loop+0x86c>
                    }
                } else {
                    f.VARIO_MODE = 0;
 800c428:	4b5a      	ldr	r3, [pc, #360]	; (800c594 <loop+0x9d0>)
 800c42a:	f04f 0200 	mov.w	r2, #0
 800c42e:	73da      	strb	r2, [r3, #15]
            }
        }
#endif

#ifdef  MAG
        if (sensors(SENSOR_MAG)) {
 800c430:	f04f 0004 	mov.w	r0, #4
 800c434:	f7f6 fb28 	bl	8002a88 <sensors>
 800c438:	4603      	mov	r3, r0
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d02d      	beq.n	800c49a <loop+0x8d6>
            if (rcOptions[BOXMAG]) {
 800c43e:	4b56      	ldr	r3, [pc, #344]	; (800c598 <loop+0x9d4>)
 800c440:	795b      	ldrb	r3, [r3, #5]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00c      	beq.n	800c460 <loop+0x89c>
                if (!f.MAG_MODE) {
 800c446:	4b53      	ldr	r3, [pc, #332]	; (800c594 <loop+0x9d0>)
 800c448:	795b      	ldrb	r3, [r3, #5]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d10c      	bne.n	800c468 <loop+0x8a4>
                    f.MAG_MODE = 1;
 800c44e:	4b51      	ldr	r3, [pc, #324]	; (800c594 <loop+0x9d0>)
 800c450:	f04f 0201 	mov.w	r2, #1
 800c454:	715a      	strb	r2, [r3, #5]
                    magHold = heading;
 800c456:	4b59      	ldr	r3, [pc, #356]	; (800c5bc <loop+0x9f8>)
 800c458:	881a      	ldrh	r2, [r3, #0]
 800c45a:	4b59      	ldr	r3, [pc, #356]	; (800c5c0 <loop+0x9fc>)
 800c45c:	801a      	strh	r2, [r3, #0]
 800c45e:	e003      	b.n	800c468 <loop+0x8a4>
                }
            } else {
                f.MAG_MODE = 0;
 800c460:	4b4c      	ldr	r3, [pc, #304]	; (800c594 <loop+0x9d0>)
 800c462:	f04f 0200 	mov.w	r2, #0
 800c466:	715a      	strb	r2, [r3, #5]
            }
            if (rcOptions[BOXHEADFREE]) {
 800c468:	4b4b      	ldr	r3, [pc, #300]	; (800c598 <loop+0x9d4>)
 800c46a:	799b      	ldrb	r3, [r3, #6]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d008      	beq.n	800c482 <loop+0x8be>
                if (!f.HEADFREE_MODE) {
 800c470:	4b48      	ldr	r3, [pc, #288]	; (800c594 <loop+0x9d0>)
 800c472:	7a5b      	ldrb	r3, [r3, #9]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d108      	bne.n	800c48a <loop+0x8c6>
                    f.HEADFREE_MODE = 1;
 800c478:	4b46      	ldr	r3, [pc, #280]	; (800c594 <loop+0x9d0>)
 800c47a:	f04f 0201 	mov.w	r2, #1
 800c47e:	725a      	strb	r2, [r3, #9]
 800c480:	e003      	b.n	800c48a <loop+0x8c6>
                }
            } else {
                f.HEADFREE_MODE = 0;
 800c482:	4b44      	ldr	r3, [pc, #272]	; (800c594 <loop+0x9d0>)
 800c484:	f04f 0200 	mov.w	r2, #0
 800c488:	725a      	strb	r2, [r3, #9]
            }
            if (rcOptions[BOXHEADADJ]) {
 800c48a:	4b43      	ldr	r3, [pc, #268]	; (800c598 <loop+0x9d4>)
 800c48c:	79db      	ldrb	r3, [r3, #7]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d003      	beq.n	800c49a <loop+0x8d6>
                headFreeModeHold = heading; // acquire new heading
 800c492:	4b4a      	ldr	r3, [pc, #296]	; (800c5bc <loop+0x9f8>)
 800c494:	881a      	ldrh	r2, [r3, #0]
 800c496:	4b4b      	ldr	r3, [pc, #300]	; (800c5c4 <loop+0xa00>)
 800c498:	801a      	strh	r2, [r3, #0]
            }
        }
#endif

        if (sensors(SENSOR_GPS)) {
 800c49a:	f04f 0010 	mov.w	r0, #16
 800c49e:	f7f6 faf3 	bl	8002a88 <sensors>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f000 80b0 	beq.w	800c60a <loop+0xa46>
            if (f.GPS_FIX && GPS_numSat >= 5) {
 800c4aa:	4b3a      	ldr	r3, [pc, #232]	; (800c594 <loop+0x9d0>)
 800c4ac:	7adb      	ldrb	r3, [r3, #11]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f000 809d 	beq.w	800c5ee <loop+0xa2a>
 800c4b4:	4b44      	ldr	r3, [pc, #272]	; (800c5c8 <loop+0xa04>)
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	2b04      	cmp	r3, #4
 800c4ba:	f240 8098 	bls.w	800c5ee <loop+0xa2a>
                // if both GPS_HOME & GPS_HOLD are checked => GPS_HOME is the priority
                if (rcOptions[BOXGPSHOME]) {
 800c4be:	4b36      	ldr	r3, [pc, #216]	; (800c598 <loop+0x9d4>)
 800c4c0:	7a9b      	ldrb	r3, [r3, #10]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d019      	beq.n	800c4fa <loop+0x936>
                    if (!f.GPS_HOME_MODE) {
 800c4c6:	4b33      	ldr	r3, [pc, #204]	; (800c594 <loop+0x9d0>)
 800c4c8:	79db      	ldrb	r3, [r3, #7]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	f040 809c 	bne.w	800c608 <loop+0xa44>
                        f.GPS_HOME_MODE = 1;
 800c4d0:	4b30      	ldr	r3, [pc, #192]	; (800c594 <loop+0x9d0>)
 800c4d2:	f04f 0201 	mov.w	r2, #1
 800c4d6:	71da      	strb	r2, [r3, #7]
                        f.GPS_HOLD_MODE = 0;
 800c4d8:	4b2e      	ldr	r3, [pc, #184]	; (800c594 <loop+0x9d0>)
 800c4da:	f04f 0200 	mov.w	r2, #0
 800c4de:	721a      	strb	r2, [r3, #8]
                        GPSNavReset = 0;
 800c4e0:	4b3a      	ldr	r3, [pc, #232]	; (800c5cc <loop+0xa08>)
 800c4e2:	f04f 0200 	mov.w	r2, #0
 800c4e6:	701a      	strb	r2, [r3, #0]
                        GPS_set_next_wp(&GPS_home[LAT], &GPS_home[LON]);
 800c4e8:	4839      	ldr	r0, [pc, #228]	; (800c5d0 <loop+0xa0c>)
 800c4ea:	493a      	ldr	r1, [pc, #232]	; (800c5d4 <loop+0xa10>)
 800c4ec:	f7fb fafc 	bl	8007ae8 <GPS_set_next_wp>
                        nav_mode = NAV_MODE_WP;
 800c4f0:	4b39      	ldr	r3, [pc, #228]	; (800c5d8 <loop+0xa14>)
 800c4f2:	f04f 0202 	mov.w	r2, #2
 800c4f6:	701a      	strb	r2, [r3, #0]
#endif

        if (sensors(SENSOR_GPS)) {
            if (f.GPS_FIX && GPS_numSat >= 5) {
                // if both GPS_HOME & GPS_HOLD are checked => GPS_HOME is the priority
                if (rcOptions[BOXGPSHOME]) {
 800c4f8:	e086      	b.n	800c608 <loop+0xa44>
                        GPSNavReset = 0;
                        GPS_set_next_wp(&GPS_home[LAT], &GPS_home[LON]);
                        nav_mode = NAV_MODE_WP;
                    }
                } else {
                    f.GPS_HOME_MODE = 0;
 800c4fa:	4b26      	ldr	r3, [pc, #152]	; (800c594 <loop+0x9d0>)
 800c4fc:	f04f 0200 	mov.w	r2, #0
 800c500:	71da      	strb	r2, [r3, #7]
                    if (rcOptions[BOXGPSHOLD] && abs(rcCommand[ROLL]) < cfg.ap_mode && abs(rcCommand[PITCH]) < cfg.ap_mode) {
 800c502:	4b25      	ldr	r3, [pc, #148]	; (800c598 <loop+0x9d4>)
 800c504:	7adb      	ldrb	r3, [r3, #11]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d034      	beq.n	800c574 <loop+0x9b0>
 800c50a:	4b28      	ldr	r3, [pc, #160]	; (800c5ac <loop+0x9e8>)
 800c50c:	881b      	ldrh	r3, [r3, #0]
 800c50e:	b21b      	sxth	r3, r3
 800c510:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800c514:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800c518:	4b30      	ldr	r3, [pc, #192]	; (800c5dc <loop+0xa18>)
 800c51a:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 800c51e:	429a      	cmp	r2, r3
 800c520:	da28      	bge.n	800c574 <loop+0x9b0>
 800c522:	4b22      	ldr	r3, [pc, #136]	; (800c5ac <loop+0x9e8>)
 800c524:	885b      	ldrh	r3, [r3, #2]
 800c526:	b21b      	sxth	r3, r3
 800c528:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800c52c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800c530:	4b2a      	ldr	r3, [pc, #168]	; (800c5dc <loop+0xa18>)
 800c532:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 800c536:	429a      	cmp	r2, r3
 800c538:	da1c      	bge.n	800c574 <loop+0x9b0>
                        if (!f.GPS_HOLD_MODE) {
 800c53a:	4b16      	ldr	r3, [pc, #88]	; (800c594 <loop+0x9d0>)
 800c53c:	7a1b      	ldrb	r3, [r3, #8]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d154      	bne.n	800c5ec <loop+0xa28>
                            f.GPS_HOLD_MODE = 1;
 800c542:	4b14      	ldr	r3, [pc, #80]	; (800c594 <loop+0x9d0>)
 800c544:	f04f 0201 	mov.w	r2, #1
 800c548:	721a      	strb	r2, [r3, #8]
                            GPSNavReset = 0;
 800c54a:	4b20      	ldr	r3, [pc, #128]	; (800c5cc <loop+0xa08>)
 800c54c:	f04f 0200 	mov.w	r2, #0
 800c550:	701a      	strb	r2, [r3, #0]
                            GPS_hold[LAT] = GPS_coord[LAT];
 800c552:	4b23      	ldr	r3, [pc, #140]	; (800c5e0 <loop+0xa1c>)
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	4b23      	ldr	r3, [pc, #140]	; (800c5e4 <loop+0xa20>)
 800c558:	601a      	str	r2, [r3, #0]
                            GPS_hold[LON] = GPS_coord[LON];
 800c55a:	4b21      	ldr	r3, [pc, #132]	; (800c5e0 <loop+0xa1c>)
 800c55c:	685a      	ldr	r2, [r3, #4]
 800c55e:	4b21      	ldr	r3, [pc, #132]	; (800c5e4 <loop+0xa20>)
 800c560:	605a      	str	r2, [r3, #4]
                            GPS_set_next_wp(&GPS_hold[LAT], &GPS_hold[LON]);
 800c562:	4820      	ldr	r0, [pc, #128]	; (800c5e4 <loop+0xa20>)
 800c564:	4920      	ldr	r1, [pc, #128]	; (800c5e8 <loop+0xa24>)
 800c566:	f7fb fabf 	bl	8007ae8 <GPS_set_next_wp>
                            nav_mode = NAV_MODE_POSHOLD;
 800c56a:	4b1b      	ldr	r3, [pc, #108]	; (800c5d8 <loop+0xa14>)
 800c56c:	f04f 0201 	mov.w	r2, #1
 800c570:	701a      	strb	r2, [r3, #0]
                        nav_mode = NAV_MODE_WP;
                    }
                } else {
                    f.GPS_HOME_MODE = 0;
                    if (rcOptions[BOXGPSHOLD] && abs(rcCommand[ROLL]) < cfg.ap_mode && abs(rcCommand[PITCH]) < cfg.ap_mode) {
                        if (!f.GPS_HOLD_MODE) {
 800c572:	e03b      	b.n	800c5ec <loop+0xa28>
                            GPS_hold[LON] = GPS_coord[LON];
                            GPS_set_next_wp(&GPS_hold[LAT], &GPS_hold[LON]);
                            nav_mode = NAV_MODE_POSHOLD;
                        }
                    } else {
                        f.GPS_HOLD_MODE = 0;
 800c574:	4b07      	ldr	r3, [pc, #28]	; (800c594 <loop+0x9d0>)
 800c576:	f04f 0200 	mov.w	r2, #0
 800c57a:	721a      	strb	r2, [r3, #8]
                        // both boxes are unselected here, nav is reset if not already done
                        if (GPSNavReset == 0) {
 800c57c:	4b13      	ldr	r3, [pc, #76]	; (800c5cc <loop+0xa08>)
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d141      	bne.n	800c608 <loop+0xa44>
                            GPSNavReset = 1;
 800c584:	4b11      	ldr	r3, [pc, #68]	; (800c5cc <loop+0xa08>)
 800c586:	f04f 0201 	mov.w	r2, #1
 800c58a:	701a      	strb	r2, [r3, #0]
                            GPS_reset_nav();
 800c58c:	f7fb f98a 	bl	80078a4 <GPS_reset_nav>
#endif

        if (sensors(SENSOR_GPS)) {
            if (f.GPS_FIX && GPS_numSat >= 5) {
                // if both GPS_HOME & GPS_HOLD are checked => GPS_HOME is the priority
                if (rcOptions[BOXGPSHOME]) {
 800c590:	e03a      	b.n	800c608 <loop+0xa44>
 800c592:	bf00      	nop
 800c594:	20001250 	.word	0x20001250
 800c598:	200012b8 	.word	0x200012b8
 800c59c:	20000940 	.word	0x20000940
 800c5a0:	40010c00 	.word	0x40010c00
 800c5a4:	20001204 	.word	0x20001204
 800c5a8:	2000121c 	.word	0x2000121c
 800c5ac:	20001298 	.word	0x20001298
 800c5b0:	20000944 	.word	0x20000944
 800c5b4:	20000796 	.word	0x20000796
 800c5b8:	20000794 	.word	0x20000794
 800c5bc:	2000133c 	.word	0x2000133c
 800c5c0:	2000130c 	.word	0x2000130c
 800c5c4:	200012dc 	.word	0x200012dc
 800c5c8:	200012da 	.word	0x200012da
 800c5cc:	20000115 	.word	0x20000115
 800c5d0:	200012ac 	.word	0x200012ac
 800c5d4:	200012b0 	.word	0x200012b0
 800c5d8:	20000924 	.word	0x20000924
 800c5dc:	20000be0 	.word	0x20000be0
 800c5e0:	200012cc 	.word	0x200012cc
 800c5e4:	20001288 	.word	0x20001288
 800c5e8:	2000128c 	.word	0x2000128c
 800c5ec:	e00c      	b.n	800c608 <loop+0xa44>
                            GPS_reset_nav();
                        }
                    }
                }
            } else {
                f.GPS_HOME_MODE = 0;
 800c5ee:	4b90      	ldr	r3, [pc, #576]	; (800c830 <loop+0xc6c>)
 800c5f0:	f04f 0200 	mov.w	r2, #0
 800c5f4:	71da      	strb	r2, [r3, #7]
                f.GPS_HOLD_MODE = 0;
 800c5f6:	4b8e      	ldr	r3, [pc, #568]	; (800c830 <loop+0xc6c>)
 800c5f8:	f04f 0200 	mov.w	r2, #0
 800c5fc:	721a      	strb	r2, [r3, #8]
                nav_mode = NAV_MODE_NONE;
 800c5fe:	4b8d      	ldr	r3, [pc, #564]	; (800c834 <loop+0xc70>)
 800c600:	f04f 0200 	mov.w	r2, #0
 800c604:	701a      	strb	r2, [r3, #0]
 800c606:	e000      	b.n	800c60a <loop+0xa46>
#endif

        if (sensors(SENSOR_GPS)) {
            if (f.GPS_FIX && GPS_numSat >= 5) {
                // if both GPS_HOME & GPS_HOLD are checked => GPS_HOME is the priority
                if (rcOptions[BOXGPSHOME]) {
 800c608:	bf00      	nop
                f.GPS_HOLD_MODE = 0;
                nav_mode = NAV_MODE_NONE;
            }
        }

        if (rcOptions[BOXPASSTHRU]) {
 800c60a:	4b8b      	ldr	r3, [pc, #556]	; (800c838 <loop+0xc74>)
 800c60c:	7b1b      	ldrb	r3, [r3, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d004      	beq.n	800c61c <loop+0xa58>
            f.PASSTHRU_MODE = 1;
 800c612:	4b87      	ldr	r3, [pc, #540]	; (800c830 <loop+0xc6c>)
 800c614:	f04f 0201 	mov.w	r2, #1
 800c618:	729a      	strb	r2, [r3, #10]
 800c61a:	e003      	b.n	800c624 <loop+0xa60>
        } else {
            f.PASSTHRU_MODE = 0;
 800c61c:	4b84      	ldr	r3, [pc, #528]	; (800c830 <loop+0xc6c>)
 800c61e:	f04f 0200 	mov.w	r2, #0
 800c622:	729a      	strb	r2, [r3, #10]
        }

        if (mcfg.mixerConfiguration == MULTITYPE_FLYING_WING || mcfg.mixerConfiguration == MULTITYPE_AIRPLANE) {
 800c624:	4b85      	ldr	r3, [pc, #532]	; (800c83c <loop+0xc78>)
 800c626:	795b      	ldrb	r3, [r3, #5]
 800c628:	2b08      	cmp	r3, #8
 800c62a:	d003      	beq.n	800c634 <loop+0xa70>
 800c62c:	4b83      	ldr	r3, [pc, #524]	; (800c83c <loop+0xc78>)
 800c62e:	795b      	ldrb	r3, [r3, #5]
 800c630:	2b0e      	cmp	r3, #14
 800c632:	d17b      	bne.n	800c72c <loop+0xb68>
            f.HEADFREE_MODE = 0;
 800c634:	4b7e      	ldr	r3, [pc, #504]	; (800c830 <loop+0xc6c>)
 800c636:	f04f 0200 	mov.w	r2, #0
 800c63a:	725a      	strb	r2, [r3, #9]
 800c63c:	e076      	b.n	800c72c <loop+0xb68>
        }
    } else {                    // not in rc loop
        static int taskOrder = 0;    // never call all function in the same loop, to avoid high delay spikes
        if (taskOrder > 3)
 800c63e:	4b80      	ldr	r3, [pc, #512]	; (800c840 <loop+0xc7c>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	2b03      	cmp	r3, #3
 800c644:	dd05      	ble.n	800c652 <loop+0xa8e>
            taskOrder -= 4;
 800c646:	4b7e      	ldr	r3, [pc, #504]	; (800c840 <loop+0xc7c>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f1a3 0204 	sub.w	r2, r3, #4
 800c64e:	4b7c      	ldr	r3, [pc, #496]	; (800c840 <loop+0xc7c>)
 800c650:	601a      	str	r2, [r3, #0]
        switch (taskOrder) {
 800c652:	4b7b      	ldr	r3, [pc, #492]	; (800c840 <loop+0xc7c>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	2b03      	cmp	r3, #3
 800c658:	d868      	bhi.n	800c72c <loop+0xb68>
 800c65a:	a001      	add	r0, pc, #4	; (adr r0, 800c660 <loop+0xa9c>)
 800c65c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c660:	0800c671 	.word	0x0800c671
 800c664:	0800c695 	.word	0x0800c695
 800c668:	0800c6b9 	.word	0x0800c6b9
 800c66c:	0800c6dd 	.word	0x0800c6dd
        case 0:
            taskOrder++;
 800c670:	4b73      	ldr	r3, [pc, #460]	; (800c840 <loop+0xc7c>)
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f103 0201 	add.w	r2, r3, #1
 800c678:	4b71      	ldr	r3, [pc, #452]	; (800c840 <loop+0xc7c>)
 800c67a:	601a      	str	r2, [r3, #0]
#ifdef MAG
            if (sensors(SENSOR_MAG) && Mag_getADC())
 800c67c:	f04f 0004 	mov.w	r0, #4
 800c680:	f7f6 fa02 	bl	8002a88 <sensors>
 800c684:	4603      	mov	r3, r0
 800c686:	2b00      	cmp	r3, #0
 800c688:	d004      	beq.n	800c694 <loop+0xad0>
 800c68a:	f001 ff45 	bl	800e518 <Mag_getADC>
 800c68e:	4603      	mov	r3, r0
 800c690:	2b00      	cmp	r3, #0
 800c692:	d144      	bne.n	800c71e <loop+0xb5a>
                break;
#endif
        case 1:
            taskOrder++;
 800c694:	4b6a      	ldr	r3, [pc, #424]	; (800c840 <loop+0xc7c>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f103 0201 	add.w	r2, r3, #1
 800c69c:	4b68      	ldr	r3, [pc, #416]	; (800c840 <loop+0xc7c>)
 800c69e:	601a      	str	r2, [r3, #0]
#ifdef BARO
            if (sensors(SENSOR_BARO) && Baro_update())
 800c6a0:	f04f 0002 	mov.w	r0, #2
 800c6a4:	f7f6 f9f0 	bl	8002a88 <sensors>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d004      	beq.n	800c6b8 <loop+0xaf4>
 800c6ae:	f001 fcd7 	bl	800e060 <Baro_update>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d134      	bne.n	800c722 <loop+0xb5e>
                break;
#endif
        case 2:
            taskOrder++;
 800c6b8:	4b61      	ldr	r3, [pc, #388]	; (800c840 <loop+0xc7c>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f103 0201 	add.w	r2, r3, #1
 800c6c0:	4b5f      	ldr	r3, [pc, #380]	; (800c840 <loop+0xc7c>)
 800c6c2:	601a      	str	r2, [r3, #0]
#ifdef BARO
            if (sensors(SENSOR_BARO) && getEstimatedAltitude())
 800c6c4:	f04f 0002 	mov.w	r0, #2
 800c6c8:	f7f6 f9de 	bl	8002a88 <sensors>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d004      	beq.n	800c6dc <loop+0xb18>
 800c6d2:	f7fd fadf 	bl	8009c94 <getEstimatedAltitude>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d124      	bne.n	800c726 <loop+0xb62>
            break;
#endif
        case 3:
            taskOrder++;
 800c6dc:	4b58      	ldr	r3, [pc, #352]	; (800c840 <loop+0xc7c>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	f103 0201 	add.w	r2, r3, #1
 800c6e4:	4b56      	ldr	r3, [pc, #344]	; (800c840 <loop+0xc7c>)
 800c6e6:	601a      	str	r2, [r3, #0]
#ifdef SONAR
            if (sensors(SENSOR_SONAR)) {
 800c6e8:	f04f 0008 	mov.w	r0, #8
 800c6ec:	f7f6 f9cc 	bl	8002a88 <sensors>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d005      	beq.n	800c702 <loop+0xb3e>
                Sonar_update();
 800c6f6:	f002 f86b 	bl	800e7d0 <Sonar_update>
                debug[2] = sonarAlt;
 800c6fa:	4b52      	ldr	r3, [pc, #328]	; (800c844 <loop+0xc80>)
 800c6fc:	881a      	ldrh	r2, [r3, #0]
 800c6fe:	4b52      	ldr	r3, [pc, #328]	; (800c848 <loop+0xc84>)
 800c700:	809a      	strh	r2, [r3, #4]
            }
#endif
            if (feature(FEATURE_VARIO) && f.VARIO_MODE)
 800c702:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c706:	f7f6 fa05 	bl	8002b14 <feature>
 800c70a:	4603      	mov	r3, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d00c      	beq.n	800c72a <loop+0xb66>
 800c710:	4b47      	ldr	r3, [pc, #284]	; (800c830 <loop+0xc6c>)
 800c712:	7bdb      	ldrb	r3, [r3, #15]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d008      	beq.n	800c72a <loop+0xb66>
                mwVario();
 800c718:	f7ff fa4e 	bl	800bbb8 <mwVario>
            break;
 800c71c:	e005      	b.n	800c72a <loop+0xb66>
        switch (taskOrder) {
        case 0:
            taskOrder++;
#ifdef MAG
            if (sensors(SENSOR_MAG) && Mag_getADC())
                break;
 800c71e:	bf00      	nop
 800c720:	e004      	b.n	800c72c <loop+0xb68>
#endif
        case 1:
            taskOrder++;
#ifdef BARO
            if (sensors(SENSOR_BARO) && Baro_update())
                break;
 800c722:	bf00      	nop
 800c724:	e002      	b.n	800c72c <loop+0xb68>
#endif
        case 2:
            taskOrder++;
#ifdef BARO
            if (sensors(SENSOR_BARO) && getEstimatedAltitude())
            break;
 800c726:	bf00      	nop
 800c728:	e000      	b.n	800c72c <loop+0xb68>
                debug[2] = sonarAlt;
            }
#endif
            if (feature(FEATURE_VARIO) && f.VARIO_MODE)
                mwVario();
            break;
 800c72a:	bf00      	nop
        }
    }

    currentTime = micros();
 800c72c:	f7f9 ffc6 	bl	80066bc <micros>
 800c730:	4602      	mov	r2, r0
 800c732:	4b46      	ldr	r3, [pc, #280]	; (800c84c <loop+0xc88>)
 800c734:	601a      	str	r2, [r3, #0]
    if (mcfg.looptime == 0 || (int32_t)(currentTime - loopTime) >= 0) {
 800c736:	4b41      	ldr	r3, [pc, #260]	; (800c83c <loop+0xc78>)
 800c738:	899b      	ldrh	r3, [r3, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d007      	beq.n	800c74e <loop+0xb8a>
 800c73e:	4b43      	ldr	r3, [pc, #268]	; (800c84c <loop+0xc88>)
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	4b43      	ldr	r3, [pc, #268]	; (800c850 <loop+0xc8c>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	1ad3      	subs	r3, r2, r3
 800c748:	2b00      	cmp	r3, #0
 800c74a:	f2c0 8515 	blt.w	800d178 <loop+0x15b4>
        loopTime = currentTime + mcfg.looptime;
 800c74e:	4b3b      	ldr	r3, [pc, #236]	; (800c83c <loop+0xc78>)
 800c750:	899b      	ldrh	r3, [r3, #12]
 800c752:	461a      	mov	r2, r3
 800c754:	4b3d      	ldr	r3, [pc, #244]	; (800c84c <loop+0xc88>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	18d2      	adds	r2, r2, r3
 800c75a:	4b3d      	ldr	r3, [pc, #244]	; (800c850 <loop+0xc8c>)
 800c75c:	601a      	str	r2, [r3, #0]

        computeIMU();
 800c75e:	f7fc fc0d 	bl	8008f7c <computeIMU>
        // Measure loop rate just afer reading the sensors
        currentTime = micros();
 800c762:	f7f9 ffab 	bl	80066bc <micros>
 800c766:	4602      	mov	r2, r0
 800c768:	4b38      	ldr	r3, [pc, #224]	; (800c84c <loop+0xc88>)
 800c76a:	601a      	str	r2, [r3, #0]
        cycleTime = (int32_t)(currentTime - previousTime);
 800c76c:	4b37      	ldr	r3, [pc, #220]	; (800c84c <loop+0xc88>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	b29a      	uxth	r2, r3
 800c772:	4b38      	ldr	r3, [pc, #224]	; (800c854 <loop+0xc90>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	b29b      	uxth	r3, r3
 800c778:	1ad3      	subs	r3, r2, r3
 800c77a:	b29a      	uxth	r2, r3
 800c77c:	4b36      	ldr	r3, [pc, #216]	; (800c858 <loop+0xc94>)
 800c77e:	801a      	strh	r2, [r3, #0]
        previousTime = currentTime;
 800c780:	4b32      	ldr	r3, [pc, #200]	; (800c84c <loop+0xc88>)
 800c782:	681a      	ldr	r2, [r3, #0]
 800c784:	4b33      	ldr	r3, [pc, #204]	; (800c854 <loop+0xc90>)
 800c786:	601a      	str	r2, [r3, #0]
#ifdef MPU6050_DMP
        mpu6050DmpLoop();
#endif

#ifdef MAG
        if (sensors(SENSOR_MAG)) {
 800c788:	f04f 0004 	mov.w	r0, #4
 800c78c:	f7f6 f97c 	bl	8002a88 <sensors>
 800c790:	4603      	mov	r3, r0
 800c792:	2b00      	cmp	r3, #0
 800c794:	d06d      	beq.n	800c872 <loop+0xcae>
            if (abs(rcCommand[YAW]) < 70 && f.MAG_MODE) {
 800c796:	4b31      	ldr	r3, [pc, #196]	; (800c85c <loop+0xc98>)
 800c798:	889b      	ldrh	r3, [r3, #4]
 800c79a:	b21b      	sxth	r3, r3
 800c79c:	f113 0f45 	cmn.w	r3, #69	; 0x45
 800c7a0:	db41      	blt.n	800c826 <loop+0xc62>
 800c7a2:	4b2e      	ldr	r3, [pc, #184]	; (800c85c <loop+0xc98>)
 800c7a4:	889b      	ldrh	r3, [r3, #4]
 800c7a6:	b21b      	sxth	r3, r3
 800c7a8:	2b45      	cmp	r3, #69	; 0x45
 800c7aa:	dc3c      	bgt.n	800c826 <loop+0xc62>
 800c7ac:	4b20      	ldr	r3, [pc, #128]	; (800c830 <loop+0xc6c>)
 800c7ae:	795b      	ldrb	r3, [r3, #5]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d038      	beq.n	800c826 <loop+0xc62>
                int16_t dif = heading - magHold;
 800c7b4:	4b2a      	ldr	r3, [pc, #168]	; (800c860 <loop+0xc9c>)
 800c7b6:	881b      	ldrh	r3, [r3, #0]
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	4b2a      	ldr	r3, [pc, #168]	; (800c864 <loop+0xca0>)
 800c7bc:	881b      	ldrh	r3, [r3, #0]
 800c7be:	b29b      	uxth	r3, r3
 800c7c0:	1ad3      	subs	r3, r2, r3
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	82bb      	strh	r3, [r7, #20]
                if (dif <= -180)
 800c7c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c7ca:	f113 0fb3 	cmn.w	r3, #179	; 0xb3
 800c7ce:	da04      	bge.n	800c7da <loop+0xc16>
                    dif += 360;
 800c7d0:	8abb      	ldrh	r3, [r7, #20]
 800c7d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	82bb      	strh	r3, [r7, #20]
                if (dif >= +180)
 800c7da:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c7de:	2bb3      	cmp	r3, #179	; 0xb3
 800c7e0:	dd04      	ble.n	800c7ec <loop+0xc28>
                    dif -= 360;
 800c7e2:	8abb      	ldrh	r3, [r7, #20]
 800c7e4:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	82bb      	strh	r3, [r7, #20]
                if (f.SMALL_ANGLES_25)
 800c7ec:	4b10      	ldr	r3, [pc, #64]	; (800c830 <loop+0xc6c>)
 800c7ee:	7b5b      	ldrb	r3, [r3, #13]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d03d      	beq.n	800c870 <loop+0xcac>
                    rcCommand[YAW] -= dif * cfg.P8[PIDMAG] / 30;    // 18 deg
 800c7f4:	4b19      	ldr	r3, [pc, #100]	; (800c85c <loop+0xc98>)
 800c7f6:	889b      	ldrh	r3, [r3, #4]
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c7fe:	491a      	ldr	r1, [pc, #104]	; (800c868 <loop+0xca4>)
 800c800:	7a09      	ldrb	r1, [r1, #8]
 800c802:	fb01 f303 	mul.w	r3, r1, r3
 800c806:	4919      	ldr	r1, [pc, #100]	; (800c86c <loop+0xca8>)
 800c808:	fb81 0103 	smull	r0, r1, r1, r3
 800c80c:	18c9      	adds	r1, r1, r3
 800c80e:	ea4f 1121 	mov.w	r1, r1, asr #4
 800c812:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800c816:	1acb      	subs	r3, r1, r3
 800c818:	b29b      	uxth	r3, r3
 800c81a:	1ad3      	subs	r3, r2, r3
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	b29a      	uxth	r2, r3
 800c820:	4b0e      	ldr	r3, [pc, #56]	; (800c85c <loop+0xc98>)
 800c822:	809a      	strh	r2, [r3, #4]
        mpu6050DmpLoop();
#endif

#ifdef MAG
        if (sensors(SENSOR_MAG)) {
            if (abs(rcCommand[YAW]) < 70 && f.MAG_MODE) {
 800c824:	e024      	b.n	800c870 <loop+0xcac>
                if (dif >= +180)
                    dif -= 360;
                if (f.SMALL_ANGLES_25)
                    rcCommand[YAW] -= dif * cfg.P8[PIDMAG] / 30;    // 18 deg
            } else
                magHold = heading;
 800c826:	4b0e      	ldr	r3, [pc, #56]	; (800c860 <loop+0xc9c>)
 800c828:	881a      	ldrh	r2, [r3, #0]
 800c82a:	4b0e      	ldr	r3, [pc, #56]	; (800c864 <loop+0xca0>)
 800c82c:	801a      	strh	r2, [r3, #0]
 800c82e:	e020      	b.n	800c872 <loop+0xcae>
 800c830:	20001250 	.word	0x20001250
 800c834:	20000924 	.word	0x20000924
 800c838:	200012b8 	.word	0x200012b8
 800c83c:	20000c7c 	.word	0x20000c7c
 800c840:	20000948 	.word	0x20000948
 800c844:	200011ec 	.word	0x200011ec
 800c848:	20001290 	.word	0x20001290
 800c84c:	20000904 	.word	0x20000904
 800c850:	2000094c 	.word	0x2000094c
 800c854:	20000908 	.word	0x20000908
 800c858:	2000090c 	.word	0x2000090c
 800c85c:	20001298 	.word	0x20001298
 800c860:	2000133c 	.word	0x2000133c
 800c864:	2000130c 	.word	0x2000130c
 800c868:	20000be0 	.word	0x20000be0
 800c86c:	88888889 	.word	0x88888889
        mpu6050DmpLoop();
#endif

#ifdef MAG
        if (sensors(SENSOR_MAG)) {
            if (abs(rcCommand[YAW]) < 70 && f.MAG_MODE) {
 800c870:	bf00      	nop
                magHold = heading;
        }
#endif

#ifdef BARO
        if (sensors(SENSOR_BARO)) {
 800c872:	f04f 0002 	mov.w	r0, #2
 800c876:	f7f6 f907 	bl	8002a88 <sensors>
 800c87a:	4603      	mov	r3, r0
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	f000 80c3 	beq.w	800ca08 <loop+0xe44>
            if (f.BARO_MODE) {
 800c882:	4b97      	ldr	r3, [pc, #604]	; (800cae0 <loop+0xf1c>)
 800c884:	799b      	ldrb	r3, [r3, #6]
 800c886:	2b00      	cmp	r3, #0
 800c888:	f000 80be 	beq.w	800ca08 <loop+0xe44>
                static uint8_t isAltHoldChanged = 0;
                static int16_t AltHoldCorr = 0;
                if (cfg.alt_hold_fast_change) {
 800c88c:	4b95      	ldr	r3, [pc, #596]	; (800cae4 <loop+0xf20>)
 800c88e:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 800c892:	2b00      	cmp	r3, #0
 800c894:	d04a      	beq.n	800c92c <loop+0xd68>
                    // rapid alt changes
                    if (abs(rcCommand[THROTTLE] - initialThrottleHold) > cfg.alt_hold_throttle_neutral) {
 800c896:	4b94      	ldr	r3, [pc, #592]	; (800cae8 <loop+0xf24>)
 800c898:	88db      	ldrh	r3, [r3, #6]
 800c89a:	b21a      	sxth	r2, r3
 800c89c:	4b93      	ldr	r3, [pc, #588]	; (800caec <loop+0xf28>)
 800c89e:	881b      	ldrh	r3, [r3, #0]
 800c8a0:	b21b      	sxth	r3, r3
 800c8a2:	1ad3      	subs	r3, r2, r3
 800c8a4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800c8a8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800c8ac:	4b8d      	ldr	r3, [pc, #564]	; (800cae4 <loop+0xf20>)
 800c8ae:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	dd22      	ble.n	800c8fc <loop+0xd38>
                        errorAltitudeI = 0;
 800c8b6:	4b8e      	ldr	r3, [pc, #568]	; (800caf0 <loop+0xf2c>)
 800c8b8:	f04f 0200 	mov.w	r2, #0
 800c8bc:	801a      	strh	r2, [r3, #0]
                        isAltHoldChanged = 1;
 800c8be:	4b8d      	ldr	r3, [pc, #564]	; (800caf4 <loop+0xf30>)
 800c8c0:	f04f 0201 	mov.w	r2, #1
 800c8c4:	701a      	strb	r2, [r3, #0]
                        rcCommand[THROTTLE] += (rcCommand[THROTTLE] > initialThrottleHold) ? -cfg.alt_hold_throttle_neutral : cfg.alt_hold_throttle_neutral;
 800c8c6:	4b88      	ldr	r3, [pc, #544]	; (800cae8 <loop+0xf24>)
 800c8c8:	88db      	ldrh	r3, [r3, #6]
 800c8ca:	b29a      	uxth	r2, r3
 800c8cc:	4b86      	ldr	r3, [pc, #536]	; (800cae8 <loop+0xf24>)
 800c8ce:	88d9      	ldrh	r1, [r3, #6]
 800c8d0:	4b86      	ldr	r3, [pc, #536]	; (800caec <loop+0xf28>)
 800c8d2:	881b      	ldrh	r3, [r3, #0]
 800c8d4:	b209      	sxth	r1, r1
 800c8d6:	b21b      	sxth	r3, r3
 800c8d8:	4299      	cmp	r1, r3
 800c8da:	dd06      	ble.n	800c8ea <loop+0xd26>
 800c8dc:	4b81      	ldr	r3, [pc, #516]	; (800cae4 <loop+0xf20>)
 800c8de:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800c8e2:	f1c3 0300 	rsb	r3, r3, #0
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	e002      	b.n	800c8f0 <loop+0xd2c>
 800c8ea:	4b7e      	ldr	r3, [pc, #504]	; (800cae4 <loop+0xf20>)
 800c8ec:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800c8f0:	18d3      	adds	r3, r2, r3
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	b29a      	uxth	r2, r3
 800c8f6:	4b7c      	ldr	r3, [pc, #496]	; (800cae8 <loop+0xf24>)
 800c8f8:	80da      	strh	r2, [r3, #6]
 800c8fa:	e085      	b.n	800ca08 <loop+0xe44>
                    } else {
                        if (isAltHoldChanged) {
 800c8fc:	4b7d      	ldr	r3, [pc, #500]	; (800caf4 <loop+0xf30>)
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d007      	beq.n	800c914 <loop+0xd50>
                            AltHold = EstAlt;
 800c904:	4b7c      	ldr	r3, [pc, #496]	; (800caf8 <loop+0xf34>)
 800c906:	681a      	ldr	r2, [r3, #0]
 800c908:	4b7c      	ldr	r3, [pc, #496]	; (800cafc <loop+0xf38>)
 800c90a:	601a      	str	r2, [r3, #0]
                            isAltHoldChanged = 0;
 800c90c:	4b79      	ldr	r3, [pc, #484]	; (800caf4 <loop+0xf30>)
 800c90e:	f04f 0200 	mov.w	r2, #0
 800c912:	701a      	strb	r2, [r3, #0]
                        }
                        rcCommand[THROTTLE] = initialThrottleHold + BaroPID;
 800c914:	4b75      	ldr	r3, [pc, #468]	; (800caec <loop+0xf28>)
 800c916:	881b      	ldrh	r3, [r3, #0]
 800c918:	b29a      	uxth	r2, r3
 800c91a:	4b79      	ldr	r3, [pc, #484]	; (800cb00 <loop+0xf3c>)
 800c91c:	881b      	ldrh	r3, [r3, #0]
 800c91e:	b29b      	uxth	r3, r3
 800c920:	18d3      	adds	r3, r2, r3
 800c922:	b29b      	uxth	r3, r3
 800c924:	b29a      	uxth	r2, r3
 800c926:	4b70      	ldr	r3, [pc, #448]	; (800cae8 <loop+0xf24>)
 800c928:	80da      	strh	r2, [r3, #6]
 800c92a:	e06d      	b.n	800ca08 <loop+0xe44>
                    }
                } else {
                    // slow alt changes for apfags
                    if (abs(rcCommand[THROTTLE] - initialThrottleHold) > cfg.alt_hold_throttle_neutral) {
 800c92c:	4b6e      	ldr	r3, [pc, #440]	; (800cae8 <loop+0xf24>)
 800c92e:	88db      	ldrh	r3, [r3, #6]
 800c930:	b21a      	sxth	r2, r3
 800c932:	4b6e      	ldr	r3, [pc, #440]	; (800caec <loop+0xf28>)
 800c934:	881b      	ldrh	r3, [r3, #0]
 800c936:	b21b      	sxth	r3, r3
 800c938:	1ad3      	subs	r3, r2, r3
 800c93a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800c93e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800c942:	4b68      	ldr	r3, [pc, #416]	; (800cae4 <loop+0xf20>)
 800c944:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800c948:	429a      	cmp	r2, r3
 800c94a:	dd46      	ble.n	800c9da <loop+0xe16>
                        // Slowly increase/decrease AltHold proportional to stick movement ( +100 throttle gives ~ +50 cm in 1 second with cycle time about 3-4ms)
                        AltHoldCorr += rcCommand[THROTTLE] - initialThrottleHold;
 800c94c:	4b66      	ldr	r3, [pc, #408]	; (800cae8 <loop+0xf24>)
 800c94e:	88db      	ldrh	r3, [r3, #6]
 800c950:	b29a      	uxth	r2, r3
 800c952:	4b66      	ldr	r3, [pc, #408]	; (800caec <loop+0xf28>)
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	b29b      	uxth	r3, r3
 800c958:	1ad3      	subs	r3, r2, r3
 800c95a:	b29a      	uxth	r2, r3
 800c95c:	4b69      	ldr	r3, [pc, #420]	; (800cb04 <loop+0xf40>)
 800c95e:	881b      	ldrh	r3, [r3, #0]
 800c960:	b29b      	uxth	r3, r3
 800c962:	18d3      	adds	r3, r2, r3
 800c964:	b29b      	uxth	r3, r3
 800c966:	b29a      	uxth	r2, r3
 800c968:	4b66      	ldr	r3, [pc, #408]	; (800cb04 <loop+0xf40>)
 800c96a:	801a      	strh	r2, [r3, #0]
                        if (abs(AltHoldCorr) > 500) {
 800c96c:	4b65      	ldr	r3, [pc, #404]	; (800cb04 <loop+0xf40>)
 800c96e:	881b      	ldrh	r3, [r3, #0]
 800c970:	b21b      	sxth	r3, r3
 800c972:	2b00      	cmp	r3, #0
 800c974:	bfb8      	it	lt
 800c976:	425b      	neglt	r3, r3
 800c978:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800c97c:	dd24      	ble.n	800c9c8 <loop+0xe04>
                            AltHold += AltHoldCorr / 500;
 800c97e:	4b61      	ldr	r3, [pc, #388]	; (800cb04 <loop+0xf40>)
 800c980:	881b      	ldrh	r3, [r3, #0]
 800c982:	b21b      	sxth	r3, r3
 800c984:	4a60      	ldr	r2, [pc, #384]	; (800cb08 <loop+0xf44>)
 800c986:	fb82 1203 	smull	r1, r2, r2, r3
 800c98a:	ea4f 1262 	mov.w	r2, r2, asr #5
 800c98e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800c992:	1ad3      	subs	r3, r2, r3
 800c994:	b29b      	uxth	r3, r3
 800c996:	b21a      	sxth	r2, r3
 800c998:	4b58      	ldr	r3, [pc, #352]	; (800cafc <loop+0xf38>)
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	18d2      	adds	r2, r2, r3
 800c99e:	4b57      	ldr	r3, [pc, #348]	; (800cafc <loop+0xf38>)
 800c9a0:	601a      	str	r2, [r3, #0]
                            AltHoldCorr %= 500;
 800c9a2:	4b58      	ldr	r3, [pc, #352]	; (800cb04 <loop+0xf40>)
 800c9a4:	881b      	ldrh	r3, [r3, #0]
 800c9a6:	b21b      	sxth	r3, r3
 800c9a8:	4a57      	ldr	r2, [pc, #348]	; (800cb08 <loop+0xf44>)
 800c9aa:	fb82 0203 	smull	r0, r2, r2, r3
 800c9ae:	ea4f 1162 	mov.w	r1, r2, asr #5
 800c9b2:	ea4f 72e3 	mov.w	r2, r3, asr #31
 800c9b6:	1a8a      	subs	r2, r1, r2
 800c9b8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c9bc:	fb01 f202 	mul.w	r2, r1, r2
 800c9c0:	1a9b      	subs	r3, r3, r2
 800c9c2:	b29a      	uxth	r2, r3
 800c9c4:	4b4f      	ldr	r3, [pc, #316]	; (800cb04 <loop+0xf40>)
 800c9c6:	801a      	strh	r2, [r3, #0]
                        }
                        errorAltitudeI = 0;
 800c9c8:	4b49      	ldr	r3, [pc, #292]	; (800caf0 <loop+0xf2c>)
 800c9ca:	f04f 0200 	mov.w	r2, #0
 800c9ce:	801a      	strh	r2, [r3, #0]
                        isAltHoldChanged = 1;
 800c9d0:	4b48      	ldr	r3, [pc, #288]	; (800caf4 <loop+0xf30>)
 800c9d2:	f04f 0201 	mov.w	r2, #1
 800c9d6:	701a      	strb	r2, [r3, #0]
 800c9d8:	e00b      	b.n	800c9f2 <loop+0xe2e>
                    } else if (isAltHoldChanged) {
 800c9da:	4b46      	ldr	r3, [pc, #280]	; (800caf4 <loop+0xf30>)
 800c9dc:	781b      	ldrb	r3, [r3, #0]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d007      	beq.n	800c9f2 <loop+0xe2e>
                        AltHold = EstAlt;
 800c9e2:	4b45      	ldr	r3, [pc, #276]	; (800caf8 <loop+0xf34>)
 800c9e4:	681a      	ldr	r2, [r3, #0]
 800c9e6:	4b45      	ldr	r3, [pc, #276]	; (800cafc <loop+0xf38>)
 800c9e8:	601a      	str	r2, [r3, #0]
                        isAltHoldChanged = 0;
 800c9ea:	4b42      	ldr	r3, [pc, #264]	; (800caf4 <loop+0xf30>)
 800c9ec:	f04f 0200 	mov.w	r2, #0
 800c9f0:	701a      	strb	r2, [r3, #0]
                    }
                    rcCommand[THROTTLE] = initialThrottleHold + BaroPID;
 800c9f2:	4b3e      	ldr	r3, [pc, #248]	; (800caec <loop+0xf28>)
 800c9f4:	881b      	ldrh	r3, [r3, #0]
 800c9f6:	b29a      	uxth	r2, r3
 800c9f8:	4b41      	ldr	r3, [pc, #260]	; (800cb00 <loop+0xf3c>)
 800c9fa:	881b      	ldrh	r3, [r3, #0]
 800c9fc:	b29b      	uxth	r3, r3
 800c9fe:	18d3      	adds	r3, r2, r3
 800ca00:	b29b      	uxth	r3, r3
 800ca02:	b29a      	uxth	r2, r3
 800ca04:	4b38      	ldr	r3, [pc, #224]	; (800cae8 <loop+0xf24>)
 800ca06:	80da      	strh	r2, [r3, #6]
                }
            }
        }
#endif

        if (sensors(SENSOR_GPS)) {
 800ca08:	f04f 0010 	mov.w	r0, #16
 800ca0c:	f7f6 f83c 	bl	8002a88 <sensors>
 800ca10:	4603      	mov	r3, r0
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	f000 817d 	beq.w	800cd12 <loop+0x114e>
            if ((f.GPS_HOME_MODE || f.GPS_HOLD_MODE) && f.GPS_FIX_HOME) {
 800ca18:	4b31      	ldr	r3, [pc, #196]	; (800cae0 <loop+0xf1c>)
 800ca1a:	79db      	ldrb	r3, [r3, #7]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d104      	bne.n	800ca2a <loop+0xe66>
 800ca20:	4b2f      	ldr	r3, [pc, #188]	; (800cae0 <loop+0xf1c>)
 800ca22:	7a1b      	ldrb	r3, [r3, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	f000 8174 	beq.w	800cd12 <loop+0x114e>
 800ca2a:	4b2d      	ldr	r3, [pc, #180]	; (800cae0 <loop+0xf1c>)
 800ca2c:	7b1b      	ldrb	r3, [r3, #12]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	f000 816f 	beq.w	800cd12 <loop+0x114e>
                float sin_yaw_y = sinf(heading * 0.0174532925f);
 800ca34:	4b35      	ldr	r3, [pc, #212]	; (800cb0c <loop+0xf48>)
 800ca36:	881b      	ldrh	r3, [r3, #0]
 800ca38:	b21b      	sxth	r3, r3
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f00c f9d0 	bl	8018de0 <__aeabi_i2f>
 800ca40:	4603      	mov	r3, r0
 800ca42:	4618      	mov	r0, r3
 800ca44:	4934      	ldr	r1, [pc, #208]	; (800cb18 <loop+0xf54>)
 800ca46:	f00c fa1f 	bl	8018e88 <__aeabi_fmul>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f009 fe25 	bl	801669c <sinf>
 800ca52:	6138      	str	r0, [r7, #16]
                float cos_yaw_x = cosf(heading * 0.0174532925f);
 800ca54:	4b2d      	ldr	r3, [pc, #180]	; (800cb0c <loop+0xf48>)
 800ca56:	881b      	ldrh	r3, [r3, #0]
 800ca58:	b21b      	sxth	r3, r3
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f00c f9c0 	bl	8018de0 <__aeabi_i2f>
 800ca60:	4603      	mov	r3, r0
 800ca62:	4618      	mov	r0, r3
 800ca64:	492c      	ldr	r1, [pc, #176]	; (800cb18 <loop+0xf54>)
 800ca66:	f00c fa0f 	bl	8018e88 <__aeabi_fmul>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	f009 fddf 	bl	8016630 <cosf>
 800ca72:	60f8      	str	r0, [r7, #12]
                if (cfg.nav_slew_rate) {
 800ca74:	4b1b      	ldr	r3, [pc, #108]	; (800cae4 <loop+0xf20>)
 800ca76:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 80f5 	beq.w	800cc6a <loop+0x10a6>
                    nav_rated[LON] += constrain(wrap_18000(nav[LON] - nav_rated[LON]), -cfg.nav_slew_rate, cfg.nav_slew_rate); // TODO check this on uint8
 800ca80:	4b23      	ldr	r3, [pc, #140]	; (800cb10 <loop+0xf4c>)
 800ca82:	885b      	ldrh	r3, [r3, #2]
 800ca84:	b29c      	uxth	r4, r3
 800ca86:	4b23      	ldr	r3, [pc, #140]	; (800cb14 <loop+0xf50>)
 800ca88:	885b      	ldrh	r3, [r3, #2]
 800ca8a:	b21a      	sxth	r2, r3
 800ca8c:	4b20      	ldr	r3, [pc, #128]	; (800cb10 <loop+0xf4c>)
 800ca8e:	885b      	ldrh	r3, [r3, #2]
 800ca90:	b21b      	sxth	r3, r3
 800ca92:	1ad3      	subs	r3, r2, r3
 800ca94:	4618      	mov	r0, r3
 800ca96:	f7fb fc6b 	bl	8008370 <wrap_18000>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	4b11      	ldr	r3, [pc, #68]	; (800cae4 <loop+0xf20>)
 800ca9e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800caa2:	f1c3 0300 	rsb	r3, r3, #0
 800caa6:	429a      	cmp	r2, r3
 800caa8:	da06      	bge.n	800cab8 <loop+0xef4>
 800caaa:	4b0e      	ldr	r3, [pc, #56]	; (800cae4 <loop+0xf20>)
 800caac:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cab0:	f1c3 0300 	rsb	r3, r3, #0
 800cab4:	b29b      	uxth	r3, r3
 800cab6:	e03d      	b.n	800cb34 <loop+0xf70>
 800cab8:	4b16      	ldr	r3, [pc, #88]	; (800cb14 <loop+0xf50>)
 800caba:	885b      	ldrh	r3, [r3, #2]
 800cabc:	b21a      	sxth	r2, r3
 800cabe:	4b14      	ldr	r3, [pc, #80]	; (800cb10 <loop+0xf4c>)
 800cac0:	885b      	ldrh	r3, [r3, #2]
 800cac2:	b21b      	sxth	r3, r3
 800cac4:	1ad3      	subs	r3, r2, r3
 800cac6:	4618      	mov	r0, r3
 800cac8:	f7fb fc52 	bl	8008370 <wrap_18000>
 800cacc:	4602      	mov	r2, r0
 800cace:	4b05      	ldr	r3, [pc, #20]	; (800cae4 <loop+0xf20>)
 800cad0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cad4:	429a      	cmp	r2, r3
 800cad6:	dd21      	ble.n	800cb1c <loop+0xf58>
 800cad8:	4b02      	ldr	r3, [pc, #8]	; (800cae4 <loop+0xf20>)
 800cada:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cade:	e029      	b.n	800cb34 <loop+0xf70>
 800cae0:	20001250 	.word	0x20001250
 800cae4:	20000be0 	.word	0x20000be0
 800cae8:	20001298 	.word	0x20001298
 800caec:	20000944 	.word	0x20000944
 800caf0:	20000796 	.word	0x20000796
 800caf4:	20000950 	.word	0x20000950
 800caf8:	20001204 	.word	0x20001204
 800cafc:	2000121c 	.word	0x2000121c
 800cb00:	20000794 	.word	0x20000794
 800cb04:	20000952 	.word	0x20000952
 800cb08:	10624dd3 	.word	0x10624dd3
 800cb0c:	2000133c 	.word	0x2000133c
 800cb10:	20001264 	.word	0x20001264
 800cb14:	20001280 	.word	0x20001280
 800cb18:	3c8efa35 	.word	0x3c8efa35
 800cb1c:	4b88      	ldr	r3, [pc, #544]	; (800cd40 <loop+0x117c>)
 800cb1e:	885b      	ldrh	r3, [r3, #2]
 800cb20:	b21a      	sxth	r2, r3
 800cb22:	4b88      	ldr	r3, [pc, #544]	; (800cd44 <loop+0x1180>)
 800cb24:	885b      	ldrh	r3, [r3, #2]
 800cb26:	b21b      	sxth	r3, r3
 800cb28:	1ad3      	subs	r3, r2, r3
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7fb fc20 	bl	8008370 <wrap_18000>
 800cb30:	4603      	mov	r3, r0
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	18e3      	adds	r3, r4, r3
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	b29a      	uxth	r2, r3
 800cb3a:	4b82      	ldr	r3, [pc, #520]	; (800cd44 <loop+0x1180>)
 800cb3c:	805a      	strh	r2, [r3, #2]
                    nav_rated[LAT] += constrain(wrap_18000(nav[LAT] - nav_rated[LAT]), -cfg.nav_slew_rate, cfg.nav_slew_rate);
 800cb3e:	4b81      	ldr	r3, [pc, #516]	; (800cd44 <loop+0x1180>)
 800cb40:	881b      	ldrh	r3, [r3, #0]
 800cb42:	b29c      	uxth	r4, r3
 800cb44:	4b7e      	ldr	r3, [pc, #504]	; (800cd40 <loop+0x117c>)
 800cb46:	881b      	ldrh	r3, [r3, #0]
 800cb48:	b21a      	sxth	r2, r3
 800cb4a:	4b7e      	ldr	r3, [pc, #504]	; (800cd44 <loop+0x1180>)
 800cb4c:	881b      	ldrh	r3, [r3, #0]
 800cb4e:	b21b      	sxth	r3, r3
 800cb50:	1ad3      	subs	r3, r2, r3
 800cb52:	4618      	mov	r0, r3
 800cb54:	f7fb fc0c 	bl	8008370 <wrap_18000>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	4b7b      	ldr	r3, [pc, #492]	; (800cd48 <loop+0x1184>)
 800cb5c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cb60:	f1c3 0300 	rsb	r3, r3, #0
 800cb64:	429a      	cmp	r2, r3
 800cb66:	da06      	bge.n	800cb76 <loop+0xfb2>
 800cb68:	4b77      	ldr	r3, [pc, #476]	; (800cd48 <loop+0x1184>)
 800cb6a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cb6e:	f1c3 0300 	rsb	r3, r3, #0
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	e01f      	b.n	800cbb6 <loop+0xff2>
 800cb76:	4b72      	ldr	r3, [pc, #456]	; (800cd40 <loop+0x117c>)
 800cb78:	881b      	ldrh	r3, [r3, #0]
 800cb7a:	b21a      	sxth	r2, r3
 800cb7c:	4b71      	ldr	r3, [pc, #452]	; (800cd44 <loop+0x1180>)
 800cb7e:	881b      	ldrh	r3, [r3, #0]
 800cb80:	b21b      	sxth	r3, r3
 800cb82:	1ad3      	subs	r3, r2, r3
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7fb fbf3 	bl	8008370 <wrap_18000>
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	4b6e      	ldr	r3, [pc, #440]	; (800cd48 <loop+0x1184>)
 800cb8e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cb92:	429a      	cmp	r2, r3
 800cb94:	dd03      	ble.n	800cb9e <loop+0xfda>
 800cb96:	4b6c      	ldr	r3, [pc, #432]	; (800cd48 <loop+0x1184>)
 800cb98:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800cb9c:	e00b      	b.n	800cbb6 <loop+0xff2>
 800cb9e:	4b68      	ldr	r3, [pc, #416]	; (800cd40 <loop+0x117c>)
 800cba0:	881b      	ldrh	r3, [r3, #0]
 800cba2:	b21a      	sxth	r2, r3
 800cba4:	4b67      	ldr	r3, [pc, #412]	; (800cd44 <loop+0x1180>)
 800cba6:	881b      	ldrh	r3, [r3, #0]
 800cba8:	b21b      	sxth	r3, r3
 800cbaa:	1ad3      	subs	r3, r2, r3
 800cbac:	4618      	mov	r0, r3
 800cbae:	f7fb fbdf 	bl	8008370 <wrap_18000>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	18e3      	adds	r3, r4, r3
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	b29a      	uxth	r2, r3
 800cbbc:	4b61      	ldr	r3, [pc, #388]	; (800cd44 <loop+0x1180>)
 800cbbe:	801a      	strh	r2, [r3, #0]
                    GPS_angle[ROLL] = (nav_rated[LON] * cos_yaw_x - nav_rated[LAT] * sin_yaw_y) / 10;
 800cbc0:	4b60      	ldr	r3, [pc, #384]	; (800cd44 <loop+0x1180>)
 800cbc2:	885b      	ldrh	r3, [r3, #2]
 800cbc4:	b21b      	sxth	r3, r3
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f00c f90a 	bl	8018de0 <__aeabi_i2f>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	4618      	mov	r0, r3
 800cbd0:	68f9      	ldr	r1, [r7, #12]
 800cbd2:	f00c f959 	bl	8018e88 <__aeabi_fmul>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	461c      	mov	r4, r3
 800cbda:	4b5a      	ldr	r3, [pc, #360]	; (800cd44 <loop+0x1180>)
 800cbdc:	881b      	ldrh	r3, [r3, #0]
 800cbde:	b21b      	sxth	r3, r3
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f00c f8fd 	bl	8018de0 <__aeabi_i2f>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	4618      	mov	r0, r3
 800cbea:	6939      	ldr	r1, [r7, #16]
 800cbec:	f00c f94c 	bl	8018e88 <__aeabi_fmul>
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	4620      	mov	r0, r4
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	f00c f83d 	bl	8018c74 <__aeabi_fsub>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	4955      	ldr	r1, [pc, #340]	; (800cd54 <loop+0x1190>)
 800cc00:	f00c f9f6 	bl	8018ff0 <__aeabi_fdiv>
 800cc04:	4603      	mov	r3, r0
 800cc06:	4618      	mov	r0, r3
 800cc08:	f00c fb04 	bl	8019214 <__aeabi_f2iz>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	b29a      	uxth	r2, r3
 800cc10:	4b4e      	ldr	r3, [pc, #312]	; (800cd4c <loop+0x1188>)
 800cc12:	801a      	strh	r2, [r3, #0]
                    GPS_angle[PITCH] = (nav_rated[LON] * sin_yaw_y + nav_rated[LAT] * cos_yaw_x) / 10;
 800cc14:	4b4b      	ldr	r3, [pc, #300]	; (800cd44 <loop+0x1180>)
 800cc16:	885b      	ldrh	r3, [r3, #2]
 800cc18:	b21b      	sxth	r3, r3
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f00c f8e0 	bl	8018de0 <__aeabi_i2f>
 800cc20:	4603      	mov	r3, r0
 800cc22:	4618      	mov	r0, r3
 800cc24:	6939      	ldr	r1, [r7, #16]
 800cc26:	f00c f92f 	bl	8018e88 <__aeabi_fmul>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	461c      	mov	r4, r3
 800cc2e:	4b45      	ldr	r3, [pc, #276]	; (800cd44 <loop+0x1180>)
 800cc30:	881b      	ldrh	r3, [r3, #0]
 800cc32:	b21b      	sxth	r3, r3
 800cc34:	4618      	mov	r0, r3
 800cc36:	f00c f8d3 	bl	8018de0 <__aeabi_i2f>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	68f9      	ldr	r1, [r7, #12]
 800cc40:	f00c f922 	bl	8018e88 <__aeabi_fmul>
 800cc44:	4603      	mov	r3, r0
 800cc46:	4620      	mov	r0, r4
 800cc48:	4619      	mov	r1, r3
 800cc4a:	f00c f815 	bl	8018c78 <__addsf3>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	4618      	mov	r0, r3
 800cc52:	4940      	ldr	r1, [pc, #256]	; (800cd54 <loop+0x1190>)
 800cc54:	f00c f9cc 	bl	8018ff0 <__aeabi_fdiv>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f00c fada 	bl	8019214 <__aeabi_f2iz>
 800cc60:	4603      	mov	r3, r0
 800cc62:	b29a      	uxth	r2, r3
 800cc64:	4b39      	ldr	r3, [pc, #228]	; (800cd4c <loop+0x1188>)
 800cc66:	805a      	strh	r2, [r3, #2]
 800cc68:	e053      	b.n	800cd12 <loop+0x114e>
                } else {
                    GPS_angle[ROLL] = (nav[LON] * cos_yaw_x - nav[LAT] * sin_yaw_y) / 10;
 800cc6a:	4b35      	ldr	r3, [pc, #212]	; (800cd40 <loop+0x117c>)
 800cc6c:	885b      	ldrh	r3, [r3, #2]
 800cc6e:	b21b      	sxth	r3, r3
 800cc70:	4618      	mov	r0, r3
 800cc72:	f00c f8b5 	bl	8018de0 <__aeabi_i2f>
 800cc76:	4603      	mov	r3, r0
 800cc78:	4618      	mov	r0, r3
 800cc7a:	68f9      	ldr	r1, [r7, #12]
 800cc7c:	f00c f904 	bl	8018e88 <__aeabi_fmul>
 800cc80:	4603      	mov	r3, r0
 800cc82:	461c      	mov	r4, r3
 800cc84:	4b2e      	ldr	r3, [pc, #184]	; (800cd40 <loop+0x117c>)
 800cc86:	881b      	ldrh	r3, [r3, #0]
 800cc88:	b21b      	sxth	r3, r3
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f00c f8a8 	bl	8018de0 <__aeabi_i2f>
 800cc90:	4603      	mov	r3, r0
 800cc92:	4618      	mov	r0, r3
 800cc94:	6939      	ldr	r1, [r7, #16]
 800cc96:	f00c f8f7 	bl	8018e88 <__aeabi_fmul>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	4619      	mov	r1, r3
 800cca0:	f00b ffe8 	bl	8018c74 <__aeabi_fsub>
 800cca4:	4603      	mov	r3, r0
 800cca6:	4618      	mov	r0, r3
 800cca8:	492a      	ldr	r1, [pc, #168]	; (800cd54 <loop+0x1190>)
 800ccaa:	f00c f9a1 	bl	8018ff0 <__aeabi_fdiv>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	f00c faaf 	bl	8019214 <__aeabi_f2iz>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	b29a      	uxth	r2, r3
 800ccba:	4b24      	ldr	r3, [pc, #144]	; (800cd4c <loop+0x1188>)
 800ccbc:	801a      	strh	r2, [r3, #0]
                    GPS_angle[PITCH] = (nav[LON] * sin_yaw_y + nav[LAT] * cos_yaw_x) / 10;
 800ccbe:	4b20      	ldr	r3, [pc, #128]	; (800cd40 <loop+0x117c>)
 800ccc0:	885b      	ldrh	r3, [r3, #2]
 800ccc2:	b21b      	sxth	r3, r3
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f00c f88b 	bl	8018de0 <__aeabi_i2f>
 800ccca:	4603      	mov	r3, r0
 800cccc:	4618      	mov	r0, r3
 800ccce:	6939      	ldr	r1, [r7, #16]
 800ccd0:	f00c f8da 	bl	8018e88 <__aeabi_fmul>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	461c      	mov	r4, r3
 800ccd8:	4b19      	ldr	r3, [pc, #100]	; (800cd40 <loop+0x117c>)
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	b21b      	sxth	r3, r3
 800ccde:	4618      	mov	r0, r3
 800cce0:	f00c f87e 	bl	8018de0 <__aeabi_i2f>
 800cce4:	4603      	mov	r3, r0
 800cce6:	4618      	mov	r0, r3
 800cce8:	68f9      	ldr	r1, [r7, #12]
 800ccea:	f00c f8cd 	bl	8018e88 <__aeabi_fmul>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	4620      	mov	r0, r4
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	f00b ffc0 	bl	8018c78 <__addsf3>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	4915      	ldr	r1, [pc, #84]	; (800cd54 <loop+0x1190>)
 800ccfe:	f00c f977 	bl	8018ff0 <__aeabi_fdiv>
 800cd02:	4603      	mov	r3, r0
 800cd04:	4618      	mov	r0, r3
 800cd06:	f00c fa85 	bl	8019214 <__aeabi_f2iz>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	b29a      	uxth	r2, r3
 800cd0e:	4b0f      	ldr	r3, [pc, #60]	; (800cd4c <loop+0x1188>)
 800cd10:	805a      	strh	r2, [r3, #2]
                }
            }
        }

        // **** PITCH & ROLL & YAW PID ****
        prop = max(abs(rcCommand[PITCH]), abs(rcCommand[ROLL])); // range [0;500]
 800cd12:	4b0f      	ldr	r3, [pc, #60]	; (800cd50 <loop+0x118c>)
 800cd14:	881b      	ldrh	r3, [r3, #0]
 800cd16:	b21b      	sxth	r3, r3
 800cd18:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800cd1c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800cd20:	4b0b      	ldr	r3, [pc, #44]	; (800cd50 <loop+0x118c>)
 800cd22:	885b      	ldrh	r3, [r3, #2]
 800cd24:	b21b      	sxth	r3, r3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	bfb8      	it	lt
 800cd2a:	425b      	neglt	r3, r3
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	bfa8      	it	ge
 800cd30:	4613      	movge	r3, r2
 800cd32:	817b      	strh	r3, [r7, #10]
        for (axis = 0; axis < 3; axis++) {
 800cd34:	f04f 0300 	mov.w	r3, #0
 800cd38:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cd3c:	e211      	b.n	800d162 <loop+0x159e>
 800cd3e:	bf00      	nop
 800cd40:	20001280 	.word	0x20001280
 800cd44:	20001264 	.word	0x20001264
 800cd48:	20000be0 	.word	0x20000be0
 800cd4c:	2000091c 	.word	0x2000091c
 800cd50:	20001298 	.word	0x20001298
 800cd54:	41200000 	.word	0x41200000
            if ((f.ANGLE_MODE || f.HORIZON_MODE) && axis < 2) { // MODE relying on ACC
 800cd58:	4bb5      	ldr	r3, [pc, #724]	; (800d030 <loop+0x146c>)
 800cd5a:	78db      	ldrb	r3, [r3, #3]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d104      	bne.n	800cd6a <loop+0x11a6>
 800cd60:	4bb3      	ldr	r3, [pc, #716]	; (800d030 <loop+0x146c>)
 800cd62:	791b      	ldrb	r3, [r3, #4]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f000 80a9 	beq.w	800cebc <loop+0x12f8>
 800cd6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cd6e:	2b01      	cmp	r3, #1
 800cd70:	f200 80a4 	bhi.w	800cebc <loop+0x12f8>
                // 50 degrees max inclination
                errorAngle = constrain(2 * rcCommand[axis] + GPS_angle[axis], -500, +500) - angle[axis] + cfg.angleTrim[axis];
 800cd74:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cd78:	4bae      	ldr	r3, [pc, #696]	; (800d034 <loop+0x1470>)
 800cd7a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cd7e:	b21b      	sxth	r3, r3
 800cd80:	ea4f 0243 	mov.w	r2, r3, lsl #1
 800cd84:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cd88:	4bab      	ldr	r3, [pc, #684]	; (800d038 <loop+0x1474>)
 800cd8a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800cd8e:	b21b      	sxth	r3, r3
 800cd90:	18d3      	adds	r3, r2, r3
 800cd92:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 800cd96:	db15      	blt.n	800cdc4 <loop+0x1200>
 800cd98:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cd9c:	4ba5      	ldr	r3, [pc, #660]	; (800d034 <loop+0x1470>)
 800cd9e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cda2:	b21b      	sxth	r3, r3
 800cda4:	ea4f 0243 	mov.w	r2, r3, lsl #1
 800cda8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cdac:	4ba2      	ldr	r3, [pc, #648]	; (800d038 <loop+0x1474>)
 800cdae:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800cdb2:	b21b      	sxth	r3, r3
 800cdb4:	18d3      	adds	r3, r2, r3
 800cdb6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800cdba:	bfa8      	it	ge
 800cdbc:	f44f 73fa 	movge.w	r3, #500	; 0x1f4
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	e001      	b.n	800cdc8 <loop+0x1204>
 800cdc4:	f64f 630c 	movw	r3, #65036	; 0xfe0c
 800cdc8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cdcc:	4a9b      	ldr	r2, [pc, #620]	; (800d03c <loop+0x1478>)
 800cdce:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800cdd2:	b292      	uxth	r2, r2
 800cdd4:	1a9b      	subs	r3, r3, r2
 800cdd6:	b29a      	uxth	r2, r3
 800cdd8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cddc:	4b98      	ldr	r3, [pc, #608]	; (800d040 <loop+0x147c>)
 800cdde:	f101 0114 	add.w	r1, r1, #20
 800cde2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	18d3      	adds	r3, r2, r3
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	813b      	strh	r3, [r7, #8]
                PTermACC = (int32_t)errorAngle * cfg.P8[PIDLEVEL] / 100; // 32 bits is needed for calculation: errorAngle*P8[PIDLEVEL] could exceed 32768   16 bits is ok for result
 800cdee:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800cdf2:	4a93      	ldr	r2, [pc, #588]	; (800d040 <loop+0x147c>)
 800cdf4:	79d2      	ldrb	r2, [r2, #7]
 800cdf6:	fb02 f303 	mul.w	r3, r2, r3
 800cdfa:	4a92      	ldr	r2, [pc, #584]	; (800d044 <loop+0x1480>)
 800cdfc:	fb82 1203 	smull	r1, r2, r2, r3
 800ce00:	ea4f 1262 	mov.w	r2, r2, asr #5
 800ce04:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800ce08:	1ad3      	subs	r3, r2, r3
 800ce0a:	83fb      	strh	r3, [r7, #30]
                PTermACC = constrain(PTermACC, -cfg.D8[PIDLEVEL] * 5, +cfg.D8[PIDLEVEL] * 5);
 800ce0c:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800ce10:	4b8b      	ldr	r3, [pc, #556]	; (800d040 <loop+0x147c>)
 800ce12:	7edb      	ldrb	r3, [r3, #27]
 800ce14:	461a      	mov	r2, r3
 800ce16:	4613      	mov	r3, r2
 800ce18:	ea4f 7383 	mov.w	r3, r3, lsl #30
 800ce1c:	1a9b      	subs	r3, r3, r2
 800ce1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ce22:	1a9b      	subs	r3, r3, r2
 800ce24:	4299      	cmp	r1, r3
 800ce26:	da0b      	bge.n	800ce40 <loop+0x127c>
 800ce28:	4b85      	ldr	r3, [pc, #532]	; (800d040 <loop+0x147c>)
 800ce2a:	7edb      	ldrb	r3, [r3, #27]
 800ce2c:	461a      	mov	r2, r3
 800ce2e:	ea4f 3282 	mov.w	r2, r2, lsl #14
 800ce32:	1ad2      	subs	r2, r2, r3
 800ce34:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800ce38:	1ad3      	subs	r3, r2, r3
 800ce3a:	b29b      	uxth	r3, r3
 800ce3c:	b29b      	uxth	r3, r3
 800ce3e:	e00c      	b.n	800ce5a <loop+0x1296>
 800ce40:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800ce44:	4b7e      	ldr	r3, [pc, #504]	; (800d040 <loop+0x147c>)
 800ce46:	7edb      	ldrb	r3, [r3, #27]
 800ce48:	461a      	mov	r2, r3
 800ce4a:	4613      	mov	r3, r2
 800ce4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ce50:	189b      	adds	r3, r3, r2
 800ce52:	4299      	cmp	r1, r3
 800ce54:	bfb8      	it	lt
 800ce56:	460b      	movlt	r3, r1
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	83fb      	strh	r3, [r7, #30]

                errorAngleI[axis] = constrain(errorAngleI[axis] + errorAngle, -10000, +10000); // WindUp
 800ce5c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800ce60:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ce64:	4b78      	ldr	r3, [pc, #480]	; (800d048 <loop+0x1484>)
 800ce66:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ce6a:	b21a      	sxth	r2, r3
 800ce6c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800ce70:	18d2      	adds	r2, r2, r3
 800ce72:	4b76      	ldr	r3, [pc, #472]	; (800d04c <loop+0x1488>)
 800ce74:	429a      	cmp	r2, r3
 800ce76:	db0f      	blt.n	800ce98 <loop+0x12d4>
 800ce78:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ce7c:	4b72      	ldr	r3, [pc, #456]	; (800d048 <loop+0x1484>)
 800ce7e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ce82:	b21a      	sxth	r2, r3
 800ce84:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800ce88:	18d2      	adds	r2, r2, r3
 800ce8a:	f242 7310 	movw	r3, #10000	; 0x2710
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	bfb8      	it	lt
 800ce92:	4613      	movlt	r3, r2
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	e001      	b.n	800ce9c <loop+0x12d8>
 800ce98:	f64d 03f0 	movw	r3, #55536	; 0xd8f0
 800ce9c:	4a6a      	ldr	r2, [pc, #424]	; (800d048 <loop+0x1484>)
 800ce9e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
                ITermACC = ((int32_t)errorAngleI[axis] * cfg.I8[PIDLEVEL]) >> 12;
 800cea2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cea6:	4b68      	ldr	r3, [pc, #416]	; (800d048 <loop+0x1484>)
 800cea8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ceac:	b21b      	sxth	r3, r3
 800ceae:	4a64      	ldr	r2, [pc, #400]	; (800d040 <loop+0x147c>)
 800ceb0:	7c52      	ldrb	r2, [r2, #17]
 800ceb2:	fb02 f303 	mul.w	r3, r2, r3
 800ceb6:	ea4f 3323 	mov.w	r3, r3, asr #12
 800ceba:	83bb      	strh	r3, [r7, #28]
            }
            if (!f.ANGLE_MODE || f.HORIZON_MODE || axis == 2) { // MODE relying on GYRO or YAW axis
 800cebc:	4b5c      	ldr	r3, [pc, #368]	; (800d030 <loop+0x146c>)
 800cebe:	78db      	ldrb	r3, [r3, #3]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d007      	beq.n	800ced4 <loop+0x1310>
 800cec4:	4b5a      	ldr	r3, [pc, #360]	; (800d030 <loop+0x146c>)
 800cec6:	791b      	ldrb	r3, [r3, #4]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d103      	bne.n	800ced4 <loop+0x1310>
 800cecc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ced0:	2b02      	cmp	r3, #2
 800ced2:	d173      	bne.n	800cfbc <loop+0x13f8>
                error = (int32_t)rcCommand[axis] * 10 * 8 / cfg.P8[axis];
 800ced4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ced8:	4b56      	ldr	r3, [pc, #344]	; (800d034 <loop+0x1470>)
 800ceda:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cede:	b21a      	sxth	r2, r3
 800cee0:	4613      	mov	r3, r2
 800cee2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cee6:	189b      	adds	r3, r3, r2
 800cee8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800ceec:	461a      	mov	r2, r3
 800ceee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cef2:	4953      	ldr	r1, [pc, #332]	; (800d040 <loop+0x147c>)
 800cef4:	5ccb      	ldrb	r3, [r1, r3]
 800cef6:	fb92 f3f3 	sdiv	r3, r2, r3
 800cefa:	80fb      	strh	r3, [r7, #6]
                error -= gyroData[axis];
 800cefc:	88fa      	ldrh	r2, [r7, #6]
 800cefe:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cf02:	4b53      	ldr	r3, [pc, #332]	; (800d050 <loop+0x148c>)
 800cf04:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	1ad3      	subs	r3, r2, r3
 800cf0c:	b29b      	uxth	r3, r3
 800cf0e:	80fb      	strh	r3, [r7, #6]

                PTermGYRO = rcCommand[axis];
 800cf10:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf14:	4b47      	ldr	r3, [pc, #284]	; (800d034 <loop+0x1470>)
 800cf16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cf1a:	837b      	strh	r3, [r7, #26]

                errorGyroI[axis] = constrain(errorGyroI[axis] + error, -16000, +16000); // WindUp
 800cf1c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800cf20:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf24:	4b4b      	ldr	r3, [pc, #300]	; (800d054 <loop+0x1490>)
 800cf26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cf2a:	b21a      	sxth	r2, r3
 800cf2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cf30:	18d3      	adds	r3, r2, r3
 800cf32:	f513 5f7a 	cmn.w	r3, #16000	; 0x3e80
 800cf36:	db0f      	blt.n	800cf58 <loop+0x1394>
 800cf38:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf3c:	4b45      	ldr	r3, [pc, #276]	; (800d054 <loop+0x1490>)
 800cf3e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cf42:	b21a      	sxth	r2, r3
 800cf44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cf48:	18d3      	adds	r3, r2, r3
 800cf4a:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800cf4e:	bfa8      	it	ge
 800cf50:	f44f 537a 	movge.w	r3, #16000	; 0x3e80
 800cf54:	b29b      	uxth	r3, r3
 800cf56:	e001      	b.n	800cf5c <loop+0x1398>
 800cf58:	f24c 1380 	movw	r3, #49536	; 0xc180
 800cf5c:	4a3d      	ldr	r2, [pc, #244]	; (800d054 <loop+0x1490>)
 800cf5e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
                if (abs(gyroData[axis]) > 640)
 800cf62:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf66:	4b3a      	ldr	r3, [pc, #232]	; (800d050 <loop+0x148c>)
 800cf68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cf6c:	b21b      	sxth	r3, r3
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	bfb8      	it	lt
 800cf72:	425b      	neglt	r3, r3
 800cf74:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800cf78:	dd06      	ble.n	800cf88 <loop+0x13c4>
                    errorGyroI[axis] = 0;
 800cf7a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf7e:	4b35      	ldr	r3, [pc, #212]	; (800d054 <loop+0x1490>)
 800cf80:	f04f 0100 	mov.w	r1, #0
 800cf84:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                ITermGYRO = (errorGyroI[axis] / 125 * cfg.I8[axis]) >> 6;
 800cf88:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cf8c:	4b31      	ldr	r3, [pc, #196]	; (800d054 <loop+0x1490>)
 800cf8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cf92:	b21b      	sxth	r3, r3
 800cf94:	4a30      	ldr	r2, [pc, #192]	; (800d058 <loop+0x1494>)
 800cf96:	fb82 0203 	smull	r0, r2, r2, r3
 800cf9a:	ea4f 02e2 	mov.w	r2, r2, asr #3
 800cf9e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800cfa2:	1ad3      	subs	r3, r2, r3
 800cfa4:	b29b      	uxth	r3, r3
 800cfa6:	b21b      	sxth	r3, r3
 800cfa8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cfac:	4924      	ldr	r1, [pc, #144]	; (800d040 <loop+0x147c>)
 800cfae:	188a      	adds	r2, r1, r2
 800cfb0:	7a92      	ldrb	r2, [r2, #10]
 800cfb2:	fb02 f303 	mul.w	r3, r2, r3
 800cfb6:	ea4f 13a3 	mov.w	r3, r3, asr #6
 800cfba:	833b      	strh	r3, [r7, #24]
            }
            if (f.HORIZON_MODE && axis < 2) {
 800cfbc:	4b1c      	ldr	r3, [pc, #112]	; (800d030 <loop+0x146c>)
 800cfbe:	791b      	ldrb	r3, [r3, #4]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d04b      	beq.n	800d05c <loop+0x1498>
 800cfc4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cfc8:	2b01      	cmp	r3, #1
 800cfca:	d847      	bhi.n	800d05c <loop+0x1498>
                PTerm = ((int32_t)PTermACC * (500 - prop) + (int32_t)PTermGYRO * prop) / 500;
 800cfcc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800cfd0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800cfd4:	f5c2 72fa 	rsb	r2, r2, #500	; 0x1f4
 800cfd8:	fb02 f203 	mul.w	r2, r2, r3
 800cfdc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800cfe0:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800cfe4:	fb01 f303 	mul.w	r3, r1, r3
 800cfe8:	18d3      	adds	r3, r2, r3
 800cfea:	4a1b      	ldr	r2, [pc, #108]	; (800d058 <loop+0x1494>)
 800cfec:	fb82 1203 	smull	r1, r2, r2, r3
 800cff0:	ea4f 1262 	mov.w	r2, r2, asr #5
 800cff4:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800cff8:	1ad3      	subs	r3, r2, r3
 800cffa:	847b      	strh	r3, [r7, #34]	; 0x22
                ITerm = ((int32_t)ITermACC * (500 - prop) + (int32_t)ITermGYRO * prop) / 500;
 800cffc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800d000:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800d004:	f5c2 72fa 	rsb	r2, r2, #500	; 0x1f4
 800d008:	fb02 f203 	mul.w	r2, r2, r3
 800d00c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800d010:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800d014:	fb01 f303 	mul.w	r3, r1, r3
 800d018:	18d3      	adds	r3, r2, r3
 800d01a:	4a0f      	ldr	r2, [pc, #60]	; (800d058 <loop+0x1494>)
 800d01c:	fb82 0203 	smull	r0, r2, r2, r3
 800d020:	ea4f 1262 	mov.w	r2, r2, asr #5
 800d024:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800d028:	1ad3      	subs	r3, r2, r3
 800d02a:	843b      	strh	r3, [r7, #32]
 800d02c:	e027      	b.n	800d07e <loop+0x14ba>
 800d02e:	bf00      	nop
 800d030:	20001250 	.word	0x20001250
 800d034:	20001298 	.word	0x20001298
 800d038:	2000091c 	.word	0x2000091c
 800d03c:	200007b0 	.word	0x200007b0
 800d040:	20000be0 	.word	0x20000be0
 800d044:	51eb851f 	.word	0x51eb851f
 800d048:	20000940 	.word	0x20000940
 800d04c:	ffffd8f0 	.word	0xffffd8f0
 800d050:	200007a0 	.word	0x200007a0
 800d054:	20000938 	.word	0x20000938
 800d058:	10624dd3 	.word	0x10624dd3
            } else {
                if (f.ANGLE_MODE && axis < 2) {
 800d05c:	4b48      	ldr	r3, [pc, #288]	; (800d180 <loop+0x15bc>)
 800d05e:	78db      	ldrb	r3, [r3, #3]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d008      	beq.n	800d076 <loop+0x14b2>
 800d064:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d804      	bhi.n	800d076 <loop+0x14b2>
                    PTerm = PTermACC;
 800d06c:	8bfb      	ldrh	r3, [r7, #30]
 800d06e:	847b      	strh	r3, [r7, #34]	; 0x22
                    ITerm = ITermACC;
 800d070:	8bbb      	ldrh	r3, [r7, #28]
 800d072:	843b      	strh	r3, [r7, #32]
 800d074:	e003      	b.n	800d07e <loop+0x14ba>
                } else {
                    PTerm = PTermGYRO;
 800d076:	8b7b      	ldrh	r3, [r7, #26]
 800d078:	847b      	strh	r3, [r7, #34]	; 0x22
                    ITerm = ITermGYRO;
 800d07a:	8b3b      	ldrh	r3, [r7, #24]
 800d07c:	843b      	strh	r3, [r7, #32]
                }
            }

            PTerm -= (int32_t)gyroData[axis] * dynP8[axis] / 10 / 8; // 32 bits is needed for calculation
 800d07e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800d080:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d084:	4b3f      	ldr	r3, [pc, #252]	; (800d184 <loop+0x15c0>)
 800d086:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800d08a:	b21b      	sxth	r3, r3
 800d08c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d090:	483d      	ldr	r0, [pc, #244]	; (800d188 <loop+0x15c4>)
 800d092:	5c41      	ldrb	r1, [r0, r1]
 800d094:	fb01 f303 	mul.w	r3, r1, r3
 800d098:	493c      	ldr	r1, [pc, #240]	; (800d18c <loop+0x15c8>)
 800d09a:	fb81 0103 	smull	r0, r1, r1, r3
 800d09e:	ea4f 1161 	mov.w	r1, r1, asr #5
 800d0a2:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800d0a6:	1acb      	subs	r3, r1, r3
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	1ad3      	subs	r3, r2, r3
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	847b      	strh	r3, [r7, #34]	; 0x22
            delta = gyroData[axis] - lastGyro[axis]; // 16 bits is ok here, the dif between 2 consecutive gyro reads is limited to 800
 800d0b0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d0b4:	4b33      	ldr	r3, [pc, #204]	; (800d184 <loop+0x15c0>)
 800d0b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800d0ba:	b29a      	uxth	r2, r3
 800d0bc:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d0c0:	4b33      	ldr	r3, [pc, #204]	; (800d190 <loop+0x15cc>)
 800d0c2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800d0c6:	b29b      	uxth	r3, r3
 800d0c8:	1ad3      	subs	r3, r2, r3
 800d0ca:	b29b      	uxth	r3, r3
 800d0cc:	80bb      	strh	r3, [r7, #4]
            lastGyro[axis] = gyroData[axis];
 800d0ce:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d0d2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d0d6:	4b2b      	ldr	r3, [pc, #172]	; (800d184 <loop+0x15c0>)
 800d0d8:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800d0dc:	4b2c      	ldr	r3, [pc, #176]	; (800d190 <loop+0x15cc>)
 800d0de:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            deltaSum = delta1[axis] + delta2[axis] + delta;
 800d0e2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d0e6:	4b2b      	ldr	r3, [pc, #172]	; (800d194 <loop+0x15d0>)
 800d0e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800d0ec:	b29a      	uxth	r2, r3
 800d0ee:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d0f2:	4b29      	ldr	r3, [pc, #164]	; (800d198 <loop+0x15d4>)
 800d0f4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	18d3      	adds	r3, r2, r3
 800d0fc:	b29a      	uxth	r2, r3
 800d0fe:	88bb      	ldrh	r3, [r7, #4]
 800d100:	18d3      	adds	r3, r2, r3
 800d102:	b29b      	uxth	r3, r3
 800d104:	807b      	strh	r3, [r7, #2]
            delta2[axis] = delta1[axis];
 800d106:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d10a:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800d10e:	4b21      	ldr	r3, [pc, #132]	; (800d194 <loop+0x15d0>)
 800d110:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800d114:	4b20      	ldr	r3, [pc, #128]	; (800d198 <loop+0x15d4>)
 800d116:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            delta1[axis] = delta;
 800d11a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d11e:	4b1d      	ldr	r3, [pc, #116]	; (800d194 <loop+0x15d0>)
 800d120:	88b9      	ldrh	r1, [r7, #4]
 800d122:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            DTerm = ((int32_t)deltaSum * dynD8[axis]) >> 5; // 32 bits is needed for calculation
 800d126:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d12a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d12e:	491b      	ldr	r1, [pc, #108]	; (800d19c <loop+0x15d8>)
 800d130:	5c8a      	ldrb	r2, [r1, r2]
 800d132:	fb02 f303 	mul.w	r3, r2, r3
 800d136:	ea4f 1363 	mov.w	r3, r3, asr #5
 800d13a:	803b      	strh	r3, [r7, #0]
            axisPID[axis] =  PTerm + ITerm - DTerm;
 800d13c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d140:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800d142:	8c3b      	ldrh	r3, [r7, #32]
 800d144:	18cb      	adds	r3, r1, r3
 800d146:	b299      	uxth	r1, r3
 800d148:	883b      	ldrh	r3, [r7, #0]
 800d14a:	1acb      	subs	r3, r1, r3
 800d14c:	b29b      	uxth	r3, r3
 800d14e:	b299      	uxth	r1, r3
 800d150:	4b13      	ldr	r3, [pc, #76]	; (800d1a0 <loop+0x15dc>)
 800d152:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            }
        }

        // **** PITCH & ROLL & YAW PID ****
        prop = max(abs(rcCommand[PITCH]), abs(rcCommand[ROLL])); // range [0;500]
        for (axis = 0; axis < 3; axis++) {
 800d156:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d15a:	f103 0301 	add.w	r3, r3, #1
 800d15e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d162:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d166:	2b02      	cmp	r3, #2
 800d168:	f67f adf6 	bls.w	800cd58 <loop+0x1194>
            delta1[axis] = delta;
            DTerm = ((int32_t)deltaSum * dynD8[axis]) >> 5; // 32 bits is needed for calculation
            axisPID[axis] =  PTerm + ITerm - DTerm;
        }

        mixTable();
 800d16c:	f7fd fb98 	bl	800a8a0 <mixTable>
        writeServos();
 800d170:	f7fd fad0 	bl	800a714 <writeServos>
        writeMotors();
 800d174:	f7fd fb4a 	bl	800a80c <writeMotors>
    }
}
 800d178:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd90      	pop	{r4, r7, pc}
 800d180:	20001250 	.word	0x20001250
 800d184:	200007a0 	.word	0x200007a0
 800d188:	200012e4 	.word	0x200012e4
 800d18c:	66666667 	.word	0x66666667
 800d190:	20000954 	.word	0x20000954
 800d194:	2000095c 	.word	0x2000095c
 800d198:	20000964 	.word	0x20000964
 800d19c:	200012e0 	.word	0x200012e0
 800d1a0:	200012a4 	.word	0x200012a4
 800d1a4:	f3af 8000 	nop.w

0800d1a8 <uli2a>:
static void *stdout_putp;

#ifdef PRINTF_LONG_SUPPORT

static void uli2a(unsigned long int num, unsigned int base, int uc, char *bf)
{
 800d1a8:	b480      	push	{r7}
 800d1aa:	b089      	sub	sp, #36	; 0x24
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	60f8      	str	r0, [r7, #12]
 800d1b0:	60b9      	str	r1, [r7, #8]
 800d1b2:	607a      	str	r2, [r7, #4]
 800d1b4:	603b      	str	r3, [r7, #0]
    int n = 0;
 800d1b6:	f04f 0300 	mov.w	r3, #0
 800d1ba:	61fb      	str	r3, [r7, #28]
    unsigned int d = 1;
 800d1bc:	f04f 0301 	mov.w	r3, #1
 800d1c0:	61bb      	str	r3, [r7, #24]
    while (num / d >= base)
 800d1c2:	e004      	b.n	800d1ce <uli2a+0x26>
        d *= base;
 800d1c4:	69bb      	ldr	r3, [r7, #24]
 800d1c6:	68ba      	ldr	r2, [r7, #8]
 800d1c8:	fb02 f303 	mul.w	r3, r2, r3
 800d1cc:	61bb      	str	r3, [r7, #24]

static void uli2a(unsigned long int num, unsigned int base, int uc, char *bf)
{
    int n = 0;
    unsigned int d = 1;
    while (num / d >= base)
 800d1ce:	68fa      	ldr	r2, [r7, #12]
 800d1d0:	69bb      	ldr	r3, [r7, #24]
 800d1d2:	fbb2 f2f3 	udiv	r2, r2, r3
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d2f3      	bcs.n	800d1c4 <uli2a+0x1c>
        d *= base;
    while (d != 0) {
 800d1dc:	e037      	b.n	800d24e <uli2a+0xa6>
        int dgt = num / d;
 800d1de:	68fa      	ldr	r2, [r7, #12]
 800d1e0:	69bb      	ldr	r3, [r7, #24]
 800d1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1e6:	617b      	str	r3, [r7, #20]
        num %= d;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	69ba      	ldr	r2, [r7, #24]
 800d1ec:	fbb3 f2f2 	udiv	r2, r3, r2
 800d1f0:	69b9      	ldr	r1, [r7, #24]
 800d1f2:	fb01 f202 	mul.w	r2, r1, r2
 800d1f6:	1a9b      	subs	r3, r3, r2
 800d1f8:	60fb      	str	r3, [r7, #12]
        d /= base;
 800d1fa:	69ba      	ldr	r2, [r7, #24]
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800d202:	61bb      	str	r3, [r7, #24]
        if (n || dgt > 0 || d == 0) {
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d105      	bne.n	800d216 <uli2a+0x6e>
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	dc02      	bgt.n	800d216 <uli2a+0x6e>
 800d210:	69bb      	ldr	r3, [r7, #24]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d11b      	bne.n	800d24e <uli2a+0xa6>
            *bf++ = dgt + (dgt < 10 ? '0' : (uc ? 'A' : 'a') - 10);
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	2b09      	cmp	r3, #9
 800d21a:	dd08      	ble.n	800d22e <uli2a+0x86>
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d002      	beq.n	800d228 <uli2a+0x80>
 800d222:	f04f 0337 	mov.w	r3, #55	; 0x37
 800d226:	e001      	b.n	800d22c <uli2a+0x84>
 800d228:	f04f 0357 	mov.w	r3, #87	; 0x57
 800d22c:	e001      	b.n	800d232 <uli2a+0x8a>
 800d22e:	f04f 0330 	mov.w	r3, #48	; 0x30
 800d232:	697a      	ldr	r2, [r7, #20]
 800d234:	b2d2      	uxtb	r2, r2
 800d236:	189b      	adds	r3, r3, r2
 800d238:	b2da      	uxtb	r2, r3
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	701a      	strb	r2, [r3, #0]
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	f103 0301 	add.w	r3, r3, #1
 800d244:	603b      	str	r3, [r7, #0]
            ++n;
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	f103 0301 	add.w	r3, r3, #1
 800d24c:	61fb      	str	r3, [r7, #28]
{
    int n = 0;
    unsigned int d = 1;
    while (num / d >= base)
        d *= base;
    while (d != 0) {
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d1c4      	bne.n	800d1de <uli2a+0x36>
        if (n || dgt > 0 || d == 0) {
            *bf++ = dgt + (dgt < 10 ? '0' : (uc ? 'A' : 'a') - 10);
            ++n;
        }
    }
    *bf = 0;
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	f04f 0200 	mov.w	r2, #0
 800d25a:	701a      	strb	r2, [r3, #0]
}
 800d25c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800d260:	46bd      	mov	sp, r7
 800d262:	bc80      	pop	{r7}
 800d264:	4770      	bx	lr
 800d266:	bf00      	nop

0800d268 <li2a>:

static void li2a(long num, char *bf)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	6039      	str	r1, [r7, #0]
    if (num < 0) {
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2b00      	cmp	r3, #0
 800d276:	da0b      	bge.n	800d290 <li2a+0x28>
        num = -num;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f1c3 0300 	rsb	r3, r3, #0
 800d27e:	607b      	str	r3, [r7, #4]
        *bf++ = '-';
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	f04f 022d 	mov.w	r2, #45	; 0x2d
 800d286:	701a      	strb	r2, [r3, #0]
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	f103 0301 	add.w	r3, r3, #1
 800d28e:	603b      	str	r3, [r7, #0]
    }
    uli2a(num, 10, 0, bf);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	4618      	mov	r0, r3
 800d294:	f04f 010a 	mov.w	r1, #10
 800d298:	f04f 0200 	mov.w	r2, #0
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	f7ff ff83 	bl	800d1a8 <uli2a>
}
 800d2a2:	f107 0708 	add.w	r7, r7, #8
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop

0800d2ac <ui2a>:

#endif

static void ui2a(unsigned int num, unsigned int base, int uc, char *bf)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b089      	sub	sp, #36	; 0x24
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	60f8      	str	r0, [r7, #12]
 800d2b4:	60b9      	str	r1, [r7, #8]
 800d2b6:	607a      	str	r2, [r7, #4]
 800d2b8:	603b      	str	r3, [r7, #0]
    int n = 0;
 800d2ba:	f04f 0300 	mov.w	r3, #0
 800d2be:	61fb      	str	r3, [r7, #28]
    unsigned int d = 1;
 800d2c0:	f04f 0301 	mov.w	r3, #1
 800d2c4:	61bb      	str	r3, [r7, #24]
    while (num / d >= base)
 800d2c6:	e004      	b.n	800d2d2 <ui2a+0x26>
        d *= base;
 800d2c8:	69bb      	ldr	r3, [r7, #24]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	fb02 f303 	mul.w	r3, r2, r3
 800d2d0:	61bb      	str	r3, [r7, #24]

static void ui2a(unsigned int num, unsigned int base, int uc, char *bf)
{
    int n = 0;
    unsigned int d = 1;
    while (num / d >= base)
 800d2d2:	68fa      	ldr	r2, [r7, #12]
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	fbb2 f2f3 	udiv	r2, r2, r3
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d2f3      	bcs.n	800d2c8 <ui2a+0x1c>
        d *= base;
    while (d != 0) {
 800d2e0:	e037      	b.n	800d352 <ui2a+0xa6>
        int dgt = num / d;
 800d2e2:	68fa      	ldr	r2, [r7, #12]
 800d2e4:	69bb      	ldr	r3, [r7, #24]
 800d2e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2ea:	617b      	str	r3, [r7, #20]
        num %= d;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	69ba      	ldr	r2, [r7, #24]
 800d2f0:	fbb3 f2f2 	udiv	r2, r3, r2
 800d2f4:	69b9      	ldr	r1, [r7, #24]
 800d2f6:	fb01 f202 	mul.w	r2, r1, r2
 800d2fa:	1a9b      	subs	r3, r3, r2
 800d2fc:	60fb      	str	r3, [r7, #12]
        d /= base;
 800d2fe:	69ba      	ldr	r2, [r7, #24]
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	fbb2 f3f3 	udiv	r3, r2, r3
 800d306:	61bb      	str	r3, [r7, #24]
        if (n || dgt > 0 || d == 0) {
 800d308:	69fb      	ldr	r3, [r7, #28]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d105      	bne.n	800d31a <ui2a+0x6e>
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	2b00      	cmp	r3, #0
 800d312:	dc02      	bgt.n	800d31a <ui2a+0x6e>
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d11b      	bne.n	800d352 <ui2a+0xa6>
            *bf++ = dgt + (dgt < 10 ? '0' : (uc ? 'A' : 'a') - 10);
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	2b09      	cmp	r3, #9
 800d31e:	dd08      	ble.n	800d332 <ui2a+0x86>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d002      	beq.n	800d32c <ui2a+0x80>
 800d326:	f04f 0337 	mov.w	r3, #55	; 0x37
 800d32a:	e001      	b.n	800d330 <ui2a+0x84>
 800d32c:	f04f 0357 	mov.w	r3, #87	; 0x57
 800d330:	e001      	b.n	800d336 <ui2a+0x8a>
 800d332:	f04f 0330 	mov.w	r3, #48	; 0x30
 800d336:	697a      	ldr	r2, [r7, #20]
 800d338:	b2d2      	uxtb	r2, r2
 800d33a:	189b      	adds	r3, r3, r2
 800d33c:	b2da      	uxtb	r2, r3
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	701a      	strb	r2, [r3, #0]
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	f103 0301 	add.w	r3, r3, #1
 800d348:	603b      	str	r3, [r7, #0]
            ++n;
 800d34a:	69fb      	ldr	r3, [r7, #28]
 800d34c:	f103 0301 	add.w	r3, r3, #1
 800d350:	61fb      	str	r3, [r7, #28]
{
    int n = 0;
    unsigned int d = 1;
    while (num / d >= base)
        d *= base;
    while (d != 0) {
 800d352:	69bb      	ldr	r3, [r7, #24]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d1c4      	bne.n	800d2e2 <ui2a+0x36>
        if (n || dgt > 0 || d == 0) {
            *bf++ = dgt + (dgt < 10 ? '0' : (uc ? 'A' : 'a') - 10);
            ++n;
        }
    }
    *bf = 0;
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	f04f 0200 	mov.w	r2, #0
 800d35e:	701a      	strb	r2, [r3, #0]
}
 800d360:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800d364:	46bd      	mov	sp, r7
 800d366:	bc80      	pop	{r7}
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop

0800d36c <i2a>:

static void i2a(int num, char *bf)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b082      	sub	sp, #8
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	6039      	str	r1, [r7, #0]
    if (num < 0) {
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	da0b      	bge.n	800d394 <i2a+0x28>
        num = -num;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f1c3 0300 	rsb	r3, r3, #0
 800d382:	607b      	str	r3, [r7, #4]
        *bf++ = '-';
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	f04f 022d 	mov.w	r2, #45	; 0x2d
 800d38a:	701a      	strb	r2, [r3, #0]
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	f103 0301 	add.w	r3, r3, #1
 800d392:	603b      	str	r3, [r7, #0]
    }
    ui2a(num, 10, 0, bf);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	4618      	mov	r0, r3
 800d398:	f04f 010a 	mov.w	r1, #10
 800d39c:	f04f 0200 	mov.w	r2, #0
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	f7ff ff83 	bl	800d2ac <ui2a>
}
 800d3a6:	f107 0708 	add.w	r7, r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop

0800d3b0 <a2d>:

static int a2d(char ch)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b083      	sub	sp, #12
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	71fb      	strb	r3, [r7, #7]
    if (ch >= '0' && ch <= '9')
 800d3ba:	79fb      	ldrb	r3, [r7, #7]
 800d3bc:	2b2f      	cmp	r3, #47	; 0x2f
 800d3be:	d906      	bls.n	800d3ce <a2d+0x1e>
 800d3c0:	79fb      	ldrb	r3, [r7, #7]
 800d3c2:	2b39      	cmp	r3, #57	; 0x39
 800d3c4:	d803      	bhi.n	800d3ce <a2d+0x1e>
        return ch - '0';
 800d3c6:	79fb      	ldrb	r3, [r7, #7]
 800d3c8:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800d3cc:	e015      	b.n	800d3fa <a2d+0x4a>
    else if (ch >= 'a' && ch <= 'f')
 800d3ce:	79fb      	ldrb	r3, [r7, #7]
 800d3d0:	2b60      	cmp	r3, #96	; 0x60
 800d3d2:	d906      	bls.n	800d3e2 <a2d+0x32>
 800d3d4:	79fb      	ldrb	r3, [r7, #7]
 800d3d6:	2b66      	cmp	r3, #102	; 0x66
 800d3d8:	d803      	bhi.n	800d3e2 <a2d+0x32>
        return ch - 'a' + 10;
 800d3da:	79fb      	ldrb	r3, [r7, #7]
 800d3dc:	f1a3 0357 	sub.w	r3, r3, #87	; 0x57
 800d3e0:	e00b      	b.n	800d3fa <a2d+0x4a>
    else if (ch >= 'A' && ch <= 'F')
 800d3e2:	79fb      	ldrb	r3, [r7, #7]
 800d3e4:	2b40      	cmp	r3, #64	; 0x40
 800d3e6:	d906      	bls.n	800d3f6 <a2d+0x46>
 800d3e8:	79fb      	ldrb	r3, [r7, #7]
 800d3ea:	2b46      	cmp	r3, #70	; 0x46
 800d3ec:	d803      	bhi.n	800d3f6 <a2d+0x46>
        return ch - 'A' + 10;
 800d3ee:	79fb      	ldrb	r3, [r7, #7]
 800d3f0:	f1a3 0337 	sub.w	r3, r3, #55	; 0x37
 800d3f4:	e001      	b.n	800d3fa <a2d+0x4a>
    else
        return -1;
 800d3f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f107 070c 	add.w	r7, r7, #12
 800d400:	46bd      	mov	sp, r7
 800d402:	bc80      	pop	{r7}
 800d404:	4770      	bx	lr
 800d406:	bf00      	nop

0800d408 <a2i>:

static char a2i(char ch, char **src, int base, int *nump)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b088      	sub	sp, #32
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	60b9      	str	r1, [r7, #8]
 800d410:	607a      	str	r2, [r7, #4]
 800d412:	603b      	str	r3, [r7, #0]
 800d414:	4603      	mov	r3, r0
 800d416:	73fb      	strb	r3, [r7, #15]
    char *p = *src;
 800d418:	68bb      	ldr	r3, [r7, #8]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	61fb      	str	r3, [r7, #28]
    int num = 0;
 800d41e:	f04f 0300 	mov.w	r3, #0
 800d422:	61bb      	str	r3, [r7, #24]
    int digit;
    while ((digit = a2d(ch)) >= 0) {
 800d424:	e011      	b.n	800d44a <a2i+0x42>
        if (digit > base)
 800d426:	697a      	ldr	r2, [r7, #20]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	429a      	cmp	r2, r3
 800d42c:	dc16      	bgt.n	800d45c <a2i+0x54>
            break;
        num = num * base + digit;
 800d42e:	69bb      	ldr	r3, [r7, #24]
 800d430:	687a      	ldr	r2, [r7, #4]
 800d432:	fb02 f203 	mul.w	r2, r2, r3
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	18d3      	adds	r3, r2, r3
 800d43a:	61bb      	str	r3, [r7, #24]
        ch = *p++;
 800d43c:	69fb      	ldr	r3, [r7, #28]
 800d43e:	781b      	ldrb	r3, [r3, #0]
 800d440:	73fb      	strb	r3, [r7, #15]
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	f103 0301 	add.w	r3, r3, #1
 800d448:	61fb      	str	r3, [r7, #28]
static char a2i(char ch, char **src, int base, int *nump)
{
    char *p = *src;
    int num = 0;
    int digit;
    while ((digit = a2d(ch)) >= 0) {
 800d44a:	7bfb      	ldrb	r3, [r7, #15]
 800d44c:	4618      	mov	r0, r3
 800d44e:	f7ff ffaf 	bl	800d3b0 <a2d>
 800d452:	6178      	str	r0, [r7, #20]
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	2b00      	cmp	r3, #0
 800d458:	dae5      	bge.n	800d426 <a2i+0x1e>
 800d45a:	e000      	b.n	800d45e <a2i+0x56>
        if (digit > base)
            break;
 800d45c:	bf00      	nop
        num = num * base + digit;
        ch = *p++;
    }
    *src = p;
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	69fa      	ldr	r2, [r7, #28]
 800d462:	601a      	str	r2, [r3, #0]
    *nump = num;
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	69ba      	ldr	r2, [r7, #24]
 800d468:	601a      	str	r2, [r3, #0]
    return ch;
 800d46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	f107 0720 	add.w	r7, r7, #32
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop

0800d478 <putchw>:

static void putchw(void *putp, putcf putf, int n, char z, char *bf)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b086      	sub	sp, #24
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	60b9      	str	r1, [r7, #8]
 800d482:	607a      	str	r2, [r7, #4]
 800d484:	70fb      	strb	r3, [r7, #3]
    char fc = z ? '0' : ' ';
 800d486:	78fb      	ldrb	r3, [r7, #3]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d002      	beq.n	800d492 <putchw+0x1a>
 800d48c:	f04f 0330 	mov.w	r3, #48	; 0x30
 800d490:	e001      	b.n	800d496 <putchw+0x1e>
 800d492:	f04f 0320 	mov.w	r3, #32
 800d496:	74fb      	strb	r3, [r7, #19]
    char ch;
    char *p = bf;
 800d498:	6a3b      	ldr	r3, [r7, #32]
 800d49a:	617b      	str	r3, [r7, #20]
    while (*p++ && n > 0)
 800d49c:	e003      	b.n	800d4a6 <putchw+0x2e>
        n--;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f103 33ff 	add.w	r3, r3, #4294967295
 800d4a4:	607b      	str	r3, [r7, #4]
static void putchw(void *putp, putcf putf, int n, char z, char *bf)
{
    char fc = z ? '0' : ' ';
    char ch;
    char *p = bf;
    while (*p++ && n > 0)
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	bf0c      	ite	eq
 800d4ae:	2300      	moveq	r3, #0
 800d4b0:	2301      	movne	r3, #1
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	697a      	ldr	r2, [r7, #20]
 800d4b6:	f102 0201 	add.w	r2, r2, #1
 800d4ba:	617a      	str	r2, [r7, #20]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d009      	beq.n	800d4d4 <putchw+0x5c>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	dceb      	bgt.n	800d49e <putchw+0x26>
        n--;
    while (n-- > 0)
 800d4c6:	e005      	b.n	800d4d4 <putchw+0x5c>
        putf(putp, fc);
 800d4c8:	7cfa      	ldrb	r2, [r7, #19]
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	4611      	mov	r1, r2
 800d4d0:	4798      	blx	r3
 800d4d2:	e000      	b.n	800d4d6 <putchw+0x5e>
    char fc = z ? '0' : ' ';
    char ch;
    char *p = bf;
    while (*p++ && n > 0)
        n--;
    while (n-- > 0)
 800d4d4:	bf00      	nop
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	bfd4      	ite	le
 800d4dc:	2300      	movle	r3, #0
 800d4de:	2301      	movgt	r3, #1
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	687a      	ldr	r2, [r7, #4]
 800d4e4:	f102 32ff 	add.w	r2, r2, #4294967295
 800d4e8:	607a      	str	r2, [r7, #4]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d1ec      	bne.n	800d4c8 <putchw+0x50>
        putf(putp, fc);
    while ((ch = *bf++))
 800d4ee:	e004      	b.n	800d4fa <putchw+0x82>
        putf(putp, ch);
 800d4f0:	7cba      	ldrb	r2, [r7, #18]
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	68f8      	ldr	r0, [r7, #12]
 800d4f6:	4611      	mov	r1, r2
 800d4f8:	4798      	blx	r3
    char *p = bf;
    while (*p++ && n > 0)
        n--;
    while (n-- > 0)
        putf(putp, fc);
    while ((ch = *bf++))
 800d4fa:	6a3b      	ldr	r3, [r7, #32]
 800d4fc:	781b      	ldrb	r3, [r3, #0]
 800d4fe:	74bb      	strb	r3, [r7, #18]
 800d500:	7cbb      	ldrb	r3, [r7, #18]
 800d502:	2b00      	cmp	r3, #0
 800d504:	bf0c      	ite	eq
 800d506:	2300      	moveq	r3, #0
 800d508:	2301      	movne	r3, #1
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	6a3a      	ldr	r2, [r7, #32]
 800d50e:	f102 0201 	add.w	r2, r2, #1
 800d512:	623a      	str	r2, [r7, #32]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1eb      	bne.n	800d4f0 <putchw+0x78>
        putf(putp, ch);
}
 800d518:	f107 0718 	add.w	r7, r7, #24
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd80      	pop	{r7, pc}

0800d520 <tfp_format>:

void tfp_format(void *putp, putcf putf, char *fmt, va_list va)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b08c      	sub	sp, #48	; 0x30
 800d524:	af02      	add	r7, sp, #8
 800d526:	60f8      	str	r0, [r7, #12]
 800d528:	60b9      	str	r1, [r7, #8]
 800d52a:	607a      	str	r2, [r7, #4]
 800d52c:	603b      	str	r3, [r7, #0]
    char bf[12];

    char ch;

    while ((ch = *(fmt++))) {
 800d52e:	e11a      	b.n	800d766 <tfp_format+0x246>
        if (ch != '%')
 800d530:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d534:	2b25      	cmp	r3, #37	; 0x25
 800d536:	d006      	beq.n	800d546 <tfp_format+0x26>
            putf(putp, ch);
 800d538:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	68f8      	ldr	r0, [r7, #12]
 800d540:	4611      	mov	r1, r2
 800d542:	4798      	blx	r3
 800d544:	e10f      	b.n	800d766 <tfp_format+0x246>
        else {
            char lz = 0;
 800d546:	f04f 0300 	mov.w	r3, #0
 800d54a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#ifdef 	PRINTF_LONG_SUPPORT
            char lng = 0;
 800d54e:	f04f 0300 	mov.w	r3, #0
 800d552:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
#endif
            int w = 0;
 800d556:	f04f 0300 	mov.w	r3, #0
 800d55a:	617b      	str	r3, [r7, #20]
            ch = *(fmt++);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	781a      	ldrb	r2, [r3, #0]
 800d560:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800d564:	f103 0301 	add.w	r3, r3, #1
 800d568:	607b      	str	r3, [r7, #4]
            if (ch == '0') {
 800d56a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d56e:	2b30      	cmp	r3, #48	; 0x30
 800d570:	d10a      	bne.n	800d588 <tfp_format+0x68>
                ch = *(fmt++);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	781a      	ldrb	r2, [r3, #0]
 800d576:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800d57a:	f103 0301 	add.w	r3, r3, #1
 800d57e:	607b      	str	r3, [r7, #4]
                lz = 1;
 800d580:	f04f 0301 	mov.w	r3, #1
 800d584:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            }
            if (ch >= '0' && ch <= '9') {
 800d588:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d58c:	2b2f      	cmp	r3, #47	; 0x2f
 800d58e:	d912      	bls.n	800d5b6 <tfp_format+0x96>
 800d590:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d594:	2b39      	cmp	r3, #57	; 0x39
 800d596:	d80e      	bhi.n	800d5b6 <tfp_format+0x96>
                ch = a2i(ch, &fmt, 10, &w);
 800d598:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 800d59c:	f107 0204 	add.w	r2, r7, #4
 800d5a0:	f107 0314 	add.w	r3, r7, #20
 800d5a4:	4608      	mov	r0, r1
 800d5a6:	4611      	mov	r1, r2
 800d5a8:	f04f 020a 	mov.w	r2, #10
 800d5ac:	f7ff ff2c 	bl	800d408 <a2i>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
#ifdef 	PRINTF_LONG_SUPPORT
            if (ch == 'l') {
 800d5b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5ba:	2b6c      	cmp	r3, #108	; 0x6c
 800d5bc:	d10a      	bne.n	800d5d4 <tfp_format+0xb4>
                ch = *(fmt++);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	781a      	ldrb	r2, [r3, #0]
 800d5c2:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800d5c6:	f103 0301 	add.w	r3, r3, #1
 800d5ca:	607b      	str	r3, [r7, #4]
                lng = 1;
 800d5cc:	f04f 0301 	mov.w	r3, #1
 800d5d0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
            }
#endif
            switch (ch) {
 800d5d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5d8:	2b64      	cmp	r3, #100	; 0x64
 800d5da:	d044      	beq.n	800d666 <tfp_format+0x146>
 800d5dc:	2b64      	cmp	r3, #100	; 0x64
 800d5de:	dc0e      	bgt.n	800d5fe <tfp_format+0xde>
 800d5e0:	2b58      	cmp	r3, #88	; 0x58
 800d5e2:	d067      	beq.n	800d6b4 <tfp_format+0x194>
 800d5e4:	2b58      	cmp	r3, #88	; 0x58
 800d5e6:	dc06      	bgt.n	800d5f6 <tfp_format+0xd6>
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	f000 80cd 	beq.w	800d788 <tfp_format+0x268>
 800d5ee:	2b25      	cmp	r3, #37	; 0x25
 800d5f0:	f000 80b1 	beq.w	800d756 <tfp_format+0x236>
 800d5f4:	e0b6      	b.n	800d764 <tfp_format+0x244>
 800d5f6:	2b63      	cmp	r3, #99	; 0x63
 800d5f8:	f000 8094 	beq.w	800d724 <tfp_format+0x204>
 800d5fc:	e0b2      	b.n	800d764 <tfp_format+0x244>
 800d5fe:	2b75      	cmp	r3, #117	; 0x75
 800d600:	d005      	beq.n	800d60e <tfp_format+0xee>
 800d602:	2b78      	cmp	r3, #120	; 0x78
 800d604:	d056      	beq.n	800d6b4 <tfp_format+0x194>
 800d606:	2b73      	cmp	r3, #115	; 0x73
 800d608:	f000 8097 	beq.w	800d73a <tfp_format+0x21a>
 800d60c:	e0aa      	b.n	800d764 <tfp_format+0x244>
            case 0:
                goto abort;
            case 'u':{
#ifdef 	PRINTF_LONG_SUPPORT
                    if (lng)
 800d60e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d612:	2b00      	cmp	r3, #0
 800d614:	d00e      	beq.n	800d634 <tfp_format+0x114>
                        uli2a(va_arg(va, unsigned long int), 10, 0, bf);
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	f103 0204 	add.w	r2, r3, #4
 800d61c:	603a      	str	r2, [r7, #0]
 800d61e:	681a      	ldr	r2, [r3, #0]
 800d620:	f107 0318 	add.w	r3, r7, #24
 800d624:	4610      	mov	r0, r2
 800d626:	f04f 010a 	mov.w	r1, #10
 800d62a:	f04f 0200 	mov.w	r2, #0
 800d62e:	f7ff fdbb 	bl	800d1a8 <uli2a>
 800d632:	e00d      	b.n	800d650 <tfp_format+0x130>
                    else
#endif
                        ui2a(va_arg(va, unsigned int), 10, 0, bf);
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	f103 0204 	add.w	r2, r3, #4
 800d63a:	603a      	str	r2, [r7, #0]
 800d63c:	681a      	ldr	r2, [r3, #0]
 800d63e:	f107 0318 	add.w	r3, r7, #24
 800d642:	4610      	mov	r0, r2
 800d644:	f04f 010a 	mov.w	r1, #10
 800d648:	f04f 0200 	mov.w	r2, #0
 800d64c:	f7ff fe2e 	bl	800d2ac <ui2a>
                    putchw(putp, putf, w, lz, bf);
 800d650:	697a      	ldr	r2, [r7, #20]
 800d652:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d656:	f107 0118 	add.w	r1, r7, #24
 800d65a:	9100      	str	r1, [sp, #0]
 800d65c:	68f8      	ldr	r0, [r7, #12]
 800d65e:	68b9      	ldr	r1, [r7, #8]
 800d660:	f7ff ff0a 	bl	800d478 <putchw>
                    break;
 800d664:	e07f      	b.n	800d766 <tfp_format+0x246>
                }
            case 'd':{
#ifdef 	PRINTF_LONG_SUPPORT
                    if (lng)
 800d666:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d00c      	beq.n	800d688 <tfp_format+0x168>
                        li2a(va_arg(va, unsigned long int), bf);
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	f103 0204 	add.w	r2, r3, #4
 800d674:	603a      	str	r2, [r7, #0]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	461a      	mov	r2, r3
 800d67a:	f107 0318 	add.w	r3, r7, #24
 800d67e:	4610      	mov	r0, r2
 800d680:	4619      	mov	r1, r3
 800d682:	f7ff fdf1 	bl	800d268 <li2a>
 800d686:	e00a      	b.n	800d69e <tfp_format+0x17e>
                    else
#endif
                        i2a(va_arg(va, int), bf);
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	f103 0204 	add.w	r2, r3, #4
 800d68e:	603a      	str	r2, [r7, #0]
 800d690:	681a      	ldr	r2, [r3, #0]
 800d692:	f107 0318 	add.w	r3, r7, #24
 800d696:	4610      	mov	r0, r2
 800d698:	4619      	mov	r1, r3
 800d69a:	f7ff fe67 	bl	800d36c <i2a>
                    putchw(putp, putf, w, lz, bf);
 800d69e:	697a      	ldr	r2, [r7, #20]
 800d6a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6a4:	f107 0118 	add.w	r1, r7, #24
 800d6a8:	9100      	str	r1, [sp, #0]
 800d6aa:	68f8      	ldr	r0, [r7, #12]
 800d6ac:	68b9      	ldr	r1, [r7, #8]
 800d6ae:	f7ff fee3 	bl	800d478 <putchw>
                    break;
 800d6b2:	e058      	b.n	800d766 <tfp_format+0x246>
                }
            case 'x':
            case 'X':
#ifdef 	PRINTF_LONG_SUPPORT
                if (lng)
 800d6b4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d014      	beq.n	800d6e6 <tfp_format+0x1c6>
                    uli2a(va_arg(va, unsigned long int), 16, (ch == 'X'), bf);
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	f103 0204 	add.w	r2, r3, #4
 800d6c2:	603a      	str	r2, [r7, #0]
 800d6c4:	6819      	ldr	r1, [r3, #0]
 800d6c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6ca:	2b58      	cmp	r3, #88	; 0x58
 800d6cc:	bf14      	ite	ne
 800d6ce:	2300      	movne	r3, #0
 800d6d0:	2301      	moveq	r3, #1
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	f107 0318 	add.w	r3, r7, #24
 800d6da:	4608      	mov	r0, r1
 800d6dc:	f04f 0110 	mov.w	r1, #16
 800d6e0:	f7ff fd62 	bl	800d1a8 <uli2a>
 800d6e4:	e013      	b.n	800d70e <tfp_format+0x1ee>
                else
#endif
                    ui2a(va_arg(va, unsigned int), 16, (ch == 'X'), bf);
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	f103 0204 	add.w	r2, r3, #4
 800d6ec:	603a      	str	r2, [r7, #0]
 800d6ee:	6819      	ldr	r1, [r3, #0]
 800d6f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6f4:	2b58      	cmp	r3, #88	; 0x58
 800d6f6:	bf14      	ite	ne
 800d6f8:	2300      	movne	r3, #0
 800d6fa:	2301      	moveq	r3, #1
 800d6fc:	b2db      	uxtb	r3, r3
 800d6fe:	461a      	mov	r2, r3
 800d700:	f107 0318 	add.w	r3, r7, #24
 800d704:	4608      	mov	r0, r1
 800d706:	f04f 0110 	mov.w	r1, #16
 800d70a:	f7ff fdcf 	bl	800d2ac <ui2a>
                putchw(putp, putf, w, lz, bf);
 800d70e:	697a      	ldr	r2, [r7, #20]
 800d710:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d714:	f107 0118 	add.w	r1, r7, #24
 800d718:	9100      	str	r1, [sp, #0]
 800d71a:	68f8      	ldr	r0, [r7, #12]
 800d71c:	68b9      	ldr	r1, [r7, #8]
 800d71e:	f7ff feab 	bl	800d478 <putchw>
                break;
 800d722:	e020      	b.n	800d766 <tfp_format+0x246>
            case 'c':
                putf(putp, (char) (va_arg(va, int)));
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	f103 0204 	add.w	r2, r3, #4
 800d72a:	603a      	str	r2, [r7, #0]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	b2da      	uxtb	r2, r3
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	68f8      	ldr	r0, [r7, #12]
 800d734:	4611      	mov	r1, r2
 800d736:	4798      	blx	r3
                break;
 800d738:	e015      	b.n	800d766 <tfp_format+0x246>
            case 's':
                putchw(putp, putf, w, 0, va_arg(va, char *));
 800d73a:	697a      	ldr	r2, [r7, #20]
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	f103 0104 	add.w	r1, r3, #4
 800d742:	6039      	str	r1, [r7, #0]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	68f8      	ldr	r0, [r7, #12]
 800d74a:	68b9      	ldr	r1, [r7, #8]
 800d74c:	f04f 0300 	mov.w	r3, #0
 800d750:	f7ff fe92 	bl	800d478 <putchw>
                break;
 800d754:	e007      	b.n	800d766 <tfp_format+0x246>
            case '%':
                putf(putp, ch);
 800d756:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d75a:	68bb      	ldr	r3, [r7, #8]
 800d75c:	68f8      	ldr	r0, [r7, #12]
 800d75e:	4611      	mov	r1, r2
 800d760:	4798      	blx	r3
            default:
                break;
 800d762:	e000      	b.n	800d766 <tfp_format+0x246>
 800d764:	bf00      	nop
{
    char bf[12];

    char ch;

    while ((ch = *(fmt++))) {
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	781a      	ldrb	r2, [r3, #0]
 800d76a:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800d76e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d772:	2a00      	cmp	r2, #0
 800d774:	bf0c      	ite	eq
 800d776:	2200      	moveq	r2, #0
 800d778:	2201      	movne	r2, #1
 800d77a:	b2d2      	uxtb	r2, r2
 800d77c:	f103 0301 	add.w	r3, r3, #1
 800d780:	607b      	str	r3, [r7, #4]
 800d782:	2a00      	cmp	r2, #0
 800d784:	f47f aed4 	bne.w	800d530 <tfp_format+0x10>
                break;
            }
        }
    }
  abort:;
}
 800d788:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}

0800d790 <init_printf>:


void init_printf(void *putp, void (*putf) (void *, char))
{
 800d790:	b480      	push	{r7}
 800d792:	b083      	sub	sp, #12
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
 800d798:	6039      	str	r1, [r7, #0]
    stdout_putf = putf;
 800d79a:	4b05      	ldr	r3, [pc, #20]	; (800d7b0 <init_printf+0x20>)
 800d79c:	683a      	ldr	r2, [r7, #0]
 800d79e:	601a      	str	r2, [r3, #0]
    stdout_putp = putp;
 800d7a0:	4b04      	ldr	r3, [pc, #16]	; (800d7b4 <init_printf+0x24>)
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	601a      	str	r2, [r3, #0]
}
 800d7a6:	f107 070c 	add.w	r7, r7, #12
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bc80      	pop	{r7}
 800d7ae:	4770      	bx	lr
 800d7b0:	200009e0 	.word	0x200009e0
 800d7b4:	200009e4 	.word	0x200009e4

0800d7b8 <tfp_printf>:

void tfp_printf(char *fmt, ...)
{
 800d7b8:	b40f      	push	{r0, r1, r2, r3}
 800d7ba:	b580      	push	{r7, lr}
 800d7bc:	b082      	sub	sp, #8
 800d7be:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 800d7c0:	f107 0314 	add.w	r3, r7, #20
 800d7c4:	607b      	str	r3, [r7, #4]
    tfp_format(stdout_putp, stdout_putf, fmt, va);
 800d7c6:	4b0d      	ldr	r3, [pc, #52]	; (800d7fc <tfp_printf+0x44>)
 800d7c8:	681a      	ldr	r2, [r3, #0]
 800d7ca:	4b0d      	ldr	r3, [pc, #52]	; (800d800 <tfp_printf+0x48>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4610      	mov	r0, r2
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	693a      	ldr	r2, [r7, #16]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f7ff fea3 	bl	800d520 <tfp_format>
    va_end(va);
    while (!uartTransmitEmpty());
 800d7da:	bf00      	nop
 800d7dc:	f7f9 f9f2 	bl	8006bc4 <uartTransmitEmpty>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	f083 0301 	eor.w	r3, r3, #1
 800d7e6:	b2db      	uxtb	r3, r3
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d1f7      	bne.n	800d7dc <tfp_printf+0x24>
}
 800d7ec:	f107 0708 	add.w	r7, r7, #8
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d7f6:	b004      	add	sp, #16
 800d7f8:	4770      	bx	lr
 800d7fa:	bf00      	nop
 800d7fc:	200009e4 	.word	0x200009e4
 800d800:	200009e0 	.word	0x200009e0

0800d804 <putcp>:

static void putcp(void *p, char c)
{
 800d804:	b480      	push	{r7}
 800d806:	b083      	sub	sp, #12
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	460b      	mov	r3, r1
 800d80e:	70fb      	strb	r3, [r7, #3]
    *(*((char **) p))++ = c;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	78fa      	ldrb	r2, [r7, #3]
 800d816:	701a      	strb	r2, [r3, #0]
 800d818:	f103 0201 	add.w	r2, r3, #1
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	601a      	str	r2, [r3, #0]
}
 800d820:	f107 070c 	add.w	r7, r7, #12
 800d824:	46bd      	mov	sp, r7
 800d826:	bc80      	pop	{r7}
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop

0800d82c <tfp_sprintf>:



void tfp_sprintf(char *s, char *fmt, ...)
{
 800d82c:	b40e      	push	{r1, r2, r3}
 800d82e:	b580      	push	{r7, lr}
 800d830:	b085      	sub	sp, #20
 800d832:	af00      	add	r7, sp, #0
 800d834:	6078      	str	r0, [r7, #4]
    va_list va;
    va_start(va, fmt);
 800d836:	f107 0320 	add.w	r3, r7, #32
 800d83a:	60fb      	str	r3, [r7, #12]
    tfp_format(&s, putcp, fmt, va);
 800d83c:	f107 0304 	add.w	r3, r7, #4
 800d840:	4618      	mov	r0, r3
 800d842:	4909      	ldr	r1, [pc, #36]	; (800d868 <tfp_sprintf+0x3c>)
 800d844:	69fa      	ldr	r2, [r7, #28]
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f7ff fe6a 	bl	800d520 <tfp_format>
    putcp(&s, 0);
 800d84c:	f107 0304 	add.w	r3, r7, #4
 800d850:	4618      	mov	r0, r3
 800d852:	f04f 0100 	mov.w	r1, #0
 800d856:	f7ff ffd5 	bl	800d804 <putcp>
    va_end(va);
}
 800d85a:	f107 0714 	add.w	r7, r7, #20
 800d85e:	46bd      	mov	sp, r7
 800d860:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d864:	b003      	add	sp, #12
 800d866:	4770      	bx	lr
 800d868:	0800d805 	.word	0x0800d805

0800d86c <sensorsAutodetect>:
    adcSensorInit(&acc, &gyro);
}
#else
// AfroFlight32 i2c sensors
void sensorsAutodetect(void)
{
 800d86c:	b590      	push	{r4, r7, lr}
 800d86e:	b085      	sub	sp, #20
 800d870:	af00      	add	r7, sp, #0
    int16_t deg, min;
    drv_adxl345_config_t acc_params;
    bool haveMpu6k = false;
 800d872:	f04f 0300 	mov.w	r3, #0
 800d876:	73fb      	strb	r3, [r7, #15]

    // Autodetect gyro hardware. We have MPU3050 or MPU6050.
    if (mpu6050Detect(&acc, &gyro, mcfg.gyro_lpf, &mcfg.mpu6050_scale)) {
 800d878:	4b7d      	ldr	r3, [pc, #500]	; (800da70 <sensorsAutodetect+0x204>)
 800d87a:	f8b3 30e4 	ldrh.w	r3, [r3, #228]	; 0xe4
 800d87e:	487d      	ldr	r0, [pc, #500]	; (800da74 <sensorsAutodetect+0x208>)
 800d880:	497d      	ldr	r1, [pc, #500]	; (800da78 <sensorsAutodetect+0x20c>)
 800d882:	461a      	mov	r2, r3
 800d884:	4b7d      	ldr	r3, [pc, #500]	; (800da7c <sensorsAutodetect+0x210>)
 800d886:	f7f7 fb85 	bl	8004f94 <mpu6050Detect>
 800d88a:	4603      	mov	r3, r0
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d003      	beq.n	800d898 <sensorsAutodetect+0x2c>
        // this filled up  acc.* struct with init values
        haveMpu6k = true;
 800d890:	f04f 0301 	mov.w	r3, #1
 800d894:	73fb      	strb	r3, [r7, #15]
 800d896:	e01a      	b.n	800d8ce <sensorsAutodetect+0x62>
    } else if (l3g4200dDetect(&gyro, mcfg.gyro_lpf)) {
 800d898:	4b75      	ldr	r3, [pc, #468]	; (800da70 <sensorsAutodetect+0x204>)
 800d89a:	f8b3 30e4 	ldrh.w	r3, [r3, #228]	; 0xe4
 800d89e:	4876      	ldr	r0, [pc, #472]	; (800da78 <sensorsAutodetect+0x20c>)
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	f7f6 ff25 	bl	80046f0 <l3g4200dDetect>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d110      	bne.n	800d8ce <sensorsAutodetect+0x62>
        // well, we found our gyro
        ;
    } else if (!mpu3050Detect(&gyro, mcfg.gyro_lpf)) {
 800d8ac:	4b70      	ldr	r3, [pc, #448]	; (800da70 <sensorsAutodetect+0x204>)
 800d8ae:	f8b3 30e4 	ldrh.w	r3, [r3, #228]	; 0xe4
 800d8b2:	4871      	ldr	r0, [pc, #452]	; (800da78 <sensorsAutodetect+0x20c>)
 800d8b4:	4619      	mov	r1, r3
 800d8b6:	f7f7 fa23 	bl	8004d00 <mpu3050Detect>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	f083 0301 	eor.w	r3, r3, #1
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d003      	beq.n	800d8ce <sensorsAutodetect+0x62>
        // if this fails, we get a beep + blink pattern. we're doomed, no gyro or i2c error.
        failureMode(3);
 800d8c6:	f04f 0003 	mov.w	r0, #3
 800d8ca:	f7f8 fff9 	bl	80068c0 <failureMode>
    }

    // Accelerometer. Fuck it. Let user break shit.
retry:
    switch (mcfg.acc_hardware) {
 800d8ce:	4b68      	ldr	r3, [pc, #416]	; (800da70 <sensorsAutodetect+0x204>)
 800d8d0:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800d8d4:	2b03      	cmp	r3, #3
 800d8d6:	d84a      	bhi.n	800d96e <sensorsAutodetect+0x102>
 800d8d8:	a101      	add	r1, pc, #4	; (adr r1, 800d8e0 <sensorsAutodetect+0x74>)
 800d8da:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d8de:	bf00      	nop
 800d8e0:	0800d8f1 	.word	0x0800d8f1
 800d8e4:	0800d8f1 	.word	0x0800d8f1
 800d8e8:	0800d921 	.word	0x0800d921
 800d8ec:	0800d94b 	.word	0x0800d94b
        case 0: // autodetect
        case 1: // ADXL345
            acc_params.useFifo = false;
 800d8f0:	f04f 0300 	mov.w	r3, #0
 800d8f4:	713b      	strb	r3, [r7, #4]
            acc_params.dataRate = 800; // unused currently
 800d8f6:	f44f 7348 	mov.w	r3, #800	; 0x320
 800d8fa:	80fb      	strh	r3, [r7, #6]
            if (adxl345Detect(&acc_params, &acc))
 800d8fc:	f107 0304 	add.w	r3, r7, #4
 800d900:	4618      	mov	r0, r3
 800d902:	495c      	ldr	r1, [pc, #368]	; (800da74 <sensorsAutodetect+0x208>)
 800d904:	f7f5 fa1a 	bl	8002d3c <adxl345Detect>
 800d908:	4603      	mov	r3, r0
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d003      	beq.n	800d916 <sensorsAutodetect+0xaa>
                accHardware = ACC_ADXL345;
 800d90e:	4b5c      	ldr	r3, [pc, #368]	; (800da80 <sensorsAutodetect+0x214>)
 800d910:	f04f 0201 	mov.w	r2, #1
 800d914:	701a      	strb	r2, [r3, #0]
            if (mcfg.acc_hardware == ACC_ADXL345)
 800d916:	4b56      	ldr	r3, [pc, #344]	; (800da70 <sensorsAutodetect+0x204>)
 800d918:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d023      	beq.n	800d968 <sensorsAutodetect+0xfc>
                break;
            ; // fallthrough
        case 2: // MPU6050
            if (haveMpu6k) {
 800d920:	7bfb      	ldrb	r3, [r7, #15]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d011      	beq.n	800d94a <sensorsAutodetect+0xde>
                mpu6050Detect(&acc, &gyro, mcfg.gyro_lpf, &mcfg.mpu6050_scale); // yes, i'm rerunning it again.  re-fill acc struct
 800d926:	4b52      	ldr	r3, [pc, #328]	; (800da70 <sensorsAutodetect+0x204>)
 800d928:	f8b3 30e4 	ldrh.w	r3, [r3, #228]	; 0xe4
 800d92c:	4851      	ldr	r0, [pc, #324]	; (800da74 <sensorsAutodetect+0x208>)
 800d92e:	4952      	ldr	r1, [pc, #328]	; (800da78 <sensorsAutodetect+0x20c>)
 800d930:	461a      	mov	r2, r3
 800d932:	4b52      	ldr	r3, [pc, #328]	; (800da7c <sensorsAutodetect+0x210>)
 800d934:	f7f7 fb2e 	bl	8004f94 <mpu6050Detect>
                accHardware = ACC_MPU6050;
 800d938:	4b51      	ldr	r3, [pc, #324]	; (800da80 <sensorsAutodetect+0x214>)
 800d93a:	f04f 0202 	mov.w	r2, #2
 800d93e:	701a      	strb	r2, [r3, #0]
                if (mcfg.acc_hardware == ACC_MPU6050)
 800d940:	4b4b      	ldr	r3, [pc, #300]	; (800da70 <sensorsAutodetect+0x204>)
 800d942:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800d946:	2b02      	cmp	r3, #2
 800d948:	d010      	beq.n	800d96c <sensorsAutodetect+0x100>
                    break;
            }
            ; // fallthrough
        case 3: // MMA8452
#ifndef OLIMEXINO
            if (mma8452Detect(&acc)) {
 800d94a:	484a      	ldr	r0, [pc, #296]	; (800da74 <sensorsAutodetect+0x208>)
 800d94c:	f7f7 f8be 	bl	8004acc <mma8452Detect>
 800d950:	4603      	mov	r3, r0
 800d952:	2b00      	cmp	r3, #0
 800d954:	d00b      	beq.n	800d96e <sensorsAutodetect+0x102>
                accHardware = ACC_MMA8452;
 800d956:	4b4a      	ldr	r3, [pc, #296]	; (800da80 <sensorsAutodetect+0x214>)
 800d958:	f04f 0203 	mov.w	r2, #3
 800d95c:	701a      	strb	r2, [r3, #0]
                if (mcfg.acc_hardware == ACC_MMA8452)
 800d95e:	4b44      	ldr	r3, [pc, #272]	; (800da70 <sensorsAutodetect+0x204>)
 800d960:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800d964:	2b03      	cmp	r3, #3
 800d966:	e002      	b.n	800d96e <sensorsAutodetect+0x102>
            acc_params.useFifo = false;
            acc_params.dataRate = 800; // unused currently
            if (adxl345Detect(&acc_params, &acc))
                accHardware = ACC_ADXL345;
            if (mcfg.acc_hardware == ACC_ADXL345)
                break;
 800d968:	bf00      	nop
 800d96a:	e000      	b.n	800d96e <sensorsAutodetect+0x102>
        case 2: // MPU6050
            if (haveMpu6k) {
                mpu6050Detect(&acc, &gyro, mcfg.gyro_lpf, &mcfg.mpu6050_scale); // yes, i'm rerunning it again.  re-fill acc struct
                accHardware = ACC_MPU6050;
                if (mcfg.acc_hardware == ACC_MPU6050)
                    break;
 800d96c:	bf00      	nop
            }
#endif
    }

    // Found anything? Check if user fucked up or ACC is really missing.
    if (accHardware == ACC_DEFAULT) {
 800d96e:	4b44      	ldr	r3, [pc, #272]	; (800da80 <sensorsAutodetect+0x214>)
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d10e      	bne.n	800d994 <sensorsAutodetect+0x128>
        if (mcfg.acc_hardware > ACC_DEFAULT) {
 800d976:	4b3e      	ldr	r3, [pc, #248]	; (800da70 <sensorsAutodetect+0x204>)
 800d978:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d005      	beq.n	800d98c <sensorsAutodetect+0x120>
            // Nothing was found and we have a forced sensor type. Stupid user probably chose a sensor that isn't present.
            mcfg.acc_hardware = ACC_DEFAULT;
 800d980:	4b3b      	ldr	r3, [pc, #236]	; (800da70 <sensorsAutodetect+0x204>)
 800d982:	f04f 0200 	mov.w	r2, #0
 800d986:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
            goto retry;
 800d98a:	e7a0      	b.n	800d8ce <sensorsAutodetect+0x62>
        } else {
            // We're really screwed
            sensorsClear(SENSOR_ACC);
 800d98c:	f04f 0001 	mov.w	r0, #1
 800d990:	f7f5 f8a2 	bl	8002ad8 <sensorsClear>
        }
    }

#ifdef BARO
    // Detect what pressure sensors are available. baro->update() is set to sensor-specific update function
    if (!ms5611Detect(&baro)) {
 800d994:	483b      	ldr	r0, [pc, #236]	; (800da84 <sensorsAutodetect+0x218>)
 800d996:	f7f7 fd39 	bl	800540c <ms5611Detect>
 800d99a:	4603      	mov	r3, r0
 800d99c:	f083 0301 	eor.w	r3, r3, #1
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d00c      	beq.n	800d9c0 <sensorsAutodetect+0x154>
        // ms5611 disables BMP085, and tries to initialize + check PROM crc. if this works, we have a baro
        if (!bmp085Detect(&baro)) {
 800d9a6:	4837      	ldr	r0, [pc, #220]	; (800da84 <sensorsAutodetect+0x218>)
 800d9a8:	f7f5 fb24 	bl	8002ff4 <bmp085Detect>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	f083 0301 	eor.w	r3, r3, #1
 800d9b2:	b2db      	uxtb	r3, r3
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d003      	beq.n	800d9c0 <sensorsAutodetect+0x154>
            // if both failed, we don't have anything
            sensorsClear(SENSOR_BARO);
 800d9b8:	f04f 0002 	mov.w	r0, #2
 800d9bc:	f7f5 f88c 	bl	8002ad8 <sensorsClear>
        }
    }
#endif

    // Now time to init things, acc first
    if (sensors(SENSOR_ACC))
 800d9c0:	f04f 0001 	mov.w	r0, #1
 800d9c4:	f7f5 f860 	bl	8002a88 <sensors>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d002      	beq.n	800d9d4 <sensorsAutodetect+0x168>
        acc.init();
 800d9ce:	4b29      	ldr	r3, [pc, #164]	; (800da74 <sensorsAutodetect+0x208>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	4798      	blx	r3
    // this is safe because either mpu6050 or mpu3050 or lg3d20 sets it, and in case of fail, we never get here.
    gyro.init();
 800d9d4:	4b28      	ldr	r3, [pc, #160]	; (800da78 <sensorsAutodetect+0x20c>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4798      	blx	r3

#ifdef MAG
    if (!hmc5883lDetect())
 800d9da:	f7f5 ff15 	bl	8003808 <hmc5883lDetect>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	f083 0301 	eor.w	r3, r3, #1
 800d9e4:	b2db      	uxtb	r3, r3
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d003      	beq.n	800d9f2 <sensorsAutodetect+0x186>
        sensorsClear(SENSOR_MAG);
 800d9ea:	f04f 0004 	mov.w	r0, #4
 800d9ee:	f7f5 f873 	bl	8002ad8 <sensorsClear>
#endif

    // calculate magnetic declination
    deg = cfg.mag_declination / 100;
 800d9f2:	4b25      	ldr	r3, [pc, #148]	; (800da88 <sensorsAutodetect+0x21c>)
 800d9f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d9f6:	b21b      	sxth	r3, r3
 800d9f8:	4a24      	ldr	r2, [pc, #144]	; (800da8c <sensorsAutodetect+0x220>)
 800d9fa:	fb82 1203 	smull	r1, r2, r2, r3
 800d9fe:	ea4f 1262 	mov.w	r2, r2, asr #5
 800da02:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800da06:	1ad3      	subs	r3, r2, r3
 800da08:	81bb      	strh	r3, [r7, #12]
    min = cfg.mag_declination % 100;
 800da0a:	4b1f      	ldr	r3, [pc, #124]	; (800da88 <sensorsAutodetect+0x21c>)
 800da0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800da0e:	b21b      	sxth	r3, r3
 800da10:	4a1e      	ldr	r2, [pc, #120]	; (800da8c <sensorsAutodetect+0x220>)
 800da12:	fb82 1203 	smull	r1, r2, r2, r3
 800da16:	ea4f 1162 	mov.w	r1, r2, asr #5
 800da1a:	ea4f 72e3 	mov.w	r2, r3, asr #31
 800da1e:	1a8a      	subs	r2, r1, r2
 800da20:	f04f 0164 	mov.w	r1, #100	; 0x64
 800da24:	fb01 f202 	mul.w	r2, r1, r2
 800da28:	1a9b      	subs	r3, r3, r2
 800da2a:	817b      	strh	r3, [r7, #10]
    magneticDeclination = (deg + ((float)min * (1.0f / 60.0f))) * 10; // heading is in 0.1deg units
 800da2c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800da30:	4618      	mov	r0, r3
 800da32:	f00b f9d5 	bl	8018de0 <__aeabi_i2f>
 800da36:	4604      	mov	r4, r0
 800da38:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800da3c:	4618      	mov	r0, r3
 800da3e:	f00b f9cf 	bl	8018de0 <__aeabi_i2f>
 800da42:	4603      	mov	r3, r0
 800da44:	4618      	mov	r0, r3
 800da46:	4913      	ldr	r1, [pc, #76]	; (800da94 <sensorsAutodetect+0x228>)
 800da48:	f00b fa1e 	bl	8018e88 <__aeabi_fmul>
 800da4c:	4603      	mov	r3, r0
 800da4e:	4620      	mov	r0, r4
 800da50:	4619      	mov	r1, r3
 800da52:	f00b f911 	bl	8018c78 <__addsf3>
 800da56:	4603      	mov	r3, r0
 800da58:	4618      	mov	r0, r3
 800da5a:	490f      	ldr	r1, [pc, #60]	; (800da98 <sensorsAutodetect+0x22c>)
 800da5c:	f00b fa14 	bl	8018e88 <__aeabi_fmul>
 800da60:	4603      	mov	r3, r0
 800da62:	461a      	mov	r2, r3
 800da64:	4b0a      	ldr	r3, [pc, #40]	; (800da90 <sensorsAutodetect+0x224>)
 800da66:	601a      	str	r2, [r3, #0]
}
 800da68:	f107 0714 	add.w	r7, r7, #20
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd90      	pop	{r4, r7, pc}
 800da70:	20000c7c 	.word	0x20000c7c
 800da74:	200012f8 	.word	0x200012f8
 800da78:	20001310 	.word	0x20001310
 800da7c:	20000d69 	.word	0x20000d69
 800da80:	200009ee 	.word	0x200009ee
 800da84:	20001324 	.word	0x20001324
 800da88:	20000be0 	.word	0x20000be0
 800da8c:	51eb851f 	.word	0x51eb851f
 800da90:	2000079c 	.word	0x2000079c
 800da94:	3c888889 	.word	0x3c888889
 800da98:	41200000 	.word	0x41200000

0800da9c <batteryAdcToVoltage>:
#endif

uint16_t batteryAdcToVoltage(uint16_t src)
{
 800da9c:	b590      	push	{r4, r7, lr}
 800da9e:	b083      	sub	sp, #12
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	4603      	mov	r3, r0
 800daa4:	80fb      	strh	r3, [r7, #6]
    // calculate battery voltage based on ADC reading
    // result is Vbatt in 0.1V steps. 3.3V = ADC Vref, 4095 = 12bit adc, 110 = 11:1 voltage divider (10k:1k) * 10 for 0.1V
    return (((src) * 3.3f) / 4095) * mcfg.vbatscale;
 800daa6:	88fb      	ldrh	r3, [r7, #6]
 800daa8:	4618      	mov	r0, r3
 800daaa:	f00b f999 	bl	8018de0 <__aeabi_i2f>
 800daae:	4603      	mov	r3, r0
 800dab0:	4618      	mov	r0, r3
 800dab2:	4911      	ldr	r1, [pc, #68]	; (800daf8 <batteryAdcToVoltage+0x5c>)
 800dab4:	f00b f9e8 	bl	8018e88 <__aeabi_fmul>
 800dab8:	4603      	mov	r3, r0
 800daba:	4618      	mov	r0, r3
 800dabc:	490f      	ldr	r1, [pc, #60]	; (800dafc <batteryAdcToVoltage+0x60>)
 800dabe:	f00b fa97 	bl	8018ff0 <__aeabi_fdiv>
 800dac2:	4603      	mov	r3, r0
 800dac4:	461c      	mov	r4, r3
 800dac6:	4b0b      	ldr	r3, [pc, #44]	; (800daf4 <batteryAdcToVoltage+0x58>)
 800dac8:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 800dacc:	4618      	mov	r0, r3
 800dace:	f00b f987 	bl	8018de0 <__aeabi_i2f>
 800dad2:	4603      	mov	r3, r0
 800dad4:	4620      	mov	r0, r4
 800dad6:	4619      	mov	r1, r3
 800dad8:	f00b f9d6 	bl	8018e88 <__aeabi_fmul>
 800dadc:	4603      	mov	r3, r0
 800dade:	4618      	mov	r0, r3
 800dae0:	f00b fbbe 	bl	8019260 <__aeabi_f2uiz>
 800dae4:	4603      	mov	r3, r0
 800dae6:	b29b      	uxth	r3, r3
}
 800dae8:	4618      	mov	r0, r3
 800daea:	f107 070c 	add.w	r7, r7, #12
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd90      	pop	{r4, r7, pc}
 800daf2:	bf00      	nop
 800daf4:	20000c7c 	.word	0x20000c7c
 800daf8:	40533333 	.word	0x40533333
 800dafc:	457ff000 	.word	0x457ff000

0800db00 <batteryInit>:

void batteryInit(void)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
    uint32_t i;
    uint32_t voltage = 0;
 800db06:	f04f 0300 	mov.w	r3, #0
 800db0a:	603b      	str	r3, [r7, #0]

    // average up some voltage readings
    for (i = 0; i < 32; i++) {
 800db0c:	f04f 0300 	mov.w	r3, #0
 800db10:	607b      	str	r3, [r7, #4]
 800db12:	e00f      	b.n	800db34 <batteryInit+0x34>
        voltage += adcGetChannel(ADC_BATTERY);
 800db14:	f04f 0000 	mov.w	r0, #0
 800db18:	f7f5 f8fe 	bl	8002d18 <adcGetChannel>
 800db1c:	4603      	mov	r3, r0
 800db1e:	683a      	ldr	r2, [r7, #0]
 800db20:	18d3      	adds	r3, r2, r3
 800db22:	603b      	str	r3, [r7, #0]
        delay(10);
 800db24:	f04f 000a 	mov.w	r0, #10
 800db28:	f7f8 feb0 	bl	800688c <delay>
{
    uint32_t i;
    uint32_t voltage = 0;

    // average up some voltage readings
    for (i = 0; i < 32; i++) {
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f103 0301 	add.w	r3, r3, #1
 800db32:	607b      	str	r3, [r7, #4]
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2b1f      	cmp	r3, #31
 800db38:	d9ec      	bls.n	800db14 <batteryInit+0x14>
        voltage += adcGetChannel(ADC_BATTERY);
        delay(10);
    }

    voltage = batteryAdcToVoltage((uint16_t)(voltage / 32));
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800db40:	b29b      	uxth	r3, r3
 800db42:	4618      	mov	r0, r3
 800db44:	f7ff ffaa 	bl	800da9c <batteryAdcToVoltage>
 800db48:	4603      	mov	r3, r0
 800db4a:	603b      	str	r3, [r7, #0]

    // autodetect cell count, going from 2S..6S
    for (i = 2; i < 6; i++) {
 800db4c:	f04f 0302 	mov.w	r3, #2
 800db50:	607b      	str	r3, [r7, #4]
 800db52:	e00c      	b.n	800db6e <batteryInit+0x6e>
        if (voltage < i * mcfg.vbatmaxcellvoltage)
 800db54:	4b11      	ldr	r3, [pc, #68]	; (800db9c <batteryInit+0x9c>)
 800db56:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 800db5a:	687a      	ldr	r2, [r7, #4]
 800db5c:	fb02 f203 	mul.w	r2, r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	429a      	cmp	r2, r3
 800db64:	d807      	bhi.n	800db76 <batteryInit+0x76>
    }

    voltage = batteryAdcToVoltage((uint16_t)(voltage / 32));

    // autodetect cell count, going from 2S..6S
    for (i = 2; i < 6; i++) {
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f103 0301 	add.w	r3, r3, #1
 800db6c:	607b      	str	r3, [r7, #4]
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2b05      	cmp	r3, #5
 800db72:	d9ef      	bls.n	800db54 <batteryInit+0x54>
 800db74:	e000      	b.n	800db78 <batteryInit+0x78>
        if (voltage < i * mcfg.vbatmaxcellvoltage)
            break;
 800db76:	bf00      	nop
    }
    batteryCellCount = i;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	b2da      	uxtb	r2, r3
 800db7c:	4b08      	ldr	r3, [pc, #32]	; (800dba0 <batteryInit+0xa0>)
 800db7e:	701a      	strb	r2, [r3, #0]
    batteryWarningVoltage = i * mcfg.vbatmincellvoltage; // 3.3V per cell minimum, configurable in CLI
 800db80:	4b06      	ldr	r3, [pc, #24]	; (800db9c <batteryInit+0x9c>)
 800db82:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800db86:	687a      	ldr	r2, [r7, #4]
 800db88:	b292      	uxth	r2, r2
 800db8a:	fb02 f303 	mul.w	r3, r2, r3
 800db8e:	b29a      	uxth	r2, r3
 800db90:	4b04      	ldr	r3, [pc, #16]	; (800dba4 <batteryInit+0xa4>)
 800db92:	801a      	strh	r2, [r3, #0]
}
 800db94:	f107 0708 	add.w	r7, r7, #8
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}
 800db9c:	20000c7c 	.word	0x20000c7c
 800dba0:	20000114 	.word	0x20000114
 800dba4:	200012a2 	.word	0x200012a2

0800dba8 <alignSensors>:

// ALIGN_GYRO = 0,
// ALIGN_ACCEL = 1,
// ALIGN_MAG = 2
static void alignSensors(uint8_t type, int16_t *data)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b087      	sub	sp, #28
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	4603      	mov	r3, r0
 800dbb0:	6039      	str	r1, [r7, #0]
 800dbb2:	71fb      	strb	r3, [r7, #7]
    int i;
    int16_t tmp[3];

    // make a copy :(
    tmp[0] = data[0];
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	881b      	ldrh	r3, [r3, #0]
 800dbb8:	81bb      	strh	r3, [r7, #12]
    tmp[1] = data[1];
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	885b      	ldrh	r3, [r3, #2]
 800dbbe:	81fb      	strh	r3, [r7, #14]
    tmp[2] = data[2];
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	889b      	ldrh	r3, [r3, #4]
 800dbc4:	823b      	strh	r3, [r7, #16]

    for (i = 0; i < 3; i++) {
 800dbc6:	f04f 0300 	mov.w	r3, #0
 800dbca:	617b      	str	r3, [r7, #20]
 800dbcc:	e03c      	b.n	800dc48 <alignSensors+0xa0>
        int8_t axis = mcfg.align[type][i];
 800dbce:	79fa      	ldrb	r2, [r7, #7]
 800dbd0:	4921      	ldr	r1, [pc, #132]	; (800dc58 <alignSensors+0xb0>)
 800dbd2:	4613      	mov	r3, r2
 800dbd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dbd8:	189b      	adds	r3, r3, r2
 800dbda:	18ca      	adds	r2, r1, r3
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	18d3      	adds	r3, r2, r3
 800dbe0:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 800dbe4:	789b      	ldrb	r3, [r3, #2]
 800dbe6:	74fb      	strb	r3, [r7, #19]
        if (axis > 0)
 800dbe8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	dd11      	ble.n	800dc14 <alignSensors+0x6c>
            data[axis - 1] = tmp[i];
 800dbf0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800dbf4:	f103 33ff 	add.w	r3, r3, #4294967295
 800dbf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dbfc:	683a      	ldr	r2, [r7, #0]
 800dbfe:	18d2      	adds	r2, r2, r3
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc06:	f107 0118 	add.w	r1, r7, #24
 800dc0a:	18cb      	adds	r3, r1, r3
 800dc0c:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 800dc10:	8013      	strh	r3, [r2, #0]
 800dc12:	e015      	b.n	800dc40 <alignSensors+0x98>
        else
            data[-axis - 1] = -tmp[i];
 800dc14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800dc18:	ea6f 0303 	mvn.w	r3, r3
 800dc1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc20:	683a      	ldr	r2, [r7, #0]
 800dc22:	18d2      	adds	r2, r2, r3
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc2a:	f107 0118 	add.w	r1, r7, #24
 800dc2e:	18cb      	adds	r3, r1, r3
 800dc30:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 800dc34:	b29b      	uxth	r3, r3
 800dc36:	f1c3 0300 	rsb	r3, r3, #0
 800dc3a:	b29b      	uxth	r3, r3
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	8013      	strh	r3, [r2, #0]
    // make a copy :(
    tmp[0] = data[0];
    tmp[1] = data[1];
    tmp[2] = data[2];

    for (i = 0; i < 3; i++) {
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	f103 0301 	add.w	r3, r3, #1
 800dc46:	617b      	str	r3, [r7, #20]
 800dc48:	697b      	ldr	r3, [r7, #20]
 800dc4a:	2b02      	cmp	r3, #2
 800dc4c:	ddbf      	ble.n	800dbce <alignSensors+0x26>
        if (axis > 0)
            data[axis - 1] = tmp[i];
        else
            data[-axis - 1] = -tmp[i];
    }
}
 800dc4e:	f107 071c 	add.w	r7, r7, #28
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bc80      	pop	{r7}
 800dc56:	4770      	bx	lr
 800dc58:	20000c7c 	.word	0x20000c7c

0800dc5c <ACC_Common>:

static void ACC_Common(void)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
    static int32_t a[3];
    int axis;

    if (calibratingA > 0) {
 800dc62:	4b55      	ldr	r3, [pc, #340]	; (800ddb8 <ACC_Common+0x15c>)
 800dc64:	881b      	ldrh	r3, [r3, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d07b      	beq.n	800dd62 <ACC_Common+0x106>
        for (axis = 0; axis < 3; axis++) {
 800dc6a:	f04f 0300 	mov.w	r3, #0
 800dc6e:	607b      	str	r3, [r7, #4]
 800dc70:	e02c      	b.n	800dccc <ACC_Common+0x70>
            // Reset a[axis] at start of calibration
            if (calibratingA == 400)
 800dc72:	4b51      	ldr	r3, [pc, #324]	; (800ddb8 <ACC_Common+0x15c>)
 800dc74:	881b      	ldrh	r3, [r3, #0]
 800dc76:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800dc7a:	d105      	bne.n	800dc88 <ACC_Common+0x2c>
                a[axis] = 0;
 800dc7c:	4b4f      	ldr	r3, [pc, #316]	; (800ddbc <ACC_Common+0x160>)
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	f04f 0100 	mov.w	r1, #0
 800dc84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            // Sum up 400 readings
            a[axis] += accADC[axis];
 800dc88:	4b4c      	ldr	r3, [pc, #304]	; (800ddbc <ACC_Common+0x160>)
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800dc90:	4b4b      	ldr	r3, [pc, #300]	; (800ddc0 <ACC_Common+0x164>)
 800dc92:	6879      	ldr	r1, [r7, #4]
 800dc94:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800dc98:	b21b      	sxth	r3, r3
 800dc9a:	18d1      	adds	r1, r2, r3
 800dc9c:	4b47      	ldr	r3, [pc, #284]	; (800ddbc <ACC_Common+0x160>)
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            // Clear global variables for next reading
            accADC[axis] = 0;
 800dca4:	4b46      	ldr	r3, [pc, #280]	; (800ddc0 <ACC_Common+0x164>)
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	f04f 0100 	mov.w	r1, #0
 800dcac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            mcfg.accZero[axis] = 0;
 800dcb0:	4a44      	ldr	r2, [pc, #272]	; (800ddc4 <ACC_Common+0x168>)
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	f103 0374 	add.w	r3, r3, #116	; 0x74
 800dcb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dcbc:	18d3      	adds	r3, r2, r3
 800dcbe:	f04f 0200 	mov.w	r2, #0
 800dcc2:	80da      	strh	r2, [r3, #6]
{
    static int32_t a[3];
    int axis;

    if (calibratingA > 0) {
        for (axis = 0; axis < 3; axis++) {
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f103 0301 	add.w	r3, r3, #1
 800dcca:	607b      	str	r3, [r7, #4]
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2b02      	cmp	r3, #2
 800dcd0:	ddcf      	ble.n	800dc72 <ACC_Common+0x16>
            // Clear global variables for next reading
            accADC[axis] = 0;
            mcfg.accZero[axis] = 0;
        }
        // Calculate average, shift Z down by acc_1G and store values in EEPROM at end of calibration
        if (calibratingA == 1) {
 800dcd2:	4b39      	ldr	r3, [pc, #228]	; (800ddb8 <ACC_Common+0x15c>)
 800dcd4:	881b      	ldrh	r3, [r3, #0]
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	d13c      	bne.n	800dd54 <ACC_Common+0xf8>
            mcfg.accZero[ROLL] = a[ROLL] / 400;
 800dcda:	4b38      	ldr	r3, [pc, #224]	; (800ddbc <ACC_Common+0x160>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	4a3a      	ldr	r2, [pc, #232]	; (800ddc8 <ACC_Common+0x16c>)
 800dce0:	fb82 1203 	smull	r1, r2, r2, r3
 800dce4:	ea4f 12e2 	mov.w	r2, r2, asr #7
 800dce8:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800dcec:	1ad3      	subs	r3, r2, r3
 800dcee:	b29a      	uxth	r2, r3
 800dcf0:	4b34      	ldr	r3, [pc, #208]	; (800ddc4 <ACC_Common+0x168>)
 800dcf2:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
            mcfg.accZero[PITCH] = a[PITCH] / 400;
 800dcf6:	4b31      	ldr	r3, [pc, #196]	; (800ddbc <ACC_Common+0x160>)
 800dcf8:	685b      	ldr	r3, [r3, #4]
 800dcfa:	4a33      	ldr	r2, [pc, #204]	; (800ddc8 <ACC_Common+0x16c>)
 800dcfc:	fb82 1203 	smull	r1, r2, r2, r3
 800dd00:	ea4f 12e2 	mov.w	r2, r2, asr #7
 800dd04:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800dd08:	1ad3      	subs	r3, r2, r3
 800dd0a:	b29a      	uxth	r2, r3
 800dd0c:	4b2d      	ldr	r3, [pc, #180]	; (800ddc4 <ACC_Common+0x168>)
 800dd0e:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
            mcfg.accZero[YAW] = a[YAW] / 400 - acc_1G;       // for nunchuk 200=1G
 800dd12:	4b2a      	ldr	r3, [pc, #168]	; (800ddbc <ACC_Common+0x160>)
 800dd14:	689b      	ldr	r3, [r3, #8]
 800dd16:	4a2c      	ldr	r2, [pc, #176]	; (800ddc8 <ACC_Common+0x16c>)
 800dd18:	fb82 1203 	smull	r1, r2, r2, r3
 800dd1c:	ea4f 12e2 	mov.w	r2, r2, asr #7
 800dd20:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800dd24:	1ad3      	subs	r3, r2, r3
 800dd26:	b29a      	uxth	r2, r3
 800dd28:	4b28      	ldr	r3, [pc, #160]	; (800ddcc <ACC_Common+0x170>)
 800dd2a:	881b      	ldrh	r3, [r3, #0]
 800dd2c:	1ad3      	subs	r3, r2, r3
 800dd2e:	b29b      	uxth	r3, r3
 800dd30:	b29a      	uxth	r2, r3
 800dd32:	4b24      	ldr	r3, [pc, #144]	; (800ddc4 <ACC_Common+0x168>)
 800dd34:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
            cfg.angleTrim[ROLL] = 0;
 800dd38:	4b25      	ldr	r3, [pc, #148]	; (800ddd0 <ACC_Common+0x174>)
 800dd3a:	f04f 0200 	mov.w	r2, #0
 800dd3e:	851a      	strh	r2, [r3, #40]	; 0x28
            cfg.angleTrim[PITCH] = 0;
 800dd40:	4b23      	ldr	r3, [pc, #140]	; (800ddd0 <ACC_Common+0x174>)
 800dd42:	f04f 0200 	mov.w	r2, #0
 800dd46:	855a      	strh	r2, [r3, #42]	; 0x2a
            writeEEPROM(1, true);      // write accZero in EEPROM
 800dd48:	f04f 0001 	mov.w	r0, #1
 800dd4c:	f04f 0101 	mov.w	r1, #1
 800dd50:	f7f4 fb5c 	bl	800240c <writeEEPROM>
        }
        calibratingA--;
 800dd54:	4b18      	ldr	r3, [pc, #96]	; (800ddb8 <ACC_Common+0x15c>)
 800dd56:	881b      	ldrh	r3, [r3, #0]
 800dd58:	f103 33ff 	add.w	r3, r3, #4294967295
 800dd5c:	b29a      	uxth	r2, r3
 800dd5e:	4b16      	ldr	r3, [pc, #88]	; (800ddb8 <ACC_Common+0x15c>)
 800dd60:	801a      	strh	r2, [r3, #0]
    }

    if (feature(FEATURE_INFLIGHT_ACC_CAL)) {
 800dd62:	f04f 0004 	mov.w	r0, #4
 800dd66:	f7f4 fed5 	bl	8002b14 <feature>
 800dd6a:	4603      	mov	r3, r0
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	f000 80d9 	beq.w	800df24 <ACC_Common+0x2c8>
        static int32_t b[3];
        static int16_t accZero_saved[3] = { 0, 0, 0 };
        static int16_t angleTrim_saved[2] = { 0, 0 };
        // Saving old zeropoints before measurement
        if (InflightcalibratingA == 50) {
 800dd72:	4b18      	ldr	r3, [pc, #96]	; (800ddd4 <ACC_Common+0x178>)
 800dd74:	881b      	ldrh	r3, [r3, #0]
 800dd76:	2b32      	cmp	r3, #50	; 0x32
 800dd78:	d116      	bne.n	800dda8 <ACC_Common+0x14c>
            accZero_saved[ROLL] = mcfg.accZero[ROLL];
 800dd7a:	4b12      	ldr	r3, [pc, #72]	; (800ddc4 <ACC_Common+0x168>)
 800dd7c:	f8b3 20ee 	ldrh.w	r2, [r3, #238]	; 0xee
 800dd80:	4b15      	ldr	r3, [pc, #84]	; (800ddd8 <ACC_Common+0x17c>)
 800dd82:	801a      	strh	r2, [r3, #0]
            accZero_saved[PITCH] = mcfg.accZero[PITCH];
 800dd84:	4b0f      	ldr	r3, [pc, #60]	; (800ddc4 <ACC_Common+0x168>)
 800dd86:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 800dd8a:	4b13      	ldr	r3, [pc, #76]	; (800ddd8 <ACC_Common+0x17c>)
 800dd8c:	805a      	strh	r2, [r3, #2]
            accZero_saved[YAW] = mcfg.accZero[YAW];
 800dd8e:	4b0d      	ldr	r3, [pc, #52]	; (800ddc4 <ACC_Common+0x168>)
 800dd90:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 800dd94:	4b10      	ldr	r3, [pc, #64]	; (800ddd8 <ACC_Common+0x17c>)
 800dd96:	809a      	strh	r2, [r3, #4]
            angleTrim_saved[ROLL] = cfg.angleTrim[ROLL];
 800dd98:	4b0d      	ldr	r3, [pc, #52]	; (800ddd0 <ACC_Common+0x174>)
 800dd9a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800dd9c:	4b0f      	ldr	r3, [pc, #60]	; (800dddc <ACC_Common+0x180>)
 800dd9e:	801a      	strh	r2, [r3, #0]
            angleTrim_saved[PITCH] = cfg.angleTrim[PITCH];
 800dda0:	4b0b      	ldr	r3, [pc, #44]	; (800ddd0 <ACC_Common+0x174>)
 800dda2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800dda4:	4b0d      	ldr	r3, [pc, #52]	; (800dddc <ACC_Common+0x180>)
 800dda6:	805a      	strh	r2, [r3, #2]
        }
        if (InflightcalibratingA > 0) {
 800dda8:	4b0a      	ldr	r3, [pc, #40]	; (800ddd4 <ACC_Common+0x178>)
 800ddaa:	881b      	ldrh	r3, [r3, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d074      	beq.n	800de9a <ACC_Common+0x23e>
            for (axis = 0; axis < 3; axis++) {
 800ddb0:	f04f 0300 	mov.w	r3, #0
 800ddb4:	607b      	str	r3, [r7, #4]
 800ddb6:	e03f      	b.n	800de38 <ACC_Common+0x1dc>
 800ddb8:	200009e8 	.word	0x200009e8
 800ddbc:	20000b24 	.word	0x20000b24
 800ddc0:	200011fc 	.word	0x200011fc
 800ddc4:	20000c7c 	.word	0x20000c7c
 800ddc8:	51eb851f 	.word	0x51eb851f
 800ddcc:	20000118 	.word	0x20000118
 800ddd0:	20000be0 	.word	0x20000be0
 800ddd4:	20000926 	.word	0x20000926
 800ddd8:	20000b30 	.word	0x20000b30
 800dddc:	20000b38 	.word	0x20000b38
                // Reset a[axis] at start of calibration
                if (InflightcalibratingA == 50)
 800dde0:	4b64      	ldr	r3, [pc, #400]	; (800df74 <ACC_Common+0x318>)
 800dde2:	881b      	ldrh	r3, [r3, #0]
 800dde4:	2b32      	cmp	r3, #50	; 0x32
 800dde6:	d105      	bne.n	800ddf4 <ACC_Common+0x198>
                    b[axis] = 0;
 800dde8:	4b63      	ldr	r3, [pc, #396]	; (800df78 <ACC_Common+0x31c>)
 800ddea:	687a      	ldr	r2, [r7, #4]
 800ddec:	f04f 0100 	mov.w	r1, #0
 800ddf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                // Sum up 50 readings
                b[axis] += accADC[axis];
 800ddf4:	4b60      	ldr	r3, [pc, #384]	; (800df78 <ACC_Common+0x31c>)
 800ddf6:	687a      	ldr	r2, [r7, #4]
 800ddf8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ddfc:	4b5f      	ldr	r3, [pc, #380]	; (800df7c <ACC_Common+0x320>)
 800ddfe:	6879      	ldr	r1, [r7, #4]
 800de00:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800de04:	b21b      	sxth	r3, r3
 800de06:	18d1      	adds	r1, r2, r3
 800de08:	4b5b      	ldr	r3, [pc, #364]	; (800df78 <ACC_Common+0x31c>)
 800de0a:	687a      	ldr	r2, [r7, #4]
 800de0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                // Clear global variables for next reading
                accADC[axis] = 0;
 800de10:	4b5a      	ldr	r3, [pc, #360]	; (800df7c <ACC_Common+0x320>)
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	f04f 0100 	mov.w	r1, #0
 800de18:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                mcfg.accZero[axis] = 0;
 800de1c:	4a58      	ldr	r2, [pc, #352]	; (800df80 <ACC_Common+0x324>)
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	f103 0374 	add.w	r3, r3, #116	; 0x74
 800de24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800de28:	18d3      	adds	r3, r2, r3
 800de2a:	f04f 0200 	mov.w	r2, #0
 800de2e:	80da      	strh	r2, [r3, #6]
            accZero_saved[YAW] = mcfg.accZero[YAW];
            angleTrim_saved[ROLL] = cfg.angleTrim[ROLL];
            angleTrim_saved[PITCH] = cfg.angleTrim[PITCH];
        }
        if (InflightcalibratingA > 0) {
            for (axis = 0; axis < 3; axis++) {
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f103 0301 	add.w	r3, r3, #1
 800de36:	607b      	str	r3, [r7, #4]
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2b02      	cmp	r3, #2
 800de3c:	ddd0      	ble.n	800dde0 <ACC_Common+0x184>
                // Clear global variables for next reading
                accADC[axis] = 0;
                mcfg.accZero[axis] = 0;
            }
            // all values are measured
            if (InflightcalibratingA == 1) {
 800de3e:	4b4d      	ldr	r3, [pc, #308]	; (800df74 <ACC_Common+0x318>)
 800de40:	881b      	ldrh	r3, [r3, #0]
 800de42:	2b01      	cmp	r3, #1
 800de44:	d122      	bne.n	800de8c <ACC_Common+0x230>
                AccInflightCalibrationActive = 0;
 800de46:	4b4f      	ldr	r3, [pc, #316]	; (800df84 <ACC_Common+0x328>)
 800de48:	f04f 0200 	mov.w	r2, #0
 800de4c:	801a      	strh	r2, [r3, #0]
                AccInflightCalibrationMeasurementDone = 1;
 800de4e:	4b4e      	ldr	r3, [pc, #312]	; (800df88 <ACC_Common+0x32c>)
 800de50:	f04f 0201 	mov.w	r2, #1
 800de54:	801a      	strh	r2, [r3, #0]
                toggleBeep = 2;      // buzzer for indicatiing the end of calibration
 800de56:	4b4d      	ldr	r3, [pc, #308]	; (800df8c <ACC_Common+0x330>)
 800de58:	f04f 0202 	mov.w	r2, #2
 800de5c:	701a      	strb	r2, [r3, #0]
                // recover saved values to maintain current flight behavior until new values are transferred
                mcfg.accZero[ROLL] = accZero_saved[ROLL];
 800de5e:	4b4c      	ldr	r3, [pc, #304]	; (800df90 <ACC_Common+0x334>)
 800de60:	881a      	ldrh	r2, [r3, #0]
 800de62:	4b47      	ldr	r3, [pc, #284]	; (800df80 <ACC_Common+0x324>)
 800de64:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
                mcfg.accZero[PITCH] = accZero_saved[PITCH];
 800de68:	4b49      	ldr	r3, [pc, #292]	; (800df90 <ACC_Common+0x334>)
 800de6a:	885a      	ldrh	r2, [r3, #2]
 800de6c:	4b44      	ldr	r3, [pc, #272]	; (800df80 <ACC_Common+0x324>)
 800de6e:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
                mcfg.accZero[YAW] = accZero_saved[YAW];
 800de72:	4b47      	ldr	r3, [pc, #284]	; (800df90 <ACC_Common+0x334>)
 800de74:	889a      	ldrh	r2, [r3, #4]
 800de76:	4b42      	ldr	r3, [pc, #264]	; (800df80 <ACC_Common+0x324>)
 800de78:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
                cfg.angleTrim[ROLL] = angleTrim_saved[ROLL];
 800de7c:	4b45      	ldr	r3, [pc, #276]	; (800df94 <ACC_Common+0x338>)
 800de7e:	881a      	ldrh	r2, [r3, #0]
 800de80:	4b45      	ldr	r3, [pc, #276]	; (800df98 <ACC_Common+0x33c>)
 800de82:	851a      	strh	r2, [r3, #40]	; 0x28
                cfg.angleTrim[PITCH] = angleTrim_saved[PITCH];
 800de84:	4b43      	ldr	r3, [pc, #268]	; (800df94 <ACC_Common+0x338>)
 800de86:	885a      	ldrh	r2, [r3, #2]
 800de88:	4b43      	ldr	r3, [pc, #268]	; (800df98 <ACC_Common+0x33c>)
 800de8a:	855a      	strh	r2, [r3, #42]	; 0x2a
            }
            InflightcalibratingA--;
 800de8c:	4b39      	ldr	r3, [pc, #228]	; (800df74 <ACC_Common+0x318>)
 800de8e:	881b      	ldrh	r3, [r3, #0]
 800de90:	f103 33ff 	add.w	r3, r3, #4294967295
 800de94:	b29a      	uxth	r2, r3
 800de96:	4b37      	ldr	r3, [pc, #220]	; (800df74 <ACC_Common+0x318>)
 800de98:	801a      	strh	r2, [r3, #0]
        }
        // Calculate average, shift Z down by acc_1G and store values in EEPROM at end of calibration
        if (AccInflightCalibrationSavetoEEProm == 1) {      // the copter is landed, disarmed and the combo has been done again
 800de9a:	4b40      	ldr	r3, [pc, #256]	; (800df9c <ACC_Common+0x340>)
 800de9c:	881b      	ldrh	r3, [r3, #0]
 800de9e:	2b01      	cmp	r3, #1
 800dea0:	d140      	bne.n	800df24 <ACC_Common+0x2c8>
            AccInflightCalibrationSavetoEEProm = 0;
 800dea2:	4b3e      	ldr	r3, [pc, #248]	; (800df9c <ACC_Common+0x340>)
 800dea4:	f04f 0200 	mov.w	r2, #0
 800dea8:	801a      	strh	r2, [r3, #0]
            mcfg.accZero[ROLL] = b[ROLL] / 50;
 800deaa:	4b33      	ldr	r3, [pc, #204]	; (800df78 <ACC_Common+0x31c>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4a3c      	ldr	r2, [pc, #240]	; (800dfa0 <ACC_Common+0x344>)
 800deb0:	fb82 1203 	smull	r1, r2, r2, r3
 800deb4:	ea4f 1222 	mov.w	r2, r2, asr #4
 800deb8:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800debc:	1ad3      	subs	r3, r2, r3
 800debe:	b29a      	uxth	r2, r3
 800dec0:	4b2f      	ldr	r3, [pc, #188]	; (800df80 <ACC_Common+0x324>)
 800dec2:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
            mcfg.accZero[PITCH] = b[PITCH] / 50;
 800dec6:	4b2c      	ldr	r3, [pc, #176]	; (800df78 <ACC_Common+0x31c>)
 800dec8:	685b      	ldr	r3, [r3, #4]
 800deca:	4a35      	ldr	r2, [pc, #212]	; (800dfa0 <ACC_Common+0x344>)
 800decc:	fb82 1203 	smull	r1, r2, r2, r3
 800ded0:	ea4f 1222 	mov.w	r2, r2, asr #4
 800ded4:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800ded8:	1ad3      	subs	r3, r2, r3
 800deda:	b29a      	uxth	r2, r3
 800dedc:	4b28      	ldr	r3, [pc, #160]	; (800df80 <ACC_Common+0x324>)
 800dede:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
            mcfg.accZero[YAW] = b[YAW] / 50 - acc_1G;    // for nunchuk 200=1G
 800dee2:	4b25      	ldr	r3, [pc, #148]	; (800df78 <ACC_Common+0x31c>)
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	4a2e      	ldr	r2, [pc, #184]	; (800dfa0 <ACC_Common+0x344>)
 800dee8:	fb82 1203 	smull	r1, r2, r2, r3
 800deec:	ea4f 1222 	mov.w	r2, r2, asr #4
 800def0:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800def4:	1ad3      	subs	r3, r2, r3
 800def6:	b29a      	uxth	r2, r3
 800def8:	4b2a      	ldr	r3, [pc, #168]	; (800dfa4 <ACC_Common+0x348>)
 800defa:	881b      	ldrh	r3, [r3, #0]
 800defc:	1ad3      	subs	r3, r2, r3
 800defe:	b29b      	uxth	r3, r3
 800df00:	b29a      	uxth	r2, r3
 800df02:	4b1f      	ldr	r3, [pc, #124]	; (800df80 <ACC_Common+0x324>)
 800df04:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
            cfg.angleTrim[ROLL] = 0;
 800df08:	4b23      	ldr	r3, [pc, #140]	; (800df98 <ACC_Common+0x33c>)
 800df0a:	f04f 0200 	mov.w	r2, #0
 800df0e:	851a      	strh	r2, [r3, #40]	; 0x28
            cfg.angleTrim[PITCH] = 0;
 800df10:	4b21      	ldr	r3, [pc, #132]	; (800df98 <ACC_Common+0x33c>)
 800df12:	f04f 0200 	mov.w	r2, #0
 800df16:	855a      	strh	r2, [r3, #42]	; 0x2a
            writeEEPROM(1, true);          // write accZero in EEPROM
 800df18:	f04f 0001 	mov.w	r0, #1
 800df1c:	f04f 0101 	mov.w	r1, #1
 800df20:	f7f4 fa74 	bl	800240c <writeEEPROM>
        }
    }

    accADC[ROLL] -= mcfg.accZero[ROLL];
 800df24:	4b15      	ldr	r3, [pc, #84]	; (800df7c <ACC_Common+0x320>)
 800df26:	881b      	ldrh	r3, [r3, #0]
 800df28:	b29a      	uxth	r2, r3
 800df2a:	4b15      	ldr	r3, [pc, #84]	; (800df80 <ACC_Common+0x324>)
 800df2c:	f8b3 30ee 	ldrh.w	r3, [r3, #238]	; 0xee
 800df30:	b29b      	uxth	r3, r3
 800df32:	1ad3      	subs	r3, r2, r3
 800df34:	b29b      	uxth	r3, r3
 800df36:	b29a      	uxth	r2, r3
 800df38:	4b10      	ldr	r3, [pc, #64]	; (800df7c <ACC_Common+0x320>)
 800df3a:	801a      	strh	r2, [r3, #0]
    accADC[PITCH] -= mcfg.accZero[PITCH];
 800df3c:	4b0f      	ldr	r3, [pc, #60]	; (800df7c <ACC_Common+0x320>)
 800df3e:	885b      	ldrh	r3, [r3, #2]
 800df40:	b29a      	uxth	r2, r3
 800df42:	4b0f      	ldr	r3, [pc, #60]	; (800df80 <ACC_Common+0x324>)
 800df44:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	; 0xf0
 800df48:	b29b      	uxth	r3, r3
 800df4a:	1ad3      	subs	r3, r2, r3
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	b29a      	uxth	r2, r3
 800df50:	4b0a      	ldr	r3, [pc, #40]	; (800df7c <ACC_Common+0x320>)
 800df52:	805a      	strh	r2, [r3, #2]
    accADC[YAW] -= mcfg.accZero[YAW];
 800df54:	4b09      	ldr	r3, [pc, #36]	; (800df7c <ACC_Common+0x320>)
 800df56:	889b      	ldrh	r3, [r3, #4]
 800df58:	b29a      	uxth	r2, r3
 800df5a:	4b09      	ldr	r3, [pc, #36]	; (800df80 <ACC_Common+0x324>)
 800df5c:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	; 0xf2
 800df60:	b29b      	uxth	r3, r3
 800df62:	1ad3      	subs	r3, r2, r3
 800df64:	b29b      	uxth	r3, r3
 800df66:	b29a      	uxth	r2, r3
 800df68:	4b04      	ldr	r3, [pc, #16]	; (800df7c <ACC_Common+0x320>)
 800df6a:	809a      	strh	r2, [r3, #4]
}
 800df6c:	f107 0708 	add.w	r7, r7, #8
 800df70:	46bd      	mov	sp, r7
 800df72:	bd80      	pop	{r7, pc}
 800df74:	20000926 	.word	0x20000926
 800df78:	20000b3c 	.word	0x20000b3c
 800df7c:	200011fc 	.word	0x200011fc
 800df80:	20000c7c 	.word	0x20000c7c
 800df84:	2000092c 	.word	0x2000092c
 800df88:	20000928 	.word	0x20000928
 800df8c:	20000900 	.word	0x20000900
 800df90:	20000b30 	.word	0x20000b30
 800df94:	20000b38 	.word	0x20000b38
 800df98:	20000be0 	.word	0x20000be0
 800df9c:	2000092a 	.word	0x2000092a
 800dfa0:	51eb851f 	.word	0x51eb851f
 800dfa4:	20000118 	.word	0x20000118

0800dfa8 <ACC_getADC>:

void ACC_getADC(void)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	af00      	add	r7, sp, #0
    acc.read(accADC);
 800dfac:	4b0a      	ldr	r3, [pc, #40]	; (800dfd8 <ACC_getADC+0x30>)
 800dfae:	685b      	ldr	r3, [r3, #4]
 800dfb0:	480a      	ldr	r0, [pc, #40]	; (800dfdc <ACC_getADC+0x34>)
 800dfb2:	4798      	blx	r3
    // if we have CUSTOM alignment configured, user is "assumed" to know what they're doing
    if (mcfg.align[ALIGN_ACCEL][0])
 800dfb4:	4b0a      	ldr	r3, [pc, #40]	; (800dfe0 <ACC_getADC+0x38>)
 800dfb6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d005      	beq.n	800dfca <ACC_getADC+0x22>
        alignSensors(ALIGN_ACCEL, accADC);
 800dfbe:	f04f 0001 	mov.w	r0, #1
 800dfc2:	4906      	ldr	r1, [pc, #24]	; (800dfdc <ACC_getADC+0x34>)
 800dfc4:	f7ff fdf0 	bl	800dba8 <alignSensors>
 800dfc8:	e003      	b.n	800dfd2 <ACC_getADC+0x2a>
    else
        acc.align(accADC);
 800dfca:	4b03      	ldr	r3, [pc, #12]	; (800dfd8 <ACC_getADC+0x30>)
 800dfcc:	689b      	ldr	r3, [r3, #8]
 800dfce:	4803      	ldr	r0, [pc, #12]	; (800dfdc <ACC_getADC+0x34>)
 800dfd0:	4798      	blx	r3

    ACC_Common();
 800dfd2:	f7ff fe43 	bl	800dc5c <ACC_Common>
}
 800dfd6:	bd80      	pop	{r7, pc}
 800dfd8:	200012f8 	.word	0x200012f8
 800dfdc:	200011fc 	.word	0x200011fc
 800dfe0:	20000c7c 	.word	0x20000c7c

0800dfe4 <Baro_Common>:

#ifdef BARO
void Baro_Common(void)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b083      	sub	sp, #12
 800dfe8:	af00      	add	r7, sp, #0
    static int32_t baroHistTab[BARO_TAB_SIZE_MAX];
    static int baroHistIdx;
    int indexplus1;

    indexplus1 = (baroHistIdx + 1);
 800dfea:	4b18      	ldr	r3, [pc, #96]	; (800e04c <Baro_Common+0x68>)
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	f103 0301 	add.w	r3, r3, #1
 800dff2:	607b      	str	r3, [r7, #4]
    if (indexplus1 == cfg.baro_tab_size)
 800dff4:	4b16      	ldr	r3, [pc, #88]	; (800e050 <Baro_Common+0x6c>)
 800dff6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dffa:	461a      	mov	r2, r3
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	429a      	cmp	r2, r3
 800e000:	d102      	bne.n	800e008 <Baro_Common+0x24>
        indexplus1 = 0;
 800e002:	f04f 0300 	mov.w	r3, #0
 800e006:	607b      	str	r3, [r7, #4]
    baroHistTab[baroHistIdx] = baroPressure;
 800e008:	4b10      	ldr	r3, [pc, #64]	; (800e04c <Baro_Common+0x68>)
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	4b11      	ldr	r3, [pc, #68]	; (800e054 <Baro_Common+0x70>)
 800e00e:	6819      	ldr	r1, [r3, #0]
 800e010:	4b11      	ldr	r3, [pc, #68]	; (800e058 <Baro_Common+0x74>)
 800e012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    baroPressureSum += baroHistTab[baroHistIdx];
 800e016:	4b0d      	ldr	r3, [pc, #52]	; (800e04c <Baro_Common+0x68>)
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	4b0f      	ldr	r3, [pc, #60]	; (800e058 <Baro_Common+0x74>)
 800e01c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e020:	4b0e      	ldr	r3, [pc, #56]	; (800e05c <Baro_Common+0x78>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	18d2      	adds	r2, r2, r3
 800e026:	4b0d      	ldr	r3, [pc, #52]	; (800e05c <Baro_Common+0x78>)
 800e028:	601a      	str	r2, [r3, #0]
    baroPressureSum -= baroHistTab[indexplus1];
 800e02a:	4b0c      	ldr	r3, [pc, #48]	; (800e05c <Baro_Common+0x78>)
 800e02c:	681a      	ldr	r2, [r3, #0]
 800e02e:	4b0a      	ldr	r3, [pc, #40]	; (800e058 <Baro_Common+0x74>)
 800e030:	6879      	ldr	r1, [r7, #4]
 800e032:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e036:	1ad2      	subs	r2, r2, r3
 800e038:	4b08      	ldr	r3, [pc, #32]	; (800e05c <Baro_Common+0x78>)
 800e03a:	601a      	str	r2, [r3, #0]
    baroHistIdx = indexplus1;
 800e03c:	4b03      	ldr	r3, [pc, #12]	; (800e04c <Baro_Common+0x68>)
 800e03e:	687a      	ldr	r2, [r7, #4]
 800e040:	601a      	str	r2, [r3, #0]
}
 800e042:	f107 070c 	add.w	r7, r7, #12
 800e046:	46bd      	mov	sp, r7
 800e048:	bc80      	pop	{r7}
 800e04a:	4770      	bx	lr
 800e04c:	20000a60 	.word	0x20000a60
 800e050:	20000be0 	.word	0x20000be0
 800e054:	20000784 	.word	0x20000784
 800e058:	20000a64 	.word	0x20000a64
 800e05c:	2000078c 	.word	0x2000078c

0800e060 <Baro_update>:


int Baro_update(void)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	af00      	add	r7, sp, #0
    static uint32_t baroDeadline = 0;
    static int state = 0;

    if ((int32_t)(currentTime - baroDeadline) < 0)
 800e064:	4b21      	ldr	r3, [pc, #132]	; (800e0ec <Baro_update+0x8c>)
 800e066:	681a      	ldr	r2, [r3, #0]
 800e068:	4b21      	ldr	r3, [pc, #132]	; (800e0f0 <Baro_update+0x90>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	1ad3      	subs	r3, r2, r3
 800e06e:	2b00      	cmp	r3, #0
 800e070:	da02      	bge.n	800e078 <Baro_update+0x18>
        return 0;
 800e072:	f04f 0300 	mov.w	r3, #0
 800e076:	e037      	b.n	800e0e8 <Baro_update+0x88>

    baroDeadline = currentTime;
 800e078:	4b1c      	ldr	r3, [pc, #112]	; (800e0ec <Baro_update+0x8c>)
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	4b1c      	ldr	r3, [pc, #112]	; (800e0f0 <Baro_update+0x90>)
 800e07e:	601a      	str	r2, [r3, #0]
    
    if (state) {
 800e080:	4b1c      	ldr	r3, [pc, #112]	; (800e0f4 <Baro_update+0x94>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d019      	beq.n	800e0bc <Baro_update+0x5c>
        baro.get_up();
 800e088:	4b1b      	ldr	r3, [pc, #108]	; (800e0f8 <Baro_update+0x98>)
 800e08a:	691b      	ldr	r3, [r3, #16]
 800e08c:	4798      	blx	r3
        baro.start_ut();
 800e08e:	4b1a      	ldr	r3, [pc, #104]	; (800e0f8 <Baro_update+0x98>)
 800e090:	685b      	ldr	r3, [r3, #4]
 800e092:	4798      	blx	r3
        baroDeadline += baro.ut_delay;
 800e094:	4b18      	ldr	r3, [pc, #96]	; (800e0f8 <Baro_update+0x98>)
 800e096:	881b      	ldrh	r3, [r3, #0]
 800e098:	461a      	mov	r2, r3
 800e09a:	4b15      	ldr	r3, [pc, #84]	; (800e0f0 <Baro_update+0x90>)
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	18d2      	adds	r2, r2, r3
 800e0a0:	4b13      	ldr	r3, [pc, #76]	; (800e0f0 <Baro_update+0x90>)
 800e0a2:	601a      	str	r2, [r3, #0]
        baro.calculate(&baroPressure, &baroTemperature);
 800e0a4:	4b14      	ldr	r3, [pc, #80]	; (800e0f8 <Baro_update+0x98>)
 800e0a6:	695b      	ldr	r3, [r3, #20]
 800e0a8:	4814      	ldr	r0, [pc, #80]	; (800e0fc <Baro_update+0x9c>)
 800e0aa:	4915      	ldr	r1, [pc, #84]	; (800e100 <Baro_update+0xa0>)
 800e0ac:	4798      	blx	r3
        state = 0;
 800e0ae:	4b11      	ldr	r3, [pc, #68]	; (800e0f4 <Baro_update+0x94>)
 800e0b0:	f04f 0200 	mov.w	r2, #0
 800e0b4:	601a      	str	r2, [r3, #0]
        return 2;
 800e0b6:	f04f 0302 	mov.w	r3, #2
 800e0ba:	e015      	b.n	800e0e8 <Baro_update+0x88>
    } else {
        baro.get_ut();
 800e0bc:	4b0e      	ldr	r3, [pc, #56]	; (800e0f8 <Baro_update+0x98>)
 800e0be:	689b      	ldr	r3, [r3, #8]
 800e0c0:	4798      	blx	r3
        baro.start_up();
 800e0c2:	4b0d      	ldr	r3, [pc, #52]	; (800e0f8 <Baro_update+0x98>)
 800e0c4:	68db      	ldr	r3, [r3, #12]
 800e0c6:	4798      	blx	r3
        Baro_Common();
 800e0c8:	f7ff ff8c 	bl	800dfe4 <Baro_Common>
        state = 1;
 800e0cc:	4b09      	ldr	r3, [pc, #36]	; (800e0f4 <Baro_update+0x94>)
 800e0ce:	f04f 0201 	mov.w	r2, #1
 800e0d2:	601a      	str	r2, [r3, #0]
        baroDeadline += baro.up_delay;
 800e0d4:	4b08      	ldr	r3, [pc, #32]	; (800e0f8 <Baro_update+0x98>)
 800e0d6:	885b      	ldrh	r3, [r3, #2]
 800e0d8:	461a      	mov	r2, r3
 800e0da:	4b05      	ldr	r3, [pc, #20]	; (800e0f0 <Baro_update+0x90>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	18d2      	adds	r2, r2, r3
 800e0e0:	4b03      	ldr	r3, [pc, #12]	; (800e0f0 <Baro_update+0x90>)
 800e0e2:	601a      	str	r2, [r3, #0]
        return 1;
 800e0e4:	f04f 0301 	mov.w	r3, #1
    }
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	20000904 	.word	0x20000904
 800e0f0:	20000a58 	.word	0x20000a58
 800e0f4:	20000a5c 	.word	0x20000a5c
 800e0f8:	20001324 	.word	0x20001324
 800e0fc:	20000784 	.word	0x20000784
 800e100:	20000788 	.word	0x20000788

0800e104 <devClear>:
    float m_oldM, m_newM, m_oldS, m_newS;
    int m_n;
} stdev_t;

static void devClear(stdev_t *dev)
{
 800e104:	b480      	push	{r7}
 800e106:	b083      	sub	sp, #12
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
    dev->m_n = 0;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f04f 0200 	mov.w	r2, #0
 800e112:	611a      	str	r2, [r3, #16]
}
 800e114:	f107 070c 	add.w	r7, r7, #12
 800e118:	46bd      	mov	sp, r7
 800e11a:	bc80      	pop	{r7}
 800e11c:	4770      	bx	lr
 800e11e:	bf00      	nop

0800e120 <devPush>:

static void devPush(stdev_t *dev, float x)
{
 800e120:	b5b0      	push	{r4, r5, r7, lr}
 800e122:	b082      	sub	sp, #8
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
    dev->m_n++;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	691b      	ldr	r3, [r3, #16]
 800e12e:	f103 0201 	add.w	r2, r3, #1
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	611a      	str	r2, [r3, #16]
    if (dev->m_n == 1) {
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	691b      	ldr	r3, [r3, #16]
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d10a      	bne.n	800e154 <devPush+0x34>
        dev->m_oldM = dev->m_newM = x;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	683a      	ldr	r2, [r7, #0]
 800e142:	605a      	str	r2, [r3, #4]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	685a      	ldr	r2, [r3, #4]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	601a      	str	r2, [r3, #0]
        dev->m_oldS = 0.0f;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	4a25      	ldr	r2, [pc, #148]	; (800e1e4 <devPush+0xc4>)
 800e150:	609a      	str	r2, [r3, #8]
 800e152:	e042      	b.n	800e1da <devPush+0xba>
    } else {
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681c      	ldr	r4, [r3, #0]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	6838      	ldr	r0, [r7, #0]
 800e15e:	4619      	mov	r1, r3
 800e160:	f00a fd88 	bl	8018c74 <__aeabi_fsub>
 800e164:	4603      	mov	r3, r0
 800e166:	461d      	mov	r5, r3
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	691b      	ldr	r3, [r3, #16]
 800e16c:	4618      	mov	r0, r3
 800e16e:	f00a fe37 	bl	8018de0 <__aeabi_i2f>
 800e172:	4603      	mov	r3, r0
 800e174:	4628      	mov	r0, r5
 800e176:	4619      	mov	r1, r3
 800e178:	f00a ff3a 	bl	8018ff0 <__aeabi_fdiv>
 800e17c:	4603      	mov	r3, r0
 800e17e:	4620      	mov	r0, r4
 800e180:	4619      	mov	r1, r3
 800e182:	f00a fd79 	bl	8018c78 <__addsf3>
 800e186:	4603      	mov	r3, r0
 800e188:	461a      	mov	r2, r3
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	605a      	str	r2, [r3, #4]
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	689c      	ldr	r4, [r3, #8]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	6838      	ldr	r0, [r7, #0]
 800e198:	4619      	mov	r1, r3
 800e19a:	f00a fd6b 	bl	8018c74 <__aeabi_fsub>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	461d      	mov	r5, r3
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	685b      	ldr	r3, [r3, #4]
 800e1a6:	6838      	ldr	r0, [r7, #0]
 800e1a8:	4619      	mov	r1, r3
 800e1aa:	f00a fd63 	bl	8018c74 <__aeabi_fsub>
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	4628      	mov	r0, r5
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	f00a fe68 	bl	8018e88 <__aeabi_fmul>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	4619      	mov	r1, r3
 800e1be:	f00a fd5b 	bl	8018c78 <__addsf3>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	461a      	mov	r2, r3
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	60da      	str	r2, [r3, #12]
        dev->m_oldM = dev->m_newM;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	685a      	ldr	r2, [r3, #4]
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	601a      	str	r2, [r3, #0]
        dev->m_oldS = dev->m_newS;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	68da      	ldr	r2, [r3, #12]
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	609a      	str	r2, [r3, #8]
    }
}
 800e1da:	f107 0708 	add.w	r7, r7, #8
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bdb0      	pop	{r4, r5, r7, pc}
 800e1e2:	bf00      	nop
 800e1e4:	00000000 	.word	0x00000000

0800e1e8 <devVariance>:

static float devVariance(stdev_t *dev)
{
 800e1e8:	b590      	push	{r4, r7, lr}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
    return ((dev->m_n > 1) ? dev->m_newS / (dev->m_n - 1) : 0.0f);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	691b      	ldr	r3, [r3, #16]
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	dd0f      	ble.n	800e218 <devVariance+0x30>
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	68dc      	ldr	r4, [r3, #12]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	691b      	ldr	r3, [r3, #16]
 800e200:	f103 33ff 	add.w	r3, r3, #4294967295
 800e204:	4618      	mov	r0, r3
 800e206:	f00a fdeb 	bl	8018de0 <__aeabi_i2f>
 800e20a:	4603      	mov	r3, r0
 800e20c:	4620      	mov	r0, r4
 800e20e:	4619      	mov	r1, r3
 800e210:	f00a feee 	bl	8018ff0 <__aeabi_fdiv>
 800e214:	4603      	mov	r3, r0
 800e216:	e000      	b.n	800e21a <devVariance+0x32>
 800e218:	4b02      	ldr	r3, [pc, #8]	; (800e224 <devVariance+0x3c>)
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	f107 070c 	add.w	r7, r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	bd90      	pop	{r4, r7, pc}
 800e224:	00000000 	.word	0x00000000

0800e228 <devStandardDeviation>:

static float devStandardDeviation(stdev_t *dev)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
    return sqrtf(devVariance(dev));
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f7ff ffd9 	bl	800e1e8 <devVariance>
 800e236:	4603      	mov	r3, r0
 800e238:	4618      	mov	r0, r3
 800e23a:	f008 fb33 	bl	80168a4 <sqrtf>
 800e23e:	4603      	mov	r3, r0
}
 800e240:	4618      	mov	r0, r3
 800e242:	f107 0708 	add.w	r7, r7, #8
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
 800e24a:	bf00      	nop

0800e24c <GYRO_Common>:

static void GYRO_Common(void)
{
 800e24c:	b590      	push	{r4, r7, lr}
 800e24e:	b083      	sub	sp, #12
 800e250:	af00      	add	r7, sp, #0
    int axis;
    static int16_t previousGyroADC[3] = { 0, 0, 0 };
    static int32_t g[3];
    static stdev_t var[3];

    if (calibratingG > 0) {
 800e252:	4b85      	ldr	r3, [pc, #532]	; (800e468 <GYRO_Common+0x21c>)
 800e254:	881b      	ldrh	r3, [r3, #0]
 800e256:	2b00      	cmp	r3, #0
 800e258:	f000 80b1 	beq.w	800e3be <GYRO_Common+0x172>
        for (axis = 0; axis < 3; axis++) {
 800e25c:	f04f 0300 	mov.w	r3, #0
 800e260:	607b      	str	r3, [r7, #4]
 800e262:	e0a1      	b.n	800e3a8 <GYRO_Common+0x15c>
            // Reset g[axis] at start of calibration
            if (calibratingG == 1000) {
 800e264:	4b80      	ldr	r3, [pc, #512]	; (800e468 <GYRO_Common+0x21c>)
 800e266:	881b      	ldrh	r3, [r3, #0]
 800e268:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e26c:	d111      	bne.n	800e292 <GYRO_Common+0x46>
                g[axis] = 0;
 800e26e:	4b7f      	ldr	r3, [pc, #508]	; (800e46c <GYRO_Common+0x220>)
 800e270:	687a      	ldr	r2, [r7, #4]
 800e272:	f04f 0100 	mov.w	r1, #0
 800e276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                devClear(&var[axis]);
 800e27a:	687a      	ldr	r2, [r7, #4]
 800e27c:	4613      	mov	r3, r2
 800e27e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e282:	189b      	adds	r3, r3, r2
 800e284:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e288:	4a79      	ldr	r2, [pc, #484]	; (800e470 <GYRO_Common+0x224>)
 800e28a:	189b      	adds	r3, r3, r2
 800e28c:	4618      	mov	r0, r3
 800e28e:	f7ff ff39 	bl	800e104 <devClear>
            }
            // Sum up 1000 readings
            g[axis] += gyroADC[axis];
 800e292:	4b76      	ldr	r3, [pc, #472]	; (800e46c <GYRO_Common+0x220>)
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e29a:	4b76      	ldr	r3, [pc, #472]	; (800e474 <GYRO_Common+0x228>)
 800e29c:	6879      	ldr	r1, [r7, #4]
 800e29e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e2a2:	b21b      	sxth	r3, r3
 800e2a4:	18d1      	adds	r1, r2, r3
 800e2a6:	4b71      	ldr	r3, [pc, #452]	; (800e46c <GYRO_Common+0x220>)
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            devPush(&var[axis], gyroADC[axis]);
 800e2ae:	687a      	ldr	r2, [r7, #4]
 800e2b0:	4613      	mov	r3, r2
 800e2b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e2b6:	189b      	adds	r3, r3, r2
 800e2b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e2bc:	4a6c      	ldr	r2, [pc, #432]	; (800e470 <GYRO_Common+0x224>)
 800e2be:	189c      	adds	r4, r3, r2
 800e2c0:	4b6c      	ldr	r3, [pc, #432]	; (800e474 <GYRO_Common+0x228>)
 800e2c2:	687a      	ldr	r2, [r7, #4]
 800e2c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e2c8:	b21b      	sxth	r3, r3
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f00a fd88 	bl	8018de0 <__aeabi_i2f>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	4619      	mov	r1, r3
 800e2d6:	f7ff ff23 	bl	800e120 <devPush>
            // Clear global variables for next reading
            gyroADC[axis] = 0;
 800e2da:	4b66      	ldr	r3, [pc, #408]	; (800e474 <GYRO_Common+0x228>)
 800e2dc:	687a      	ldr	r2, [r7, #4]
 800e2de:	f04f 0100 	mov.w	r1, #0
 800e2e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            gyroZero[axis] = 0;
 800e2e6:	4b64      	ldr	r3, [pc, #400]	; (800e478 <GYRO_Common+0x22c>)
 800e2e8:	687a      	ldr	r2, [r7, #4]
 800e2ea:	f04f 0100 	mov.w	r1, #0
 800e2ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            if (calibratingG == 1) {
 800e2f2:	4b5d      	ldr	r3, [pc, #372]	; (800e468 <GYRO_Common+0x21c>)
 800e2f4:	881b      	ldrh	r3, [r3, #0]
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d152      	bne.n	800e3a0 <GYRO_Common+0x154>
                float dev = devStandardDeviation(&var[axis]);
 800e2fa:	687a      	ldr	r2, [r7, #4]
 800e2fc:	4613      	mov	r3, r2
 800e2fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e302:	189b      	adds	r3, r3, r2
 800e304:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e308:	4a59      	ldr	r2, [pc, #356]	; (800e470 <GYRO_Common+0x224>)
 800e30a:	189b      	adds	r3, r3, r2
 800e30c:	4618      	mov	r0, r3
 800e30e:	f7ff ff8b 	bl	800e228 <devStandardDeviation>
 800e312:	6038      	str	r0, [r7, #0]
                // check deviation and startover if idiot was moving the model
                if (mcfg.moron_threshold && dev > mcfg.moron_threshold) {
 800e314:	4b59      	ldr	r3, [pc, #356]	; (800e47c <GYRO_Common+0x230>)
 800e316:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d027      	beq.n	800e36e <GYRO_Common+0x122>
 800e31e:	4b57      	ldr	r3, [pc, #348]	; (800e47c <GYRO_Common+0x230>)
 800e320:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800e324:	4618      	mov	r0, r3
 800e326:	f00a fd5b 	bl	8018de0 <__aeabi_i2f>
 800e32a:	4603      	mov	r3, r0
 800e32c:	4618      	mov	r0, r3
 800e32e:	6839      	ldr	r1, [r7, #0]
 800e330:	f00a ff48 	bl	80191c4 <__aeabi_fcmplt>
 800e334:	4603      	mov	r3, r0
 800e336:	2b00      	cmp	r3, #0
 800e338:	d019      	beq.n	800e36e <GYRO_Common+0x122>
                    calibratingG = 1000;
 800e33a:	4b4b      	ldr	r3, [pc, #300]	; (800e468 <GYRO_Common+0x21c>)
 800e33c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e340:	801a      	strh	r2, [r3, #0]
                    devClear(&var[0]);
 800e342:	484b      	ldr	r0, [pc, #300]	; (800e470 <GYRO_Common+0x224>)
 800e344:	f7ff fede 	bl	800e104 <devClear>
                    devClear(&var[1]);
 800e348:	484d      	ldr	r0, [pc, #308]	; (800e480 <GYRO_Common+0x234>)
 800e34a:	f7ff fedb 	bl	800e104 <devClear>
                    devClear(&var[2]);
 800e34e:	484d      	ldr	r0, [pc, #308]	; (800e484 <GYRO_Common+0x238>)
 800e350:	f7ff fed8 	bl	800e104 <devClear>
                    g[0] = g[1] = g[2] = 0;
 800e354:	4b45      	ldr	r3, [pc, #276]	; (800e46c <GYRO_Common+0x220>)
 800e356:	f04f 0200 	mov.w	r2, #0
 800e35a:	609a      	str	r2, [r3, #8]
 800e35c:	4b43      	ldr	r3, [pc, #268]	; (800e46c <GYRO_Common+0x220>)
 800e35e:	689a      	ldr	r2, [r3, #8]
 800e360:	4b42      	ldr	r3, [pc, #264]	; (800e46c <GYRO_Common+0x220>)
 800e362:	605a      	str	r2, [r3, #4]
 800e364:	4b41      	ldr	r3, [pc, #260]	; (800e46c <GYRO_Common+0x220>)
 800e366:	685a      	ldr	r2, [r3, #4]
 800e368:	4b40      	ldr	r3, [pc, #256]	; (800e46c <GYRO_Common+0x220>)
 800e36a:	601a      	str	r2, [r3, #0]
                    continue;
 800e36c:	e018      	b.n	800e3a0 <GYRO_Common+0x154>
                }
                gyroZero[axis] = g[axis] / 1000;
 800e36e:	4b3f      	ldr	r3, [pc, #252]	; (800e46c <GYRO_Common+0x220>)
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e376:	4a44      	ldr	r2, [pc, #272]	; (800e488 <GYRO_Common+0x23c>)
 800e378:	fb82 1203 	smull	r1, r2, r2, r3
 800e37c:	ea4f 12a2 	mov.w	r2, r2, asr #6
 800e380:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800e384:	1ad3      	subs	r3, r2, r3
 800e386:	b299      	uxth	r1, r3
 800e388:	4b3b      	ldr	r3, [pc, #236]	; (800e478 <GYRO_Common+0x22c>)
 800e38a:	687a      	ldr	r2, [r7, #4]
 800e38c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                blinkLED(10, 15, 1);
 800e390:	f04f 000a 	mov.w	r0, #10
 800e394:	f04f 010f 	mov.w	r1, #15
 800e398:	f04f 0201 	mov.w	r2, #1
 800e39c:	f7fc ff58 	bl	800b250 <blinkLED>
    static int16_t previousGyroADC[3] = { 0, 0, 0 };
    static int32_t g[3];
    static stdev_t var[3];

    if (calibratingG > 0) {
        for (axis = 0; axis < 3; axis++) {
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f103 0301 	add.w	r3, r3, #1
 800e3a6:	607b      	str	r3, [r7, #4]
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	2b02      	cmp	r3, #2
 800e3ac:	f77f af5a 	ble.w	800e264 <GYRO_Common+0x18>
                }
                gyroZero[axis] = g[axis] / 1000;
                blinkLED(10, 15, 1);
            }
        }
        calibratingG--;
 800e3b0:	4b2d      	ldr	r3, [pc, #180]	; (800e468 <GYRO_Common+0x21c>)
 800e3b2:	881b      	ldrh	r3, [r3, #0]
 800e3b4:	f103 33ff 	add.w	r3, r3, #4294967295
 800e3b8:	b29a      	uxth	r2, r3
 800e3ba:	4b2b      	ldr	r3, [pc, #172]	; (800e468 <GYRO_Common+0x21c>)
 800e3bc:	801a      	strh	r2, [r3, #0]
    }
    for (axis = 0; axis < 3; axis++) {
 800e3be:	f04f 0300 	mov.w	r3, #0
 800e3c2:	607b      	str	r3, [r7, #4]
 800e3c4:	e048      	b.n	800e458 <GYRO_Common+0x20c>
        gyroADC[axis] -= gyroZero[axis];
 800e3c6:	4b2b      	ldr	r3, [pc, #172]	; (800e474 <GYRO_Common+0x228>)
 800e3c8:	687a      	ldr	r2, [r7, #4]
 800e3ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e3ce:	b29a      	uxth	r2, r3
 800e3d0:	4b29      	ldr	r3, [pc, #164]	; (800e478 <GYRO_Common+0x22c>)
 800e3d2:	6879      	ldr	r1, [r7, #4]
 800e3d4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	1ad3      	subs	r3, r2, r3
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	b299      	uxth	r1, r3
 800e3e0:	4b24      	ldr	r3, [pc, #144]	; (800e474 <GYRO_Common+0x228>)
 800e3e2:	687a      	ldr	r2, [r7, #4]
 800e3e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        //anti gyro glitch, limit the variation between two consecutive readings
        gyroADC[axis] = constrain(gyroADC[axis], previousGyroADC[axis] - 800, previousGyroADC[axis] + 800);
 800e3e8:	4b22      	ldr	r3, [pc, #136]	; (800e474 <GYRO_Common+0x228>)
 800e3ea:	687a      	ldr	r2, [r7, #4]
 800e3ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e3f0:	b21a      	sxth	r2, r3
 800e3f2:	4b26      	ldr	r3, [pc, #152]	; (800e48c <GYRO_Common+0x240>)
 800e3f4:	6879      	ldr	r1, [r7, #4]
 800e3f6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e3fa:	b21b      	sxth	r3, r3
 800e3fc:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 800e400:	429a      	cmp	r2, r3
 800e402:	da09      	bge.n	800e418 <GYRO_Common+0x1cc>
 800e404:	4b21      	ldr	r3, [pc, #132]	; (800e48c <GYRO_Common+0x240>)
 800e406:	687a      	ldr	r2, [r7, #4]
 800e408:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 800e412:	b29b      	uxth	r3, r3
 800e414:	b29b      	uxth	r3, r3
 800e416:	e00f      	b.n	800e438 <GYRO_Common+0x1ec>
 800e418:	4b16      	ldr	r3, [pc, #88]	; (800e474 <GYRO_Common+0x228>)
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e420:	b21a      	sxth	r2, r3
 800e422:	4b1a      	ldr	r3, [pc, #104]	; (800e48c <GYRO_Common+0x240>)
 800e424:	6879      	ldr	r1, [r7, #4]
 800e426:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e42a:	b21b      	sxth	r3, r3
 800e42c:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800e430:	429a      	cmp	r2, r3
 800e432:	bfb8      	it	lt
 800e434:	4613      	movlt	r3, r2
 800e436:	b29b      	uxth	r3, r3
 800e438:	4a0e      	ldr	r2, [pc, #56]	; (800e474 <GYRO_Common+0x228>)
 800e43a:	6879      	ldr	r1, [r7, #4]
 800e43c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        previousGyroADC[axis] = gyroADC[axis];
 800e440:	4b0c      	ldr	r3, [pc, #48]	; (800e474 <GYRO_Common+0x228>)
 800e442:	687a      	ldr	r2, [r7, #4]
 800e444:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800e448:	4b10      	ldr	r3, [pc, #64]	; (800e48c <GYRO_Common+0x240>)
 800e44a:	687a      	ldr	r2, [r7, #4]
 800e44c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                blinkLED(10, 15, 1);
            }
        }
        calibratingG--;
    }
    for (axis = 0; axis < 3; axis++) {
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	f103 0301 	add.w	r3, r3, #1
 800e456:	607b      	str	r3, [r7, #4]
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	2b02      	cmp	r3, #2
 800e45c:	ddb3      	ble.n	800e3c6 <GYRO_Common+0x17a>
        gyroADC[axis] -= gyroZero[axis];
        //anti gyro glitch, limit the variation between two consecutive readings
        gyroADC[axis] = constrain(gyroADC[axis], previousGyroADC[axis] - 800, previousGyroADC[axis] + 800);
        previousGyroADC[axis] = gyroADC[axis];
    }
}
 800e45e:	f107 070c 	add.w	r7, r7, #12
 800e462:	46bd      	mov	sp, r7
 800e464:	bd90      	pop	{r4, r7, pc}
 800e466:	bf00      	nop
 800e468:	200009ec 	.word	0x200009ec
 800e46c:	20000a08 	.word	0x20000a08
 800e470:	20000a14 	.word	0x20000a14
 800e474:	200011f0 	.word	0x200011f0
 800e478:	200007a8 	.word	0x200007a8
 800e47c:	20000c7c 	.word	0x20000c7c
 800e480:	20000a28 	.word	0x20000a28
 800e484:	20000a3c 	.word	0x20000a3c
 800e488:	10624dd3 	.word	0x10624dd3
 800e48c:	20000a50 	.word	0x20000a50

0800e490 <Gyro_getADC>:

void Gyro_getADC(void)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	af00      	add	r7, sp, #0
    // range: +/- 8192; +/- 2000 deg/sec
    gyro.read(gyroADC);
 800e494:	4b0a      	ldr	r3, [pc, #40]	; (800e4c0 <Gyro_getADC+0x30>)
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	480a      	ldr	r0, [pc, #40]	; (800e4c4 <Gyro_getADC+0x34>)
 800e49a:	4798      	blx	r3
    // if we have CUSTOM alignment configured, user is "assumed" to know what they're doing
    if (mcfg.align[ALIGN_GYRO][0])
 800e49c:	4b0a      	ldr	r3, [pc, #40]	; (800e4c8 <Gyro_getADC+0x38>)
 800e49e:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d005      	beq.n	800e4b2 <Gyro_getADC+0x22>
        alignSensors(ALIGN_GYRO, gyroADC);
 800e4a6:	f04f 0000 	mov.w	r0, #0
 800e4aa:	4906      	ldr	r1, [pc, #24]	; (800e4c4 <Gyro_getADC+0x34>)
 800e4ac:	f7ff fb7c 	bl	800dba8 <alignSensors>
 800e4b0:	e003      	b.n	800e4ba <Gyro_getADC+0x2a>
    else
        gyro.align(gyroADC);
 800e4b2:	4b03      	ldr	r3, [pc, #12]	; (800e4c0 <Gyro_getADC+0x30>)
 800e4b4:	689b      	ldr	r3, [r3, #8]
 800e4b6:	4803      	ldr	r0, [pc, #12]	; (800e4c4 <Gyro_getADC+0x34>)
 800e4b8:	4798      	blx	r3

    GYRO_Common();
 800e4ba:	f7ff fec7 	bl	800e24c <GYRO_Common>
}
 800e4be:	bd80      	pop	{r7, pc}
 800e4c0:	20001310 	.word	0x20001310
 800e4c4:	200011f0 	.word	0x200011f0
 800e4c8:	20000c7c 	.word	0x20000c7c

0800e4cc <Mag_getRawADC>:
#ifdef MAG
static float magCal[3] = { 1.0, 1.0, 1.0 };     // gain for each axis, populated at sensor init
static uint8_t magInit = 0;

static void Mag_getRawADC(void)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	af00      	add	r7, sp, #0
    hmc5883lRead(magADC);
 800e4d0:	4804      	ldr	r0, [pc, #16]	; (800e4e4 <Mag_getRawADC+0x18>)
 800e4d2:	f7f5 fb27 	bl	8003b24 <hmc5883lRead>
    // Default mag orientation is -2, -3, 1 or
    // no way? is THIS finally the proper orientation?? (by GrootWitBaas)
    // magADC[ROLL] = rawADC[2]; // X
    // magADC[PITCH] = -rawADC[0]; // Y
    // magADC[YAW] = -rawADC[1]; // Z
    alignSensors(ALIGN_MAG, magADC);
 800e4d6:	f04f 0002 	mov.w	r0, #2
 800e4da:	4902      	ldr	r1, [pc, #8]	; (800e4e4 <Mag_getRawADC+0x18>)
 800e4dc:	f7ff fb64 	bl	800dba8 <alignSensors>
}
 800e4e0:	bd80      	pop	{r7, pc}
 800e4e2:	bf00      	nop
 800e4e4:	20001208 	.word	0x20001208

0800e4e8 <Mag_init>:

void Mag_init(void)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	af00      	add	r7, sp, #0
    // initialize and calibration. turn on led during mag calibration (calibration routine blinks it)
    LED1_ON;
 800e4ec:	4b07      	ldr	r3, [pc, #28]	; (800e50c <Mag_init+0x24>)
 800e4ee:	f04f 0210 	mov.w	r2, #16
 800e4f2:	615a      	str	r2, [r3, #20]
    hmc5883lInit(magCal);
 800e4f4:	4806      	ldr	r0, [pc, #24]	; (800e510 <Mag_init+0x28>)
 800e4f6:	f7f5 f9af 	bl	8003858 <hmc5883lInit>
    LED1_OFF;
 800e4fa:	4b04      	ldr	r3, [pc, #16]	; (800e50c <Mag_init+0x24>)
 800e4fc:	f04f 0210 	mov.w	r2, #16
 800e500:	611a      	str	r2, [r3, #16]
    magInit = 1;
 800e502:	4b04      	ldr	r3, [pc, #16]	; (800e514 <Mag_init+0x2c>)
 800e504:	f04f 0201 	mov.w	r2, #1
 800e508:	701a      	strb	r2, [r3, #0]
}
 800e50a:	bd80      	pop	{r7, pc}
 800e50c:	40010c00 	.word	0x40010c00
 800e510:	2000011c 	.word	0x2000011c
 800e514:	200009ef 	.word	0x200009ef

0800e518 <Mag_getADC>:

int Mag_getADC(void)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
    static uint32_t t, tCal = 0;
    static int16_t magZeroTempMin[3];
    static int16_t magZeroTempMax[3];
    uint32_t axis;

    if ((int32_t)(currentTime - t) < 0)
 800e51e:	4b7d      	ldr	r3, [pc, #500]	; (800e714 <Mag_getADC+0x1fc>)
 800e520:	681a      	ldr	r2, [r3, #0]
 800e522:	4b7d      	ldr	r3, [pc, #500]	; (800e718 <Mag_getADC+0x200>)
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	1ad3      	subs	r3, r2, r3
 800e528:	2b00      	cmp	r3, #0
 800e52a:	da02      	bge.n	800e532 <Mag_getADC+0x1a>
        return 0;                 //each read is spaced by 100ms
 800e52c:	f04f 0300 	mov.w	r3, #0
 800e530:	e130      	b.n	800e794 <Mag_getADC+0x27c>
    t = currentTime + 100000;
 800e532:	4b78      	ldr	r3, [pc, #480]	; (800e714 <Mag_getADC+0x1fc>)
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	f503 33c3 	add.w	r3, r3, #99840	; 0x18600
 800e53a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800e53e:	4a76      	ldr	r2, [pc, #472]	; (800e718 <Mag_getADC+0x200>)
 800e540:	6013      	str	r3, [r2, #0]

    // Read mag sensor
    Mag_getRawADC();
 800e542:	f7ff ffc3 	bl	800e4cc <Mag_getRawADC>

    magADC[ROLL]  = magADC[ROLL]  * magCal[ROLL];
 800e546:	4b75      	ldr	r3, [pc, #468]	; (800e71c <Mag_getADC+0x204>)
 800e548:	881b      	ldrh	r3, [r3, #0]
 800e54a:	b21b      	sxth	r3, r3
 800e54c:	4618      	mov	r0, r3
 800e54e:	f00a fc47 	bl	8018de0 <__aeabi_i2f>
 800e552:	4602      	mov	r2, r0
 800e554:	4b72      	ldr	r3, [pc, #456]	; (800e720 <Mag_getADC+0x208>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	4610      	mov	r0, r2
 800e55a:	4619      	mov	r1, r3
 800e55c:	f00a fc94 	bl	8018e88 <__aeabi_fmul>
 800e560:	4603      	mov	r3, r0
 800e562:	4618      	mov	r0, r3
 800e564:	f00a fe56 	bl	8019214 <__aeabi_f2iz>
 800e568:	4603      	mov	r3, r0
 800e56a:	b29a      	uxth	r2, r3
 800e56c:	4b6b      	ldr	r3, [pc, #428]	; (800e71c <Mag_getADC+0x204>)
 800e56e:	801a      	strh	r2, [r3, #0]
    magADC[PITCH] = magADC[PITCH] * magCal[PITCH];
 800e570:	4b6a      	ldr	r3, [pc, #424]	; (800e71c <Mag_getADC+0x204>)
 800e572:	885b      	ldrh	r3, [r3, #2]
 800e574:	b21b      	sxth	r3, r3
 800e576:	4618      	mov	r0, r3
 800e578:	f00a fc32 	bl	8018de0 <__aeabi_i2f>
 800e57c:	4602      	mov	r2, r0
 800e57e:	4b68      	ldr	r3, [pc, #416]	; (800e720 <Mag_getADC+0x208>)
 800e580:	685b      	ldr	r3, [r3, #4]
 800e582:	4610      	mov	r0, r2
 800e584:	4619      	mov	r1, r3
 800e586:	f00a fc7f 	bl	8018e88 <__aeabi_fmul>
 800e58a:	4603      	mov	r3, r0
 800e58c:	4618      	mov	r0, r3
 800e58e:	f00a fe41 	bl	8019214 <__aeabi_f2iz>
 800e592:	4603      	mov	r3, r0
 800e594:	b29a      	uxth	r2, r3
 800e596:	4b61      	ldr	r3, [pc, #388]	; (800e71c <Mag_getADC+0x204>)
 800e598:	805a      	strh	r2, [r3, #2]
    magADC[YAW]   = magADC[YAW]   * magCal[YAW];
 800e59a:	4b60      	ldr	r3, [pc, #384]	; (800e71c <Mag_getADC+0x204>)
 800e59c:	889b      	ldrh	r3, [r3, #4]
 800e59e:	b21b      	sxth	r3, r3
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	f00a fc1d 	bl	8018de0 <__aeabi_i2f>
 800e5a6:	4602      	mov	r2, r0
 800e5a8:	4b5d      	ldr	r3, [pc, #372]	; (800e720 <Mag_getADC+0x208>)
 800e5aa:	689b      	ldr	r3, [r3, #8]
 800e5ac:	4610      	mov	r0, r2
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	f00a fc6a 	bl	8018e88 <__aeabi_fmul>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f00a fe2c 	bl	8019214 <__aeabi_f2iz>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	b29a      	uxth	r2, r3
 800e5c0:	4b56      	ldr	r3, [pc, #344]	; (800e71c <Mag_getADC+0x204>)
 800e5c2:	809a      	strh	r2, [r3, #4]

    if (f.CALIBRATE_MAG) {
 800e5c4:	4b57      	ldr	r3, [pc, #348]	; (800e724 <Mag_getADC+0x20c>)
 800e5c6:	7b9b      	ldrb	r3, [r3, #14]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d02c      	beq.n	800e626 <Mag_getADC+0x10e>
        tCal = t;
 800e5cc:	4b52      	ldr	r3, [pc, #328]	; (800e718 <Mag_getADC+0x200>)
 800e5ce:	681a      	ldr	r2, [r3, #0]
 800e5d0:	4b55      	ldr	r3, [pc, #340]	; (800e728 <Mag_getADC+0x210>)
 800e5d2:	601a      	str	r2, [r3, #0]
        for (axis = 0; axis < 3; axis++) {
 800e5d4:	f04f 0300 	mov.w	r3, #0
 800e5d8:	607b      	str	r3, [r7, #4]
 800e5da:	e01d      	b.n	800e618 <Mag_getADC+0x100>
            mcfg.magZero[axis] = 0;
 800e5dc:	4a53      	ldr	r2, [pc, #332]	; (800e72c <Mag_getADC+0x214>)
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f103 0378 	add.w	r3, r3, #120	; 0x78
 800e5e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e5e8:	18d3      	adds	r3, r2, r3
 800e5ea:	f04f 0200 	mov.w	r2, #0
 800e5ee:	809a      	strh	r2, [r3, #4]
            magZeroTempMin[axis] = magADC[axis];
 800e5f0:	4b4a      	ldr	r3, [pc, #296]	; (800e71c <Mag_getADC+0x204>)
 800e5f2:	687a      	ldr	r2, [r7, #4]
 800e5f4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800e5f8:	4b4d      	ldr	r3, [pc, #308]	; (800e730 <Mag_getADC+0x218>)
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            magZeroTempMax[axis] = magADC[axis];
 800e600:	4b46      	ldr	r3, [pc, #280]	; (800e71c <Mag_getADC+0x204>)
 800e602:	687a      	ldr	r2, [r7, #4]
 800e604:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800e608:	4b4a      	ldr	r3, [pc, #296]	; (800e734 <Mag_getADC+0x21c>)
 800e60a:	687a      	ldr	r2, [r7, #4]
 800e60c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    magADC[PITCH] = magADC[PITCH] * magCal[PITCH];
    magADC[YAW]   = magADC[YAW]   * magCal[YAW];

    if (f.CALIBRATE_MAG) {
        tCal = t;
        for (axis = 0; axis < 3; axis++) {
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	f103 0301 	add.w	r3, r3, #1
 800e616:	607b      	str	r3, [r7, #4]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	2b02      	cmp	r3, #2
 800e61c:	d9de      	bls.n	800e5dc <Mag_getADC+0xc4>
            mcfg.magZero[axis] = 0;
            magZeroTempMin[axis] = magADC[axis];
            magZeroTempMax[axis] = magADC[axis];
        }
        f.CALIBRATE_MAG = 0;
 800e61e:	4b41      	ldr	r3, [pc, #260]	; (800e724 <Mag_getADC+0x20c>)
 800e620:	f04f 0200 	mov.w	r2, #0
 800e624:	739a      	strb	r2, [r3, #14]
    }

    if (magInit) {              // we apply offset only once mag calibration is done
 800e626:	4b44      	ldr	r3, [pc, #272]	; (800e738 <Mag_getADC+0x220>)
 800e628:	781b      	ldrb	r3, [r3, #0]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d023      	beq.n	800e676 <Mag_getADC+0x15e>
        magADC[ROLL] -= mcfg.magZero[ROLL];
 800e62e:	4b3b      	ldr	r3, [pc, #236]	; (800e71c <Mag_getADC+0x204>)
 800e630:	881b      	ldrh	r3, [r3, #0]
 800e632:	b29a      	uxth	r2, r3
 800e634:	4b3d      	ldr	r3, [pc, #244]	; (800e72c <Mag_getADC+0x214>)
 800e636:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 800e63a:	b29b      	uxth	r3, r3
 800e63c:	1ad3      	subs	r3, r2, r3
 800e63e:	b29b      	uxth	r3, r3
 800e640:	b29a      	uxth	r2, r3
 800e642:	4b36      	ldr	r3, [pc, #216]	; (800e71c <Mag_getADC+0x204>)
 800e644:	801a      	strh	r2, [r3, #0]
        magADC[PITCH] -= mcfg.magZero[PITCH];
 800e646:	4b35      	ldr	r3, [pc, #212]	; (800e71c <Mag_getADC+0x204>)
 800e648:	885b      	ldrh	r3, [r3, #2]
 800e64a:	b29a      	uxth	r2, r3
 800e64c:	4b37      	ldr	r3, [pc, #220]	; (800e72c <Mag_getADC+0x214>)
 800e64e:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	; 0xf6
 800e652:	b29b      	uxth	r3, r3
 800e654:	1ad3      	subs	r3, r2, r3
 800e656:	b29b      	uxth	r3, r3
 800e658:	b29a      	uxth	r2, r3
 800e65a:	4b30      	ldr	r3, [pc, #192]	; (800e71c <Mag_getADC+0x204>)
 800e65c:	805a      	strh	r2, [r3, #2]
        magADC[YAW] -= mcfg.magZero[YAW];
 800e65e:	4b2f      	ldr	r3, [pc, #188]	; (800e71c <Mag_getADC+0x204>)
 800e660:	889b      	ldrh	r3, [r3, #4]
 800e662:	b29a      	uxth	r2, r3
 800e664:	4b31      	ldr	r3, [pc, #196]	; (800e72c <Mag_getADC+0x214>)
 800e666:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800e66a:	b29b      	uxth	r3, r3
 800e66c:	1ad3      	subs	r3, r2, r3
 800e66e:	b29b      	uxth	r3, r3
 800e670:	b29a      	uxth	r2, r3
 800e672:	4b2a      	ldr	r3, [pc, #168]	; (800e71c <Mag_getADC+0x204>)
 800e674:	809a      	strh	r2, [r3, #4]
    }

    if (tCal != 0) {
 800e676:	4b2c      	ldr	r3, [pc, #176]	; (800e728 <Mag_getADC+0x210>)
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	f000 8088 	beq.w	800e790 <Mag_getADC+0x278>
        if ((t - tCal) < 30000000) {    // 30s: you have 30s to turn the multi in all directions
 800e680:	4b25      	ldr	r3, [pc, #148]	; (800e718 <Mag_getADC+0x200>)
 800e682:	681a      	ldr	r2, [r3, #0]
 800e684:	4b28      	ldr	r3, [pc, #160]	; (800e728 <Mag_getADC+0x210>)
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	1ad2      	subs	r2, r2, r3
 800e68a:	4b2c      	ldr	r3, [pc, #176]	; (800e73c <Mag_getADC+0x224>)
 800e68c:	429a      	cmp	r2, r3
 800e68e:	d839      	bhi.n	800e704 <Mag_getADC+0x1ec>
            LED0_TOGGLE;
 800e690:	4b2b      	ldr	r3, [pc, #172]	; (800e740 <Mag_getADC+0x228>)
 800e692:	4a2b      	ldr	r2, [pc, #172]	; (800e740 <Mag_getADC+0x228>)
 800e694:	68d2      	ldr	r2, [r2, #12]
 800e696:	f082 0208 	eor.w	r2, r2, #8
 800e69a:	60da      	str	r2, [r3, #12]
            for (axis = 0; axis < 3; axis++) {
 800e69c:	f04f 0300 	mov.w	r3, #0
 800e6a0:	607b      	str	r3, [r7, #4]
 800e6a2:	e02b      	b.n	800e6fc <Mag_getADC+0x1e4>
                if (magADC[axis] < magZeroTempMin[axis])
 800e6a4:	4b1d      	ldr	r3, [pc, #116]	; (800e71c <Mag_getADC+0x204>)
 800e6a6:	687a      	ldr	r2, [r7, #4]
 800e6a8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800e6ac:	4b20      	ldr	r3, [pc, #128]	; (800e730 <Mag_getADC+0x218>)
 800e6ae:	6879      	ldr	r1, [r7, #4]
 800e6b0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e6b4:	b212      	sxth	r2, r2
 800e6b6:	b21b      	sxth	r3, r3
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	da07      	bge.n	800e6cc <Mag_getADC+0x1b4>
                    magZeroTempMin[axis] = magADC[axis];
 800e6bc:	4b17      	ldr	r3, [pc, #92]	; (800e71c <Mag_getADC+0x204>)
 800e6be:	687a      	ldr	r2, [r7, #4]
 800e6c0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800e6c4:	4b1a      	ldr	r3, [pc, #104]	; (800e730 <Mag_getADC+0x218>)
 800e6c6:	687a      	ldr	r2, [r7, #4]
 800e6c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                if (magADC[axis] > magZeroTempMax[axis])
 800e6cc:	4b13      	ldr	r3, [pc, #76]	; (800e71c <Mag_getADC+0x204>)
 800e6ce:	687a      	ldr	r2, [r7, #4]
 800e6d0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800e6d4:	4b17      	ldr	r3, [pc, #92]	; (800e734 <Mag_getADC+0x21c>)
 800e6d6:	6879      	ldr	r1, [r7, #4]
 800e6d8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e6dc:	b212      	sxth	r2, r2
 800e6de:	b21b      	sxth	r3, r3
 800e6e0:	429a      	cmp	r2, r3
 800e6e2:	dd07      	ble.n	800e6f4 <Mag_getADC+0x1dc>
                    magZeroTempMax[axis] = magADC[axis];
 800e6e4:	4b0d      	ldr	r3, [pc, #52]	; (800e71c <Mag_getADC+0x204>)
 800e6e6:	687a      	ldr	r2, [r7, #4]
 800e6e8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800e6ec:	4b11      	ldr	r3, [pc, #68]	; (800e734 <Mag_getADC+0x21c>)
 800e6ee:	687a      	ldr	r2, [r7, #4]
 800e6f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    }

    if (tCal != 0) {
        if ((t - tCal) < 30000000) {    // 30s: you have 30s to turn the multi in all directions
            LED0_TOGGLE;
            for (axis = 0; axis < 3; axis++) {
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f103 0301 	add.w	r3, r3, #1
 800e6fa:	607b      	str	r3, [r7, #4]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	2b02      	cmp	r3, #2
 800e700:	d9d0      	bls.n	800e6a4 <Mag_getADC+0x18c>
 800e702:	e045      	b.n	800e790 <Mag_getADC+0x278>
                    magZeroTempMin[axis] = magADC[axis];
                if (magADC[axis] > magZeroTempMax[axis])
                    magZeroTempMax[axis] = magADC[axis];
            }
        } else {
            tCal = 0;
 800e704:	4b08      	ldr	r3, [pc, #32]	; (800e728 <Mag_getADC+0x210>)
 800e706:	f04f 0200 	mov.w	r2, #0
 800e70a:	601a      	str	r2, [r3, #0]
            for (axis = 0; axis < 3; axis++)
 800e70c:	f04f 0300 	mov.w	r3, #0
 800e710:	607b      	str	r3, [r7, #4]
 800e712:	e034      	b.n	800e77e <Mag_getADC+0x266>
 800e714:	20000904 	.word	0x20000904
 800e718:	200009f0 	.word	0x200009f0
 800e71c:	20001208 	.word	0x20001208
 800e720:	2000011c 	.word	0x2000011c
 800e724:	20001250 	.word	0x20001250
 800e728:	200009f4 	.word	0x200009f4
 800e72c:	20000c7c 	.word	0x20000c7c
 800e730:	200009f8 	.word	0x200009f8
 800e734:	20000a00 	.word	0x20000a00
 800e738:	200009ef 	.word	0x200009ef
 800e73c:	01c9c37f 	.word	0x01c9c37f
 800e740:	40010c00 	.word	0x40010c00
                mcfg.magZero[axis] = (magZeroTempMin[axis] + magZeroTempMax[axis]) / 2; // Calculate offsets
 800e744:	4b16      	ldr	r3, [pc, #88]	; (800e7a0 <Mag_getADC+0x288>)
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800e74c:	b21a      	sxth	r2, r3
 800e74e:	4b15      	ldr	r3, [pc, #84]	; (800e7a4 <Mag_getADC+0x28c>)
 800e750:	6879      	ldr	r1, [r7, #4]
 800e752:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800e756:	b21b      	sxth	r3, r3
 800e758:	18d3      	adds	r3, r2, r3
 800e75a:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 800e75e:	18d3      	adds	r3, r2, r3
 800e760:	ea4f 0363 	mov.w	r3, r3, asr #1
 800e764:	b29a      	uxth	r2, r3
 800e766:	4910      	ldr	r1, [pc, #64]	; (800e7a8 <Mag_getADC+0x290>)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f103 0378 	add.w	r3, r3, #120	; 0x78
 800e76e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e772:	18cb      	adds	r3, r1, r3
 800e774:	809a      	strh	r2, [r3, #4]
                if (magADC[axis] > magZeroTempMax[axis])
                    magZeroTempMax[axis] = magADC[axis];
            }
        } else {
            tCal = 0;
            for (axis = 0; axis < 3; axis++)
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	f103 0301 	add.w	r3, r3, #1
 800e77c:	607b      	str	r3, [r7, #4]
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2b02      	cmp	r3, #2
 800e782:	d9df      	bls.n	800e744 <Mag_getADC+0x22c>
                mcfg.magZero[axis] = (magZeroTempMin[axis] + magZeroTempMax[axis]) / 2; // Calculate offsets
            writeEEPROM(1, true);
 800e784:	f04f 0001 	mov.w	r0, #1
 800e788:	f04f 0101 	mov.w	r1, #1
 800e78c:	f7f3 fe3e 	bl	800240c <writeEEPROM>
        }
    }
    
    return 1;
 800e790:	f04f 0301 	mov.w	r3, #1
}
 800e794:	4618      	mov	r0, r3
 800e796:	f107 0708 	add.w	r7, r7, #8
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	200009f8 	.word	0x200009f8
 800e7a4:	20000a00 	.word	0x20000a00
 800e7a8:	20000c7c 	.word	0x20000c7c

0800e7ac <Sonar_init>:
#endif

#ifdef SONAR

void Sonar_init(void) 
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	af00      	add	r7, sp, #0
    hcsr04_init(sonar_rc78);
 800e7b0:	f04f 0001 	mov.w	r0, #1
 800e7b4:	f7f4 ff68 	bl	8003688 <hcsr04_init>
    sensorsSet(SENSOR_SONAR);
 800e7b8:	f04f 0008 	mov.w	r0, #8
 800e7bc:	f7f4 f97a 	bl	8002ab4 <sensorsSet>
    sonarAlt = 0;
 800e7c0:	4b02      	ldr	r3, [pc, #8]	; (800e7cc <Sonar_init+0x20>)
 800e7c2:	f04f 0200 	mov.w	r2, #0
 800e7c6:	801a      	strh	r2, [r3, #0]
}
 800e7c8:	bd80      	pop	{r7, pc}
 800e7ca:	bf00      	nop
 800e7cc:	200011ec 	.word	0x200011ec

0800e7d0 <Sonar_update>:

void Sonar_update(void) 
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	af00      	add	r7, sp, #0
    hcsr04_get_distance(&sonarAlt);
 800e7d4:	4801      	ldr	r0, [pc, #4]	; (800e7dc <Sonar_update+0xc>)
 800e7d6:	f7f4 ffe3 	bl	80037a0 <hcsr04_get_distance>
}
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	200011ec 	.word	0x200011ec

0800e7e0 <serialize32>:
static bool guiConnected = false;
// signal that we're in cli mode
uint8_t cliMode = 0;

void serialize32(uint32_t a)
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
    static uint8_t t;
    t = a;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	b2da      	uxtb	r2, r3
 800e7ec:	4b25      	ldr	r3, [pc, #148]	; (800e884 <serialize32+0xa4>)
 800e7ee:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e7f0:	4b24      	ldr	r3, [pc, #144]	; (800e884 <serialize32+0xa4>)
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	f7f8 fa2b 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e7fa:	4b23      	ldr	r3, [pc, #140]	; (800e888 <serialize32+0xa8>)
 800e7fc:	781a      	ldrb	r2, [r3, #0]
 800e7fe:	4b21      	ldr	r3, [pc, #132]	; (800e884 <serialize32+0xa4>)
 800e800:	781b      	ldrb	r3, [r3, #0]
 800e802:	4053      	eors	r3, r2
 800e804:	b2da      	uxtb	r2, r3
 800e806:	4b20      	ldr	r3, [pc, #128]	; (800e888 <serialize32+0xa8>)
 800e808:	701a      	strb	r2, [r3, #0]
    t = a >> 8;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800e810:	b2da      	uxtb	r2, r3
 800e812:	4b1c      	ldr	r3, [pc, #112]	; (800e884 <serialize32+0xa4>)
 800e814:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e816:	4b1b      	ldr	r3, [pc, #108]	; (800e884 <serialize32+0xa4>)
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	4618      	mov	r0, r3
 800e81c:	f7f8 fa18 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e820:	4b19      	ldr	r3, [pc, #100]	; (800e888 <serialize32+0xa8>)
 800e822:	781a      	ldrb	r2, [r3, #0]
 800e824:	4b17      	ldr	r3, [pc, #92]	; (800e884 <serialize32+0xa4>)
 800e826:	781b      	ldrb	r3, [r3, #0]
 800e828:	4053      	eors	r3, r2
 800e82a:	b2da      	uxtb	r2, r3
 800e82c:	4b16      	ldr	r3, [pc, #88]	; (800e888 <serialize32+0xa8>)
 800e82e:	701a      	strb	r2, [r3, #0]
    t = a >> 16;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e836:	b2da      	uxtb	r2, r3
 800e838:	4b12      	ldr	r3, [pc, #72]	; (800e884 <serialize32+0xa4>)
 800e83a:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e83c:	4b11      	ldr	r3, [pc, #68]	; (800e884 <serialize32+0xa4>)
 800e83e:	781b      	ldrb	r3, [r3, #0]
 800e840:	4618      	mov	r0, r3
 800e842:	f7f8 fa05 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e846:	4b10      	ldr	r3, [pc, #64]	; (800e888 <serialize32+0xa8>)
 800e848:	781a      	ldrb	r2, [r3, #0]
 800e84a:	4b0e      	ldr	r3, [pc, #56]	; (800e884 <serialize32+0xa4>)
 800e84c:	781b      	ldrb	r3, [r3, #0]
 800e84e:	4053      	eors	r3, r2
 800e850:	b2da      	uxtb	r2, r3
 800e852:	4b0d      	ldr	r3, [pc, #52]	; (800e888 <serialize32+0xa8>)
 800e854:	701a      	strb	r2, [r3, #0]
    t = a >> 24;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800e85c:	b2da      	uxtb	r2, r3
 800e85e:	4b09      	ldr	r3, [pc, #36]	; (800e884 <serialize32+0xa4>)
 800e860:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e862:	4b08      	ldr	r3, [pc, #32]	; (800e884 <serialize32+0xa4>)
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	4618      	mov	r0, r3
 800e868:	f7f8 f9f2 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e86c:	4b06      	ldr	r3, [pc, #24]	; (800e888 <serialize32+0xa8>)
 800e86e:	781a      	ldrb	r2, [r3, #0]
 800e870:	4b04      	ldr	r3, [pc, #16]	; (800e884 <serialize32+0xa4>)
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	4053      	eors	r3, r2
 800e876:	b2da      	uxtb	r2, r3
 800e878:	4b03      	ldr	r3, [pc, #12]	; (800e888 <serialize32+0xa8>)
 800e87a:	701a      	strb	r2, [r3, #0]
}
 800e87c:	f107 0708 	add.w	r7, r7, #8
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}
 800e884:	20000ba7 	.word	0x20000ba7
 800e888:	20000b5d 	.word	0x20000b5d

0800e88c <serialize16>:

void serialize16(int16_t a)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
 800e892:	4603      	mov	r3, r0
 800e894:	80fb      	strh	r3, [r7, #6]
    static uint8_t t;
    t = a;
 800e896:	88fb      	ldrh	r3, [r7, #6]
 800e898:	b2da      	uxtb	r2, r3
 800e89a:	4b14      	ldr	r3, [pc, #80]	; (800e8ec <serialize16+0x60>)
 800e89c:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e89e:	4b13      	ldr	r3, [pc, #76]	; (800e8ec <serialize16+0x60>)
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7f8 f9d4 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e8a8:	4b11      	ldr	r3, [pc, #68]	; (800e8f0 <serialize16+0x64>)
 800e8aa:	781a      	ldrb	r2, [r3, #0]
 800e8ac:	4b0f      	ldr	r3, [pc, #60]	; (800e8ec <serialize16+0x60>)
 800e8ae:	781b      	ldrb	r3, [r3, #0]
 800e8b0:	4053      	eors	r3, r2
 800e8b2:	b2da      	uxtb	r2, r3
 800e8b4:	4b0e      	ldr	r3, [pc, #56]	; (800e8f0 <serialize16+0x64>)
 800e8b6:	701a      	strb	r2, [r3, #0]
    t = a >> 8 & 0xff;
 800e8b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e8bc:	ea4f 2323 	mov.w	r3, r3, asr #8
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	b2da      	uxtb	r2, r3
 800e8c4:	4b09      	ldr	r3, [pc, #36]	; (800e8ec <serialize16+0x60>)
 800e8c6:	701a      	strb	r2, [r3, #0]
    uartWrite(t);
 800e8c8:	4b08      	ldr	r3, [pc, #32]	; (800e8ec <serialize16+0x60>)
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f7f8 f9bf 	bl	8006c50 <uartWrite>
    checksum ^= t;
 800e8d2:	4b07      	ldr	r3, [pc, #28]	; (800e8f0 <serialize16+0x64>)
 800e8d4:	781a      	ldrb	r2, [r3, #0]
 800e8d6:	4b05      	ldr	r3, [pc, #20]	; (800e8ec <serialize16+0x60>)
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	4053      	eors	r3, r2
 800e8dc:	b2da      	uxtb	r2, r3
 800e8de:	4b04      	ldr	r3, [pc, #16]	; (800e8f0 <serialize16+0x64>)
 800e8e0:	701a      	strb	r2, [r3, #0]
}
 800e8e2:	f107 0708 	add.w	r7, r7, #8
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}
 800e8ea:	bf00      	nop
 800e8ec:	20000ba6 	.word	0x20000ba6
 800e8f0:	20000b5d 	.word	0x20000b5d

0800e8f4 <serialize8>:

void serialize8(uint8_t a)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b082      	sub	sp, #8
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	71fb      	strb	r3, [r7, #7]
    uartWrite(a);
 800e8fe:	79fb      	ldrb	r3, [r7, #7]
 800e900:	4618      	mov	r0, r3
 800e902:	f7f8 f9a5 	bl	8006c50 <uartWrite>
    checksum ^= a;
 800e906:	4b05      	ldr	r3, [pc, #20]	; (800e91c <serialize8+0x28>)
 800e908:	781a      	ldrb	r2, [r3, #0]
 800e90a:	79fb      	ldrb	r3, [r7, #7]
 800e90c:	4053      	eors	r3, r2
 800e90e:	b2da      	uxtb	r2, r3
 800e910:	4b02      	ldr	r3, [pc, #8]	; (800e91c <serialize8+0x28>)
 800e912:	701a      	strb	r2, [r3, #0]
}
 800e914:	f107 0708 	add.w	r7, r7, #8
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}
 800e91c:	20000b5d 	.word	0x20000b5d

0800e920 <read8>:

uint8_t read8(void)
{
 800e920:	b480      	push	{r7}
 800e922:	af00      	add	r7, sp, #0
    return inBuf[indRX++] & 0xff;
 800e924:	4b07      	ldr	r3, [pc, #28]	; (800e944 <read8+0x24>)
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	461a      	mov	r2, r3
 800e92a:	4907      	ldr	r1, [pc, #28]	; (800e948 <read8+0x28>)
 800e92c:	5c8a      	ldrb	r2, [r1, r2]
 800e92e:	f103 0301 	add.w	r3, r3, #1
 800e932:	b2d9      	uxtb	r1, r3
 800e934:	4b03      	ldr	r3, [pc, #12]	; (800e944 <read8+0x24>)
 800e936:	7019      	strb	r1, [r3, #0]
 800e938:	4613      	mov	r3, r2
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	46bd      	mov	sp, r7
 800e93e:	bc80      	pop	{r7}
 800e940:	4770      	bx	lr
 800e942:	bf00      	nop
 800e944:	20000b5e 	.word	0x20000b5e
 800e948:	20000b60 	.word	0x20000b60

0800e94c <read16>:

uint16_t read16(void)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b082      	sub	sp, #8
 800e950:	af00      	add	r7, sp, #0
    uint16_t t = read8();
 800e952:	f7ff ffe5 	bl	800e920 <read8>
 800e956:	4603      	mov	r3, r0
 800e958:	80fb      	strh	r3, [r7, #6]
    t += (uint16_t) read8() << 8;
 800e95a:	f7ff ffe1 	bl	800e920 <read8>
 800e95e:	4603      	mov	r3, r0
 800e960:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800e964:	b29a      	uxth	r2, r3
 800e966:	88fb      	ldrh	r3, [r7, #6]
 800e968:	18d3      	adds	r3, r2, r3
 800e96a:	80fb      	strh	r3, [r7, #6]
    return t;
 800e96c:	88fb      	ldrh	r3, [r7, #6]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	f107 0708 	add.w	r7, r7, #8
 800e974:	46bd      	mov	sp, r7
 800e976:	bd80      	pop	{r7, pc}

0800e978 <read32>:

uint32_t read32(void)
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b082      	sub	sp, #8
 800e97c:	af00      	add	r7, sp, #0
    uint32_t t = read16();
 800e97e:	f7ff ffe5 	bl	800e94c <read16>
 800e982:	4603      	mov	r3, r0
 800e984:	607b      	str	r3, [r7, #4]
    t += (uint32_t) read16() << 16;
 800e986:	f7ff ffe1 	bl	800e94c <read16>
 800e98a:	4603      	mov	r3, r0
 800e98c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800e990:	687a      	ldr	r2, [r7, #4]
 800e992:	18d3      	adds	r3, r2, r3
 800e994:	607b      	str	r3, [r7, #4]
    return t;
 800e996:	687b      	ldr	r3, [r7, #4]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	f107 0708 	add.w	r7, r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
 800e9a2:	bf00      	nop

0800e9a4 <headSerialResponse>:

void headSerialResponse(uint8_t err, uint8_t s)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b082      	sub	sp, #8
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	4602      	mov	r2, r0
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	71fa      	strb	r2, [r7, #7]
 800e9b0:	71bb      	strb	r3, [r7, #6]
    serialize8('$');
 800e9b2:	f04f 0024 	mov.w	r0, #36	; 0x24
 800e9b6:	f7ff ff9d 	bl	800e8f4 <serialize8>
    serialize8('M');
 800e9ba:	f04f 004d 	mov.w	r0, #77	; 0x4d
 800e9be:	f7ff ff99 	bl	800e8f4 <serialize8>
    serialize8(err ? '!' : '>');
 800e9c2:	79fb      	ldrb	r3, [r7, #7]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d002      	beq.n	800e9ce <headSerialResponse+0x2a>
 800e9c8:	f04f 0321 	mov.w	r3, #33	; 0x21
 800e9cc:	e001      	b.n	800e9d2 <headSerialResponse+0x2e>
 800e9ce:	f04f 033e 	mov.w	r3, #62	; 0x3e
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f7ff ff8e 	bl	800e8f4 <serialize8>
    checksum = 0;               // start calculating a new checksum
 800e9d8:	4b08      	ldr	r3, [pc, #32]	; (800e9fc <headSerialResponse+0x58>)
 800e9da:	f04f 0200 	mov.w	r2, #0
 800e9de:	701a      	strb	r2, [r3, #0]
    serialize8(s);
 800e9e0:	79bb      	ldrb	r3, [r7, #6]
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	f7ff ff86 	bl	800e8f4 <serialize8>
    serialize8(cmdMSP);
 800e9e8:	4b05      	ldr	r3, [pc, #20]	; (800ea00 <headSerialResponse+0x5c>)
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7ff ff81 	bl	800e8f4 <serialize8>
}
 800e9f2:	f107 0708 	add.w	r7, r7, #8
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	20000b5d 	.word	0x20000b5d
 800ea00:	20000ba0 	.word	0x20000ba0

0800ea04 <headSerialReply>:

void headSerialReply(uint8_t s)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b082      	sub	sp, #8
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	71fb      	strb	r3, [r7, #7]
    headSerialResponse(0, s);
 800ea0e:	79fb      	ldrb	r3, [r7, #7]
 800ea10:	f04f 0000 	mov.w	r0, #0
 800ea14:	4619      	mov	r1, r3
 800ea16:	f7ff ffc5 	bl	800e9a4 <headSerialResponse>
}
 800ea1a:	f107 0708 	add.w	r7, r7, #8
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}
 800ea22:	bf00      	nop

0800ea24 <headSerialError>:

void headSerialError(uint8_t s)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b082      	sub	sp, #8
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	71fb      	strb	r3, [r7, #7]
    headSerialResponse(1, s);
 800ea2e:	79fb      	ldrb	r3, [r7, #7]
 800ea30:	f04f 0001 	mov.w	r0, #1
 800ea34:	4619      	mov	r1, r3
 800ea36:	f7ff ffb5 	bl	800e9a4 <headSerialResponse>
}
 800ea3a:	f107 0708 	add.w	r7, r7, #8
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}
 800ea42:	bf00      	nop

0800ea44 <tailSerialReply>:

void tailSerialReply(void)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	af00      	add	r7, sp, #0
    serialize8(checksum);
 800ea48:	4b02      	ldr	r3, [pc, #8]	; (800ea54 <tailSerialReply+0x10>)
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7ff ff51 	bl	800e8f4 <serialize8>
}
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	20000b5d 	.word	0x20000b5d

0800ea58 <serializeNames>:

void serializeNames(const char *s)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b084      	sub	sp, #16
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
    const char *c;
    for (c = s; *c; c++)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	60fb      	str	r3, [r7, #12]
 800ea64:	e008      	b.n	800ea78 <serializeNames+0x20>
        serialize8(*c);
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7ff ff42 	bl	800e8f4 <serialize8>
}

void serializeNames(const char *s)
{
    const char *c;
    for (c = s; *c; c++)
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	f103 0301 	add.w	r3, r3, #1
 800ea76:	60fb      	str	r3, [r7, #12]
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d1f2      	bne.n	800ea66 <serializeNames+0xe>
        serialize8(*c);
}
 800ea80:	f107 0710 	add.w	r7, r7, #16
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}

0800ea88 <serializeBoxNamesReply>:

void serializeBoxNamesReply(void)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b0c4      	sub	sp, #272	; 0x110
 800ea8c:	af00      	add	r7, sp, #0
    char buf[256]; // no fucking idea
    char *c;
    int i, j;

    memset(buf, 0, sizeof(buf));
 800ea8e:	f107 0304 	add.w	r3, r7, #4
 800ea92:	4618      	mov	r0, r3
 800ea94:	f04f 0100 	mov.w	r1, #0
 800ea98:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ea9c:	f00a fd1a 	bl	80194d4 <memset>
    for (i = 0; i < CHECKBOXITEMS; i++) {
 800eaa0:	f04f 0300 	mov.w	r3, #0
 800eaa4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800eaa8:	e03c      	b.n	800eb24 <serializeBoxNamesReply+0x9c>
        for (j = 0; j < numberBoxItems; j++) {
 800eaaa:	f04f 0300 	mov.w	r3, #0
 800eaae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800eab2:	e02a      	b.n	800eb0a <serializeBoxNamesReply+0x82>
            if (boxes[i].boxIndex == availableBoxes[j])
 800eab4:	492f      	ldr	r1, [pc, #188]	; (800eb74 <serializeBoxNamesReply+0xec>)
 800eab6:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800eaba:	4613      	mov	r3, r2
 800eabc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eac0:	189b      	adds	r3, r3, r2
 800eac2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800eac6:	18cb      	adds	r3, r1, r3
 800eac8:	781a      	ldrb	r2, [r3, #0]
 800eaca:	492b      	ldr	r1, [pc, #172]	; (800eb78 <serializeBoxNamesReply+0xf0>)
 800eacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ead0:	18cb      	adds	r3, r1, r3
 800ead2:	781b      	ldrb	r3, [r3, #0]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d112      	bne.n	800eafe <serializeBoxNamesReply+0x76>
                strcat(buf, boxes[i].boxName);
 800ead8:	4926      	ldr	r1, [pc, #152]	; (800eb74 <serializeBoxNamesReply+0xec>)
 800eada:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800eade:	4613      	mov	r3, r2
 800eae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eae4:	189b      	adds	r3, r3, r2
 800eae6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800eaea:	18cb      	adds	r3, r1, r3
 800eaec:	f103 0304 	add.w	r3, r3, #4
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	f107 0204 	add.w	r2, r7, #4
 800eaf6:	4610      	mov	r0, r2
 800eaf8:	4619      	mov	r1, r3
 800eafa:	f00a fd51 	bl	80195a0 <strcat>
    char *c;
    int i, j;

    memset(buf, 0, sizeof(buf));
    for (i = 0; i < CHECKBOXITEMS; i++) {
        for (j = 0; j < numberBoxItems; j++) {
 800eafe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb02:	f103 0301 	add.w	r3, r3, #1
 800eb06:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800eb0a:	4b1c      	ldr	r3, [pc, #112]	; (800eb7c <serializeBoxNamesReply+0xf4>)
 800eb0c:	781b      	ldrb	r3, [r3, #0]
 800eb0e:	461a      	mov	r2, r3
 800eb10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb14:	429a      	cmp	r2, r3
 800eb16:	dccd      	bgt.n	800eab4 <serializeBoxNamesReply+0x2c>
    char buf[256]; // no fucking idea
    char *c;
    int i, j;

    memset(buf, 0, sizeof(buf));
    for (i = 0; i < CHECKBOXITEMS; i++) {
 800eb18:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800eb1c:	f103 0301 	add.w	r3, r3, #1
 800eb20:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800eb24:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800eb28:	2b13      	cmp	r3, #19
 800eb2a:	ddbe      	ble.n	800eaaa <serializeBoxNamesReply+0x22>
            if (boxes[i].boxIndex == availableBoxes[j])
                strcat(buf, boxes[i].boxName);
        }
    }
    
    headSerialReply(strlen(buf));
 800eb2c:	f107 0304 	add.w	r3, r7, #4
 800eb30:	4618      	mov	r0, r3
 800eb32:	f00a fe39 	bl	80197a8 <strlen>
 800eb36:	4603      	mov	r3, r0
 800eb38:	b2db      	uxtb	r3, r3
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f7ff ff62 	bl	800ea04 <headSerialReply>
    for (c = buf; *c; c++)
 800eb40:	f107 0304 	add.w	r3, r7, #4
 800eb44:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800eb48:	e00b      	b.n	800eb62 <serializeBoxNamesReply+0xda>
        serialize8(*c);
 800eb4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb4e:	781b      	ldrb	r3, [r3, #0]
 800eb50:	4618      	mov	r0, r3
 800eb52:	f7ff fecf 	bl	800e8f4 <serialize8>
                strcat(buf, boxes[i].boxName);
        }
    }
    
    headSerialReply(strlen(buf));
    for (c = buf; *c; c++)
 800eb56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb5a:	f103 0301 	add.w	r3, r3, #1
 800eb5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800eb62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb66:	781b      	ldrb	r3, [r3, #0]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d1ee      	bne.n	800eb4a <serializeBoxNamesReply+0xc2>
        serialize8(*c);
}
 800eb6c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}
 800eb74:	20000128 	.word	0x20000128
 800eb78:	20000b48 	.word	0x20000b48
 800eb7c:	20000b5c 	.word	0x20000b5c

0800eb80 <serialInit>:

void serialInit(uint32_t baudrate)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b084      	sub	sp, #16
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
    int idx;

    uartInit(baudrate);
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f7f7 ff35 	bl	80069f8 <uartInit>
    // calculate used boxes based on features and fill availableBoxes[] array
    memset(availableBoxes, 0xFF, sizeof(availableBoxes));
 800eb8e:	486f      	ldr	r0, [pc, #444]	; (800ed4c <serialInit+0x1cc>)
 800eb90:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800eb94:	f04f 0214 	mov.w	r2, #20
 800eb98:	f00a fc9c 	bl	80194d4 <memset>

    idx = 0;
 800eb9c:	f04f 0300 	mov.w	r3, #0
 800eba0:	60fb      	str	r3, [r7, #12]
    availableBoxes[idx++] = BOXARM;
 800eba2:	4a6a      	ldr	r2, [pc, #424]	; (800ed4c <serialInit+0x1cc>)
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	18d3      	adds	r3, r2, r3
 800eba8:	f04f 0200 	mov.w	r2, #0
 800ebac:	701a      	strb	r2, [r3, #0]
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	f103 0301 	add.w	r3, r3, #1
 800ebb4:	60fb      	str	r3, [r7, #12]
    if (sensors(SENSOR_ACC)) {
 800ebb6:	f04f 0001 	mov.w	r0, #1
 800ebba:	f7f3 ff65 	bl	8002a88 <sensors>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d013      	beq.n	800ebec <serialInit+0x6c>
        availableBoxes[idx++] = BOXANGLE;
 800ebc4:	4a61      	ldr	r2, [pc, #388]	; (800ed4c <serialInit+0x1cc>)
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	18d3      	adds	r3, r2, r3
 800ebca:	f04f 0201 	mov.w	r2, #1
 800ebce:	701a      	strb	r2, [r3, #0]
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	f103 0301 	add.w	r3, r3, #1
 800ebd6:	60fb      	str	r3, [r7, #12]
        availableBoxes[idx++] = BOXHORIZON;
 800ebd8:	4a5c      	ldr	r2, [pc, #368]	; (800ed4c <serialInit+0x1cc>)
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	18d3      	adds	r3, r2, r3
 800ebde:	f04f 0202 	mov.w	r2, #2
 800ebe2:	701a      	strb	r2, [r3, #0]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f103 0301 	add.w	r3, r3, #1
 800ebea:	60fb      	str	r3, [r7, #12]
    }
    if (sensors(SENSOR_BARO)) {
 800ebec:	f04f 0002 	mov.w	r0, #2
 800ebf0:	f7f3 ff4a 	bl	8002a88 <sensors>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d01a      	beq.n	800ec30 <serialInit+0xb0>
        availableBoxes[idx++] = BOXBARO;
 800ebfa:	4a54      	ldr	r2, [pc, #336]	; (800ed4c <serialInit+0x1cc>)
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	18d3      	adds	r3, r2, r3
 800ec00:	f04f 0203 	mov.w	r2, #3
 800ec04:	701a      	strb	r2, [r3, #0]
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	f103 0301 	add.w	r3, r3, #1
 800ec0c:	60fb      	str	r3, [r7, #12]
        if (feature(FEATURE_VARIO))
 800ec0e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800ec12:	f7f3 ff7f 	bl	8002b14 <feature>
 800ec16:	4603      	mov	r3, r0
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d009      	beq.n	800ec30 <serialInit+0xb0>
            availableBoxes[idx++] = BOXVARIO;
 800ec1c:	4a4b      	ldr	r2, [pc, #300]	; (800ed4c <serialInit+0x1cc>)
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	18d3      	adds	r3, r2, r3
 800ec22:	f04f 0204 	mov.w	r2, #4
 800ec26:	701a      	strb	r2, [r3, #0]
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	f103 0301 	add.w	r3, r3, #1
 800ec2e:	60fb      	str	r3, [r7, #12]
    }
    if (sensors(SENSOR_MAG)) {
 800ec30:	f04f 0004 	mov.w	r0, #4
 800ec34:	f7f3 ff28 	bl	8002a88 <sensors>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d01d      	beq.n	800ec7a <serialInit+0xfa>
        availableBoxes[idx++] = BOXMAG;
 800ec3e:	4a43      	ldr	r2, [pc, #268]	; (800ed4c <serialInit+0x1cc>)
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	18d3      	adds	r3, r2, r3
 800ec44:	f04f 0205 	mov.w	r2, #5
 800ec48:	701a      	strb	r2, [r3, #0]
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	f103 0301 	add.w	r3, r3, #1
 800ec50:	60fb      	str	r3, [r7, #12]
        availableBoxes[idx++] = BOXHEADFREE;
 800ec52:	4a3e      	ldr	r2, [pc, #248]	; (800ed4c <serialInit+0x1cc>)
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	18d3      	adds	r3, r2, r3
 800ec58:	f04f 0206 	mov.w	r2, #6
 800ec5c:	701a      	strb	r2, [r3, #0]
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f103 0301 	add.w	r3, r3, #1
 800ec64:	60fb      	str	r3, [r7, #12]
        availableBoxes[idx++] = BOXHEADADJ;
 800ec66:	4a39      	ldr	r2, [pc, #228]	; (800ed4c <serialInit+0x1cc>)
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	18d3      	adds	r3, r2, r3
 800ec6c:	f04f 0207 	mov.w	r2, #7
 800ec70:	701a      	strb	r2, [r3, #0]
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f103 0301 	add.w	r3, r3, #1
 800ec78:	60fb      	str	r3, [r7, #12]
    }
    if (feature(FEATURE_SERVO_TILT))
 800ec7a:	f04f 0020 	mov.w	r0, #32
 800ec7e:	f7f3 ff49 	bl	8002b14 <feature>
 800ec82:	4603      	mov	r3, r0
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d009      	beq.n	800ec9c <serialInit+0x11c>
        availableBoxes[idx++] = BOXCAMSTAB;
 800ec88:	4a30      	ldr	r2, [pc, #192]	; (800ed4c <serialInit+0x1cc>)
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	18d3      	adds	r3, r2, r3
 800ec8e:	f04f 0208 	mov.w	r2, #8
 800ec92:	701a      	strb	r2, [r3, #0]
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f103 0301 	add.w	r3, r3, #1
 800ec9a:	60fb      	str	r3, [r7, #12]
    if (feature(FEATURE_GPS) && sensors(SENSOR_GPS)) {
 800ec9c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800eca0:	f7f3 ff38 	bl	8002b14 <feature>
 800eca4:	4603      	mov	r3, r0
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d01a      	beq.n	800ece0 <serialInit+0x160>
 800ecaa:	f04f 0010 	mov.w	r0, #16
 800ecae:	f7f3 feeb 	bl	8002a88 <sensors>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d013      	beq.n	800ece0 <serialInit+0x160>
        availableBoxes[idx++] = BOXGPSHOME;
 800ecb8:	4a24      	ldr	r2, [pc, #144]	; (800ed4c <serialInit+0x1cc>)
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	18d3      	adds	r3, r2, r3
 800ecbe:	f04f 020a 	mov.w	r2, #10
 800ecc2:	701a      	strb	r2, [r3, #0]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f103 0301 	add.w	r3, r3, #1
 800ecca:	60fb      	str	r3, [r7, #12]
        availableBoxes[idx++] = BOXGPSHOLD;
 800eccc:	4a1f      	ldr	r2, [pc, #124]	; (800ed4c <serialInit+0x1cc>)
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	18d3      	adds	r3, r2, r3
 800ecd2:	f04f 020b 	mov.w	r2, #11
 800ecd6:	701a      	strb	r2, [r3, #0]
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	f103 0301 	add.w	r3, r3, #1
 800ecde:	60fb      	str	r3, [r7, #12]
    }
    if (mcfg.mixerConfiguration ==  MULTITYPE_FLYING_WING || mcfg.mixerConfiguration ==  MULTITYPE_AIRPLANE)
 800ece0:	4b1b      	ldr	r3, [pc, #108]	; (800ed50 <serialInit+0x1d0>)
 800ece2:	795b      	ldrb	r3, [r3, #5]
 800ece4:	2b08      	cmp	r3, #8
 800ece6:	d003      	beq.n	800ecf0 <serialInit+0x170>
 800ece8:	4b19      	ldr	r3, [pc, #100]	; (800ed50 <serialInit+0x1d0>)
 800ecea:	795b      	ldrb	r3, [r3, #5]
 800ecec:	2b0e      	cmp	r3, #14
 800ecee:	d109      	bne.n	800ed04 <serialInit+0x184>
        availableBoxes[idx++] = BOXPASSTHRU;
 800ecf0:	4a16      	ldr	r2, [pc, #88]	; (800ed4c <serialInit+0x1cc>)
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	18d3      	adds	r3, r2, r3
 800ecf6:	f04f 020c 	mov.w	r2, #12
 800ecfa:	701a      	strb	r2, [r3, #0]
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	f103 0301 	add.w	r3, r3, #1
 800ed02:	60fb      	str	r3, [r7, #12]
    availableBoxes[idx++] = BOXBEEPERON;
 800ed04:	4a11      	ldr	r2, [pc, #68]	; (800ed4c <serialInit+0x1cc>)
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	18d3      	adds	r3, r2, r3
 800ed0a:	f04f 020d 	mov.w	r2, #13
 800ed0e:	701a      	strb	r2, [r3, #0]
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	f103 0301 	add.w	r3, r3, #1
 800ed16:	60fb      	str	r3, [r7, #12]
    if (feature(FEATURE_INFLIGHT_ACC_CAL))
 800ed18:	f04f 0004 	mov.w	r0, #4
 800ed1c:	f7f3 fefa 	bl	8002b14 <feature>
 800ed20:	4603      	mov	r3, r0
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d009      	beq.n	800ed3a <serialInit+0x1ba>
        availableBoxes[idx++] = BOXCALIB;
 800ed26:	4a09      	ldr	r2, [pc, #36]	; (800ed4c <serialInit+0x1cc>)
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	18d3      	adds	r3, r2, r3
 800ed2c:	f04f 0211 	mov.w	r2, #17
 800ed30:	701a      	strb	r2, [r3, #0]
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	f103 0301 	add.w	r3, r3, #1
 800ed38:	60fb      	str	r3, [r7, #12]
    numberBoxItems = idx;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	b2da      	uxtb	r2, r3
 800ed3e:	4b05      	ldr	r3, [pc, #20]	; (800ed54 <serialInit+0x1d4>)
 800ed40:	701a      	strb	r2, [r3, #0]
}
 800ed42:	f107 0710 	add.w	r7, r7, #16
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	20000b48 	.word	0x20000b48
 800ed50:	20000c7c 	.word	0x20000c7c
 800ed54:	20000b5c 	.word	0x20000b5c

0800ed58 <evaluateCommand>:

static void evaluateCommand(void)
{
 800ed58:	b590      	push	{r4, r7, lr}
 800ed5a:	b087      	sub	sp, #28
 800ed5c:	af00      	add	r7, sp, #0
    uint32_t i;
    uint8_t wp_no;
    int32_t lat = 0, lon = 0, alt = 0;
 800ed5e:	f04f 0300 	mov.w	r3, #0
 800ed62:	613b      	str	r3, [r7, #16]
 800ed64:	f04f 0300 	mov.w	r3, #0
 800ed68:	60fb      	str	r3, [r7, #12]
 800ed6a:	f04f 0300 	mov.w	r3, #0
 800ed6e:	60bb      	str	r3, [r7, #8]

    switch (cmdMSP) {
 800ed70:	4bcf      	ldr	r3, [pc, #828]	; (800f0b0 <evaluateCommand+0x358>)
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 800ed78:	2b9a      	cmp	r3, #154	; 0x9a
 800ed7a:	f200 8637 	bhi.w	800f9ec <evaluateCommand+0xc94>
 800ed7e:	a201      	add	r2, pc, #4	; (adr r2, 800ed84 <evaluateCommand+0x2c>)
 800ed80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed84:	0800f237 	.word	0x0800f237
 800ed88:	0800f27d 	.word	0x0800f27d
 800ed8c:	0800f3db 	.word	0x0800f3db
 800ed90:	0800f457 	.word	0x0800f457
 800ed94:	0800f487 	.word	0x0800f487
 800ed98:	0800f4b7 	.word	0x0800f4b7
 800ed9c:	0800f511 	.word	0x0800f511
 800eda0:	0800f56d 	.word	0x0800f56d
 800eda4:	0800f5a1 	.word	0x0800f5a1
 800eda8:	0800f5e9 	.word	0x0800f5e9
 800edac:	0800f609 	.word	0x0800f609
 800edb0:	0800f633 	.word	0x0800f633
 800edb4:	0800f68d 	.word	0x0800f68d
 800edb8:	0800f6ef 	.word	0x0800f6ef
 800edbc:	0800f777 	.word	0x0800f777
 800edc0:	0800f789 	.word	0x0800f789
 800edc4:	0800f73b 	.word	0x0800f73b
 800edc8:	0800f6df 	.word	0x0800f6df
 800edcc:	0800f809 	.word	0x0800f809
 800edd0:	0800f741 	.word	0x0800f741
 800edd4:	0800f9ed 	.word	0x0800f9ed
 800edd8:	0800f9ed 	.word	0x0800f9ed
 800eddc:	0800f9ed 	.word	0x0800f9ed
 800ede0:	0800f9ed 	.word	0x0800f9ed
 800ede4:	0800f9ed 	.word	0x0800f9ed
 800ede8:	0800f9ed 	.word	0x0800f9ed
 800edec:	0800f9ed 	.word	0x0800f9ed
 800edf0:	0800f9ed 	.word	0x0800f9ed
 800edf4:	0800f9ed 	.word	0x0800f9ed
 800edf8:	0800f9ed 	.word	0x0800f9ed
 800edfc:	0800f9ed 	.word	0x0800f9ed
 800ee00:	0800f9ed 	.word	0x0800f9ed
 800ee04:	0800f9ed 	.word	0x0800f9ed
 800ee08:	0800f9ed 	.word	0x0800f9ed
 800ee0c:	0800f9ed 	.word	0x0800f9ed
 800ee10:	0800f9ed 	.word	0x0800f9ed
 800ee14:	0800f9ed 	.word	0x0800f9ed
 800ee18:	0800f9ed 	.word	0x0800f9ed
 800ee1c:	0800f9ed 	.word	0x0800f9ed
 800ee20:	0800f9ed 	.word	0x0800f9ed
 800ee24:	0800f9ed 	.word	0x0800f9ed
 800ee28:	0800f9ed 	.word	0x0800f9ed
 800ee2c:	0800f9ed 	.word	0x0800f9ed
 800ee30:	0800f9ed 	.word	0x0800f9ed
 800ee34:	0800f9ed 	.word	0x0800f9ed
 800ee38:	0800f9ed 	.word	0x0800f9ed
 800ee3c:	0800f9ed 	.word	0x0800f9ed
 800ee40:	0800f9ed 	.word	0x0800f9ed
 800ee44:	0800f9ed 	.word	0x0800f9ed
 800ee48:	0800f9ed 	.word	0x0800f9ed
 800ee4c:	0800f9ed 	.word	0x0800f9ed
 800ee50:	0800f9ed 	.word	0x0800f9ed
 800ee54:	0800f9ed 	.word	0x0800f9ed
 800ee58:	0800f9ed 	.word	0x0800f9ed
 800ee5c:	0800f9ed 	.word	0x0800f9ed
 800ee60:	0800f9ed 	.word	0x0800f9ed
 800ee64:	0800f9ed 	.word	0x0800f9ed
 800ee68:	0800f9ed 	.word	0x0800f9ed
 800ee6c:	0800f9ed 	.word	0x0800f9ed
 800ee70:	0800f9ed 	.word	0x0800f9ed
 800ee74:	0800f9c5 	.word	0x0800f9c5
 800ee78:	0800f9ed 	.word	0x0800f9ed
 800ee7c:	0800f9ed 	.word	0x0800f9ed
 800ee80:	0800f9ed 	.word	0x0800f9ed
 800ee84:	0800f9ed 	.word	0x0800f9ed
 800ee88:	0800f9ed 	.word	0x0800f9ed
 800ee8c:	0800f9ed 	.word	0x0800f9ed
 800ee90:	0800f9ed 	.word	0x0800f9ed
 800ee94:	0800f9ed 	.word	0x0800f9ed
 800ee98:	0800f9ed 	.word	0x0800f9ed
 800ee9c:	0800f9ed 	.word	0x0800f9ed
 800eea0:	0800f9ed 	.word	0x0800f9ed
 800eea4:	0800f9ed 	.word	0x0800f9ed
 800eea8:	0800f9ed 	.word	0x0800f9ed
 800eeac:	0800f9ed 	.word	0x0800f9ed
 800eeb0:	0800f9ed 	.word	0x0800f9ed
 800eeb4:	0800f9ed 	.word	0x0800f9ed
 800eeb8:	0800f9ed 	.word	0x0800f9ed
 800eebc:	0800f9ed 	.word	0x0800f9ed
 800eec0:	0800f9ed 	.word	0x0800f9ed
 800eec4:	0800f9ed 	.word	0x0800f9ed
 800eec8:	0800f9ed 	.word	0x0800f9ed
 800eecc:	0800f9ed 	.word	0x0800f9ed
 800eed0:	0800f9ed 	.word	0x0800f9ed
 800eed4:	0800f9ed 	.word	0x0800f9ed
 800eed8:	0800f9ed 	.word	0x0800f9ed
 800eedc:	0800f9ed 	.word	0x0800f9ed
 800eee0:	0800f9ed 	.word	0x0800f9ed
 800eee4:	0800f9ed 	.word	0x0800f9ed
 800eee8:	0800f9ed 	.word	0x0800f9ed
 800eeec:	0800f9ed 	.word	0x0800f9ed
 800eef0:	0800f9ed 	.word	0x0800f9ed
 800eef4:	0800f9ed 	.word	0x0800f9ed
 800eef8:	0800f9ed 	.word	0x0800f9ed
 800eefc:	0800f9ed 	.word	0x0800f9ed
 800ef00:	0800f9ed 	.word	0x0800f9ed
 800ef04:	0800f9ed 	.word	0x0800f9ed
 800ef08:	0800f9ed 	.word	0x0800f9ed
 800ef0c:	0800f9ed 	.word	0x0800f9ed
 800ef10:	0800f9ed 	.word	0x0800f9ed
 800ef14:	0800eff1 	.word	0x0800eff1
 800ef18:	0800f047 	.word	0x0800f047
 800ef1c:	0800f0a9 	.word	0x0800f0a9
 800ef20:	0800f127 	.word	0x0800f127
 800ef24:	0800f16b 	.word	0x0800f16b
 800ef28:	0800f929 	.word	0x0800f929
 800ef2c:	0800f943 	.word	0x0800f943
 800ef30:	0800f1d5 	.word	0x0800f1d5
 800ef34:	0800f90f 	.word	0x0800f90f
 800ef38:	0800f87b 	.word	0x0800f87b
 800ef3c:	0800f1e1 	.word	0x0800f1e1
 800ef40:	0800f221 	.word	0x0800f221
 800ef44:	0800f9ed 	.word	0x0800f9ed
 800ef48:	0800f9ed 	.word	0x0800f9ed
 800ef4c:	0800f9ed 	.word	0x0800f9ed
 800ef50:	0800f9ed 	.word	0x0800f9ed
 800ef54:	0800f9ed 	.word	0x0800f9ed
 800ef58:	0800f9ed 	.word	0x0800f9ed
 800ef5c:	0800f9ed 	.word	0x0800f9ed
 800ef60:	0800f9ed 	.word	0x0800f9ed
 800ef64:	0800f9ed 	.word	0x0800f9ed
 800ef68:	0800f9ed 	.word	0x0800f9ed
 800ef6c:	0800f9ed 	.word	0x0800f9ed
 800ef70:	0800f9ed 	.word	0x0800f9ed
 800ef74:	0800f9ed 	.word	0x0800f9ed
 800ef78:	0800f9ed 	.word	0x0800f9ed
 800ef7c:	0800f9ed 	.word	0x0800f9ed
 800ef80:	0800f9ed 	.word	0x0800f9ed
 800ef84:	0800f9ed 	.word	0x0800f9ed
 800ef88:	0800f9ed 	.word	0x0800f9ed
 800ef8c:	0800f9ed 	.word	0x0800f9ed
 800ef90:	0800f9ed 	.word	0x0800f9ed
 800ef94:	0800f9ed 	.word	0x0800f9ed
 800ef98:	0800f9ed 	.word	0x0800f9ed
 800ef9c:	0800f9ed 	.word	0x0800f9ed
 800efa0:	0800f9ed 	.word	0x0800f9ed
 800efa4:	0800f9ed 	.word	0x0800f9ed
 800efa8:	0800f9ed 	.word	0x0800f9ed
 800efac:	0800f9ed 	.word	0x0800f9ed
 800efb0:	0800f023 	.word	0x0800f023
 800efb4:	0800f9a3 	.word	0x0800f9a3
 800efb8:	0800f9ed 	.word	0x0800f9ed
 800efbc:	0800f9ed 	.word	0x0800f9ed
 800efc0:	0800f9ed 	.word	0x0800f9ed
 800efc4:	0800f9ed 	.word	0x0800f9ed
 800efc8:	0800f9ed 	.word	0x0800f9ed
 800efcc:	0800f9ed 	.word	0x0800f9ed
 800efd0:	0800f9ed 	.word	0x0800f9ed
 800efd4:	0800f9ed 	.word	0x0800f9ed
 800efd8:	0800f9ed 	.word	0x0800f9ed
 800efdc:	0800f95d 	.word	0x0800f95d
 800efe0:	0800f9ed 	.word	0x0800f9ed
 800efe4:	0800f9ed 	.word	0x0800f9ed
 800efe8:	0800f9ed 	.word	0x0800f9ed
 800efec:	0800f973 	.word	0x0800f973
    case MSP_SET_RAW_RC:
        for (i = 0; i < 8; i++)
 800eff0:	f04f 0300 	mov.w	r3, #0
 800eff4:	617b      	str	r3, [r7, #20]
 800eff6:	e00b      	b.n	800f010 <evaluateCommand+0x2b8>
            rcData[i] = read16();
 800eff8:	f7ff fca8 	bl	800e94c <read16>
 800effc:	4603      	mov	r3, r0
 800effe:	b299      	uxth	r1, r3
 800f000:	4b2c      	ldr	r3, [pc, #176]	; (800f0b4 <evaluateCommand+0x35c>)
 800f002:	697a      	ldr	r2, [r7, #20]
 800f004:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    uint8_t wp_no;
    int32_t lat = 0, lon = 0, alt = 0;

    switch (cmdMSP) {
    case MSP_SET_RAW_RC:
        for (i = 0; i < 8; i++)
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	f103 0301 	add.w	r3, r3, #1
 800f00e:	617b      	str	r3, [r7, #20]
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	2b07      	cmp	r3, #7
 800f014:	d9f0      	bls.n	800eff8 <evaluateCommand+0x2a0>
            rcData[i] = read16();
        headSerialReply(0);
 800f016:	f04f 0000 	mov.w	r0, #0
 800f01a:	f7ff fcf3 	bl	800ea04 <headSerialReply>
        break;
 800f01e:	f000 bcea 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_ACC_TRIM:
        cfg.angleTrim[PITCH] = read16();
 800f022:	f7ff fc93 	bl	800e94c <read16>
 800f026:	4603      	mov	r3, r0
 800f028:	b29a      	uxth	r2, r3
 800f02a:	4b23      	ldr	r3, [pc, #140]	; (800f0b8 <evaluateCommand+0x360>)
 800f02c:	855a      	strh	r2, [r3, #42]	; 0x2a
        cfg.angleTrim[ROLL]  = read16();
 800f02e:	f7ff fc8d 	bl	800e94c <read16>
 800f032:	4603      	mov	r3, r0
 800f034:	b29a      	uxth	r2, r3
 800f036:	4b20      	ldr	r3, [pc, #128]	; (800f0b8 <evaluateCommand+0x360>)
 800f038:	851a      	strh	r2, [r3, #40]	; 0x28
        headSerialReply(0);
 800f03a:	f04f 0000 	mov.w	r0, #0
 800f03e:	f7ff fce1 	bl	800ea04 <headSerialReply>
        break;
 800f042:	f000 bcd8 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_RAW_GPS:
        f.GPS_FIX = read8();
 800f046:	f7ff fc6b 	bl	800e920 <read8>
 800f04a:	4603      	mov	r3, r0
 800f04c:	461a      	mov	r2, r3
 800f04e:	4b1b      	ldr	r3, [pc, #108]	; (800f0bc <evaluateCommand+0x364>)
 800f050:	72da      	strb	r2, [r3, #11]
        GPS_numSat = read8();
 800f052:	f7ff fc65 	bl	800e920 <read8>
 800f056:	4603      	mov	r3, r0
 800f058:	461a      	mov	r2, r3
 800f05a:	4b19      	ldr	r3, [pc, #100]	; (800f0c0 <evaluateCommand+0x368>)
 800f05c:	701a      	strb	r2, [r3, #0]
        GPS_coord[LAT] = read32();
 800f05e:	f7ff fc8b 	bl	800e978 <read32>
 800f062:	4603      	mov	r3, r0
 800f064:	461a      	mov	r2, r3
 800f066:	4b17      	ldr	r3, [pc, #92]	; (800f0c4 <evaluateCommand+0x36c>)
 800f068:	601a      	str	r2, [r3, #0]
        GPS_coord[LON] = read32();
 800f06a:	f7ff fc85 	bl	800e978 <read32>
 800f06e:	4603      	mov	r3, r0
 800f070:	461a      	mov	r2, r3
 800f072:	4b14      	ldr	r3, [pc, #80]	; (800f0c4 <evaluateCommand+0x36c>)
 800f074:	605a      	str	r2, [r3, #4]
        GPS_altitude = read16();
 800f076:	f7ff fc69 	bl	800e94c <read16>
 800f07a:	4603      	mov	r3, r0
 800f07c:	461a      	mov	r2, r3
 800f07e:	4b12      	ldr	r3, [pc, #72]	; (800f0c8 <evaluateCommand+0x370>)
 800f080:	801a      	strh	r2, [r3, #0]
        GPS_speed = read16();
 800f082:	f7ff fc63 	bl	800e94c <read16>
 800f086:	4603      	mov	r3, r0
 800f088:	461a      	mov	r2, r3
 800f08a:	4b10      	ldr	r3, [pc, #64]	; (800f0cc <evaluateCommand+0x374>)
 800f08c:	801a      	strh	r2, [r3, #0]
        GPS_update |= 2;        // New data signalisation to GPS functions
 800f08e:	4b10      	ldr	r3, [pc, #64]	; (800f0d0 <evaluateCommand+0x378>)
 800f090:	781b      	ldrb	r3, [r3, #0]
 800f092:	f043 0302 	orr.w	r3, r3, #2
 800f096:	b2da      	uxtb	r2, r3
 800f098:	4b0d      	ldr	r3, [pc, #52]	; (800f0d0 <evaluateCommand+0x378>)
 800f09a:	701a      	strb	r2, [r3, #0]
        headSerialReply(0);
 800f09c:	f04f 0000 	mov.w	r0, #0
 800f0a0:	f7ff fcb0 	bl	800ea04 <headSerialReply>
        break;
 800f0a4:	f000 bca7 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_PID:
        for (i = 0; i < PIDITEMS; i++) {
 800f0a8:	f04f 0300 	mov.w	r3, #0
 800f0ac:	617b      	str	r3, [r7, #20]
 800f0ae:	e031      	b.n	800f114 <evaluateCommand+0x3bc>
 800f0b0:	20000ba0 	.word	0x20000ba0
 800f0b4:	20000104 	.word	0x20000104
 800f0b8:	20000be0 	.word	0x20000be0
 800f0bc:	20001250 	.word	0x20001250
 800f0c0:	200012da 	.word	0x200012da
 800f0c4:	200012cc 	.word	0x200012cc
 800f0c8:	20001260 	.word	0x20001260
 800f0cc:	20001284 	.word	0x20001284
 800f0d0:	20000918 	.word	0x20000918
            cfg.P8[i] = read8();
 800f0d4:	f7ff fc24 	bl	800e920 <read8>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	461a      	mov	r2, r3
 800f0dc:	4961      	ldr	r1, [pc, #388]	; (800f264 <evaluateCommand+0x50c>)
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	18cb      	adds	r3, r1, r3
 800f0e2:	701a      	strb	r2, [r3, #0]
            cfg.I8[i] = read8();
 800f0e4:	f7ff fc1c 	bl	800e920 <read8>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	495d      	ldr	r1, [pc, #372]	; (800f264 <evaluateCommand+0x50c>)
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	18cb      	adds	r3, r1, r3
 800f0f2:	f103 0308 	add.w	r3, r3, #8
 800f0f6:	709a      	strb	r2, [r3, #2]
            cfg.D8[i] = read8();
 800f0f8:	f7ff fc12 	bl	800e920 <read8>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	461a      	mov	r2, r3
 800f100:	4958      	ldr	r1, [pc, #352]	; (800f264 <evaluateCommand+0x50c>)
 800f102:	697b      	ldr	r3, [r7, #20]
 800f104:	18cb      	adds	r3, r1, r3
 800f106:	f103 0310 	add.w	r3, r3, #16
 800f10a:	711a      	strb	r2, [r3, #4]
        GPS_speed = read16();
        GPS_update |= 2;        // New data signalisation to GPS functions
        headSerialReply(0);
        break;
    case MSP_SET_PID:
        for (i = 0; i < PIDITEMS; i++) {
 800f10c:	697b      	ldr	r3, [r7, #20]
 800f10e:	f103 0301 	add.w	r3, r3, #1
 800f112:	617b      	str	r3, [r7, #20]
 800f114:	697b      	ldr	r3, [r7, #20]
 800f116:	2b09      	cmp	r3, #9
 800f118:	d9dc      	bls.n	800f0d4 <evaluateCommand+0x37c>
            cfg.P8[i] = read8();
            cfg.I8[i] = read8();
            cfg.D8[i] = read8();
        }
        headSerialReply(0);
 800f11a:	f04f 0000 	mov.w	r0, #0
 800f11e:	f7ff fc71 	bl	800ea04 <headSerialReply>
        break;
 800f122:	f000 bc68 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_BOX:
        for (i = 0; i < numberBoxItems; i++)
 800f126:	f04f 0300 	mov.w	r3, #0
 800f12a:	617b      	str	r3, [r7, #20]
 800f12c:	e011      	b.n	800f152 <evaluateCommand+0x3fa>
            cfg.activate[availableBoxes[i]] = read16();
 800f12e:	4a4e      	ldr	r2, [pc, #312]	; (800f268 <evaluateCommand+0x510>)
 800f130:	697b      	ldr	r3, [r7, #20]
 800f132:	18d3      	adds	r3, r2, r3
 800f134:	781b      	ldrb	r3, [r3, #0]
 800f136:	461c      	mov	r4, r3
 800f138:	f7ff fc08 	bl	800e94c <read16>
 800f13c:	4603      	mov	r3, r0
 800f13e:	4619      	mov	r1, r3
 800f140:	4b48      	ldr	r3, [pc, #288]	; (800f264 <evaluateCommand+0x50c>)
 800f142:	f104 021c 	add.w	r2, r4, #28
 800f146:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            cfg.D8[i] = read8();
        }
        headSerialReply(0);
        break;
    case MSP_SET_BOX:
        for (i = 0; i < numberBoxItems; i++)
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	f103 0301 	add.w	r3, r3, #1
 800f150:	617b      	str	r3, [r7, #20]
 800f152:	4b46      	ldr	r3, [pc, #280]	; (800f26c <evaluateCommand+0x514>)
 800f154:	781b      	ldrb	r3, [r3, #0]
 800f156:	461a      	mov	r2, r3
 800f158:	697b      	ldr	r3, [r7, #20]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d8e7      	bhi.n	800f12e <evaluateCommand+0x3d6>
            cfg.activate[availableBoxes[i]] = read16();
        headSerialReply(0);
 800f15e:	f04f 0000 	mov.w	r0, #0
 800f162:	f7ff fc4f 	bl	800ea04 <headSerialReply>
        break;
 800f166:	f000 bc46 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_RC_TUNING:
        cfg.rcRate8 = read8();
 800f16a:	f7ff fbd9 	bl	800e920 <read8>
 800f16e:	4603      	mov	r3, r0
 800f170:	461a      	mov	r2, r3
 800f172:	4b3c      	ldr	r3, [pc, #240]	; (800f264 <evaluateCommand+0x50c>)
 800f174:	779a      	strb	r2, [r3, #30]
        cfg.rcExpo8 = read8();
 800f176:	f7ff fbd3 	bl	800e920 <read8>
 800f17a:	4603      	mov	r3, r0
 800f17c:	461a      	mov	r2, r3
 800f17e:	4b39      	ldr	r3, [pc, #228]	; (800f264 <evaluateCommand+0x50c>)
 800f180:	77da      	strb	r2, [r3, #31]
        cfg.rollPitchRate = read8();
 800f182:	f7ff fbcd 	bl	800e920 <read8>
 800f186:	4603      	mov	r3, r0
 800f188:	461a      	mov	r2, r3
 800f18a:	4b36      	ldr	r3, [pc, #216]	; (800f264 <evaluateCommand+0x50c>)
 800f18c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        cfg.yawRate = read8();
 800f190:	f7ff fbc6 	bl	800e920 <read8>
 800f194:	4603      	mov	r3, r0
 800f196:	461a      	mov	r2, r3
 800f198:	4b32      	ldr	r3, [pc, #200]	; (800f264 <evaluateCommand+0x50c>)
 800f19a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        cfg.dynThrPID = read8();
 800f19e:	f7ff fbbf 	bl	800e920 <read8>
 800f1a2:	4603      	mov	r3, r0
 800f1a4:	461a      	mov	r2, r3
 800f1a6:	4b2f      	ldr	r3, [pc, #188]	; (800f264 <evaluateCommand+0x50c>)
 800f1a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        cfg.thrMid8 = read8();
 800f1ac:	f7ff fbb8 	bl	800e920 <read8>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	461a      	mov	r2, r3
 800f1b4:	4b2b      	ldr	r3, [pc, #172]	; (800f264 <evaluateCommand+0x50c>)
 800f1b6:	f883 2020 	strb.w	r2, [r3, #32]
        cfg.thrExpo8 = read8();
 800f1ba:	f7ff fbb1 	bl	800e920 <read8>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	4b28      	ldr	r3, [pc, #160]	; (800f264 <evaluateCommand+0x50c>)
 800f1c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        headSerialReply(0);
 800f1c8:	f04f 0000 	mov.w	r0, #0
 800f1cc:	f7ff fc1a 	bl	800ea04 <headSerialReply>
        break;
 800f1d0:	f000 bc11 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_MISC:
        headSerialReply(0);
 800f1d4:	f04f 0000 	mov.w	r0, #0
 800f1d8:	f7ff fc14 	bl	800ea04 <headSerialReply>
        break;
 800f1dc:	f000 bc0b 	b.w	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SELECT_SETTING:
        if (!f.ARMED) {
 800f1e0:	4b23      	ldr	r3, [pc, #140]	; (800f270 <evaluateCommand+0x518>)
 800f1e2:	785b      	ldrb	r3, [r3, #1]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d116      	bne.n	800f216 <evaluateCommand+0x4be>
            mcfg.current_profile = read8();
 800f1e8:	f7ff fb9a 	bl	800e920 <read8>
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	461a      	mov	r2, r3
 800f1f0:	4b20      	ldr	r3, [pc, #128]	; (800f274 <evaluateCommand+0x51c>)
 800f1f2:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
            if (mcfg.current_profile > 2)
 800f1f6:	4b1f      	ldr	r3, [pc, #124]	; (800f274 <evaluateCommand+0x51c>)
 800f1f8:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 800f1fc:	2b02      	cmp	r3, #2
 800f1fe:	d904      	bls.n	800f20a <evaluateCommand+0x4b2>
                mcfg.current_profile = 0;
 800f200:	4b1c      	ldr	r3, [pc, #112]	; (800f274 <evaluateCommand+0x51c>)
 800f202:	f04f 0200 	mov.w	r2, #0
 800f206:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
            // this writes new profile index and re-reads it
            writeEEPROM(0, false);
 800f20a:	f04f 0000 	mov.w	r0, #0
 800f20e:	f04f 0100 	mov.w	r1, #0
 800f212:	f7f3 f8fb 	bl	800240c <writeEEPROM>
        }
        headSerialReply(0);
 800f216:	f04f 0000 	mov.w	r0, #0
 800f21a:	f7ff fbf3 	bl	800ea04 <headSerialReply>
        break;
 800f21e:	e3ea      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_HEAD:
        magHold = read16();
 800f220:	f7ff fb94 	bl	800e94c <read16>
 800f224:	4603      	mov	r3, r0
 800f226:	b29a      	uxth	r2, r3
 800f228:	4b13      	ldr	r3, [pc, #76]	; (800f278 <evaluateCommand+0x520>)
 800f22a:	801a      	strh	r2, [r3, #0]
        headSerialReply(0);
 800f22c:	f04f 0000 	mov.w	r0, #0
 800f230:	f7ff fbe8 	bl	800ea04 <headSerialReply>
        break;
 800f234:	e3df      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_IDENT:
        headSerialReply(7);
 800f236:	f04f 0007 	mov.w	r0, #7
 800f23a:	f7ff fbe3 	bl	800ea04 <headSerialReply>
        serialize8(VERSION);                // multiwii version
 800f23e:	f04f 00dc 	mov.w	r0, #220	; 0xdc
 800f242:	f7ff fb57 	bl	800e8f4 <serialize8>
        serialize8(mcfg.mixerConfiguration); // type of multicopter
 800f246:	4b0b      	ldr	r3, [pc, #44]	; (800f274 <evaluateCommand+0x51c>)
 800f248:	795b      	ldrb	r3, [r3, #5]
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7ff fb52 	bl	800e8f4 <serialize8>
        serialize8(MSP_VERSION);            // MultiWii Serial Protocol Version
 800f250:	f04f 0000 	mov.w	r0, #0
 800f254:	f7ff fb4e 	bl	800e8f4 <serialize8>
        serialize32(PLATFORM_32BIT);        // "capability"
 800f258:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800f25c:	f7ff fac0 	bl	800e7e0 <serialize32>
        break;
 800f260:	e3c9      	b.n	800f9f6 <evaluateCommand+0xc9e>
 800f262:	bf00      	nop
 800f264:	20000be0 	.word	0x20000be0
 800f268:	20000b48 	.word	0x20000b48
 800f26c:	20000b5c 	.word	0x20000b5c
 800f270:	20001250 	.word	0x20001250
 800f274:	20000c7c 	.word	0x20000c7c
 800f278:	2000130c 	.word	0x2000130c
    case MSP_STATUS:
        headSerialReply(11);
 800f27c:	f04f 000b 	mov.w	r0, #11
 800f280:	f7ff fbc0 	bl	800ea04 <headSerialReply>
        serialize16(cycleTime);
 800f284:	4b98      	ldr	r3, [pc, #608]	; (800f4e8 <evaluateCommand+0x790>)
 800f286:	881b      	ldrh	r3, [r3, #0]
 800f288:	b29b      	uxth	r3, r3
 800f28a:	b21b      	sxth	r3, r3
 800f28c:	4618      	mov	r0, r3
 800f28e:	f7ff fafd 	bl	800e88c <serialize16>
        serialize16(i2cGetErrorCounter());
 800f292:	f7f5 f9ab 	bl	80045ec <i2cGetErrorCounter>
 800f296:	4603      	mov	r3, r0
 800f298:	b29b      	uxth	r3, r3
 800f29a:	b21b      	sxth	r3, r3
 800f29c:	4618      	mov	r0, r3
 800f29e:	f7ff faf5 	bl	800e88c <serialize16>
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
 800f2a2:	f04f 0001 	mov.w	r0, #1
 800f2a6:	f7f3 fbef 	bl	8002a88 <sensors>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	461c      	mov	r4, r3
 800f2ae:	f04f 0002 	mov.w	r0, #2
 800f2b2:	f7f3 fbe9 	bl	8002a88 <sensors>
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f2bc:	b29b      	uxth	r3, r3
 800f2be:	4622      	mov	r2, r4
 800f2c0:	4313      	orrs	r3, r2
 800f2c2:	b29c      	uxth	r4, r3
 800f2c4:	f04f 0004 	mov.w	r0, #4
 800f2c8:	f7f3 fbde 	bl	8002a88 <sensors>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	4622      	mov	r2, r4
 800f2d6:	4313      	orrs	r3, r2
 800f2d8:	b29c      	uxth	r4, r3
 800f2da:	f04f 0010 	mov.w	r0, #16
 800f2de:	f7f3 fbd3 	bl	8002a88 <sensors>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800f2e8:	b29b      	uxth	r3, r3
 800f2ea:	4622      	mov	r2, r4
 800f2ec:	4313      	orrs	r3, r2
 800f2ee:	b29c      	uxth	r4, r3
 800f2f0:	f04f 0008 	mov.w	r0, #8
 800f2f4:	f7f3 fbc8 	bl	8002a88 <sensors>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800f2fe:	b29b      	uxth	r3, r3
 800f300:	4622      	mov	r2, r4
 800f302:	4313      	orrs	r3, r2
 800f304:	b29b      	uxth	r3, r3
 800f306:	b21b      	sxth	r3, r3
 800f308:	4618      	mov	r0, r3
 800f30a:	f7ff fabf 	bl	800e88c <serialize16>
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
 800f30e:	4b77      	ldr	r3, [pc, #476]	; (800f4ec <evaluateCommand+0x794>)
 800f310:	78db      	ldrb	r3, [r3, #3]
 800f312:	ea4f 0243 	mov.w	r2, r3, lsl #1
 800f316:	4b75      	ldr	r3, [pc, #468]	; (800f4ec <evaluateCommand+0x794>)
 800f318:	791b      	ldrb	r3, [r3, #4]
 800f31a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f31e:	431a      	orrs	r2, r3
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
 800f320:	4b72      	ldr	r3, [pc, #456]	; (800f4ec <evaluateCommand+0x794>)
 800f322:	799b      	ldrb	r3, [r3, #6]
 800f324:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    case MSP_STATUS:
        headSerialReply(11);
        serialize16(cycleTime);
        serialize16(i2cGetErrorCounter());
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
 800f328:	431a      	orrs	r2, r3
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
 800f32a:	4b70      	ldr	r3, [pc, #448]	; (800f4ec <evaluateCommand+0x794>)
 800f32c:	795b      	ldrb	r3, [r3, #5]
 800f32e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800f332:	431a      	orrs	r2, r3
 800f334:	4b6d      	ldr	r3, [pc, #436]	; (800f4ec <evaluateCommand+0x794>)
 800f336:	7a5b      	ldrb	r3, [r3, #9]
 800f338:	ea4f 1383 	mov.w	r3, r3, lsl #6
 800f33c:	431a      	orrs	r2, r3
 800f33e:	4b6c      	ldr	r3, [pc, #432]	; (800f4f0 <evaluateCommand+0x798>)
 800f340:	79db      	ldrb	r3, [r3, #7]
 800f342:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800f346:	431a      	orrs	r2, r3
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
 800f348:	4b69      	ldr	r3, [pc, #420]	; (800f4f0 <evaluateCommand+0x798>)
 800f34a:	7a1b      	ldrb	r3, [r3, #8]
 800f34c:	ea4f 2303 	mov.w	r3, r3, lsl #8
        headSerialReply(11);
        serialize16(cycleTime);
        serialize16(i2cGetErrorCounter());
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
 800f350:	431a      	orrs	r2, r3
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
 800f352:	4b67      	ldr	r3, [pc, #412]	; (800f4f0 <evaluateCommand+0x798>)
 800f354:	7a5b      	ldrb	r3, [r3, #9]
 800f356:	ea4f 2343 	mov.w	r3, r3, lsl #9
 800f35a:	431a      	orrs	r2, r3
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
 800f35c:	4b63      	ldr	r3, [pc, #396]	; (800f4ec <evaluateCommand+0x794>)
 800f35e:	79db      	ldrb	r3, [r3, #7]
 800f360:	ea4f 2383 	mov.w	r3, r3, lsl #10
        serialize16(cycleTime);
        serialize16(i2cGetErrorCounter());
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
 800f364:	431a      	orrs	r2, r3
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
 800f366:	4b61      	ldr	r3, [pc, #388]	; (800f4ec <evaluateCommand+0x794>)
 800f368:	7a1b      	ldrb	r3, [r3, #8]
 800f36a:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 800f36e:	431a      	orrs	r2, r3
                    f.PASSTHRU_MODE << BOXPASSTHRU |
 800f370:	4b5e      	ldr	r3, [pc, #376]	; (800f4ec <evaluateCommand+0x794>)
 800f372:	7a9b      	ldrb	r3, [r3, #10]
 800f374:	ea4f 3303 	mov.w	r3, r3, lsl #12
        serialize16(i2cGetErrorCounter());
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
 800f378:	431a      	orrs	r2, r3
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
 800f37a:	4b5d      	ldr	r3, [pc, #372]	; (800f4f0 <evaluateCommand+0x798>)
 800f37c:	7b5b      	ldrb	r3, [r3, #13]
 800f37e:	ea4f 3343 	mov.w	r3, r3, lsl #13
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
                    f.PASSTHRU_MODE << BOXPASSTHRU |
 800f382:	431a      	orrs	r2, r3
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
 800f384:	4b5a      	ldr	r3, [pc, #360]	; (800f4f0 <evaluateCommand+0x798>)
 800f386:	7b9b      	ldrb	r3, [r3, #14]
 800f388:	ea4f 3383 	mov.w	r3, r3, lsl #14
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
 800f38c:	431a      	orrs	r2, r3
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
 800f38e:	4b58      	ldr	r3, [pc, #352]	; (800f4f0 <evaluateCommand+0x798>)
 800f390:	7c1b      	ldrb	r3, [r3, #16]
 800f392:	ea4f 4303 	mov.w	r3, r3, lsl #16
                    f.BARO_MODE << BOXBARO | f.MAG_MODE << BOXMAG | f.HEADFREE_MODE << BOXHEADFREE | rcOptions[BOXHEADADJ] << BOXHEADADJ |
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
 800f396:	431a      	orrs	r2, r3
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
                    rcOptions[BOXVARIO] << BOXVARIO |
 800f398:	4b55      	ldr	r3, [pc, #340]	; (800f4f0 <evaluateCommand+0x798>)
 800f39a:	791b      	ldrb	r3, [r3, #4]
 800f39c:	ea4f 1303 	mov.w	r3, r3, lsl #4
                    rcOptions[BOXCAMSTAB] << BOXCAMSTAB | rcOptions[BOXCAMTRIG] << BOXCAMTRIG |
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
 800f3a0:	431a      	orrs	r2, r3
                    rcOptions[BOXVARIO] << BOXVARIO |
                    rcOptions[BOXCALIB] << BOXCALIB |
 800f3a2:	4b53      	ldr	r3, [pc, #332]	; (800f4f0 <evaluateCommand+0x798>)
 800f3a4:	7c5b      	ldrb	r3, [r3, #17]
 800f3a6:	ea4f 4343 	mov.w	r3, r3, lsl #17
                    f.GPS_HOME_MODE << BOXGPSHOME | f.GPS_HOLD_MODE << BOXGPSHOLD |
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
                    rcOptions[BOXVARIO] << BOXVARIO |
 800f3aa:	431a      	orrs	r2, r3
                    rcOptions[BOXCALIB] << BOXCALIB |
                    rcOptions[BOXGOV] << BOXGOV |
 800f3ac:	4b50      	ldr	r3, [pc, #320]	; (800f4f0 <evaluateCommand+0x798>)
 800f3ae:	7c9b      	ldrb	r3, [r3, #18]
 800f3b0:	ea4f 4383 	mov.w	r3, r3, lsl #18
                    f.PASSTHRU_MODE << BOXPASSTHRU |
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
                    rcOptions[BOXVARIO] << BOXVARIO |
                    rcOptions[BOXCALIB] << BOXCALIB |
 800f3b4:	431a      	orrs	r2, r3
                    rcOptions[BOXGOV] << BOXGOV |
                    rcOptions[BOXOSD] << BOXOSD |
 800f3b6:	4b4e      	ldr	r3, [pc, #312]	; (800f4f0 <evaluateCommand+0x798>)
 800f3b8:	7cdb      	ldrb	r3, [r3, #19]
 800f3ba:	ea4f 43c3 	mov.w	r3, r3, lsl #19
                    rcOptions[BOXBEEPERON] << BOXBEEPERON |
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
                    rcOptions[BOXVARIO] << BOXVARIO |
                    rcOptions[BOXCALIB] << BOXCALIB |
                    rcOptions[BOXGOV] << BOXGOV |
 800f3be:	431a      	orrs	r2, r3
                    rcOptions[BOXOSD] << BOXOSD |
                    f.ARMED << BOXARM);
 800f3c0:	4b4a      	ldr	r3, [pc, #296]	; (800f4ec <evaluateCommand+0x794>)
 800f3c2:	785b      	ldrb	r3, [r3, #1]
                    rcOptions[BOXLEDMAX] << BOXLEDMAX |
                    rcOptions[BOXLLIGHTS] << BOXLLIGHTS |
                    rcOptions[BOXVARIO] << BOXVARIO |
                    rcOptions[BOXCALIB] << BOXCALIB |
                    rcOptions[BOXGOV] << BOXGOV |
                    rcOptions[BOXOSD] << BOXOSD |
 800f3c4:	4313      	orrs	r3, r2
    case MSP_STATUS:
        headSerialReply(11);
        serialize16(cycleTime);
        serialize16(i2cGetErrorCounter());
        serialize16(sensors(SENSOR_ACC) | sensors(SENSOR_BARO) << 1 | sensors(SENSOR_MAG) << 2 | sensors(SENSOR_GPS) << 3 | sensors(SENSOR_SONAR) << 4);
        serialize32(f.ANGLE_MODE << BOXANGLE | f.HORIZON_MODE << BOXHORIZON |
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	f7ff fa0a 	bl	800e7e0 <serialize32>
                    rcOptions[BOXVARIO] << BOXVARIO |
                    rcOptions[BOXCALIB] << BOXCALIB |
                    rcOptions[BOXGOV] << BOXGOV |
                    rcOptions[BOXOSD] << BOXOSD |
                    f.ARMED << BOXARM);
        serialize8(mcfg.current_profile);
 800f3cc:	4b49      	ldr	r3, [pc, #292]	; (800f4f4 <evaluateCommand+0x79c>)
 800f3ce:	f893 32ec 	ldrb.w	r3, [r3, #748]	; 0x2ec
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7ff fa8e 	bl	800e8f4 <serialize8>
        break;
 800f3d8:	e30d      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_RAW_IMU:
        headSerialReply(18);
 800f3da:	f04f 0012 	mov.w	r0, #18
 800f3de:	f7ff fb11 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 3; i++)
 800f3e2:	f04f 0300 	mov.w	r3, #0
 800f3e6:	617b      	str	r3, [r7, #20]
 800f3e8:	e00b      	b.n	800f402 <evaluateCommand+0x6aa>
            serialize16(accSmooth[i]);
 800f3ea:	4b43      	ldr	r3, [pc, #268]	; (800f4f8 <evaluateCommand+0x7a0>)
 800f3ec:	697a      	ldr	r2, [r7, #20]
 800f3ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f3f2:	b21b      	sxth	r3, r3
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	f7ff fa49 	bl	800e88c <serialize16>
                    f.ARMED << BOXARM);
        serialize8(mcfg.current_profile);
        break;
    case MSP_RAW_IMU:
        headSerialReply(18);
        for (i = 0; i < 3; i++)
 800f3fa:	697b      	ldr	r3, [r7, #20]
 800f3fc:	f103 0301 	add.w	r3, r3, #1
 800f400:	617b      	str	r3, [r7, #20]
 800f402:	697b      	ldr	r3, [r7, #20]
 800f404:	2b02      	cmp	r3, #2
 800f406:	d9f0      	bls.n	800f3ea <evaluateCommand+0x692>
            serialize16(accSmooth[i]);
        for (i = 0; i < 3; i++)
 800f408:	f04f 0300 	mov.w	r3, #0
 800f40c:	617b      	str	r3, [r7, #20]
 800f40e:	e00b      	b.n	800f428 <evaluateCommand+0x6d0>
            serialize16(gyroData[i]);
 800f410:	4b3a      	ldr	r3, [pc, #232]	; (800f4fc <evaluateCommand+0x7a4>)
 800f412:	697a      	ldr	r2, [r7, #20]
 800f414:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f418:	b21b      	sxth	r3, r3
 800f41a:	4618      	mov	r0, r3
 800f41c:	f7ff fa36 	bl	800e88c <serialize16>
        break;
    case MSP_RAW_IMU:
        headSerialReply(18);
        for (i = 0; i < 3; i++)
            serialize16(accSmooth[i]);
        for (i = 0; i < 3; i++)
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	f103 0301 	add.w	r3, r3, #1
 800f426:	617b      	str	r3, [r7, #20]
 800f428:	697b      	ldr	r3, [r7, #20]
 800f42a:	2b02      	cmp	r3, #2
 800f42c:	d9f0      	bls.n	800f410 <evaluateCommand+0x6b8>
            serialize16(gyroData[i]);
        for (i = 0; i < 3; i++)
 800f42e:	f04f 0300 	mov.w	r3, #0
 800f432:	617b      	str	r3, [r7, #20]
 800f434:	e00b      	b.n	800f44e <evaluateCommand+0x6f6>
            serialize16(magADC[i]);
 800f436:	4b32      	ldr	r3, [pc, #200]	; (800f500 <evaluateCommand+0x7a8>)
 800f438:	697a      	ldr	r2, [r7, #20]
 800f43a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f43e:	b21b      	sxth	r3, r3
 800f440:	4618      	mov	r0, r3
 800f442:	f7ff fa23 	bl	800e88c <serialize16>
        headSerialReply(18);
        for (i = 0; i < 3; i++)
            serialize16(accSmooth[i]);
        for (i = 0; i < 3; i++)
            serialize16(gyroData[i]);
        for (i = 0; i < 3; i++)
 800f446:	697b      	ldr	r3, [r7, #20]
 800f448:	f103 0301 	add.w	r3, r3, #1
 800f44c:	617b      	str	r3, [r7, #20]
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	2b02      	cmp	r3, #2
 800f452:	d9f0      	bls.n	800f436 <evaluateCommand+0x6de>
            serialize16(magADC[i]);
        break;
 800f454:	e2cf      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SERVO:
        headSerialReply(16);
 800f456:	f04f 0010 	mov.w	r0, #16
 800f45a:	f7ff fad3 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 8; i++)
 800f45e:	f04f 0300 	mov.w	r3, #0
 800f462:	617b      	str	r3, [r7, #20]
 800f464:	e00b      	b.n	800f47e <evaluateCommand+0x726>
            serialize16(servo[i]);
 800f466:	4b27      	ldr	r3, [pc, #156]	; (800f504 <evaluateCommand+0x7ac>)
 800f468:	697a      	ldr	r2, [r7, #20]
 800f46a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f46e:	b21b      	sxth	r3, r3
 800f470:	4618      	mov	r0, r3
 800f472:	f7ff fa0b 	bl	800e88c <serialize16>
        for (i = 0; i < 3; i++)
            serialize16(magADC[i]);
        break;
    case MSP_SERVO:
        headSerialReply(16);
        for (i = 0; i < 8; i++)
 800f476:	697b      	ldr	r3, [r7, #20]
 800f478:	f103 0301 	add.w	r3, r3, #1
 800f47c:	617b      	str	r3, [r7, #20]
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	2b07      	cmp	r3, #7
 800f482:	d9f0      	bls.n	800f466 <evaluateCommand+0x70e>
            serialize16(servo[i]);
        break;
 800f484:	e2b7      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_MOTOR:
        headSerialReply(16);
 800f486:	f04f 0010 	mov.w	r0, #16
 800f48a:	f7ff fabb 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 8; i++)
 800f48e:	f04f 0300 	mov.w	r3, #0
 800f492:	617b      	str	r3, [r7, #20]
 800f494:	e00b      	b.n	800f4ae <evaluateCommand+0x756>
            serialize16(motor[i]);
 800f496:	4b1c      	ldr	r3, [pc, #112]	; (800f508 <evaluateCommand+0x7b0>)
 800f498:	697a      	ldr	r2, [r7, #20]
 800f49a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f49e:	b21b      	sxth	r3, r3
 800f4a0:	4618      	mov	r0, r3
 800f4a2:	f7ff f9f3 	bl	800e88c <serialize16>
        for (i = 0; i < 8; i++)
            serialize16(servo[i]);
        break;
    case MSP_MOTOR:
        headSerialReply(16);
        for (i = 0; i < 8; i++)
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	f103 0301 	add.w	r3, r3, #1
 800f4ac:	617b      	str	r3, [r7, #20]
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	2b07      	cmp	r3, #7
 800f4b2:	d9f0      	bls.n	800f496 <evaluateCommand+0x73e>
            serialize16(motor[i]);
        break;
 800f4b4:	e29f      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_RC:
        headSerialReply(16);
 800f4b6:	f04f 0010 	mov.w	r0, #16
 800f4ba:	f7ff faa3 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 8; i++)
 800f4be:	f04f 0300 	mov.w	r3, #0
 800f4c2:	617b      	str	r3, [r7, #20]
 800f4c4:	e00b      	b.n	800f4de <evaluateCommand+0x786>
            serialize16(rcData[i]);
 800f4c6:	4b11      	ldr	r3, [pc, #68]	; (800f50c <evaluateCommand+0x7b4>)
 800f4c8:	697a      	ldr	r2, [r7, #20]
 800f4ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f4ce:	b21b      	sxth	r3, r3
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f7ff f9db 	bl	800e88c <serialize16>
        for (i = 0; i < 8; i++)
            serialize16(motor[i]);
        break;
    case MSP_RC:
        headSerialReply(16);
        for (i = 0; i < 8; i++)
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	f103 0301 	add.w	r3, r3, #1
 800f4dc:	617b      	str	r3, [r7, #20]
 800f4de:	697b      	ldr	r3, [r7, #20]
 800f4e0:	2b07      	cmp	r3, #7
 800f4e2:	d9f0      	bls.n	800f4c6 <evaluateCommand+0x76e>
            serialize16(rcData[i]);
        break;
 800f4e4:	e287      	b.n	800f9f6 <evaluateCommand+0xc9e>
 800f4e6:	bf00      	nop
 800f4e8:	2000090c 	.word	0x2000090c
 800f4ec:	20001250 	.word	0x20001250
 800f4f0:	200012b8 	.word	0x200012b8
 800f4f4:	20000c7c 	.word	0x20000c7c
 800f4f8:	20001220 	.word	0x20001220
 800f4fc:	200007a0 	.word	0x200007a0
 800f500:	20001208 	.word	0x20001208
 800f504:	200000f4 	.word	0x200000f4
 800f508:	20001234 	.word	0x20001234
 800f50c:	20000104 	.word	0x20000104
    case MSP_RAW_GPS:
        headSerialReply(16);
 800f510:	f04f 0010 	mov.w	r0, #16
 800f514:	f7ff fa76 	bl	800ea04 <headSerialReply>
        serialize8(f.GPS_FIX);
 800f518:	4ba7      	ldr	r3, [pc, #668]	; (800f7b8 <evaluateCommand+0xa60>)
 800f51a:	7adb      	ldrb	r3, [r3, #11]
 800f51c:	4618      	mov	r0, r3
 800f51e:	f7ff f9e9 	bl	800e8f4 <serialize8>
        serialize8(GPS_numSat);
 800f522:	4ba6      	ldr	r3, [pc, #664]	; (800f7bc <evaluateCommand+0xa64>)
 800f524:	781b      	ldrb	r3, [r3, #0]
 800f526:	4618      	mov	r0, r3
 800f528:	f7ff f9e4 	bl	800e8f4 <serialize8>
        serialize32(GPS_coord[LAT]);
 800f52c:	4ba4      	ldr	r3, [pc, #656]	; (800f7c0 <evaluateCommand+0xa68>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	4618      	mov	r0, r3
 800f532:	f7ff f955 	bl	800e7e0 <serialize32>
        serialize32(GPS_coord[LON]);
 800f536:	4ba2      	ldr	r3, [pc, #648]	; (800f7c0 <evaluateCommand+0xa68>)
 800f538:	685b      	ldr	r3, [r3, #4]
 800f53a:	4618      	mov	r0, r3
 800f53c:	f7ff f950 	bl	800e7e0 <serialize32>
        serialize16(GPS_altitude);
 800f540:	4ba0      	ldr	r3, [pc, #640]	; (800f7c4 <evaluateCommand+0xa6c>)
 800f542:	881b      	ldrh	r3, [r3, #0]
 800f544:	b29b      	uxth	r3, r3
 800f546:	b21b      	sxth	r3, r3
 800f548:	4618      	mov	r0, r3
 800f54a:	f7ff f99f 	bl	800e88c <serialize16>
        serialize16(GPS_speed);
 800f54e:	4b9e      	ldr	r3, [pc, #632]	; (800f7c8 <evaluateCommand+0xa70>)
 800f550:	881b      	ldrh	r3, [r3, #0]
 800f552:	b29b      	uxth	r3, r3
 800f554:	b21b      	sxth	r3, r3
 800f556:	4618      	mov	r0, r3
 800f558:	f7ff f998 	bl	800e88c <serialize16>
        serialize16(GPS_ground_course);
 800f55c:	4b9b      	ldr	r3, [pc, #620]	; (800f7cc <evaluateCommand+0xa74>)
 800f55e:	881b      	ldrh	r3, [r3, #0]
 800f560:	b29b      	uxth	r3, r3
 800f562:	b21b      	sxth	r3, r3
 800f564:	4618      	mov	r0, r3
 800f566:	f7ff f991 	bl	800e88c <serialize16>
        break;
 800f56a:	e244      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_COMP_GPS:
        headSerialReply(5);
 800f56c:	f04f 0005 	mov.w	r0, #5
 800f570:	f7ff fa48 	bl	800ea04 <headSerialReply>
        serialize16(GPS_distanceToHome);
 800f574:	4b96      	ldr	r3, [pc, #600]	; (800f7d0 <evaluateCommand+0xa78>)
 800f576:	881b      	ldrh	r3, [r3, #0]
 800f578:	b29b      	uxth	r3, r3
 800f57a:	b21b      	sxth	r3, r3
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7ff f985 	bl	800e88c <serialize16>
        serialize16(GPS_directionToHome);
 800f582:	4b94      	ldr	r3, [pc, #592]	; (800f7d4 <evaluateCommand+0xa7c>)
 800f584:	881b      	ldrh	r3, [r3, #0]
 800f586:	b21b      	sxth	r3, r3
 800f588:	4618      	mov	r0, r3
 800f58a:	f7ff f97f 	bl	800e88c <serialize16>
        serialize8(GPS_update & 1);
 800f58e:	4b92      	ldr	r3, [pc, #584]	; (800f7d8 <evaluateCommand+0xa80>)
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	f003 0301 	and.w	r3, r3, #1
 800f596:	b2db      	uxtb	r3, r3
 800f598:	4618      	mov	r0, r3
 800f59a:	f7ff f9ab 	bl	800e8f4 <serialize8>
        break;
 800f59e:	e22a      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_ATTITUDE:
        headSerialReply(8);
 800f5a0:	f04f 0008 	mov.w	r0, #8
 800f5a4:	f7ff fa2e 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 2; i++)
 800f5a8:	f04f 0300 	mov.w	r3, #0
 800f5ac:	617b      	str	r3, [r7, #20]
 800f5ae:	e00b      	b.n	800f5c8 <evaluateCommand+0x870>
            serialize16(angle[i]);
 800f5b0:	4b8a      	ldr	r3, [pc, #552]	; (800f7dc <evaluateCommand+0xa84>)
 800f5b2:	697a      	ldr	r2, [r7, #20]
 800f5b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f5b8:	b21b      	sxth	r3, r3
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f7ff f966 	bl	800e88c <serialize16>
        serialize16(GPS_directionToHome);
        serialize8(GPS_update & 1);
        break;
    case MSP_ATTITUDE:
        headSerialReply(8);
        for (i = 0; i < 2; i++)
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	f103 0301 	add.w	r3, r3, #1
 800f5c6:	617b      	str	r3, [r7, #20]
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	d9f0      	bls.n	800f5b0 <evaluateCommand+0x858>
            serialize16(angle[i]);
        serialize16(heading);
 800f5ce:	4b84      	ldr	r3, [pc, #528]	; (800f7e0 <evaluateCommand+0xa88>)
 800f5d0:	881b      	ldrh	r3, [r3, #0]
 800f5d2:	b21b      	sxth	r3, r3
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f7ff f959 	bl	800e88c <serialize16>
        serialize16(headFreeModeHold);
 800f5da:	4b82      	ldr	r3, [pc, #520]	; (800f7e4 <evaluateCommand+0xa8c>)
 800f5dc:	881b      	ldrh	r3, [r3, #0]
 800f5de:	b21b      	sxth	r3, r3
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7ff f953 	bl	800e88c <serialize16>
        break;
 800f5e6:	e206      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_ALTITUDE:
        headSerialReply(6);
 800f5e8:	f04f 0006 	mov.w	r0, #6
 800f5ec:	f7ff fa0a 	bl	800ea04 <headSerialReply>
        serialize32(EstAlt);
 800f5f0:	4b7d      	ldr	r3, [pc, #500]	; (800f7e8 <evaluateCommand+0xa90>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	f7ff f8f3 	bl	800e7e0 <serialize32>
        serialize16(vario);
 800f5fa:	4b7c      	ldr	r3, [pc, #496]	; (800f7ec <evaluateCommand+0xa94>)
 800f5fc:	881b      	ldrh	r3, [r3, #0]
 800f5fe:	b21b      	sxth	r3, r3
 800f600:	4618      	mov	r0, r3
 800f602:	f7ff f943 	bl	800e88c <serialize16>
        break;
 800f606:	e1f6      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_ANALOG:
        headSerialReply(5);
 800f608:	f04f 0005 	mov.w	r0, #5
 800f60c:	f7ff f9fa 	bl	800ea04 <headSerialReply>
        serialize8(vbat);
 800f610:	4b77      	ldr	r3, [pc, #476]	; (800f7f0 <evaluateCommand+0xa98>)
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	4618      	mov	r0, r3
 800f616:	f7ff f96d 	bl	800e8f4 <serialize8>
        serialize16(0); // power meter trash
 800f61a:	f04f 0000 	mov.w	r0, #0
 800f61e:	f7ff f935 	bl	800e88c <serialize16>
        serialize16(rssi);
 800f622:	4b74      	ldr	r3, [pc, #464]	; (800f7f4 <evaluateCommand+0xa9c>)
 800f624:	881b      	ldrh	r3, [r3, #0]
 800f626:	b29b      	uxth	r3, r3
 800f628:	b21b      	sxth	r3, r3
 800f62a:	4618      	mov	r0, r3
 800f62c:	f7ff f92e 	bl	800e88c <serialize16>
        break;
 800f630:	e1e1      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_RC_TUNING:
        headSerialReply(7);
 800f632:	f04f 0007 	mov.w	r0, #7
 800f636:	f7ff f9e5 	bl	800ea04 <headSerialReply>
        serialize8(cfg.rcRate8);
 800f63a:	4b6f      	ldr	r3, [pc, #444]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f63c:	7f9b      	ldrb	r3, [r3, #30]
 800f63e:	4618      	mov	r0, r3
 800f640:	f7ff f958 	bl	800e8f4 <serialize8>
        serialize8(cfg.rcExpo8);
 800f644:	4b6c      	ldr	r3, [pc, #432]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f646:	7fdb      	ldrb	r3, [r3, #31]
 800f648:	4618      	mov	r0, r3
 800f64a:	f7ff f953 	bl	800e8f4 <serialize8>
        serialize8(cfg.rollPitchRate);
 800f64e:	4b6a      	ldr	r3, [pc, #424]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f650:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800f654:	4618      	mov	r0, r3
 800f656:	f7ff f94d 	bl	800e8f4 <serialize8>
        serialize8(cfg.yawRate);
 800f65a:	4b67      	ldr	r3, [pc, #412]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f65c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800f660:	4618      	mov	r0, r3
 800f662:	f7ff f947 	bl	800e8f4 <serialize8>
        serialize8(cfg.dynThrPID);
 800f666:	4b64      	ldr	r3, [pc, #400]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f668:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f66c:	4618      	mov	r0, r3
 800f66e:	f7ff f941 	bl	800e8f4 <serialize8>
        serialize8(cfg.thrMid8);
 800f672:	4b61      	ldr	r3, [pc, #388]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f674:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f678:	4618      	mov	r0, r3
 800f67a:	f7ff f93b 	bl	800e8f4 <serialize8>
        serialize8(cfg.thrExpo8);
 800f67e:	4b5e      	ldr	r3, [pc, #376]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f680:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800f684:	4618      	mov	r0, r3
 800f686:	f7ff f935 	bl	800e8f4 <serialize8>
        break;
 800f68a:	e1b4      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_PID:
        headSerialReply(3 * PIDITEMS);
 800f68c:	f04f 001e 	mov.w	r0, #30
 800f690:	f7ff f9b8 	bl	800ea04 <headSerialReply>
        for (i = 0; i < PIDITEMS; i++) {
 800f694:	f04f 0300 	mov.w	r3, #0
 800f698:	617b      	str	r3, [r7, #20]
 800f69a:	e01c      	b.n	800f6d6 <evaluateCommand+0x97e>
            serialize8(cfg.P8[i]);
 800f69c:	4a56      	ldr	r2, [pc, #344]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	18d3      	adds	r3, r2, r3
 800f6a2:	781b      	ldrb	r3, [r3, #0]
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f7ff f925 	bl	800e8f4 <serialize8>
            serialize8(cfg.I8[i]);
 800f6aa:	4a53      	ldr	r2, [pc, #332]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	18d3      	adds	r3, r2, r3
 800f6b0:	f103 0308 	add.w	r3, r3, #8
 800f6b4:	789b      	ldrb	r3, [r3, #2]
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	f7ff f91c 	bl	800e8f4 <serialize8>
            serialize8(cfg.D8[i]);
 800f6bc:	4a4e      	ldr	r2, [pc, #312]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	18d3      	adds	r3, r2, r3
 800f6c2:	f103 0310 	add.w	r3, r3, #16
 800f6c6:	791b      	ldrb	r3, [r3, #4]
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f7ff f913 	bl	800e8f4 <serialize8>
        serialize8(cfg.thrMid8);
        serialize8(cfg.thrExpo8);
        break;
    case MSP_PID:
        headSerialReply(3 * PIDITEMS);
        for (i = 0; i < PIDITEMS; i++) {
 800f6ce:	697b      	ldr	r3, [r7, #20]
 800f6d0:	f103 0301 	add.w	r3, r3, #1
 800f6d4:	617b      	str	r3, [r7, #20]
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	2b09      	cmp	r3, #9
 800f6da:	d9df      	bls.n	800f69c <evaluateCommand+0x944>
            serialize8(cfg.P8[i]);
            serialize8(cfg.I8[i]);
            serialize8(cfg.D8[i]);
        }
        break;
 800f6dc:	e18b      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_PIDNAMES:
        headSerialReply(sizeof(pidnames) - 1);
 800f6de:	f04f 002f 	mov.w	r0, #47	; 0x2f
 800f6e2:	f7ff f98f 	bl	800ea04 <headSerialReply>
        serializeNames(pidnames);
 800f6e6:	4845      	ldr	r0, [pc, #276]	; (800f7fc <evaluateCommand+0xaa4>)
 800f6e8:	f7ff f9b6 	bl	800ea58 <serializeNames>
        break;
 800f6ec:	e183      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_BOX:
        headSerialReply(2 * numberBoxItems);
 800f6ee:	4b44      	ldr	r3, [pc, #272]	; (800f800 <evaluateCommand+0xaa8>)
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f6f6:	b2db      	uxtb	r3, r3
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7ff f983 	bl	800ea04 <headSerialReply>
        for (i = 0; i < numberBoxItems; i++)
 800f6fe:	f04f 0300 	mov.w	r3, #0
 800f702:	617b      	str	r3, [r7, #20]
 800f704:	e012      	b.n	800f72c <evaluateCommand+0x9d4>
            serialize16(cfg.activate[availableBoxes[i]]);
 800f706:	4a3f      	ldr	r2, [pc, #252]	; (800f804 <evaluateCommand+0xaac>)
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	18d3      	adds	r3, r2, r3
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	461a      	mov	r2, r3
 800f710:	4b39      	ldr	r3, [pc, #228]	; (800f7f8 <evaluateCommand+0xaa0>)
 800f712:	f102 021c 	add.w	r2, r2, #28
 800f716:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f71a:	b29b      	uxth	r3, r3
 800f71c:	b21b      	sxth	r3, r3
 800f71e:	4618      	mov	r0, r3
 800f720:	f7ff f8b4 	bl	800e88c <serialize16>
        headSerialReply(sizeof(pidnames) - 1);
        serializeNames(pidnames);
        break;
    case MSP_BOX:
        headSerialReply(2 * numberBoxItems);
        for (i = 0; i < numberBoxItems; i++)
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	f103 0301 	add.w	r3, r3, #1
 800f72a:	617b      	str	r3, [r7, #20]
 800f72c:	4b34      	ldr	r3, [pc, #208]	; (800f800 <evaluateCommand+0xaa8>)
 800f72e:	781b      	ldrb	r3, [r3, #0]
 800f730:	461a      	mov	r2, r3
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	429a      	cmp	r2, r3
 800f736:	d8e6      	bhi.n	800f706 <evaluateCommand+0x9ae>
            serialize16(cfg.activate[availableBoxes[i]]);
        break;
 800f738:	e15d      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_BOXNAMES:
        // headSerialReply(sizeof(boxnames) - 1);
        serializeBoxNamesReply();
 800f73a:	f7ff f9a5 	bl	800ea88 <serializeBoxNamesReply>
        break;
 800f73e:	e15a      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_BOXIDS:
        headSerialReply(numberBoxItems);
 800f740:	4b2f      	ldr	r3, [pc, #188]	; (800f800 <evaluateCommand+0xaa8>)
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	4618      	mov	r0, r3
 800f746:	f7ff f95d 	bl	800ea04 <headSerialReply>
        for (i = 0; i < numberBoxItems; i++)
 800f74a:	f04f 0300 	mov.w	r3, #0
 800f74e:	617b      	str	r3, [r7, #20]
 800f750:	e00a      	b.n	800f768 <evaluateCommand+0xa10>
            serialize8(availableBoxes[i]);
 800f752:	4a2c      	ldr	r2, [pc, #176]	; (800f804 <evaluateCommand+0xaac>)
 800f754:	697b      	ldr	r3, [r7, #20]
 800f756:	18d3      	adds	r3, r2, r3
 800f758:	781b      	ldrb	r3, [r3, #0]
 800f75a:	4618      	mov	r0, r3
 800f75c:	f7ff f8ca 	bl	800e8f4 <serialize8>
        // headSerialReply(sizeof(boxnames) - 1);
        serializeBoxNamesReply();
        break;
    case MSP_BOXIDS:
        headSerialReply(numberBoxItems);
        for (i = 0; i < numberBoxItems; i++)
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	f103 0301 	add.w	r3, r3, #1
 800f766:	617b      	str	r3, [r7, #20]
 800f768:	4b25      	ldr	r3, [pc, #148]	; (800f800 <evaluateCommand+0xaa8>)
 800f76a:	781b      	ldrb	r3, [r3, #0]
 800f76c:	461a      	mov	r2, r3
 800f76e:	697b      	ldr	r3, [r7, #20]
 800f770:	429a      	cmp	r2, r3
 800f772:	d8ee      	bhi.n	800f752 <evaluateCommand+0x9fa>
            serialize8(availableBoxes[i]);
        break;
 800f774:	e13f      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_MISC:
        headSerialReply(2);
 800f776:	f04f 0002 	mov.w	r0, #2
 800f77a:	f7ff f943 	bl	800ea04 <headSerialReply>
        serialize16(0); // intPowerTrigger1
 800f77e:	f04f 0000 	mov.w	r0, #0
 800f782:	f7ff f883 	bl	800e88c <serialize16>
        break;
 800f786:	e136      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_MOTOR_PINS:
        headSerialReply(8);
 800f788:	f04f 0008 	mov.w	r0, #8
 800f78c:	f7ff f93a 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 8; i++)
 800f790:	f04f 0300 	mov.w	r3, #0
 800f794:	617b      	str	r3, [r7, #20]
 800f796:	e00b      	b.n	800f7b0 <evaluateCommand+0xa58>
            serialize8(i + 1);
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	b2db      	uxtb	r3, r3
 800f79c:	f103 0301 	add.w	r3, r3, #1
 800f7a0:	b2db      	uxtb	r3, r3
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	f7ff f8a6 	bl	800e8f4 <serialize8>
        headSerialReply(2);
        serialize16(0); // intPowerTrigger1
        break;
    case MSP_MOTOR_PINS:
        headSerialReply(8);
        for (i = 0; i < 8; i++)
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	f103 0301 	add.w	r3, r3, #1
 800f7ae:	617b      	str	r3, [r7, #20]
 800f7b0:	697b      	ldr	r3, [r7, #20]
 800f7b2:	2b07      	cmp	r3, #7
 800f7b4:	d9f0      	bls.n	800f798 <evaluateCommand+0xa40>
            serialize8(i + 1);
        break;
 800f7b6:	e11e      	b.n	800f9f6 <evaluateCommand+0xc9e>
 800f7b8:	20001250 	.word	0x20001250
 800f7bc:	200012da 	.word	0x200012da
 800f7c0:	200012cc 	.word	0x200012cc
 800f7c4:	20001260 	.word	0x20001260
 800f7c8:	20001284 	.word	0x20001284
 800f7cc:	20000920 	.word	0x20000920
 800f7d0:	200012aa 	.word	0x200012aa
 800f7d4:	200012b4 	.word	0x200012b4
 800f7d8:	20000918 	.word	0x20000918
 800f7dc:	200007b0 	.word	0x200007b0
 800f7e0:	2000133c 	.word	0x2000133c
 800f7e4:	200012dc 	.word	0x200012dc
 800f7e8:	20001204 	.word	0x20001204
 800f7ec:	20000798 	.word	0x20000798
 800f7f0:	200012a0 	.word	0x200012a0
 800f7f4:	200012d8 	.word	0x200012d8
 800f7f8:	20000be0 	.word	0x20000be0
 800f7fc:	0801bd44 	.word	0x0801bd44
 800f800:	20000b5c 	.word	0x20000b5c
 800f804:	20000b48 	.word	0x20000b48
    case MSP_WP:
        wp_no = read8();    // get the wp number
 800f808:	f7ff f88a 	bl	800e920 <read8>
 800f80c:	4603      	mov	r3, r0
 800f80e:	71fb      	strb	r3, [r7, #7]
        headSerialReply(18);
 800f810:	f04f 0012 	mov.w	r0, #18
 800f814:	f7ff f8f6 	bl	800ea04 <headSerialReply>
        if (wp_no == 0) {
 800f818:	79fb      	ldrb	r3, [r7, #7]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d106      	bne.n	800f82c <evaluateCommand+0xad4>
            lat = GPS_home[LAT];
 800f81e:	4b79      	ldr	r3, [pc, #484]	; (800fa04 <evaluateCommand+0xcac>)
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	613b      	str	r3, [r7, #16]
            lon = GPS_home[LON];
 800f824:	4b77      	ldr	r3, [pc, #476]	; (800fa04 <evaluateCommand+0xcac>)
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	60fb      	str	r3, [r7, #12]
 800f82a:	e008      	b.n	800f83e <evaluateCommand+0xae6>
        } else if (wp_no == 16) {
 800f82c:	79fb      	ldrb	r3, [r7, #7]
 800f82e:	2b10      	cmp	r3, #16
 800f830:	d105      	bne.n	800f83e <evaluateCommand+0xae6>
            lat = GPS_hold[LAT];
 800f832:	4b75      	ldr	r3, [pc, #468]	; (800fa08 <evaluateCommand+0xcb0>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	613b      	str	r3, [r7, #16]
            lon = GPS_hold[LON];
 800f838:	4b73      	ldr	r3, [pc, #460]	; (800fa08 <evaluateCommand+0xcb0>)
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	60fb      	str	r3, [r7, #12]
        }
        serialize8(wp_no);
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	4618      	mov	r0, r3
 800f842:	f7ff f857 	bl	800e8f4 <serialize8>
        serialize32(lat);
 800f846:	693b      	ldr	r3, [r7, #16]
 800f848:	4618      	mov	r0, r3
 800f84a:	f7fe ffc9 	bl	800e7e0 <serialize32>
        serialize32(lon);
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	4618      	mov	r0, r3
 800f852:	f7fe ffc5 	bl	800e7e0 <serialize32>
        serialize32(AltHold);           // altitude (cm) will come here -- temporary implementation to test feature with apps
 800f856:	4b6d      	ldr	r3, [pc, #436]	; (800fa0c <evaluateCommand+0xcb4>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	4618      	mov	r0, r3
 800f85c:	f7fe ffc0 	bl	800e7e0 <serialize32>
        serialize16(0);                 // heading  will come here (deg)
 800f860:	f04f 0000 	mov.w	r0, #0
 800f864:	f7ff f812 	bl	800e88c <serialize16>
        serialize16(0);                 // time to stay (ms) will come here 
 800f868:	f04f 0000 	mov.w	r0, #0
 800f86c:	f7ff f80e 	bl	800e88c <serialize16>
        serialize8(0);                  // nav flag will come here
 800f870:	f04f 0000 	mov.w	r0, #0
 800f874:	f7ff f83e 	bl	800e8f4 <serialize8>
        break;
 800f878:	e0bd      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_SET_WP:
        wp_no = read8();    //get the wp number
 800f87a:	f7ff f851 	bl	800e920 <read8>
 800f87e:	4603      	mov	r3, r0
 800f880:	71fb      	strb	r3, [r7, #7]
        lat = read32();
 800f882:	f7ff f879 	bl	800e978 <read32>
 800f886:	4603      	mov	r3, r0
 800f888:	613b      	str	r3, [r7, #16]
        lon = read32();
 800f88a:	f7ff f875 	bl	800e978 <read32>
 800f88e:	4603      	mov	r3, r0
 800f890:	60fb      	str	r3, [r7, #12]
        alt = read32();     // to set altitude (cm)
 800f892:	f7ff f871 	bl	800e978 <read32>
 800f896:	4603      	mov	r3, r0
 800f898:	60bb      	str	r3, [r7, #8]
        read16();           // future: to set heading (deg)
 800f89a:	f7ff f857 	bl	800e94c <read16>
        read16();           // future: to set time to stay (ms)
 800f89e:	f7ff f855 	bl	800e94c <read16>
        read8();            // future: to set nav flag
 800f8a2:	f7ff f83d 	bl	800e920 <read8>
        if (wp_no == 0) {
 800f8a6:	79fb      	ldrb	r3, [r7, #7]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d114      	bne.n	800f8d6 <evaluateCommand+0xb7e>
            GPS_home[LAT] = lat;
 800f8ac:	4b55      	ldr	r3, [pc, #340]	; (800fa04 <evaluateCommand+0xcac>)
 800f8ae:	693a      	ldr	r2, [r7, #16]
 800f8b0:	601a      	str	r2, [r3, #0]
            GPS_home[LON] = lon;
 800f8b2:	4b54      	ldr	r3, [pc, #336]	; (800fa04 <evaluateCommand+0xcac>)
 800f8b4:	68fa      	ldr	r2, [r7, #12]
 800f8b6:	605a      	str	r2, [r3, #4]
            f.GPS_HOME_MODE = 0;        // with this flag, GPS_set_next_wp will be called in the next loop -- OK with SERIAL GPS / OK with I2C GPS
 800f8b8:	4b55      	ldr	r3, [pc, #340]	; (800fa10 <evaluateCommand+0xcb8>)
 800f8ba:	f04f 0200 	mov.w	r2, #0
 800f8be:	71da      	strb	r2, [r3, #7]
            f.GPS_FIX_HOME = 1;
 800f8c0:	4b53      	ldr	r3, [pc, #332]	; (800fa10 <evaluateCommand+0xcb8>)
 800f8c2:	f04f 0201 	mov.w	r2, #1
 800f8c6:	731a      	strb	r2, [r3, #12]
            if (alt != 0)
 800f8c8:	68bb      	ldr	r3, [r7, #8]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d01a      	beq.n	800f904 <evaluateCommand+0xbac>
                AltHold = alt;          // temporary implementation to test feature with apps
 800f8ce:	4b4f      	ldr	r3, [pc, #316]	; (800fa0c <evaluateCommand+0xcb4>)
 800f8d0:	68ba      	ldr	r2, [r7, #8]
 800f8d2:	601a      	str	r2, [r3, #0]
 800f8d4:	e016      	b.n	800f904 <evaluateCommand+0xbac>
        } else if (wp_no == 16) {       // OK with SERIAL GPS  --  NOK for I2C GPS / needs more code dev in order to inject GPS coord inside I2C GPS
 800f8d6:	79fb      	ldrb	r3, [r7, #7]
 800f8d8:	2b10      	cmp	r3, #16
 800f8da:	d113      	bne.n	800f904 <evaluateCommand+0xbac>
            GPS_hold[LAT] = lat;
 800f8dc:	4b4a      	ldr	r3, [pc, #296]	; (800fa08 <evaluateCommand+0xcb0>)
 800f8de:	693a      	ldr	r2, [r7, #16]
 800f8e0:	601a      	str	r2, [r3, #0]
            GPS_hold[LON] = lon;
 800f8e2:	4b49      	ldr	r3, [pc, #292]	; (800fa08 <evaluateCommand+0xcb0>)
 800f8e4:	68fa      	ldr	r2, [r7, #12]
 800f8e6:	605a      	str	r2, [r3, #4]
            if (alt != 0)
 800f8e8:	68bb      	ldr	r3, [r7, #8]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d002      	beq.n	800f8f4 <evaluateCommand+0xb9c>
                AltHold = alt;          // temporary implementation to test feature with apps
 800f8ee:	4b47      	ldr	r3, [pc, #284]	; (800fa0c <evaluateCommand+0xcb4>)
 800f8f0:	68ba      	ldr	r2, [r7, #8]
 800f8f2:	601a      	str	r2, [r3, #0]
            nav_mode = NAV_MODE_WP;
 800f8f4:	4b47      	ldr	r3, [pc, #284]	; (800fa14 <evaluateCommand+0xcbc>)
 800f8f6:	f04f 0202 	mov.w	r2, #2
 800f8fa:	701a      	strb	r2, [r3, #0]
            GPS_set_next_wp(&GPS_hold[LAT], &GPS_hold[LON]);
 800f8fc:	4842      	ldr	r0, [pc, #264]	; (800fa08 <evaluateCommand+0xcb0>)
 800f8fe:	4946      	ldr	r1, [pc, #280]	; (800fa18 <evaluateCommand+0xcc0>)
 800f900:	f7f8 f8f2 	bl	8007ae8 <GPS_set_next_wp>
        }
        headSerialReply(0);
 800f904:	f04f 0000 	mov.w	r0, #0
 800f908:	f7ff f87c 	bl	800ea04 <headSerialReply>
        break;
 800f90c:	e073      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_RESET_CONF:
        if (!f.ARMED)
 800f90e:	4b40      	ldr	r3, [pc, #256]	; (800fa10 <evaluateCommand+0xcb8>)
 800f910:	785b      	ldrb	r3, [r3, #1]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d103      	bne.n	800f91e <evaluateCommand+0xbc6>
            checkFirstTime(true);
 800f916:	f04f 0001 	mov.w	r0, #1
 800f91a:	f7f2 fe27 	bl	800256c <checkFirstTime>
        headSerialReply(0);
 800f91e:	f04f 0000 	mov.w	r0, #0
 800f922:	f7ff f86f 	bl	800ea04 <headSerialReply>
        break;
 800f926:	e066      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_ACC_CALIBRATION:
        if (!f.ARMED)
 800f928:	4b39      	ldr	r3, [pc, #228]	; (800fa10 <evaluateCommand+0xcb8>)
 800f92a:	785b      	ldrb	r3, [r3, #1]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d103      	bne.n	800f938 <evaluateCommand+0xbe0>
            calibratingA = 400;
 800f930:	4b3a      	ldr	r3, [pc, #232]	; (800fa1c <evaluateCommand+0xcc4>)
 800f932:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800f936:	801a      	strh	r2, [r3, #0]
        headSerialReply(0);
 800f938:	f04f 0000 	mov.w	r0, #0
 800f93c:	f7ff f862 	bl	800ea04 <headSerialReply>
        break;
 800f940:	e059      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_MAG_CALIBRATION:
        if (!f.ARMED)
 800f942:	4b33      	ldr	r3, [pc, #204]	; (800fa10 <evaluateCommand+0xcb8>)
 800f944:	785b      	ldrb	r3, [r3, #1]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d103      	bne.n	800f952 <evaluateCommand+0xbfa>
            f.CALIBRATE_MAG = 1;
 800f94a:	4b31      	ldr	r3, [pc, #196]	; (800fa10 <evaluateCommand+0xcb8>)
 800f94c:	f04f 0201 	mov.w	r2, #1
 800f950:	739a      	strb	r2, [r3, #14]
        headSerialReply(0);
 800f952:	f04f 0000 	mov.w	r0, #0
 800f956:	f7ff f855 	bl	800ea04 <headSerialReply>
        break;
 800f95a:	e04c      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_EEPROM_WRITE:
        writeEEPROM(0, true);
 800f95c:	f04f 0000 	mov.w	r0, #0
 800f960:	f04f 0101 	mov.w	r1, #1
 800f964:	f7f2 fd52 	bl	800240c <writeEEPROM>
        headSerialReply(0);
 800f968:	f04f 0000 	mov.w	r0, #0
 800f96c:	f7ff f84a 	bl	800ea04 <headSerialReply>
        break;
 800f970:	e041      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_DEBUG:
        headSerialReply(8);
 800f972:	f04f 0008 	mov.w	r0, #8
 800f976:	f7ff f845 	bl	800ea04 <headSerialReply>
        for (i = 0; i < 4; i++)
 800f97a:	f04f 0300 	mov.w	r3, #0
 800f97e:	617b      	str	r3, [r7, #20]
 800f980:	e00b      	b.n	800f99a <evaluateCommand+0xc42>
            serialize16(debug[i]);      // 4 variables are here for general monitoring purpose
 800f982:	4b27      	ldr	r3, [pc, #156]	; (800fa20 <evaluateCommand+0xcc8>)
 800f984:	697a      	ldr	r2, [r7, #20]
 800f986:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800f98a:	b21b      	sxth	r3, r3
 800f98c:	4618      	mov	r0, r3
 800f98e:	f7fe ff7d 	bl	800e88c <serialize16>
        writeEEPROM(0, true);
        headSerialReply(0);
        break;
    case MSP_DEBUG:
        headSerialReply(8);
        for (i = 0; i < 4; i++)
 800f992:	697b      	ldr	r3, [r7, #20]
 800f994:	f103 0301 	add.w	r3, r3, #1
 800f998:	617b      	str	r3, [r7, #20]
 800f99a:	697b      	ldr	r3, [r7, #20]
 800f99c:	2b03      	cmp	r3, #3
 800f99e:	d9f0      	bls.n	800f982 <evaluateCommand+0xc2a>
            serialize16(debug[i]);      // 4 variables are here for general monitoring purpose
        break;
 800f9a0:	e029      	b.n	800f9f6 <evaluateCommand+0xc9e>

    // Additional commands that are not compatible with MultiWii
    case MSP_ACC_TRIM:
        headSerialReply(4);
 800f9a2:	f04f 0004 	mov.w	r0, #4
 800f9a6:	f7ff f82d 	bl	800ea04 <headSerialReply>
        serialize16(cfg.angleTrim[PITCH]);
 800f9aa:	4b1e      	ldr	r3, [pc, #120]	; (800fa24 <evaluateCommand+0xccc>)
 800f9ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f9ae:	b21b      	sxth	r3, r3
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	f7fe ff6b 	bl	800e88c <serialize16>
        serialize16(cfg.angleTrim[ROLL]);
 800f9b6:	4b1b      	ldr	r3, [pc, #108]	; (800fa24 <evaluateCommand+0xccc>)
 800f9b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f9ba:	b21b      	sxth	r3, r3
 800f9bc:	4618      	mov	r0, r3
 800f9be:	f7fe ff65 	bl	800e88c <serialize16>
        break;
 800f9c2:	e018      	b.n	800f9f6 <evaluateCommand+0xc9e>
    case MSP_UID:
        headSerialReply(12);
 800f9c4:	f04f 000c 	mov.w	r0, #12
 800f9c8:	f7ff f81c 	bl	800ea04 <headSerialReply>
        serialize32(U_ID_0);
 800f9cc:	4b16      	ldr	r3, [pc, #88]	; (800fa28 <evaluateCommand+0xcd0>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f7fe ff05 	bl	800e7e0 <serialize32>
        serialize32(U_ID_1);
 800f9d6:	4b15      	ldr	r3, [pc, #84]	; (800fa2c <evaluateCommand+0xcd4>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7fe ff00 	bl	800e7e0 <serialize32>
        serialize32(U_ID_2);
 800f9e0:	4b13      	ldr	r3, [pc, #76]	; (800fa30 <evaluateCommand+0xcd8>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f7fe fefb 	bl	800e7e0 <serialize32>
        break;
 800f9ea:	e004      	b.n	800f9f6 <evaluateCommand+0xc9e>

    default:                   // we do not know how to handle the (valid) message, indicate error MSP $M!
        headSerialError(0);
 800f9ec:	f04f 0000 	mov.w	r0, #0
 800f9f0:	f7ff f818 	bl	800ea24 <headSerialError>
        break;
 800f9f4:	bf00      	nop
    }
    tailSerialReply();
 800f9f6:	f7ff f825 	bl	800ea44 <tailSerialReply>
}
 800f9fa:	f107 071c 	add.w	r7, r7, #28
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd90      	pop	{r4, r7, pc}
 800fa02:	bf00      	nop
 800fa04:	200012ac 	.word	0x200012ac
 800fa08:	20001288 	.word	0x20001288
 800fa0c:	2000121c 	.word	0x2000121c
 800fa10:	20001250 	.word	0x20001250
 800fa14:	20000924 	.word	0x20000924
 800fa18:	2000128c 	.word	0x2000128c
 800fa1c:	200009e8 	.word	0x200009e8
 800fa20:	20001290 	.word	0x20001290
 800fa24:	20000be0 	.word	0x20000be0
 800fa28:	1ffff7e8 	.word	0x1ffff7e8
 800fa2c:	1ffff7ec 	.word	0x1ffff7ec
 800fa30:	1ffff7f0 	.word	0x1ffff7f0

0800fa34 <evaluateOtherData>:

// evaluate all other incoming serial data
static void evaluateOtherData(uint8_t sr)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	71fb      	strb	r3, [r7, #7]
    switch (sr) {
 800fa3e:	79fb      	ldrb	r3, [r7, #7]
 800fa40:	2b23      	cmp	r3, #35	; 0x23
 800fa42:	d002      	beq.n	800fa4a <evaluateOtherData+0x16>
 800fa44:	2b52      	cmp	r3, #82	; 0x52
 800fa46:	d003      	beq.n	800fa50 <evaluateOtherData+0x1c>
 800fa48:	e007      	b.n	800fa5a <evaluateOtherData+0x26>
        case '#':
            cliProcess();
 800fa4a:	f7f2 f9e3 	bl	8001e14 <cliProcess>
            break;
 800fa4e:	e004      	b.n	800fa5a <evaluateOtherData+0x26>
        case 'R':
            systemReset(true);      // reboot to bootloader
 800fa50:	f04f 0001 	mov.w	r0, #1
 800fa54:	f7f6 ff68 	bl	8006928 <systemReset>
            break;
 800fa58:	bf00      	nop
    }
}
 800fa5a:	f107 0708 	add.w	r7, r7, #8
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}
 800fa62:	bf00      	nop

0800fa64 <serialCom>:

void serialCom(void)
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b082      	sub	sp, #8
 800fa68:	af00      	add	r7, sp, #0
        HEADER_SIZE,
        HEADER_CMD,
    } c_state = IDLE;

    // in cli mode, all uart stuff goes to here. enter cli mode by sending #
    if (cliMode) {
 800fa6a:	4b6a      	ldr	r3, [pc, #424]	; (800fc14 <serialCom+0x1b0>)
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	f000 80ad 	beq.w	800fbce <serialCom+0x16a>
        cliProcess();
 800fa74:	f7f2 f9ce 	bl	8001e14 <cliProcess>
        return;
 800fa78:	e0c7      	b.n	800fc0a <serialCom+0x1a6>
    }

    while (uartAvailable()) {
        c = uartRead();
 800fa7a:	f7f7 f8b7 	bl	8006bec <uartRead>
 800fa7e:	4603      	mov	r3, r0
 800fa80:	71fb      	strb	r3, [r7, #7]

        if (c_state == IDLE) {
 800fa82:	4b65      	ldr	r3, [pc, #404]	; (800fc18 <serialCom+0x1b4>)
 800fa84:	781b      	ldrb	r3, [r3, #0]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d112      	bne.n	800fab0 <serialCom+0x4c>
            c_state = (c == '$') ? HEADER_START : IDLE;
 800fa8a:	79fb      	ldrb	r3, [r7, #7]
 800fa8c:	2b24      	cmp	r3, #36	; 0x24
 800fa8e:	bf14      	ite	ne
 800fa90:	2300      	movne	r3, #0
 800fa92:	2301      	moveq	r3, #1
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	461a      	mov	r2, r3
 800fa98:	4b5f      	ldr	r3, [pc, #380]	; (800fc18 <serialCom+0x1b4>)
 800fa9a:	701a      	strb	r2, [r3, #0]
            if (c_state == IDLE)
 800fa9c:	4b5e      	ldr	r3, [pc, #376]	; (800fc18 <serialCom+0x1b4>)
 800fa9e:	781b      	ldrb	r3, [r3, #0]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	f040 8095 	bne.w	800fbd0 <serialCom+0x16c>
                evaluateOtherData(c); // evaluate all other incoming serial data
 800faa6:	79fb      	ldrb	r3, [r7, #7]
 800faa8:	4618      	mov	r0, r3
 800faaa:	f7ff ffc3 	bl	800fa34 <evaluateOtherData>
 800faae:	e08f      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_START) {
 800fab0:	4b59      	ldr	r3, [pc, #356]	; (800fc18 <serialCom+0x1b4>)
 800fab2:	781b      	ldrb	r3, [r3, #0]
 800fab4:	2b01      	cmp	r3, #1
 800fab6:	d10a      	bne.n	800face <serialCom+0x6a>
            c_state = (c == 'M') ? HEADER_M : IDLE;
 800fab8:	79fb      	ldrb	r3, [r7, #7]
 800faba:	2b4d      	cmp	r3, #77	; 0x4d
 800fabc:	d102      	bne.n	800fac4 <serialCom+0x60>
 800fabe:	f04f 0302 	mov.w	r3, #2
 800fac2:	e001      	b.n	800fac8 <serialCom+0x64>
 800fac4:	f04f 0300 	mov.w	r3, #0
 800fac8:	4a53      	ldr	r2, [pc, #332]	; (800fc18 <serialCom+0x1b4>)
 800faca:	7013      	strb	r3, [r2, #0]
 800facc:	e080      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_M) {
 800face:	4b52      	ldr	r3, [pc, #328]	; (800fc18 <serialCom+0x1b4>)
 800fad0:	781b      	ldrb	r3, [r3, #0]
 800fad2:	2b02      	cmp	r3, #2
 800fad4:	d10a      	bne.n	800faec <serialCom+0x88>
            c_state = (c == '<') ? HEADER_ARROW : IDLE;
 800fad6:	79fb      	ldrb	r3, [r7, #7]
 800fad8:	2b3c      	cmp	r3, #60	; 0x3c
 800fada:	d102      	bne.n	800fae2 <serialCom+0x7e>
 800fadc:	f04f 0303 	mov.w	r3, #3
 800fae0:	e001      	b.n	800fae6 <serialCom+0x82>
 800fae2:	f04f 0300 	mov.w	r3, #0
 800fae6:	4a4c      	ldr	r2, [pc, #304]	; (800fc18 <serialCom+0x1b4>)
 800fae8:	7013      	strb	r3, [r2, #0]
 800faea:	e071      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_ARROW) {
 800faec:	4b4a      	ldr	r3, [pc, #296]	; (800fc18 <serialCom+0x1b4>)
 800faee:	781b      	ldrb	r3, [r3, #0]
 800faf0:	2b03      	cmp	r3, #3
 800faf2:	d126      	bne.n	800fb42 <serialCom+0xde>
            if (c > INBUF_SIZE) {       // now we are expecting the payload size
 800faf4:	79fb      	ldrb	r3, [r7, #7]
 800faf6:	2b40      	cmp	r3, #64	; 0x40
 800faf8:	d904      	bls.n	800fb04 <serialCom+0xa0>
                c_state = IDLE;
 800fafa:	4b47      	ldr	r3, [pc, #284]	; (800fc18 <serialCom+0x1b4>)
 800fafc:	f04f 0200 	mov.w	r2, #0
 800fb00:	701a      	strb	r2, [r3, #0]
                continue;
 800fb02:	e065      	b.n	800fbd0 <serialCom+0x16c>
            }
            dataSize = c;
 800fb04:	4b45      	ldr	r3, [pc, #276]	; (800fc1c <serialCom+0x1b8>)
 800fb06:	79fa      	ldrb	r2, [r7, #7]
 800fb08:	701a      	strb	r2, [r3, #0]
            offset = 0;
 800fb0a:	4b45      	ldr	r3, [pc, #276]	; (800fc20 <serialCom+0x1bc>)
 800fb0c:	f04f 0200 	mov.w	r2, #0
 800fb10:	701a      	strb	r2, [r3, #0]
            checksum = 0;
 800fb12:	4b44      	ldr	r3, [pc, #272]	; (800fc24 <serialCom+0x1c0>)
 800fb14:	f04f 0200 	mov.w	r2, #0
 800fb18:	701a      	strb	r2, [r3, #0]
            indRX = 0;
 800fb1a:	4b43      	ldr	r3, [pc, #268]	; (800fc28 <serialCom+0x1c4>)
 800fb1c:	f04f 0200 	mov.w	r2, #0
 800fb20:	701a      	strb	r2, [r3, #0]
            checksum ^= c;
 800fb22:	4b40      	ldr	r3, [pc, #256]	; (800fc24 <serialCom+0x1c0>)
 800fb24:	781a      	ldrb	r2, [r3, #0]
 800fb26:	79fb      	ldrb	r3, [r7, #7]
 800fb28:	4053      	eors	r3, r2
 800fb2a:	b2da      	uxtb	r2, r3
 800fb2c:	4b3d      	ldr	r3, [pc, #244]	; (800fc24 <serialCom+0x1c0>)
 800fb2e:	701a      	strb	r2, [r3, #0]
            c_state = HEADER_SIZE;      // the command is to follow
 800fb30:	4b39      	ldr	r3, [pc, #228]	; (800fc18 <serialCom+0x1b4>)
 800fb32:	f04f 0204 	mov.w	r2, #4
 800fb36:	701a      	strb	r2, [r3, #0]
            guiConnected = true;
 800fb38:	4b3c      	ldr	r3, [pc, #240]	; (800fc2c <serialCom+0x1c8>)
 800fb3a:	f04f 0201 	mov.w	r2, #1
 800fb3e:	701a      	strb	r2, [r3, #0]
 800fb40:	e046      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_SIZE) {
 800fb42:	4b35      	ldr	r3, [pc, #212]	; (800fc18 <serialCom+0x1b4>)
 800fb44:	781b      	ldrb	r3, [r3, #0]
 800fb46:	2b04      	cmp	r3, #4
 800fb48:	d10e      	bne.n	800fb68 <serialCom+0x104>
            cmdMSP = c;
 800fb4a:	4b39      	ldr	r3, [pc, #228]	; (800fc30 <serialCom+0x1cc>)
 800fb4c:	79fa      	ldrb	r2, [r7, #7]
 800fb4e:	701a      	strb	r2, [r3, #0]
            checksum ^= c;
 800fb50:	4b34      	ldr	r3, [pc, #208]	; (800fc24 <serialCom+0x1c0>)
 800fb52:	781a      	ldrb	r2, [r3, #0]
 800fb54:	79fb      	ldrb	r3, [r7, #7]
 800fb56:	4053      	eors	r3, r2
 800fb58:	b2da      	uxtb	r2, r3
 800fb5a:	4b32      	ldr	r3, [pc, #200]	; (800fc24 <serialCom+0x1c0>)
 800fb5c:	701a      	strb	r2, [r3, #0]
            c_state = HEADER_CMD;
 800fb5e:	4b2e      	ldr	r3, [pc, #184]	; (800fc18 <serialCom+0x1b4>)
 800fb60:	f04f 0205 	mov.w	r2, #5
 800fb64:	701a      	strb	r2, [r3, #0]
 800fb66:	e033      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_CMD && offset < dataSize) {
 800fb68:	4b2b      	ldr	r3, [pc, #172]	; (800fc18 <serialCom+0x1b4>)
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	2b05      	cmp	r3, #5
 800fb6e:	d118      	bne.n	800fba2 <serialCom+0x13e>
 800fb70:	4b2b      	ldr	r3, [pc, #172]	; (800fc20 <serialCom+0x1bc>)
 800fb72:	781a      	ldrb	r2, [r3, #0]
 800fb74:	4b29      	ldr	r3, [pc, #164]	; (800fc1c <serialCom+0x1b8>)
 800fb76:	781b      	ldrb	r3, [r3, #0]
 800fb78:	429a      	cmp	r2, r3
 800fb7a:	d212      	bcs.n	800fba2 <serialCom+0x13e>
            checksum ^= c;
 800fb7c:	4b29      	ldr	r3, [pc, #164]	; (800fc24 <serialCom+0x1c0>)
 800fb7e:	781a      	ldrb	r2, [r3, #0]
 800fb80:	79fb      	ldrb	r3, [r7, #7]
 800fb82:	4053      	eors	r3, r2
 800fb84:	b2da      	uxtb	r2, r3
 800fb86:	4b27      	ldr	r3, [pc, #156]	; (800fc24 <serialCom+0x1c0>)
 800fb88:	701a      	strb	r2, [r3, #0]
            inBuf[offset++] = c;
 800fb8a:	4b25      	ldr	r3, [pc, #148]	; (800fc20 <serialCom+0x1bc>)
 800fb8c:	781b      	ldrb	r3, [r3, #0]
 800fb8e:	461a      	mov	r2, r3
 800fb90:	4928      	ldr	r1, [pc, #160]	; (800fc34 <serialCom+0x1d0>)
 800fb92:	79f8      	ldrb	r0, [r7, #7]
 800fb94:	5488      	strb	r0, [r1, r2]
 800fb96:	f103 0301 	add.w	r3, r3, #1
 800fb9a:	b2da      	uxtb	r2, r3
 800fb9c:	4b20      	ldr	r3, [pc, #128]	; (800fc20 <serialCom+0x1bc>)
 800fb9e:	701a      	strb	r2, [r3, #0]
 800fba0:	e016      	b.n	800fbd0 <serialCom+0x16c>
        } else if (c_state == HEADER_CMD && offset >= dataSize) {
 800fba2:	4b1d      	ldr	r3, [pc, #116]	; (800fc18 <serialCom+0x1b4>)
 800fba4:	781b      	ldrb	r3, [r3, #0]
 800fba6:	2b05      	cmp	r3, #5
 800fba8:	d112      	bne.n	800fbd0 <serialCom+0x16c>
 800fbaa:	4b1d      	ldr	r3, [pc, #116]	; (800fc20 <serialCom+0x1bc>)
 800fbac:	781a      	ldrb	r2, [r3, #0]
 800fbae:	4b1b      	ldr	r3, [pc, #108]	; (800fc1c <serialCom+0x1b8>)
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d30c      	bcc.n	800fbd0 <serialCom+0x16c>
            if (checksum == c) {        // compare calculated and transferred checksum
 800fbb6:	4b1b      	ldr	r3, [pc, #108]	; (800fc24 <serialCom+0x1c0>)
 800fbb8:	781b      	ldrb	r3, [r3, #0]
 800fbba:	79fa      	ldrb	r2, [r7, #7]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d101      	bne.n	800fbc4 <serialCom+0x160>
                evaluateCommand();      // we got a valid packet, evaluate it
 800fbc0:	f7ff f8ca 	bl	800ed58 <evaluateCommand>
            }
            c_state = IDLE;
 800fbc4:	4b14      	ldr	r3, [pc, #80]	; (800fc18 <serialCom+0x1b4>)
 800fbc6:	f04f 0200 	mov.w	r2, #0
 800fbca:	701a      	strb	r2, [r3, #0]
 800fbcc:	e000      	b.n	800fbd0 <serialCom+0x16c>
    if (cliMode) {
        cliProcess();
        return;
    }

    while (uartAvailable()) {
 800fbce:	bf00      	nop
 800fbd0:	f7f6 ffe4 	bl	8006b9c <uartAvailable>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	f47f af4f 	bne.w	800fa7a <serialCom+0x16>
                evaluateCommand();      // we got a valid packet, evaluate it
            }
            c_state = IDLE;
        }
    }
    if (!cliMode && !uartAvailable() && feature(FEATURE_TELEMETRY) && f.ARMED) { // The first 2 conditions should never evaluate to true but I'm putting it here anyway - silpstream
 800fbdc:	4b0d      	ldr	r3, [pc, #52]	; (800fc14 <serialCom+0x1b0>)
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d112      	bne.n	800fc0a <serialCom+0x1a6>
 800fbe4:	f7f6 ffda 	bl	8006b9c <uartAvailable>
 800fbe8:	4603      	mov	r3, r0
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d10d      	bne.n	800fc0a <serialCom+0x1a6>
 800fbee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800fbf2:	f7f2 ff8f 	bl	8002b14 <feature>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d006      	beq.n	800fc0a <serialCom+0x1a6>
 800fbfc:	4b0e      	ldr	r3, [pc, #56]	; (800fc38 <serialCom+0x1d4>)
 800fbfe:	785b      	ldrb	r3, [r3, #1]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d002      	beq.n	800fc0a <serialCom+0x1a6>
        sendTelemetry();
 800fc04:	f000 fbdc 	bl	80103c0 <sendTelemetry>
        return;
 800fc08:	bf00      	nop
    }
}
 800fc0a:	f107 0708 	add.w	r7, r7, #8
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}
 800fc12:	bf00      	nop
 800fc14:	20000ba2 	.word	0x20000ba2
 800fc18:	20000ba3 	.word	0x20000ba3
 800fc1c:	20000ba4 	.word	0x20000ba4
 800fc20:	20000ba5 	.word	0x20000ba5
 800fc24:	20000b5d 	.word	0x20000b5d
 800fc28:	20000b5e 	.word	0x20000b5e
 800fc2c:	20000ba1 	.word	0x20000ba1
 800fc30:	20000ba0 	.word	0x20000ba0
 800fc34:	20000b60 	.word	0x20000b60
 800fc38:	20001250 	.word	0x20001250

0800fc3c <spektrumInit>:

// external vars (ugh)
extern int16_t failsafeCnt;

void spektrumInit(void)
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	af00      	add	r7, sp, #0
    if (mcfg.spektrum_hires) {
 800fc40:	4b0e      	ldr	r3, [pc, #56]	; (800fc7c <spektrumInit+0x40>)
 800fc42:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d008      	beq.n	800fc5c <spektrumInit+0x20>
        // 11 bit frames
        spek_chan_shift = 3;
 800fc4a:	4b0d      	ldr	r3, [pc, #52]	; (800fc80 <spektrumInit+0x44>)
 800fc4c:	f04f 0203 	mov.w	r2, #3
 800fc50:	701a      	strb	r2, [r3, #0]
        spek_chan_mask = 0x07;
 800fc52:	4b0c      	ldr	r3, [pc, #48]	; (800fc84 <spektrumInit+0x48>)
 800fc54:	f04f 0207 	mov.w	r2, #7
 800fc58:	701a      	strb	r2, [r3, #0]
 800fc5a:	e007      	b.n	800fc6c <spektrumInit+0x30>
    } else {
        // 10 bit frames
        spek_chan_shift = 2;
 800fc5c:	4b08      	ldr	r3, [pc, #32]	; (800fc80 <spektrumInit+0x44>)
 800fc5e:	f04f 0202 	mov.w	r2, #2
 800fc62:	701a      	strb	r2, [r3, #0]
        spek_chan_mask = 0x03;
 800fc64:	4b07      	ldr	r3, [pc, #28]	; (800fc84 <spektrumInit+0x48>)
 800fc66:	f04f 0203 	mov.w	r2, #3
 800fc6a:	701a      	strb	r2, [r3, #0]
    }

    uart2Init(115200, spektrumDataReceive, true);
 800fc6c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800fc70:	4905      	ldr	r1, [pc, #20]	; (800fc88 <spektrumInit+0x4c>)
 800fc72:	f04f 0201 	mov.w	r2, #1
 800fc76:	f7f7 f859 	bl	8006d2c <uart2Init>
}
 800fc7a:	bd80      	pop	{r7, pc}
 800fc7c:	20000c7c 	.word	0x20000c7c
 800fc80:	20000ba8 	.word	0x20000ba8
 800fc84:	20000ba9 	.word	0x20000ba9
 800fc88:	0800fc8d 	.word	0x0800fc8d

0800fc8c <spektrumDataReceive>:

// UART2 Receive ISR callback
static void spektrumDataReceive(uint16_t c)
{
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b084      	sub	sp, #16
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	4603      	mov	r3, r0
 800fc94:	80fb      	strh	r3, [r7, #6]
    uint32_t spekTime;
    static uint32_t spekTimeLast, spekTimeInterval;
    static uint8_t  spekFramePosition;

    spekDataIncoming = true;
 800fc96:	4b1c      	ldr	r3, [pc, #112]	; (800fd08 <spektrumDataReceive+0x7c>)
 800fc98:	f04f 0201 	mov.w	r2, #1
 800fc9c:	701a      	strb	r2, [r3, #0]
    spekTime = micros();
 800fc9e:	f7f6 fd0d 	bl	80066bc <micros>
 800fca2:	60f8      	str	r0, [r7, #12]
    spekTimeInterval = spekTime - spekTimeLast;
 800fca4:	4b19      	ldr	r3, [pc, #100]	; (800fd0c <spektrumDataReceive+0x80>)
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	68fa      	ldr	r2, [r7, #12]
 800fcaa:	1ad2      	subs	r2, r2, r3
 800fcac:	4b18      	ldr	r3, [pc, #96]	; (800fd10 <spektrumDataReceive+0x84>)
 800fcae:	601a      	str	r2, [r3, #0]
    spekTimeLast = spekTime;
 800fcb0:	4b16      	ldr	r3, [pc, #88]	; (800fd0c <spektrumDataReceive+0x80>)
 800fcb2:	68fa      	ldr	r2, [r7, #12]
 800fcb4:	601a      	str	r2, [r3, #0]
    if (spekTimeInterval > 5000) 
 800fcb6:	4b16      	ldr	r3, [pc, #88]	; (800fd10 <spektrumDataReceive+0x84>)
 800fcb8:	681a      	ldr	r2, [r3, #0]
 800fcba:	f241 3388 	movw	r3, #5000	; 0x1388
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d903      	bls.n	800fcca <spektrumDataReceive+0x3e>
        spekFramePosition = 0;
 800fcc2:	4b14      	ldr	r3, [pc, #80]	; (800fd14 <spektrumDataReceive+0x88>)
 800fcc4:	f04f 0200 	mov.w	r2, #0
 800fcc8:	701a      	strb	r2, [r3, #0]
    spekFrame[spekFramePosition] = (uint8_t)c;
 800fcca:	4b12      	ldr	r3, [pc, #72]	; (800fd14 <spektrumDataReceive+0x88>)
 800fccc:	781b      	ldrb	r3, [r3, #0]
 800fcce:	88fa      	ldrh	r2, [r7, #6]
 800fcd0:	b2d1      	uxtb	r1, r2
 800fcd2:	4a11      	ldr	r2, [pc, #68]	; (800fd18 <spektrumDataReceive+0x8c>)
 800fcd4:	54d1      	strb	r1, [r2, r3]
    if (spekFramePosition == SPEK_FRAME_SIZE - 1) {
 800fcd6:	4b0f      	ldr	r3, [pc, #60]	; (800fd14 <spektrumDataReceive+0x88>)
 800fcd8:	781b      	ldrb	r3, [r3, #0]
 800fcda:	2b0f      	cmp	r3, #15
 800fcdc:	d108      	bne.n	800fcf0 <spektrumDataReceive+0x64>
        rcFrameComplete = true;
 800fcde:	4b0f      	ldr	r3, [pc, #60]	; (800fd1c <spektrumDataReceive+0x90>)
 800fce0:	f04f 0201 	mov.w	r2, #1
 800fce4:	701a      	strb	r2, [r3, #0]
        failsafeCnt = 0;   // clear FailSafe counter
 800fce6:	4b0e      	ldr	r3, [pc, #56]	; (800fd20 <spektrumDataReceive+0x94>)
 800fce8:	f04f 0200 	mov.w	r2, #0
 800fcec:	801a      	strh	r2, [r3, #0]
 800fcee:	e006      	b.n	800fcfe <spektrumDataReceive+0x72>
    } else {
        spekFramePosition++;
 800fcf0:	4b08      	ldr	r3, [pc, #32]	; (800fd14 <spektrumDataReceive+0x88>)
 800fcf2:	781b      	ldrb	r3, [r3, #0]
 800fcf4:	f103 0301 	add.w	r3, r3, #1
 800fcf8:	b2da      	uxtb	r2, r3
 800fcfa:	4b06      	ldr	r3, [pc, #24]	; (800fd14 <spektrumDataReceive+0x88>)
 800fcfc:	701a      	strb	r2, [r3, #0]
    }
}
 800fcfe:	f107 0710 	add.w	r7, r7, #16
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}
 800fd06:	bf00      	nop
 800fd08:	20000bab 	.word	0x20000bab
 800fd0c:	20000bc8 	.word	0x20000bc8
 800fd10:	20000bcc 	.word	0x20000bcc
 800fd14:	20000bd0 	.word	0x20000bd0
 800fd18:	20001340 	.word	0x20001340
 800fd1c:	20000baa 	.word	0x20000baa
 800fd20:	20000910 	.word	0x20000910

0800fd24 <spektrumFrameComplete>:

bool spektrumFrameComplete(void)
{
 800fd24:	b480      	push	{r7}
 800fd26:	af00      	add	r7, sp, #0
    return rcFrameComplete;
 800fd28:	4b02      	ldr	r3, [pc, #8]	; (800fd34 <spektrumFrameComplete+0x10>)
 800fd2a:	781b      	ldrb	r3, [r3, #0]
}
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bc80      	pop	{r7}
 800fd32:	4770      	bx	lr
 800fd34:	20000baa 	.word	0x20000baa

0800fd38 <spektrumReadRawRC>:

// static const uint8_t spekRcChannelMap[SPEK_MAX_CHANNEL] = {1, 2, 3, 0, 4, 5, 6};

uint16_t spektrumReadRawRC(uint8_t chan)
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b085      	sub	sp, #20
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	4603      	mov	r3, r0
 800fd40:	71fb      	strb	r3, [r7, #7]
    uint16_t data;
    static uint32_t spekChannelData[SPEK_MAX_CHANNEL];
    uint8_t b;

    if (rcFrameComplete) {
 800fd42:	4b39      	ldr	r3, [pc, #228]	; (800fe28 <spektrumReadRawRC+0xf0>)
 800fd44:	781b      	ldrb	r3, [r3, #0]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d035      	beq.n	800fdb6 <spektrumReadRawRC+0x7e>
        for (b = 3; b < SPEK_FRAME_SIZE; b += 2) {
 800fd4a:	f04f 0303 	mov.w	r3, #3
 800fd4e:	737b      	strb	r3, [r7, #13]
 800fd50:	e02a      	b.n	800fda8 <spektrumReadRawRC+0x70>
            uint8_t spekChannel = 0x0F & (spekFrame[b - 1] >> spek_chan_shift);
 800fd52:	7b7b      	ldrb	r3, [r7, #13]
 800fd54:	f103 33ff 	add.w	r3, r3, #4294967295
 800fd58:	4a34      	ldr	r2, [pc, #208]	; (800fe2c <spektrumReadRawRC+0xf4>)
 800fd5a:	5cd3      	ldrb	r3, [r2, r3]
 800fd5c:	b2db      	uxtb	r3, r3
 800fd5e:	461a      	mov	r2, r3
 800fd60:	4b33      	ldr	r3, [pc, #204]	; (800fe30 <spektrumReadRawRC+0xf8>)
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	fa42 f303 	asr.w	r3, r2, r3
 800fd68:	b2db      	uxtb	r3, r3
 800fd6a:	f003 030f 	and.w	r3, r3, #15
 800fd6e:	733b      	strb	r3, [r7, #12]
            if (spekChannel < SPEK_MAX_CHANNEL) 
 800fd70:	7b3b      	ldrb	r3, [r7, #12]
 800fd72:	2b06      	cmp	r3, #6
 800fd74:	d814      	bhi.n	800fda0 <spektrumReadRawRC+0x68>
                spekChannelData[spekChannel] = ((uint32_t)(spekFrame[b - 1] & spek_chan_mask) << 8) + spekFrame[b];
 800fd76:	7b3a      	ldrb	r2, [r7, #12]
 800fd78:	7b7b      	ldrb	r3, [r7, #13]
 800fd7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800fd7e:	492b      	ldr	r1, [pc, #172]	; (800fe2c <spektrumReadRawRC+0xf4>)
 800fd80:	5ccb      	ldrb	r3, [r1, r3]
 800fd82:	b2d9      	uxtb	r1, r3
 800fd84:	4b2b      	ldr	r3, [pc, #172]	; (800fe34 <spektrumReadRawRC+0xfc>)
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	400b      	ands	r3, r1
 800fd8a:	b2db      	uxtb	r3, r3
 800fd8c:	ea4f 2103 	mov.w	r1, r3, lsl #8
 800fd90:	7b7b      	ldrb	r3, [r7, #13]
 800fd92:	4826      	ldr	r0, [pc, #152]	; (800fe2c <spektrumReadRawRC+0xf4>)
 800fd94:	5cc3      	ldrb	r3, [r0, r3]
 800fd96:	b2db      	uxtb	r3, r3
 800fd98:	18c9      	adds	r1, r1, r3
 800fd9a:	4b27      	ldr	r3, [pc, #156]	; (800fe38 <spektrumReadRawRC+0x100>)
 800fd9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    uint16_t data;
    static uint32_t spekChannelData[SPEK_MAX_CHANNEL];
    uint8_t b;

    if (rcFrameComplete) {
        for (b = 3; b < SPEK_FRAME_SIZE; b += 2) {
 800fda0:	7b7b      	ldrb	r3, [r7, #13]
 800fda2:	f103 0302 	add.w	r3, r3, #2
 800fda6:	737b      	strb	r3, [r7, #13]
 800fda8:	7b7b      	ldrb	r3, [r7, #13]
 800fdaa:	2b0f      	cmp	r3, #15
 800fdac:	d9d1      	bls.n	800fd52 <spektrumReadRawRC+0x1a>
            uint8_t spekChannel = 0x0F & (spekFrame[b - 1] >> spek_chan_shift);
            if (spekChannel < SPEK_MAX_CHANNEL) 
                spekChannelData[spekChannel] = ((uint32_t)(spekFrame[b - 1] & spek_chan_mask) << 8) + spekFrame[b];
        }
        rcFrameComplete = false;
 800fdae:	4b1e      	ldr	r3, [pc, #120]	; (800fe28 <spektrumReadRawRC+0xf0>)
 800fdb0:	f04f 0200 	mov.w	r2, #0
 800fdb4:	701a      	strb	r2, [r3, #0]
    }

    if (chan >= SPEK_MAX_CHANNEL || !spekDataIncoming) {
 800fdb6:	79fb      	ldrb	r3, [r7, #7]
 800fdb8:	2b06      	cmp	r3, #6
 800fdba:	d806      	bhi.n	800fdca <spektrumReadRawRC+0x92>
 800fdbc:	4b1f      	ldr	r3, [pc, #124]	; (800fe3c <spektrumReadRawRC+0x104>)
 800fdbe:	781b      	ldrb	r3, [r3, #0]
 800fdc0:	f083 0301 	eor.w	r3, r3, #1
 800fdc4:	b2db      	uxtb	r3, r3
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d004      	beq.n	800fdd4 <spektrumReadRawRC+0x9c>
        data = mcfg.midrc;
 800fdca:	4b1d      	ldr	r3, [pc, #116]	; (800fe40 <spektrumReadRawRC+0x108>)
 800fdcc:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800fdd0:	81fb      	strh	r3, [r7, #14]
 800fdd2:	e021      	b.n	800fe18 <spektrumReadRawRC+0xe0>
    } else {
        if (mcfg.spektrum_hires)
 800fdd4:	4b1a      	ldr	r3, [pc, #104]	; (800fe40 <spektrumReadRawRC+0x108>)
 800fdd6:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00f      	beq.n	800fdfe <spektrumReadRawRC+0xc6>
            data = 988 + (spekChannelData[mcfg.rcmap[chan]] >> 1);   // 2048 mode
 800fdde:	79fb      	ldrb	r3, [r7, #7]
 800fde0:	4a17      	ldr	r2, [pc, #92]	; (800fe40 <spektrumReadRawRC+0x108>)
 800fde2:	18d3      	adds	r3, r2, r3
 800fde4:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800fde8:	461a      	mov	r2, r3
 800fdea:	4b13      	ldr	r3, [pc, #76]	; (800fe38 <spektrumReadRawRC+0x100>)
 800fdec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdf0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800fdf4:	b29b      	uxth	r3, r3
 800fdf6:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 800fdfa:	81fb      	strh	r3, [r7, #14]
 800fdfc:	e00c      	b.n	800fe18 <spektrumReadRawRC+0xe0>
        else
            data = 988 + spekChannelData[mcfg.rcmap[chan]];          // 1024 mode
 800fdfe:	79fb      	ldrb	r3, [r7, #7]
 800fe00:	4a0f      	ldr	r2, [pc, #60]	; (800fe40 <spektrumReadRawRC+0x108>)
 800fe02:	18d3      	adds	r3, r2, r3
 800fe04:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800fe08:	461a      	mov	r2, r3
 800fe0a:	4b0b      	ldr	r3, [pc, #44]	; (800fe38 <spektrumReadRawRC+0x100>)
 800fe0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe10:	b29b      	uxth	r3, r3
 800fe12:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 800fe16:	81fb      	strh	r3, [r7, #14]
    }
    
    return data;
 800fe18:	89fb      	ldrh	r3, [r7, #14]
}
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f107 0714 	add.w	r7, r7, #20
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bc80      	pop	{r7}
 800fe24:	4770      	bx	lr
 800fe26:	bf00      	nop
 800fe28:	20000baa 	.word	0x20000baa
 800fe2c:	20001340 	.word	0x20001340
 800fe30:	20000ba8 	.word	0x20000ba8
 800fe34:	20000ba9 	.word	0x20000ba9
 800fe38:	20000bac 	.word	0x20000bac
 800fe3c:	20000bab 	.word	0x20000bab
 800fe40:	20000c7c 	.word	0x20000c7c

0800fe44 <sendDataHead>:
// from sensors.c
extern uint8_t batteryCellCount;

 
static void sendDataHead(uint8_t id)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b082      	sub	sp, #8
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	71fb      	strb	r3, [r7, #7]
    uartWrite(PROTOCOL_HEADER);
 800fe4e:	f04f 005e 	mov.w	r0, #94	; 0x5e
 800fe52:	f7f6 fefd 	bl	8006c50 <uartWrite>
    uartWrite(id);
 800fe56:	79fb      	ldrb	r3, [r7, #7]
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f7f6 fef9 	bl	8006c50 <uartWrite>
}
 800fe5e:	f107 0708 	add.w	r7, r7, #8
 800fe62:	46bd      	mov	sp, r7
 800fe64:	bd80      	pop	{r7, pc}
 800fe66:	bf00      	nop

0800fe68 <sendTelemetryTail>:

static void sendTelemetryTail(void)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	af00      	add	r7, sp, #0
    uartWrite(PROTOCOL_TAIL);
 800fe6c:	f04f 005e 	mov.w	r0, #94	; 0x5e
 800fe70:	f7f6 feee 	bl	8006c50 <uartWrite>
}
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop

0800fe78 <serializeFrsky>:

static void serializeFrsky(uint8_t data)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	4603      	mov	r3, r0
 800fe80:	71fb      	strb	r3, [r7, #7]
    // take care of byte stuffing
    if (data == 0x5e) {
 800fe82:	79fb      	ldrb	r3, [r7, #7]
 800fe84:	2b5e      	cmp	r3, #94	; 0x5e
 800fe86:	d108      	bne.n	800fe9a <serializeFrsky+0x22>
        uartWrite(0x5d);
 800fe88:	f04f 005d 	mov.w	r0, #93	; 0x5d
 800fe8c:	f7f6 fee0 	bl	8006c50 <uartWrite>
        uartWrite(0x3e);
 800fe90:	f04f 003e 	mov.w	r0, #62	; 0x3e
 800fe94:	f7f6 fedc 	bl	8006c50 <uartWrite>
 800fe98:	e00f      	b.n	800feba <serializeFrsky+0x42>
    } else if (data == 0x5d) {
 800fe9a:	79fb      	ldrb	r3, [r7, #7]
 800fe9c:	2b5d      	cmp	r3, #93	; 0x5d
 800fe9e:	d108      	bne.n	800feb2 <serializeFrsky+0x3a>
        uartWrite(0x5d);
 800fea0:	f04f 005d 	mov.w	r0, #93	; 0x5d
 800fea4:	f7f6 fed4 	bl	8006c50 <uartWrite>
        uartWrite(0x3d);
 800fea8:	f04f 003d 	mov.w	r0, #61	; 0x3d
 800feac:	f7f6 fed0 	bl	8006c50 <uartWrite>
 800feb0:	e003      	b.n	800feba <serializeFrsky+0x42>
    } else
        uartWrite(data);
 800feb2:	79fb      	ldrb	r3, [r7, #7]
 800feb4:	4618      	mov	r0, r3
 800feb6:	f7f6 fecb 	bl	8006c50 <uartWrite>
}
 800feba:	f107 0708 	add.w	r7, r7, #8
 800febe:	46bd      	mov	sp, r7
 800fec0:	bd80      	pop	{r7, pc}
 800fec2:	bf00      	nop

0800fec4 <serialize16>:

static void serialize16(int16_t a)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b084      	sub	sp, #16
 800fec8:	af00      	add	r7, sp, #0
 800feca:	4603      	mov	r3, r0
 800fecc:	80fb      	strh	r3, [r7, #6]
    uint8_t t;
    t = a;
 800fece:	88fb      	ldrh	r3, [r7, #6]
 800fed0:	73fb      	strb	r3, [r7, #15]
    serializeFrsky(t);
 800fed2:	7bfb      	ldrb	r3, [r7, #15]
 800fed4:	4618      	mov	r0, r3
 800fed6:	f7ff ffcf 	bl	800fe78 <serializeFrsky>
    t = a >> 8 & 0xff;
 800feda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fede:	ea4f 2323 	mov.w	r3, r3, asr #8
 800fee2:	b29b      	uxth	r3, r3
 800fee4:	73fb      	strb	r3, [r7, #15]
    serializeFrsky(t);
 800fee6:	7bfb      	ldrb	r3, [r7, #15]
 800fee8:	4618      	mov	r0, r3
 800feea:	f7ff ffc5 	bl	800fe78 <serializeFrsky>
}
 800feee:	f107 0710 	add.w	r7, r7, #16
 800fef2:	46bd      	mov	sp, r7
 800fef4:	bd80      	pop	{r7, pc}
 800fef6:	bf00      	nop

0800fef8 <sendAccel>:

static void sendAccel(void)
{
 800fef8:	b590      	push	{r4, r7, lr}
 800fefa:	b083      	sub	sp, #12
 800fefc:	af00      	add	r7, sp, #0
    int i;

    for (i = 0; i < 3; i++) {
 800fefe:	f04f 0300 	mov.w	r3, #0
 800ff02:	607b      	str	r3, [r7, #4]
 800ff04:	e02d      	b.n	800ff62 <sendAccel+0x6a>
        sendDataHead(ID_ACC_X + i);
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	b2db      	uxtb	r3, r3
 800ff0a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	4618      	mov	r0, r3
 800ff12:	f7ff ff97 	bl	800fe44 <sendDataHead>
        serialize16(((float)accSmooth[i] / acc_1G) * 1000);
 800ff16:	4b16      	ldr	r3, [pc, #88]	; (800ff70 <sendAccel+0x78>)
 800ff18:	687a      	ldr	r2, [r7, #4]
 800ff1a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ff1e:	b21b      	sxth	r3, r3
 800ff20:	4618      	mov	r0, r3
 800ff22:	f008 ff5d 	bl	8018de0 <__aeabi_i2f>
 800ff26:	4604      	mov	r4, r0
 800ff28:	4b12      	ldr	r3, [pc, #72]	; (800ff74 <sendAccel+0x7c>)
 800ff2a:	881b      	ldrh	r3, [r3, #0]
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	f008 ff57 	bl	8018de0 <__aeabi_i2f>
 800ff32:	4603      	mov	r3, r0
 800ff34:	4620      	mov	r0, r4
 800ff36:	4619      	mov	r1, r3
 800ff38:	f009 f85a 	bl	8018ff0 <__aeabi_fdiv>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	4618      	mov	r0, r3
 800ff40:	490d      	ldr	r1, [pc, #52]	; (800ff78 <sendAccel+0x80>)
 800ff42:	f008 ffa1 	bl	8018e88 <__aeabi_fmul>
 800ff46:	4603      	mov	r3, r0
 800ff48:	4618      	mov	r0, r3
 800ff4a:	f009 f963 	bl	8019214 <__aeabi_f2iz>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	b29b      	uxth	r3, r3
 800ff52:	b21b      	sxth	r3, r3
 800ff54:	4618      	mov	r0, r3
 800ff56:	f7ff ffb5 	bl	800fec4 <serialize16>

static void sendAccel(void)
{
    int i;

    for (i = 0; i < 3; i++) {
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	f103 0301 	add.w	r3, r3, #1
 800ff60:	607b      	str	r3, [r7, #4]
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	2b02      	cmp	r3, #2
 800ff66:	ddce      	ble.n	800ff06 <sendAccel+0xe>
        sendDataHead(ID_ACC_X + i);
        serialize16(((float)accSmooth[i] / acc_1G) * 1000);
    }
}
 800ff68:	f107 070c 	add.w	r7, r7, #12
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd90      	pop	{r4, r7, pc}
 800ff70:	20001220 	.word	0x20001220
 800ff74:	20000118 	.word	0x20000118
 800ff78:	447a0000 	.word	0x447a0000

0800ff7c <sendBaro>:

static void sendBaro(void)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	af00      	add	r7, sp, #0
    sendDataHead(ID_ALTITUDE_BP);
 800ff80:	f04f 0010 	mov.w	r0, #16
 800ff84:	f7ff ff5e 	bl	800fe44 <sendDataHead>
    serialize16(BaroAlt / 100);
 800ff88:	4b13      	ldr	r3, [pc, #76]	; (800ffd8 <sendBaro+0x5c>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	4a13      	ldr	r2, [pc, #76]	; (800ffdc <sendBaro+0x60>)
 800ff8e:	fb82 1203 	smull	r1, r2, r2, r3
 800ff92:	ea4f 1262 	mov.w	r2, r2, asr #5
 800ff96:	ea4f 73e3 	mov.w	r3, r3, asr #31
 800ff9a:	1ad3      	subs	r3, r2, r3
 800ff9c:	b29b      	uxth	r3, r3
 800ff9e:	b21b      	sxth	r3, r3
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7ff ff8f 	bl	800fec4 <serialize16>
    sendDataHead(ID_ALTITUDE_AP);
 800ffa6:	f04f 0021 	mov.w	r0, #33	; 0x21
 800ffaa:	f7ff ff4b 	bl	800fe44 <sendDataHead>
    serialize16(BaroAlt % 100);
 800ffae:	4b0a      	ldr	r3, [pc, #40]	; (800ffd8 <sendBaro+0x5c>)
 800ffb0:	681a      	ldr	r2, [r3, #0]
 800ffb2:	4b0a      	ldr	r3, [pc, #40]	; (800ffdc <sendBaro+0x60>)
 800ffb4:	fb83 1302 	smull	r1, r3, r3, r2
 800ffb8:	ea4f 1163 	mov.w	r1, r3, asr #5
 800ffbc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ffc0:	1acb      	subs	r3, r1, r3
 800ffc2:	f04f 0164 	mov.w	r1, #100	; 0x64
 800ffc6:	fb01 f303 	mul.w	r3, r1, r3
 800ffca:	1ad3      	subs	r3, r2, r3
 800ffcc:	b29b      	uxth	r3, r3
 800ffce:	b21b      	sxth	r3, r3
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	f7ff ff77 	bl	800fec4 <serialize16>
}
 800ffd6:	bd80      	pop	{r7, pc}
 800ffd8:	20000790 	.word	0x20000790
 800ffdc:	51eb851f 	.word	0x51eb851f

0800ffe0 <sendTemperature1>:

static void sendTemperature1(void)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	af00      	add	r7, sp, #0
    sendDataHead(ID_TEMPRATURE1);
 800ffe4:	f04f 0002 	mov.w	r0, #2
 800ffe8:	f7ff ff2c 	bl	800fe44 <sendDataHead>
    serialize16(telemTemperature1 / 10);
 800ffec:	4b08      	ldr	r3, [pc, #32]	; (8010010 <sendTemperature1+0x30>)
 800ffee:	881b      	ldrh	r3, [r3, #0]
 800fff0:	b21b      	sxth	r3, r3
 800fff2:	4a08      	ldr	r2, [pc, #32]	; (8010014 <sendTemperature1+0x34>)
 800fff4:	fb82 1203 	smull	r1, r2, r2, r3
 800fff8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fffc:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8010000:	1ad3      	subs	r3, r2, r3
 8010002:	b29b      	uxth	r3, r3
 8010004:	b21b      	sxth	r3, r3
 8010006:	4618      	mov	r0, r3
 8010008:	f7ff ff5c 	bl	800fec4 <serialize16>
}
 801000c:	bd80      	pop	{r7, pc}
 801000e:	bf00      	nop
 8010010:	2000124c 	.word	0x2000124c
 8010014:	66666667 	.word	0x66666667

08010018 <sendTime>:

static void sendTime(void)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b082      	sub	sp, #8
 801001c:	af00      	add	r7, sp, #0
    uint32_t seconds = millis() / 1000;
 801001e:	f7f6 fb6f 	bl	8006700 <millis>
 8010022:	4602      	mov	r2, r0
 8010024:	4b1f      	ldr	r3, [pc, #124]	; (80100a4 <sendTime+0x8c>)
 8010026:	fba3 1302 	umull	r1, r3, r3, r2
 801002a:	ea4f 1393 	mov.w	r3, r3, lsr #6
 801002e:	607b      	str	r3, [r7, #4]
    uint8_t minutes = (seconds / 60) % 60;
 8010030:	687a      	ldr	r2, [r7, #4]
 8010032:	4b1d      	ldr	r3, [pc, #116]	; (80100a8 <sendTime+0x90>)
 8010034:	fba3 1302 	umull	r1, r3, r3, r2
 8010038:	ea4f 1153 	mov.w	r1, r3, lsr #5
 801003c:	4b1a      	ldr	r3, [pc, #104]	; (80100a8 <sendTime+0x90>)
 801003e:	fba3 2301 	umull	r2, r3, r3, r1
 8010042:	ea4f 1253 	mov.w	r2, r3, lsr #5
 8010046:	4613      	mov	r3, r2
 8010048:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801004c:	1a9b      	subs	r3, r3, r2
 801004e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010052:	1aca      	subs	r2, r1, r3
 8010054:	4613      	mov	r3, r2
 8010056:	70fb      	strb	r3, [r7, #3]

    // if we fly for more than an hour, something's wrong anyway
    sendDataHead(ID_HOUR_MINUTE);
 8010058:	f04f 0017 	mov.w	r0, #23
 801005c:	f7ff fef2 	bl	800fe44 <sendDataHead>
    serialize16(minutes << 8);
 8010060:	78fb      	ldrb	r3, [r7, #3]
 8010062:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8010066:	b29b      	uxth	r3, r3
 8010068:	b21b      	sxth	r3, r3
 801006a:	4618      	mov	r0, r3
 801006c:	f7ff ff2a 	bl	800fec4 <serialize16>
    sendDataHead(ID_SECOND);
 8010070:	f04f 0018 	mov.w	r0, #24
 8010074:	f7ff fee6 	bl	800fe44 <sendDataHead>
    serialize16(seconds % 60);
 8010078:	6879      	ldr	r1, [r7, #4]
 801007a:	4b0b      	ldr	r3, [pc, #44]	; (80100a8 <sendTime+0x90>)
 801007c:	fba3 2301 	umull	r2, r3, r3, r1
 8010080:	ea4f 1253 	mov.w	r2, r3, lsr #5
 8010084:	4613      	mov	r3, r2
 8010086:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801008a:	1a9b      	subs	r3, r3, r2
 801008c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010090:	1aca      	subs	r2, r1, r3
 8010092:	b293      	uxth	r3, r2
 8010094:	b21b      	sxth	r3, r3
 8010096:	4618      	mov	r0, r3
 8010098:	f7ff ff14 	bl	800fec4 <serialize16>
}
 801009c:	f107 0708 	add.w	r7, r7, #8
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}
 80100a4:	10624dd3 	.word	0x10624dd3
 80100a8:	88888889 	.word	0x88888889

080100ac <sendGPS>:

static void sendGPS(void)
{
 80100ac:	b580      	push	{r7, lr}
 80100ae:	af00      	add	r7, sp, #0
    sendDataHead(ID_LATITUDE_BP);
 80100b0:	f04f 0013 	mov.w	r0, #19
 80100b4:	f7ff fec6 	bl	800fe44 <sendDataHead>
    serialize16(abs(GPS_coord[LAT]) / 100000);
 80100b8:	4b48      	ldr	r3, [pc, #288]	; (80101dc <sendGPS+0x130>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	bfb8      	it	lt
 80100c0:	425b      	neglt	r3, r3
 80100c2:	4a47      	ldr	r2, [pc, #284]	; (80101e0 <sendGPS+0x134>)
 80100c4:	fb82 1203 	smull	r1, r2, r2, r3
 80100c8:	ea4f 3262 	mov.w	r2, r2, asr #13
 80100cc:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80100d0:	1ad3      	subs	r3, r2, r3
 80100d2:	b29b      	uxth	r3, r3
 80100d4:	b21b      	sxth	r3, r3
 80100d6:	4618      	mov	r0, r3
 80100d8:	f7ff fef4 	bl	800fec4 <serialize16>
    sendDataHead(ID_LATITUDE_AP);
 80100dc:	f04f 001b 	mov.w	r0, #27
 80100e0:	f7ff feb0 	bl	800fe44 <sendDataHead>
    serialize16((abs(GPS_coord[LAT]) / 10) % 10000);
 80100e4:	4b3d      	ldr	r3, [pc, #244]	; (80101dc <sendGPS+0x130>)
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	bfb8      	it	lt
 80100ec:	425b      	neglt	r3, r3
 80100ee:	4a3d      	ldr	r2, [pc, #244]	; (80101e4 <sendGPS+0x138>)
 80100f0:	fb82 1203 	smull	r1, r2, r2, r3
 80100f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80100f8:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80100fc:	1ad2      	subs	r2, r2, r3
 80100fe:	4b3a      	ldr	r3, [pc, #232]	; (80101e8 <sendGPS+0x13c>)
 8010100:	fb83 1302 	smull	r1, r3, r3, r2
 8010104:	ea4f 3123 	mov.w	r1, r3, asr #12
 8010108:	ea4f 73e2 	mov.w	r3, r2, asr #31
 801010c:	1acb      	subs	r3, r1, r3
 801010e:	f242 7110 	movw	r1, #10000	; 0x2710
 8010112:	fb01 f303 	mul.w	r3, r1, r3
 8010116:	1ad3      	subs	r3, r2, r3
 8010118:	b29b      	uxth	r3, r3
 801011a:	b21b      	sxth	r3, r3
 801011c:	4618      	mov	r0, r3
 801011e:	f7ff fed1 	bl	800fec4 <serialize16>

    sendDataHead(ID_N_S);
 8010122:	f04f 0023 	mov.w	r0, #35	; 0x23
 8010126:	f7ff fe8d 	bl	800fe44 <sendDataHead>
    serialize16(GPS_coord[LAT] < 0 ? 'S' : 'N');
 801012a:	4b2c      	ldr	r3, [pc, #176]	; (80101dc <sendGPS+0x130>)
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	2b00      	cmp	r3, #0
 8010130:	da02      	bge.n	8010138 <sendGPS+0x8c>
 8010132:	f04f 0353 	mov.w	r3, #83	; 0x53
 8010136:	e001      	b.n	801013c <sendGPS+0x90>
 8010138:	f04f 034e 	mov.w	r3, #78	; 0x4e
 801013c:	b21b      	sxth	r3, r3
 801013e:	4618      	mov	r0, r3
 8010140:	f7ff fec0 	bl	800fec4 <serialize16>

    sendDataHead(ID_LONGITUDE_BP);
 8010144:	f04f 0012 	mov.w	r0, #18
 8010148:	f7ff fe7c 	bl	800fe44 <sendDataHead>
    serialize16(abs(GPS_coord[LON]) / 100000);
 801014c:	4b23      	ldr	r3, [pc, #140]	; (80101dc <sendGPS+0x130>)
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	2b00      	cmp	r3, #0
 8010152:	bfb8      	it	lt
 8010154:	425b      	neglt	r3, r3
 8010156:	4a22      	ldr	r2, [pc, #136]	; (80101e0 <sendGPS+0x134>)
 8010158:	fb82 1203 	smull	r1, r2, r2, r3
 801015c:	ea4f 3262 	mov.w	r2, r2, asr #13
 8010160:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8010164:	1ad3      	subs	r3, r2, r3
 8010166:	b29b      	uxth	r3, r3
 8010168:	b21b      	sxth	r3, r3
 801016a:	4618      	mov	r0, r3
 801016c:	f7ff feaa 	bl	800fec4 <serialize16>
    sendDataHead(ID_LONGITUDE_AP);
 8010170:	f04f 001a 	mov.w	r0, #26
 8010174:	f7ff fe66 	bl	800fe44 <sendDataHead>
    serialize16((abs(GPS_coord[LON]) / 10) % 10000);
 8010178:	4b18      	ldr	r3, [pc, #96]	; (80101dc <sendGPS+0x130>)
 801017a:	685b      	ldr	r3, [r3, #4]
 801017c:	2b00      	cmp	r3, #0
 801017e:	bfb8      	it	lt
 8010180:	425b      	neglt	r3, r3
 8010182:	4a18      	ldr	r2, [pc, #96]	; (80101e4 <sendGPS+0x138>)
 8010184:	fb82 1203 	smull	r1, r2, r2, r3
 8010188:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801018c:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8010190:	1ad2      	subs	r2, r2, r3
 8010192:	4b15      	ldr	r3, [pc, #84]	; (80101e8 <sendGPS+0x13c>)
 8010194:	fb83 1302 	smull	r1, r3, r3, r2
 8010198:	ea4f 3123 	mov.w	r1, r3, asr #12
 801019c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80101a0:	1acb      	subs	r3, r1, r3
 80101a2:	f242 7110 	movw	r1, #10000	; 0x2710
 80101a6:	fb01 f303 	mul.w	r3, r1, r3
 80101aa:	1ad3      	subs	r3, r2, r3
 80101ac:	b29b      	uxth	r3, r3
 80101ae:	b21b      	sxth	r3, r3
 80101b0:	4618      	mov	r0, r3
 80101b2:	f7ff fe87 	bl	800fec4 <serialize16>
    sendDataHead(ID_E_W);
 80101b6:	f04f 0022 	mov.w	r0, #34	; 0x22
 80101ba:	f7ff fe43 	bl	800fe44 <sendDataHead>
    serialize16(GPS_coord[LON] < 0 ? 'W' : 'E');
 80101be:	4b07      	ldr	r3, [pc, #28]	; (80101dc <sendGPS+0x130>)
 80101c0:	685b      	ldr	r3, [r3, #4]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	da02      	bge.n	80101cc <sendGPS+0x120>
 80101c6:	f04f 0357 	mov.w	r3, #87	; 0x57
 80101ca:	e001      	b.n	80101d0 <sendGPS+0x124>
 80101cc:	f04f 0345 	mov.w	r3, #69	; 0x45
 80101d0:	b21b      	sxth	r3, r3
 80101d2:	4618      	mov	r0, r3
 80101d4:	f7ff fe76 	bl	800fec4 <serialize16>
}
 80101d8:	bd80      	pop	{r7, pc}
 80101da:	bf00      	nop
 80101dc:	200012cc 	.word	0x200012cc
 80101e0:	14f8b589 	.word	0x14f8b589
 80101e4:	66666667 	.word	0x66666667
 80101e8:	68db8bad 	.word	0x68db8bad

080101ec <sendVoltage>:
 *
 * NOTE: This sends voltage divided by batteryCellCount. To get the real
 * battery voltage, you need to multiply the value by batteryCellCount.
 */
static void sendVoltage(void)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b082      	sub	sp, #8
 80101f0:	af00      	add	r7, sp, #0
     *  llll llll cccc hhhh
     *  l: Low voltage bits
     *  h: High voltage bits
     *  c: Cell number (starting at 0)
     */
    cellVoltage = vbat / batteryCellCount;
 80101f2:	4b2a      	ldr	r3, [pc, #168]	; (801029c <sendVoltage+0xb0>)
 80101f4:	781a      	ldrb	r2, [r3, #0]
 80101f6:	4b2a      	ldr	r3, [pc, #168]	; (80102a0 <sendVoltage+0xb4>)
 80101f8:	781b      	ldrb	r3, [r3, #0]
 80101fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80101fe:	b2db      	uxtb	r3, r3
 8010200:	607b      	str	r3, [r7, #4]

    // Map to 12 bit range
    cellVoltage = (cellVoltage * 2100) / 42;
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	f640 0234 	movw	r2, #2100	; 0x834
 8010208:	fb02 f303 	mul.w	r3, r2, r3
 801020c:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8010210:	4b24      	ldr	r3, [pc, #144]	; (80102a4 <sendVoltage+0xb8>)
 8010212:	fba3 1302 	umull	r1, r3, r3, r2
 8010216:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801021a:	607b      	str	r3, [r7, #4]

    cellNumber = currentCell % batteryCellCount;
 801021c:	4b22      	ldr	r3, [pc, #136]	; (80102a8 <sendVoltage+0xbc>)
 801021e:	881b      	ldrh	r3, [r3, #0]
 8010220:	4a1f      	ldr	r2, [pc, #124]	; (80102a0 <sendVoltage+0xb4>)
 8010222:	7812      	ldrb	r2, [r2, #0]
 8010224:	fb93 f1f2 	sdiv	r1, r3, r2
 8010228:	fb02 f201 	mul.w	r2, r2, r1
 801022c:	1a9b      	subs	r3, r3, r2
 801022e:	807b      	strh	r3, [r7, #2]

    // Cell number is at bit 9-12
    payload = (cellNumber << 4);
 8010230:	887b      	ldrh	r3, [r7, #2]
 8010232:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8010236:	803b      	strh	r3, [r7, #0]

    // Lower voltage bits are at bit 0-8
    payload |= ((cellVoltage & 0x0ff) << 8);
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	b29b      	uxth	r3, r3
 801023c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8010240:	b29a      	uxth	r2, r3
 8010242:	883b      	ldrh	r3, [r7, #0]
 8010244:	4313      	orrs	r3, r2
 8010246:	803b      	strh	r3, [r7, #0]

    // Higher voltage bits are at bits 13-15
    payload |= ((cellVoltage & 0xf00) >> 8);
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801024e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8010252:	b29a      	uxth	r2, r3
 8010254:	883b      	ldrh	r3, [r7, #0]
 8010256:	4313      	orrs	r3, r2
 8010258:	803b      	strh	r3, [r7, #0]

    sendDataHead(ID_VOLT);
 801025a:	f04f 0006 	mov.w	r0, #6
 801025e:	f7ff fdf1 	bl	800fe44 <sendDataHead>
    serialize16(payload);
 8010262:	883b      	ldrh	r3, [r7, #0]
 8010264:	b21b      	sxth	r3, r3
 8010266:	4618      	mov	r0, r3
 8010268:	f7ff fe2c 	bl	800fec4 <serialize16>

    currentCell++;
 801026c:	4b0e      	ldr	r3, [pc, #56]	; (80102a8 <sendVoltage+0xbc>)
 801026e:	881b      	ldrh	r3, [r3, #0]
 8010270:	f103 0301 	add.w	r3, r3, #1
 8010274:	b29a      	uxth	r2, r3
 8010276:	4b0c      	ldr	r3, [pc, #48]	; (80102a8 <sendVoltage+0xbc>)
 8010278:	801a      	strh	r2, [r3, #0]
    currentCell %= batteryCellCount;
 801027a:	4b0b      	ldr	r3, [pc, #44]	; (80102a8 <sendVoltage+0xbc>)
 801027c:	881b      	ldrh	r3, [r3, #0]
 801027e:	4a08      	ldr	r2, [pc, #32]	; (80102a0 <sendVoltage+0xb4>)
 8010280:	7812      	ldrb	r2, [r2, #0]
 8010282:	fb93 f1f2 	sdiv	r1, r3, r2
 8010286:	fb02 f201 	mul.w	r2, r2, r1
 801028a:	1a9b      	subs	r3, r3, r2
 801028c:	b29a      	uxth	r2, r3
 801028e:	4b06      	ldr	r3, [pc, #24]	; (80102a8 <sendVoltage+0xbc>)
 8010290:	801a      	strh	r2, [r3, #0]
}
 8010292:	f107 0708 	add.w	r7, r7, #8
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}
 801029a:	bf00      	nop
 801029c:	200012a0 	.word	0x200012a0
 80102a0:	20000114 	.word	0x20000114
 80102a4:	30c30c31 	.word	0x30c30c31
 80102a8:	20000bde 	.word	0x20000bde

080102ac <sendVoltageAmp>:

/*
 * Send voltage with ID_VOLTAGE_AMP
 */
static void sendVoltageAmp()
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b082      	sub	sp, #8
 80102b0:	af00      	add	r7, sp, #0
    uint16_t voltage = (vbat * 110) / 21;
 80102b2:	4b21      	ldr	r3, [pc, #132]	; (8010338 <sendVoltageAmp+0x8c>)
 80102b4:	781b      	ldrb	r3, [r3, #0]
 80102b6:	f04f 026e 	mov.w	r2, #110	; 0x6e
 80102ba:	fb02 f303 	mul.w	r3, r2, r3
 80102be:	4a1f      	ldr	r2, [pc, #124]	; (801033c <sendVoltageAmp+0x90>)
 80102c0:	fb82 1203 	smull	r1, r2, r2, r3
 80102c4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80102c8:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80102cc:	1ad3      	subs	r3, r2, r3
 80102ce:	80fb      	strh	r3, [r7, #6]

    sendDataHead(ID_VOLTAGE_AMP_BP);
 80102d0:	f04f 003a 	mov.w	r0, #58	; 0x3a
 80102d4:	f7ff fdb6 	bl	800fe44 <sendDataHead>
    serialize16(voltage / 100);
 80102d8:	88fa      	ldrh	r2, [r7, #6]
 80102da:	4b19      	ldr	r3, [pc, #100]	; (8010340 <sendVoltageAmp+0x94>)
 80102dc:	fba3 1302 	umull	r1, r3, r3, r2
 80102e0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80102e4:	b29b      	uxth	r3, r3
 80102e6:	b29b      	uxth	r3, r3
 80102e8:	b21b      	sxth	r3, r3
 80102ea:	4618      	mov	r0, r3
 80102ec:	f7ff fdea 	bl	800fec4 <serialize16>
    sendDataHead(ID_VOLTAGE_AMP_AP);
 80102f0:	f04f 003b 	mov.w	r0, #59	; 0x3b
 80102f4:	f7ff fda6 	bl	800fe44 <sendDataHead>
    serialize16(((voltage % 100) + 5) / 10);
 80102f8:	88fb      	ldrh	r3, [r7, #6]
 80102fa:	4a11      	ldr	r2, [pc, #68]	; (8010340 <sendVoltageAmp+0x94>)
 80102fc:	fba2 1203 	umull	r1, r2, r2, r3
 8010300:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8010304:	f04f 0164 	mov.w	r1, #100	; 0x64
 8010308:	fb01 f202 	mul.w	r2, r1, r2
 801030c:	1a9b      	subs	r3, r3, r2
 801030e:	b29b      	uxth	r3, r3
 8010310:	f103 0305 	add.w	r3, r3, #5
 8010314:	4a0b      	ldr	r2, [pc, #44]	; (8010344 <sendVoltageAmp+0x98>)
 8010316:	fb82 1203 	smull	r1, r2, r2, r3
 801031a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801031e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8010322:	1ad3      	subs	r3, r2, r3
 8010324:	b29b      	uxth	r3, r3
 8010326:	b21b      	sxth	r3, r3
 8010328:	4618      	mov	r0, r3
 801032a:	f7ff fdcb 	bl	800fec4 <serialize16>
}
 801032e:	f107 0708 	add.w	r7, r7, #8
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}
 8010336:	bf00      	nop
 8010338:	200012a0 	.word	0x200012a0
 801033c:	30c30c31 	.word	0x30c30c31
 8010340:	51eb851f 	.word	0x51eb851f
 8010344:	66666667 	.word	0x66666667

08010348 <sendHeading>:

static void sendHeading(void)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	af00      	add	r7, sp, #0
    sendDataHead(ID_COURSE_BP);
 801034c:	f04f 0014 	mov.w	r0, #20
 8010350:	f7ff fd78 	bl	800fe44 <sendDataHead>
    serialize16(heading);
 8010354:	4b07      	ldr	r3, [pc, #28]	; (8010374 <sendHeading+0x2c>)
 8010356:	881b      	ldrh	r3, [r3, #0]
 8010358:	b21b      	sxth	r3, r3
 801035a:	4618      	mov	r0, r3
 801035c:	f7ff fdb2 	bl	800fec4 <serialize16>
    sendDataHead(ID_COURSE_AP);
 8010360:	f04f 001c 	mov.w	r0, #28
 8010364:	f7ff fd6e 	bl	800fe44 <sendDataHead>
    serialize16(0);
 8010368:	f04f 0000 	mov.w	r0, #0
 801036c:	f7ff fdaa 	bl	800fec4 <serialize16>
}
 8010370:	bd80      	pop	{r7, pc}
 8010372:	bf00      	nop
 8010374:	2000133c 	.word	0x2000133c

08010378 <initTelemetry>:

static bool telemetryEnabled = false;

void initTelemetry(bool State)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b082      	sub	sp, #8
 801037c:	af00      	add	r7, sp, #0
 801037e:	4603      	mov	r3, r0
 8010380:	71fb      	strb	r3, [r7, #7]
    if (State != telemetryEnabled) {
 8010382:	4b0d      	ldr	r3, [pc, #52]	; (80103b8 <initTelemetry+0x40>)
 8010384:	781b      	ldrb	r3, [r3, #0]
 8010386:	79fa      	ldrb	r2, [r7, #7]
 8010388:	429a      	cmp	r2, r3
 801038a:	d010      	beq.n	80103ae <initTelemetry+0x36>
        if (State)
 801038c:	79fb      	ldrb	r3, [r7, #7]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d004      	beq.n	801039c <initTelemetry+0x24>
            serialInit(9600);
 8010392:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8010396:	f7fe fbf3 	bl	800eb80 <serialInit>
 801039a:	e005      	b.n	80103a8 <initTelemetry+0x30>
        else
            serialInit(mcfg.serial_baudrate);
 801039c:	4b07      	ldr	r3, [pc, #28]	; (80103bc <initTelemetry+0x44>)
 801039e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80103a2:	4618      	mov	r0, r3
 80103a4:	f7fe fbec 	bl	800eb80 <serialInit>
        telemetryEnabled = State;
 80103a8:	4b03      	ldr	r3, [pc, #12]	; (80103b8 <initTelemetry+0x40>)
 80103aa:	79fa      	ldrb	r2, [r7, #7]
 80103ac:	701a      	strb	r2, [r3, #0]
    }
}
 80103ae:	f107 0708 	add.w	r7, r7, #8
 80103b2:	46bd      	mov	sp, r7
 80103b4:	bd80      	pop	{r7, pc}
 80103b6:	bf00      	nop
 80103b8:	20000bd4 	.word	0x20000bd4
 80103bc:	20000c7c 	.word	0x20000c7c

080103c0 <sendTelemetry>:

static uint32_t lastCycleTime = 0;
static uint8_t cycleNum = 0;

void sendTelemetry(void)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	af00      	add	r7, sp, #0
    if (millis() - lastCycleTime >= CYCLETIME) {
 80103c4:	f7f6 f99c 	bl	8006700 <millis>
 80103c8:	4602      	mov	r2, r0
 80103ca:	4b27      	ldr	r3, [pc, #156]	; (8010468 <sendTelemetry+0xa8>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	1ad3      	subs	r3, r2, r3
 80103d0:	2b7c      	cmp	r3, #124	; 0x7c
 80103d2:	d947      	bls.n	8010464 <sendTelemetry+0xa4>
        lastCycleTime = millis();
 80103d4:	f7f6 f994 	bl	8006700 <millis>
 80103d8:	4602      	mov	r2, r0
 80103da:	4b23      	ldr	r3, [pc, #140]	; (8010468 <sendTelemetry+0xa8>)
 80103dc:	601a      	str	r2, [r3, #0]
        cycleNum++;
 80103de:	4b23      	ldr	r3, [pc, #140]	; (801046c <sendTelemetry+0xac>)
 80103e0:	781b      	ldrb	r3, [r3, #0]
 80103e2:	f103 0301 	add.w	r3, r3, #1
 80103e6:	b2da      	uxtb	r2, r3
 80103e8:	4b20      	ldr	r3, [pc, #128]	; (801046c <sendTelemetry+0xac>)
 80103ea:	701a      	strb	r2, [r3, #0]

        // Sent every 125ms
        sendAccel();
 80103ec:	f7ff fd84 	bl	800fef8 <sendAccel>
        sendTelemetryTail();
 80103f0:	f7ff fd3a 	bl	800fe68 <sendTelemetryTail>

        if ((cycleNum % 4) == 0) {      // Sent every 500ms
 80103f4:	4b1d      	ldr	r3, [pc, #116]	; (801046c <sendTelemetry+0xac>)
 80103f6:	781b      	ldrb	r3, [r3, #0]
 80103f8:	f003 0303 	and.w	r3, r3, #3
 80103fc:	b2db      	uxtb	r3, r3
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d105      	bne.n	801040e <sendTelemetry+0x4e>
            sendBaro();
 8010402:	f7ff fdbb 	bl	800ff7c <sendBaro>
            sendHeading();
 8010406:	f7ff ff9f 	bl	8010348 <sendHeading>
            sendTelemetryTail();
 801040a:	f7ff fd2d 	bl	800fe68 <sendTelemetryTail>
        }

        if ((cycleNum % 8) == 0) {      // Sent every 1s
 801040e:	4b17      	ldr	r3, [pc, #92]	; (801046c <sendTelemetry+0xac>)
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	f003 0307 	and.w	r3, r3, #7
 8010416:	b2db      	uxtb	r3, r3
 8010418:	2b00      	cmp	r3, #0
 801041a:	d117      	bne.n	801044c <sendTelemetry+0x8c>
            sendTemperature1();
 801041c:	f7ff fde0 	bl	800ffe0 <sendTemperature1>

            if (feature(FEATURE_VBAT)) {
 8010420:	f04f 0002 	mov.w	r0, #2
 8010424:	f7f2 fb76 	bl	8002b14 <feature>
 8010428:	4603      	mov	r3, r0
 801042a:	2b00      	cmp	r3, #0
 801042c:	d003      	beq.n	8010436 <sendTelemetry+0x76>
                sendVoltage();
 801042e:	f7ff fedd 	bl	80101ec <sendVoltage>
                sendVoltageAmp();
 8010432:	f7ff ff3b 	bl	80102ac <sendVoltageAmp>
            }

            if (sensors(SENSOR_GPS))
 8010436:	f04f 0010 	mov.w	r0, #16
 801043a:	f7f2 fb25 	bl	8002a88 <sensors>
 801043e:	4603      	mov	r3, r0
 8010440:	2b00      	cmp	r3, #0
 8010442:	d001      	beq.n	8010448 <sendTelemetry+0x88>
                sendGPS();
 8010444:	f7ff fe32 	bl	80100ac <sendGPS>

            sendTelemetryTail();
 8010448:	f7ff fd0e 	bl	800fe68 <sendTelemetryTail>
        }

        if (cycleNum == 40) {     //Frame 3: Sent every 5s
 801044c:	4b07      	ldr	r3, [pc, #28]	; (801046c <sendTelemetry+0xac>)
 801044e:	781b      	ldrb	r3, [r3, #0]
 8010450:	2b28      	cmp	r3, #40	; 0x28
 8010452:	d107      	bne.n	8010464 <sendTelemetry+0xa4>
            cycleNum = 0;
 8010454:	4b05      	ldr	r3, [pc, #20]	; (801046c <sendTelemetry+0xac>)
 8010456:	f04f 0200 	mov.w	r2, #0
 801045a:	701a      	strb	r2, [r3, #0]
            sendTime();
 801045c:	f7ff fddc 	bl	8010018 <sendTime>
            sendTelemetryTail();
 8010460:	f7ff fd02 	bl	800fe68 <sendTelemetryTail>
        }
    }
}
 8010464:	bd80      	pop	{r7, pc}
 8010466:	bf00      	nop
 8010468:	20000bd8 	.word	0x20000bd8
 801046c:	20000bdc 	.word	0x20000bdc

08010470 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8010470:	b480      	push	{r7}
 8010472:	b083      	sub	sp, #12
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8010478:	4a05      	ldr	r2, [pc, #20]	; (8010490 <NVIC_PriorityGroupConfig+0x20>)
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010484:	60d3      	str	r3, [r2, #12]
}
 8010486:	f107 070c 	add.w	r7, r7, #12
 801048a:	46bd      	mov	sp, r7
 801048c:	bc80      	pop	{r7}
 801048e:	4770      	bx	lr
 8010490:	e000ed00 	.word	0xe000ed00

08010494 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8010494:	b480      	push	{r7}
 8010496:	b087      	sub	sp, #28
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 801049c:	f04f 0300 	mov.w	r3, #0
 80104a0:	617b      	str	r3, [r7, #20]
 80104a2:	f04f 0300 	mov.w	r3, #0
 80104a6:	613b      	str	r3, [r7, #16]
 80104a8:	f04f 030f 	mov.w	r3, #15
 80104ac:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	78db      	ldrb	r3, [r3, #3]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d03d      	beq.n	8010532 <NVIC_Init+0x9e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80104b6:	4b2a      	ldr	r3, [pc, #168]	; (8010560 <NVIC_Init+0xcc>)
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	ea6f 0303 	mvn.w	r3, r3
 80104be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80104c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80104c6:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	f1c3 0304 	rsb	r3, r3, #4
 80104ce:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80104d0:	697b      	ldr	r3, [r7, #20]
 80104d2:	68fa      	ldr	r2, [r7, #12]
 80104d4:	fa22 f303 	lsr.w	r3, r2, r3
 80104d8:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	785b      	ldrb	r3, [r3, #1]
 80104de:	461a      	mov	r2, r3
 80104e0:	693b      	ldr	r3, [r7, #16]
 80104e2:	fa02 f303 	lsl.w	r3, r2, r3
 80104e6:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	789b      	ldrb	r3, [r3, #2]
 80104ec:	461a      	mov	r2, r3
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	4013      	ands	r3, r2
 80104f2:	697a      	ldr	r2, [r7, #20]
 80104f4:	4313      	orrs	r3, r2
 80104f6:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80104f8:	697b      	ldr	r3, [r7, #20]
 80104fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80104fe:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8010500:	4918      	ldr	r1, [pc, #96]	; (8010564 <NVIC_Init+0xd0>)
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	781b      	ldrb	r3, [r3, #0]
 8010506:	697a      	ldr	r2, [r7, #20]
 8010508:	b2d2      	uxtb	r2, r2
 801050a:	18cb      	adds	r3, r1, r3
 801050c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8010510:	4b14      	ldr	r3, [pc, #80]	; (8010564 <NVIC_Init+0xd0>)
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	7812      	ldrb	r2, [r2, #0]
 8010516:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801051a:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 801051c:	6879      	ldr	r1, [r7, #4]
 801051e:	7809      	ldrb	r1, [r1, #0]
 8010520:	f001 011f 	and.w	r1, r1, #31
 8010524:	f04f 0001 	mov.w	r0, #1
 8010528:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 801052c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8010530:	e011      	b.n	8010556 <NVIC_Init+0xc2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8010532:	4b0c      	ldr	r3, [pc, #48]	; (8010564 <NVIC_Init+0xd0>)
 8010534:	687a      	ldr	r2, [r7, #4]
 8010536:	7812      	ldrb	r2, [r2, #0]
 8010538:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801053c:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 801053e:	6879      	ldr	r1, [r7, #4]
 8010540:	7809      	ldrb	r1, [r1, #0]
 8010542:	f001 011f 	and.w	r1, r1, #31
 8010546:	f04f 0001 	mov.w	r0, #1
 801054a:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 801054e:	f102 0220 	add.w	r2, r2, #32
 8010552:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8010556:	f107 071c 	add.w	r7, r7, #28
 801055a:	46bd      	mov	sp, r7
 801055c:	bc80      	pop	{r7}
 801055e:	4770      	bx	lr
 8010560:	e000ed00 	.word	0xe000ed00
 8010564:	e000e100 	.word	0xe000e100

08010568 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8010568:	b480      	push	{r7}
 801056a:	b083      	sub	sp, #12
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
 8010570:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8010572:	4a07      	ldr	r2, [pc, #28]	; (8010590 <NVIC_SetVectorTable+0x28>)
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 801057a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801057e:	6879      	ldr	r1, [r7, #4]
 8010580:	430b      	orrs	r3, r1
 8010582:	6093      	str	r3, [r2, #8]
}
 8010584:	f107 070c 	add.w	r7, r7, #12
 8010588:	46bd      	mov	sp, r7
 801058a:	bc80      	pop	{r7}
 801058c:	4770      	bx	lr
 801058e:	bf00      	nop
 8010590:	e000ed00 	.word	0xe000ed00

08010594 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8010594:	b480      	push	{r7}
 8010596:	b083      	sub	sp, #12
 8010598:	af00      	add	r7, sp, #0
 801059a:	4602      	mov	r2, r0
 801059c:	460b      	mov	r3, r1
 801059e:	71fa      	strb	r2, [r7, #7]
 80105a0:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80105a2:	79bb      	ldrb	r3, [r7, #6]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d006      	beq.n	80105b6 <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 80105a8:	4b09      	ldr	r3, [pc, #36]	; (80105d0 <NVIC_SystemLPConfig+0x3c>)
 80105aa:	4a09      	ldr	r2, [pc, #36]	; (80105d0 <NVIC_SystemLPConfig+0x3c>)
 80105ac:	6911      	ldr	r1, [r2, #16]
 80105ae:	79fa      	ldrb	r2, [r7, #7]
 80105b0:	430a      	orrs	r2, r1
 80105b2:	611a      	str	r2, [r3, #16]
 80105b4:	e007      	b.n	80105c6 <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80105b6:	4b06      	ldr	r3, [pc, #24]	; (80105d0 <NVIC_SystemLPConfig+0x3c>)
 80105b8:	4a05      	ldr	r2, [pc, #20]	; (80105d0 <NVIC_SystemLPConfig+0x3c>)
 80105ba:	6911      	ldr	r1, [r2, #16]
 80105bc:	79fa      	ldrb	r2, [r7, #7]
 80105be:	ea6f 0202 	mvn.w	r2, r2
 80105c2:	400a      	ands	r2, r1
 80105c4:	611a      	str	r2, [r3, #16]
  }
}
 80105c6:	f107 070c 	add.w	r7, r7, #12
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bc80      	pop	{r7}
 80105ce:	4770      	bx	lr
 80105d0:	e000ed00 	.word	0xe000ed00

080105d4 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b083      	sub	sp, #12
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2b04      	cmp	r3, #4
 80105e0:	d106      	bne.n	80105f0 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80105e2:	4b09      	ldr	r3, [pc, #36]	; (8010608 <SysTick_CLKSourceConfig+0x34>)
 80105e4:	4a08      	ldr	r2, [pc, #32]	; (8010608 <SysTick_CLKSourceConfig+0x34>)
 80105e6:	6812      	ldr	r2, [r2, #0]
 80105e8:	f042 0204 	orr.w	r2, r2, #4
 80105ec:	601a      	str	r2, [r3, #0]
 80105ee:	e005      	b.n	80105fc <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80105f0:	4b05      	ldr	r3, [pc, #20]	; (8010608 <SysTick_CLKSourceConfig+0x34>)
 80105f2:	4a05      	ldr	r2, [pc, #20]	; (8010608 <SysTick_CLKSourceConfig+0x34>)
 80105f4:	6812      	ldr	r2, [r2, #0]
 80105f6:	f022 0204 	bic.w	r2, r2, #4
 80105fa:	601a      	str	r2, [r3, #0]
  }
}
 80105fc:	f107 070c 	add.w	r7, r7, #12
 8010600:	46bd      	mov	sp, r7
 8010602:	bc80      	pop	{r7}
 8010604:	4770      	bx	lr
 8010606:	bf00      	nop
 8010608:	e000e010 	.word	0xe000e010

0801060c <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b082      	sub	sp, #8
 8010610:	af00      	add	r7, sp, #0
 8010612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	4b1a      	ldr	r3, [pc, #104]	; (8010680 <ADC_DeInit+0x74>)
 8010618:	429a      	cmp	r2, r3
 801061a:	d10c      	bne.n	8010636 <ADC_DeInit+0x2a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 801061c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010620:	f04f 0101 	mov.w	r1, #1
 8010624:	f003 f90a 	bl	801383c <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8010628:	f44f 7000 	mov.w	r0, #512	; 0x200
 801062c:	f04f 0100 	mov.w	r1, #0
 8010630:	f003 f904 	bl	801383c <RCC_APB2PeriphResetCmd>
 8010634:	e020      	b.n	8010678 <ADC_DeInit+0x6c>
  }
  else if (ADCx == ADC2)
 8010636:	687a      	ldr	r2, [r7, #4]
 8010638:	4b12      	ldr	r3, [pc, #72]	; (8010684 <ADC_DeInit+0x78>)
 801063a:	429a      	cmp	r2, r3
 801063c:	d10c      	bne.n	8010658 <ADC_DeInit+0x4c>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 801063e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8010642:	f04f 0101 	mov.w	r1, #1
 8010646:	f003 f8f9 	bl	801383c <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 801064a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 801064e:	f04f 0100 	mov.w	r1, #0
 8010652:	f003 f8f3 	bl	801383c <RCC_APB2PeriphResetCmd>
 8010656:	e00f      	b.n	8010678 <ADC_DeInit+0x6c>
  }
  else
  {
    if (ADCx == ADC3)
 8010658:	687a      	ldr	r2, [r7, #4]
 801065a:	4b0b      	ldr	r3, [pc, #44]	; (8010688 <ADC_DeInit+0x7c>)
 801065c:	429a      	cmp	r2, r3
 801065e:	d10b      	bne.n	8010678 <ADC_DeInit+0x6c>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8010660:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8010664:	f04f 0101 	mov.w	r1, #1
 8010668:	f003 f8e8 	bl	801383c <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 801066c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8010670:	f04f 0100 	mov.w	r1, #0
 8010674:	f003 f8e2 	bl	801383c <RCC_APB2PeriphResetCmd>
    }
  }
}
 8010678:	f107 0708 	add.w	r7, r7, #8
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}
 8010680:	40012400 	.word	0x40012400
 8010684:	40012800 	.word	0x40012800
 8010688:	40013c00 	.word	0x40013c00

0801068c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 801068c:	b480      	push	{r7}
 801068e:	b085      	sub	sp, #20
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
 8010694:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8010696:	f04f 0300 	mov.w	r3, #0
 801069a:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 801069c:	f04f 0300 	mov.w	r3, #0
 80106a0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	685b      	ldr	r3, [r3, #4]
 80106a6:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80106ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80106b2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80106b4:	683b      	ldr	r3, [r7, #0]
 80106b6:	681a      	ldr	r2, [r3, #0]
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	791b      	ldrb	r3, [r3, #4]
 80106bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80106c0:	4313      	orrs	r3, r2
 80106c2:	68fa      	ldr	r2, [r7, #12]
 80106c4:	4313      	orrs	r3, r2
 80106c6:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	68fa      	ldr	r2, [r7, #12]
 80106cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	689b      	ldr	r3, [r3, #8]
 80106d2:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80106d4:	68fa      	ldr	r2, [r7, #12]
 80106d6:	4b18      	ldr	r3, [pc, #96]	; (8010738 <ADC_Init+0xac>)
 80106d8:	4013      	ands	r3, r2
 80106da:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	68da      	ldr	r2, [r3, #12]
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	689b      	ldr	r3, [r3, #8]
 80106e4:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	795b      	ldrb	r3, [r3, #5]
 80106ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80106ee:	4313      	orrs	r3, r2
 80106f0:	68fa      	ldr	r2, [r7, #12]
 80106f2:	4313      	orrs	r3, r2
 80106f4:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	68fa      	ldr	r2, [r7, #12]
 80106fa:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010700:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8010708:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 801070a:	683b      	ldr	r3, [r7, #0]
 801070c:	7c1b      	ldrb	r3, [r3, #16]
 801070e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010712:	b2da      	uxtb	r2, r3
 8010714:	7afb      	ldrb	r3, [r7, #11]
 8010716:	4313      	orrs	r3, r2
 8010718:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 801071a:	7afb      	ldrb	r3, [r7, #11]
 801071c:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8010720:	68fa      	ldr	r2, [r7, #12]
 8010722:	4313      	orrs	r3, r2
 8010724:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	68fa      	ldr	r2, [r7, #12]
 801072a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 801072c:	f107 0714 	add.w	r7, r7, #20
 8010730:	46bd      	mov	sp, r7
 8010732:	bc80      	pop	{r7}
 8010734:	4770      	bx	lr
 8010736:	bf00      	nop
 8010738:	fff1f7fd 	.word	0xfff1f7fd

0801073c <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 801073c:	b480      	push	{r7}
 801073e:	b083      	sub	sp, #12
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	f04f 0200 	mov.w	r2, #0
 801074a:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	f04f 0200 	mov.w	r2, #0
 8010752:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	f04f 0200 	mov.w	r2, #0
 801075a:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f04f 0200 	mov.w	r2, #0
 8010762:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f04f 0200 	mov.w	r2, #0
 801076a:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	f04f 0201 	mov.w	r2, #1
 8010772:	741a      	strb	r2, [r3, #16]
}
 8010774:	f107 070c 	add.w	r7, r7, #12
 8010778:	46bd      	mov	sp, r7
 801077a:	bc80      	pop	{r7}
 801077c:	4770      	bx	lr
 801077e:	bf00      	nop

08010780 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010780:	b480      	push	{r7}
 8010782:	b083      	sub	sp, #12
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
 8010788:	460b      	mov	r3, r1
 801078a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 801078c:	78fb      	ldrb	r3, [r7, #3]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d006      	beq.n	80107a0 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	689b      	ldr	r3, [r3, #8]
 8010796:	f043 0201 	orr.w	r2, r3, #1
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	609a      	str	r2, [r3, #8]
 801079e:	e005      	b.n	80107ac <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	689b      	ldr	r3, [r3, #8]
 80107a4:	f023 0201 	bic.w	r2, r3, #1
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	609a      	str	r2, [r3, #8]
  }
}
 80107ac:	f107 070c 	add.w	r7, r7, #12
 80107b0:	46bd      	mov	sp, r7
 80107b2:	bc80      	pop	{r7}
 80107b4:	4770      	bx	lr
 80107b6:	bf00      	nop

080107b8 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
 80107c0:	460b      	mov	r3, r1
 80107c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80107c4:	78fb      	ldrb	r3, [r7, #3]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d006      	beq.n	80107d8 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	689b      	ldr	r3, [r3, #8]
 80107ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	609a      	str	r2, [r3, #8]
 80107d6:	e005      	b.n	80107e4 <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	689b      	ldr	r3, [r3, #8]
 80107dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	609a      	str	r2, [r3, #8]
  }
}
 80107e4:	f107 070c 	add.w	r7, r7, #12
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bc80      	pop	{r7}
 80107ec:	4770      	bx	lr
 80107ee:	bf00      	nop

080107f0 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
 80107f0:	b480      	push	{r7}
 80107f2:	b085      	sub	sp, #20
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
 80107f8:	4613      	mov	r3, r2
 80107fa:	460a      	mov	r2, r1
 80107fc:	807a      	strh	r2, [r7, #2]
 80107fe:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
 8010800:	f04f 0300 	mov.w	r3, #0
 8010804:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8010806:	887b      	ldrh	r3, [r7, #2]
 8010808:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
 801080a:	787b      	ldrb	r3, [r7, #1]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d006      	beq.n	801081e <ADC_ITConfig+0x2e>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	685a      	ldr	r2, [r3, #4]
 8010814:	7bfb      	ldrb	r3, [r7, #15]
 8010816:	431a      	orrs	r2, r3
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	605a      	str	r2, [r3, #4]
 801081c:	e007      	b.n	801082e <ADC_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	685a      	ldr	r2, [r3, #4]
 8010822:	7bfb      	ldrb	r3, [r7, #15]
 8010824:	ea6f 0303 	mvn.w	r3, r3
 8010828:	401a      	ands	r2, r3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	605a      	str	r2, [r3, #4]
  }
}
 801082e:	f107 0714 	add.w	r7, r7, #20
 8010832:	46bd      	mov	sp, r7
 8010834:	bc80      	pop	{r7}
 8010836:	4770      	bx	lr

08010838 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	689b      	ldr	r3, [r3, #8]
 8010844:	f043 0208 	orr.w	r2, r3, #8
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	609a      	str	r2, [r3, #8]
}
 801084c:	f107 070c 	add.w	r7, r7, #12
 8010850:	46bd      	mov	sp, r7
 8010852:	bc80      	pop	{r7}
 8010854:	4770      	bx	lr
 8010856:	bf00      	nop

08010858 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8010858:	b480      	push	{r7}
 801085a:	b085      	sub	sp, #20
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8010860:	f04f 0300 	mov.w	r3, #0
 8010864:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	689b      	ldr	r3, [r3, #8]
 801086a:	f003 0308 	and.w	r3, r3, #8
 801086e:	2b00      	cmp	r3, #0
 8010870:	d003      	beq.n	801087a <ADC_GetResetCalibrationStatus+0x22>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 8010872:	f04f 0301 	mov.w	r3, #1
 8010876:	73fb      	strb	r3, [r7, #15]
 8010878:	e002      	b.n	8010880 <ADC_GetResetCalibrationStatus+0x28>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 801087a:	f04f 0300 	mov.w	r3, #0
 801087e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 8010880:	7bfb      	ldrb	r3, [r7, #15]
}
 8010882:	4618      	mov	r0, r3
 8010884:	f107 0714 	add.w	r7, r7, #20
 8010888:	46bd      	mov	sp, r7
 801088a:	bc80      	pop	{r7}
 801088c:	4770      	bx	lr
 801088e:	bf00      	nop

08010890 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8010890:	b480      	push	{r7}
 8010892:	b083      	sub	sp, #12
 8010894:	af00      	add	r7, sp, #0
 8010896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	689b      	ldr	r3, [r3, #8]
 801089c:	f043 0204 	orr.w	r2, r3, #4
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	609a      	str	r2, [r3, #8]
}
 80108a4:	f107 070c 	add.w	r7, r7, #12
 80108a8:	46bd      	mov	sp, r7
 80108aa:	bc80      	pop	{r7}
 80108ac:	4770      	bx	lr
 80108ae:	bf00      	nop

080108b0 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80108b0:	b480      	push	{r7}
 80108b2:	b085      	sub	sp, #20
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80108b8:	f04f 0300 	mov.w	r3, #0
 80108bc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	689b      	ldr	r3, [r3, #8]
 80108c2:	f003 0304 	and.w	r3, r3, #4
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d003      	beq.n	80108d2 <ADC_GetCalibrationStatus+0x22>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80108ca:	f04f 0301 	mov.w	r3, #1
 80108ce:	73fb      	strb	r3, [r7, #15]
 80108d0:	e002      	b.n	80108d8 <ADC_GetCalibrationStatus+0x28>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80108d2:	f04f 0300 	mov.w	r3, #0
 80108d6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 80108d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80108da:	4618      	mov	r0, r3
 80108dc:	f107 0714 	add.w	r7, r7, #20
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bc80      	pop	{r7}
 80108e4:	4770      	bx	lr
 80108e6:	bf00      	nop

080108e8 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80108e8:	b480      	push	{r7}
 80108ea:	b083      	sub	sp, #12
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	460b      	mov	r3, r1
 80108f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80108f4:	78fb      	ldrb	r3, [r7, #3]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d006      	beq.n	8010908 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	689b      	ldr	r3, [r3, #8]
 80108fe:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	609a      	str	r2, [r3, #8]
 8010906:	e005      	b.n	8010914 <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	689b      	ldr	r3, [r3, #8]
 801090c:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	609a      	str	r2, [r3, #8]
  }
}
 8010914:	f107 070c 	add.w	r7, r7, #12
 8010918:	46bd      	mov	sp, r7
 801091a:	bc80      	pop	{r7}
 801091c:	4770      	bx	lr
 801091e:	bf00      	nop

08010920 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
 8010920:	b480      	push	{r7}
 8010922:	b085      	sub	sp, #20
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8010928:	f04f 0300 	mov.w	r3, #0
 801092c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	689b      	ldr	r3, [r3, #8]
 8010932:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010936:	2b00      	cmp	r3, #0
 8010938:	d003      	beq.n	8010942 <ADC_GetSoftwareStartConvStatus+0x22>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
 801093a:	f04f 0301 	mov.w	r3, #1
 801093e:	73fb      	strb	r3, [r7, #15]
 8010940:	e002      	b.n	8010948 <ADC_GetSoftwareStartConvStatus+0x28>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
 8010942:	f04f 0300 	mov.w	r3, #0
 8010946:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
 8010948:	7bfb      	ldrb	r3, [r7, #15]
}
 801094a:	4618      	mov	r0, r3
 801094c:	f107 0714 	add.w	r7, r7, #20
 8010950:	46bd      	mov	sp, r7
 8010952:	bc80      	pop	{r7}
 8010954:	4770      	bx	lr
 8010956:	bf00      	nop

08010958 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 8010958:	b480      	push	{r7}
 801095a:	b085      	sub	sp, #20
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
 8010960:	460b      	mov	r3, r1
 8010962:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8010964:	f04f 0300 	mov.w	r3, #0
 8010968:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 801096a:	f04f 0300 	mov.w	r3, #0
 801096e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	685b      	ldr	r3, [r3, #4]
 8010974:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 801097c:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 801097e:	78fb      	ldrb	r3, [r7, #3]
 8010980:	f103 33ff 	add.w	r3, r3, #4294967295
 8010984:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 8010986:	68bb      	ldr	r3, [r7, #8]
 8010988:	ea4f 3343 	mov.w	r3, r3, lsl #13
 801098c:	68fa      	ldr	r2, [r7, #12]
 801098e:	4313      	orrs	r3, r2
 8010990:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	68fa      	ldr	r2, [r7, #12]
 8010996:	605a      	str	r2, [r3, #4]
}
 8010998:	f107 0714 	add.w	r7, r7, #20
 801099c:	46bd      	mov	sp, r7
 801099e:	bc80      	pop	{r7}
 80109a0:	4770      	bx	lr
 80109a2:	bf00      	nop

080109a4 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
 80109ac:	460b      	mov	r3, r1
 80109ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80109b0:	78fb      	ldrb	r3, [r7, #3]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d006      	beq.n	80109c4 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	685b      	ldr	r3, [r3, #4]
 80109ba:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	605a      	str	r2, [r3, #4]
 80109c2:	e005      	b.n	80109d0 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	685b      	ldr	r3, [r3, #4]
 80109c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	605a      	str	r2, [r3, #4]
  }
}
 80109d0:	f107 070c 	add.w	r7, r7, #12
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bc80      	pop	{r7}
 80109d8:	4770      	bx	lr
 80109da:	bf00      	nop

080109dc <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80109dc:	b480      	push	{r7}
 80109de:	b085      	sub	sp, #20
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	6078      	str	r0, [r7, #4]
 80109e4:	70f9      	strb	r1, [r7, #3]
 80109e6:	70ba      	strb	r2, [r7, #2]
 80109e8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80109ea:	f04f 0300 	mov.w	r3, #0
 80109ee:	60fb      	str	r3, [r7, #12]
 80109f0:	f04f 0300 	mov.w	r3, #0
 80109f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80109f6:	78fb      	ldrb	r3, [r7, #3]
 80109f8:	2b09      	cmp	r3, #9
 80109fa:	d927      	bls.n	8010a4c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	68db      	ldr	r3, [r3, #12]
 8010a00:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8010a02:	78fa      	ldrb	r2, [r7, #3]
 8010a04:	4613      	mov	r3, r2
 8010a06:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010a0a:	189b      	adds	r3, r3, r2
 8010a0c:	f1a3 031e 	sub.w	r3, r3, #30
 8010a10:	f04f 0207 	mov.w	r2, #7
 8010a14:	fa02 f303 	lsl.w	r3, r2, r3
 8010a18:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8010a1a:	68bb      	ldr	r3, [r7, #8]
 8010a1c:	ea6f 0303 	mvn.w	r3, r3
 8010a20:	68fa      	ldr	r2, [r7, #12]
 8010a22:	4013      	ands	r3, r2
 8010a24:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8010a26:	7879      	ldrb	r1, [r7, #1]
 8010a28:	78fa      	ldrb	r2, [r7, #3]
 8010a2a:	4613      	mov	r3, r2
 8010a2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010a30:	189b      	adds	r3, r3, r2
 8010a32:	f1a3 031e 	sub.w	r3, r3, #30
 8010a36:	fa01 f303 	lsl.w	r3, r1, r3
 8010a3a:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8010a3c:	68fa      	ldr	r2, [r7, #12]
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	4313      	orrs	r3, r2
 8010a42:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	68fa      	ldr	r2, [r7, #12]
 8010a48:	60da      	str	r2, [r3, #12]
 8010a4a:	e022      	b.n	8010a92 <ADC_RegularChannelConfig+0xb6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	691b      	ldr	r3, [r3, #16]
 8010a50:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8010a52:	78fa      	ldrb	r2, [r7, #3]
 8010a54:	4613      	mov	r3, r2
 8010a56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010a5a:	189b      	adds	r3, r3, r2
 8010a5c:	f04f 0207 	mov.w	r2, #7
 8010a60:	fa02 f303 	lsl.w	r3, r2, r3
 8010a64:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	ea6f 0303 	mvn.w	r3, r3
 8010a6c:	68fa      	ldr	r2, [r7, #12]
 8010a6e:	4013      	ands	r3, r2
 8010a70:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8010a72:	7879      	ldrb	r1, [r7, #1]
 8010a74:	78fa      	ldrb	r2, [r7, #3]
 8010a76:	4613      	mov	r3, r2
 8010a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010a7c:	189b      	adds	r3, r3, r2
 8010a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8010a82:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8010a84:	68fa      	ldr	r2, [r7, #12]
 8010a86:	68bb      	ldr	r3, [r7, #8]
 8010a88:	4313      	orrs	r3, r2
 8010a8a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	68fa      	ldr	r2, [r7, #12]
 8010a90:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8010a92:	78bb      	ldrb	r3, [r7, #2]
 8010a94:	2b06      	cmp	r3, #6
 8010a96:	d827      	bhi.n	8010ae8 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a9c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8010a9e:	78bb      	ldrb	r3, [r7, #2]
 8010aa0:	f103 32ff 	add.w	r2, r3, #4294967295
 8010aa4:	4613      	mov	r3, r2
 8010aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010aaa:	189b      	adds	r3, r3, r2
 8010aac:	f04f 021f 	mov.w	r2, #31
 8010ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8010ab4:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	ea6f 0303 	mvn.w	r3, r3
 8010abc:	68fa      	ldr	r2, [r7, #12]
 8010abe:	4013      	ands	r3, r2
 8010ac0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8010ac2:	78f9      	ldrb	r1, [r7, #3]
 8010ac4:	78bb      	ldrb	r3, [r7, #2]
 8010ac6:	f103 32ff 	add.w	r2, r3, #4294967295
 8010aca:	4613      	mov	r3, r2
 8010acc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010ad0:	189b      	adds	r3, r3, r2
 8010ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8010ad6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010ad8:	68fa      	ldr	r2, [r7, #12]
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	4313      	orrs	r3, r2
 8010ade:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	68fa      	ldr	r2, [r7, #12]
 8010ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8010ae6:	e051      	b.n	8010b8c <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8010ae8:	78bb      	ldrb	r3, [r7, #2]
 8010aea:	2b0c      	cmp	r3, #12
 8010aec:	d827      	bhi.n	8010b3e <ADC_RegularChannelConfig+0x162>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010af2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8010af4:	78ba      	ldrb	r2, [r7, #2]
 8010af6:	4613      	mov	r3, r2
 8010af8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010afc:	189b      	adds	r3, r3, r2
 8010afe:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8010b02:	f04f 021f 	mov.w	r2, #31
 8010b06:	fa02 f303 	lsl.w	r3, r2, r3
 8010b0a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010b0c:	68bb      	ldr	r3, [r7, #8]
 8010b0e:	ea6f 0303 	mvn.w	r3, r3
 8010b12:	68fa      	ldr	r2, [r7, #12]
 8010b14:	4013      	ands	r3, r2
 8010b16:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8010b18:	78f9      	ldrb	r1, [r7, #3]
 8010b1a:	78ba      	ldrb	r2, [r7, #2]
 8010b1c:	4613      	mov	r3, r2
 8010b1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b22:	189b      	adds	r3, r3, r2
 8010b24:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8010b28:	fa01 f303 	lsl.w	r3, r1, r3
 8010b2c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010b2e:	68fa      	ldr	r2, [r7, #12]
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	4313      	orrs	r3, r2
 8010b34:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	68fa      	ldr	r2, [r7, #12]
 8010b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8010b3c:	e026      	b.n	8010b8c <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b42:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8010b44:	78ba      	ldrb	r2, [r7, #2]
 8010b46:	4613      	mov	r3, r2
 8010b48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b4c:	189b      	adds	r3, r3, r2
 8010b4e:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8010b52:	f04f 021f 	mov.w	r2, #31
 8010b56:	fa02 f303 	lsl.w	r3, r2, r3
 8010b5a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8010b5c:	68bb      	ldr	r3, [r7, #8]
 8010b5e:	ea6f 0303 	mvn.w	r3, r3
 8010b62:	68fa      	ldr	r2, [r7, #12]
 8010b64:	4013      	ands	r3, r2
 8010b66:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8010b68:	78f9      	ldrb	r1, [r7, #3]
 8010b6a:	78ba      	ldrb	r2, [r7, #2]
 8010b6c:	4613      	mov	r3, r2
 8010b6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010b72:	189b      	adds	r3, r3, r2
 8010b74:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8010b78:	fa01 f303 	lsl.w	r3, r1, r3
 8010b7c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8010b7e:	68fa      	ldr	r2, [r7, #12]
 8010b80:	68bb      	ldr	r3, [r7, #8]
 8010b82:	4313      	orrs	r3, r2
 8010b84:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	68fa      	ldr	r2, [r7, #12]
 8010b8a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8010b8c:	f107 0714 	add.w	r7, r7, #20
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bc80      	pop	{r7}
 8010b94:	4770      	bx	lr
 8010b96:	bf00      	nop

08010b98 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010b98:	b480      	push	{r7}
 8010b9a:	b083      	sub	sp, #12
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
 8010ba0:	460b      	mov	r3, r1
 8010ba2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010ba4:	78fb      	ldrb	r3, [r7, #3]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d006      	beq.n	8010bb8 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	689b      	ldr	r3, [r3, #8]
 8010bae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	609a      	str	r2, [r3, #8]
 8010bb6:	e005      	b.n	8010bc4 <ADC_ExternalTrigConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	689b      	ldr	r3, [r3, #8]
 8010bbc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	609a      	str	r2, [r3, #8]
  }
}
 8010bc4:	f107 070c 	add.w	r7, r7, #12
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bc80      	pop	{r7}
 8010bcc:	4770      	bx	lr
 8010bce:	bf00      	nop

08010bd0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8010bd0:	b480      	push	{r7}
 8010bd2:	b083      	sub	sp, #12
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010bdc:	b29b      	uxth	r3, r3
}
 8010bde:	4618      	mov	r0, r3
 8010be0:	f107 070c 	add.w	r7, r7, #12
 8010be4:	46bd      	mov	sp, r7
 8010be6:	bc80      	pop	{r7}
 8010be8:	4770      	bx	lr
 8010bea:	bf00      	nop

08010bec <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
 8010bec:	b480      	push	{r7}
 8010bee:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8010bf0:	4b02      	ldr	r3, [pc, #8]	; (8010bfc <ADC_GetDualModeConversionValue+0x10>)
 8010bf2:	681b      	ldr	r3, [r3, #0]
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	bc80      	pop	{r7}
 8010bfa:	4770      	bx	lr
 8010bfc:	4001244c 	.word	0x4001244c

08010c00 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010c00:	b480      	push	{r7}
 8010c02:	b083      	sub	sp, #12
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
 8010c08:	460b      	mov	r3, r1
 8010c0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010c0c:	78fb      	ldrb	r3, [r7, #3]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d006      	beq.n	8010c20 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	685b      	ldr	r3, [r3, #4]
 8010c16:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	605a      	str	r2, [r3, #4]
 8010c1e:	e005      	b.n	8010c2c <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	685b      	ldr	r3, [r3, #4]
 8010c24:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	605a      	str	r2, [r3, #4]
  }
}
 8010c2c:	f107 070c 	add.w	r7, r7, #12
 8010c30:	46bd      	mov	sp, r7
 8010c32:	bc80      	pop	{r7}
 8010c34:	4770      	bx	lr
 8010c36:	bf00      	nop

08010c38 <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b083      	sub	sp, #12
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
 8010c40:	460b      	mov	r3, r1
 8010c42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010c44:	78fb      	ldrb	r3, [r7, #3]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d006      	beq.n	8010c58 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	685b      	ldr	r3, [r3, #4]
 8010c4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	605a      	str	r2, [r3, #4]
 8010c56:	e005      	b.n	8010c64 <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	685b      	ldr	r3, [r3, #4]
 8010c5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	605a      	str	r2, [r3, #4]
  }
}
 8010c64:	f107 070c 	add.w	r7, r7, #12
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	bc80      	pop	{r7}
 8010c6c:	4770      	bx	lr
 8010c6e:	bf00      	nop

08010c70 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 8010c70:	b480      	push	{r7}
 8010c72:	b085      	sub	sp, #20
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
 8010c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010c7a:	f04f 0300 	mov.w	r3, #0
 8010c7e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	689b      	ldr	r3, [r3, #8]
 8010c84:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c8c:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8010c8e:	68fa      	ldr	r2, [r7, #12]
 8010c90:	683b      	ldr	r3, [r7, #0]
 8010c92:	4313      	orrs	r3, r2
 8010c94:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	68fa      	ldr	r2, [r7, #12]
 8010c9a:	609a      	str	r2, [r3, #8]
}
 8010c9c:	f107 0714 	add.w	r7, r7, #20
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bc80      	pop	{r7}
 8010ca4:	4770      	bx	lr
 8010ca6:	bf00      	nop

08010ca8 <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010ca8:	b480      	push	{r7}
 8010caa:	b083      	sub	sp, #12
 8010cac:	af00      	add	r7, sp, #0
 8010cae:	6078      	str	r0, [r7, #4]
 8010cb0:	460b      	mov	r3, r1
 8010cb2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010cb4:	78fb      	ldrb	r3, [r7, #3]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d006      	beq.n	8010cc8 <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	689b      	ldr	r3, [r3, #8]
 8010cbe:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	609a      	str	r2, [r3, #8]
 8010cc6:	e005      	b.n	8010cd4 <ADC_ExternalTrigInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	689b      	ldr	r3, [r3, #8]
 8010ccc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	609a      	str	r2, [r3, #8]
  }
}
 8010cd4:	f107 070c 	add.w	r7, r7, #12
 8010cd8:	46bd      	mov	sp, r7
 8010cda:	bc80      	pop	{r7}
 8010cdc:	4770      	bx	lr
 8010cde:	bf00      	nop

08010ce0 <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8010ce0:	b480      	push	{r7}
 8010ce2:	b083      	sub	sp, #12
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
 8010ce8:	460b      	mov	r3, r1
 8010cea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010cec:	78fb      	ldrb	r3, [r7, #3]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d006      	beq.n	8010d00 <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	689b      	ldr	r3, [r3, #8]
 8010cf6:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	609a      	str	r2, [r3, #8]
 8010cfe:	e005      	b.n	8010d0c <ADC_SoftwareStartInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	689b      	ldr	r3, [r3, #8]
 8010d04:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	609a      	str	r2, [r3, #8]
  }
}
 8010d0c:	f107 070c 	add.w	r7, r7, #12
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bc80      	pop	{r7}
 8010d14:	4770      	bx	lr
 8010d16:	bf00      	nop

08010d18 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b085      	sub	sp, #20
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8010d20:	f04f 0300 	mov.w	r3, #0
 8010d24:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	689b      	ldr	r3, [r3, #8]
 8010d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d003      	beq.n	8010d3a <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
 8010d32:	f04f 0301 	mov.w	r3, #1
 8010d36:	73fb      	strb	r3, [r7, #15]
 8010d38:	e002      	b.n	8010d40 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x28>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
 8010d3a:	f04f 0300 	mov.w	r3, #0
 8010d3e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 8010d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	f107 0714 	add.w	r7, r7, #20
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bc80      	pop	{r7}
 8010d4c:	4770      	bx	lr
 8010d4e:	bf00      	nop

08010d50 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8010d50:	b480      	push	{r7}
 8010d52:	b087      	sub	sp, #28
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	70f9      	strb	r1, [r7, #3]
 8010d5a:	70ba      	strb	r2, [r7, #2]
 8010d5c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8010d5e:	f04f 0300 	mov.w	r3, #0
 8010d62:	617b      	str	r3, [r7, #20]
 8010d64:	f04f 0300 	mov.w	r3, #0
 8010d68:	613b      	str	r3, [r7, #16]
 8010d6a:	f04f 0300 	mov.w	r3, #0
 8010d6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8010d70:	78fb      	ldrb	r3, [r7, #3]
 8010d72:	2b09      	cmp	r3, #9
 8010d74:	d927      	bls.n	8010dc6 <ADC_InjectedChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	68db      	ldr	r3, [r3, #12]
 8010d7a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8010d7c:	78fa      	ldrb	r2, [r7, #3]
 8010d7e:	4613      	mov	r3, r2
 8010d80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010d84:	189b      	adds	r3, r3, r2
 8010d86:	f1a3 031e 	sub.w	r3, r3, #30
 8010d8a:	f04f 0207 	mov.w	r2, #7
 8010d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8010d92:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8010d94:	693b      	ldr	r3, [r7, #16]
 8010d96:	ea6f 0303 	mvn.w	r3, r3
 8010d9a:	697a      	ldr	r2, [r7, #20]
 8010d9c:	4013      	ands	r3, r2
 8010d9e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8010da0:	7879      	ldrb	r1, [r7, #1]
 8010da2:	78fa      	ldrb	r2, [r7, #3]
 8010da4:	4613      	mov	r3, r2
 8010da6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010daa:	189b      	adds	r3, r3, r2
 8010dac:	f1a3 031e 	sub.w	r3, r3, #30
 8010db0:	fa01 f303 	lsl.w	r3, r1, r3
 8010db4:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8010db6:	697a      	ldr	r2, [r7, #20]
 8010db8:	693b      	ldr	r3, [r7, #16]
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	697a      	ldr	r2, [r7, #20]
 8010dc2:	60da      	str	r2, [r3, #12]
 8010dc4:	e022      	b.n	8010e0c <ADC_InjectedChannelConfig+0xbc>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	691b      	ldr	r3, [r3, #16]
 8010dca:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8010dcc:	78fa      	ldrb	r2, [r7, #3]
 8010dce:	4613      	mov	r3, r2
 8010dd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010dd4:	189b      	adds	r3, r3, r2
 8010dd6:	f04f 0207 	mov.w	r2, #7
 8010dda:	fa02 f303 	lsl.w	r3, r2, r3
 8010dde:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	ea6f 0303 	mvn.w	r3, r3
 8010de6:	697a      	ldr	r2, [r7, #20]
 8010de8:	4013      	ands	r3, r2
 8010dea:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8010dec:	7879      	ldrb	r1, [r7, #1]
 8010dee:	78fa      	ldrb	r2, [r7, #3]
 8010df0:	4613      	mov	r3, r2
 8010df2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010df6:	189b      	adds	r3, r3, r2
 8010df8:	fa01 f303 	lsl.w	r3, r1, r3
 8010dfc:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8010dfe:	697a      	ldr	r2, [r7, #20]
 8010e00:	693b      	ldr	r3, [r7, #16]
 8010e02:	4313      	orrs	r3, r2
 8010e04:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	697a      	ldr	r2, [r7, #20]
 8010e0a:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e10:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8010e12:	697b      	ldr	r3, [r7, #20]
 8010e14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8010e18:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8010e1c:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	b2db      	uxtb	r3, r3
 8010e22:	ea6f 0303 	mvn.w	r3, r3
 8010e26:	b2da      	uxtb	r2, r3
 8010e28:	78bb      	ldrb	r3, [r7, #2]
 8010e2a:	18d3      	adds	r3, r2, r3
 8010e2c:	b2db      	uxtb	r3, r3
 8010e2e:	f103 0303 	add.w	r3, r3, #3
 8010e32:	b2db      	uxtb	r3, r3
 8010e34:	461a      	mov	r2, r3
 8010e36:	4613      	mov	r3, r2
 8010e38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010e3c:	189b      	adds	r3, r3, r2
 8010e3e:	f04f 021f 	mov.w	r2, #31
 8010e42:	fa02 f303 	lsl.w	r3, r2, r3
 8010e46:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8010e48:	693b      	ldr	r3, [r7, #16]
 8010e4a:	ea6f 0303 	mvn.w	r3, r3
 8010e4e:	697a      	ldr	r2, [r7, #20]
 8010e50:	4013      	ands	r3, r2
 8010e52:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8010e54:	78f9      	ldrb	r1, [r7, #3]
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	b2db      	uxtb	r3, r3
 8010e5a:	ea6f 0303 	mvn.w	r3, r3
 8010e5e:	b2da      	uxtb	r2, r3
 8010e60:	78bb      	ldrb	r3, [r7, #2]
 8010e62:	18d3      	adds	r3, r2, r3
 8010e64:	b2db      	uxtb	r3, r3
 8010e66:	f103 0303 	add.w	r3, r3, #3
 8010e6a:	b2db      	uxtb	r3, r3
 8010e6c:	461a      	mov	r2, r3
 8010e6e:	4613      	mov	r3, r2
 8010e70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8010e74:	189b      	adds	r3, r3, r2
 8010e76:	fa01 f303 	lsl.w	r3, r1, r3
 8010e7a:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8010e7c:	697a      	ldr	r2, [r7, #20]
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	4313      	orrs	r3, r2
 8010e82:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	697a      	ldr	r2, [r7, #20]
 8010e88:	639a      	str	r2, [r3, #56]	; 0x38
}
 8010e8a:	f107 071c 	add.w	r7, r7, #28
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bc80      	pop	{r7}
 8010e92:	4770      	bx	lr

08010e94 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8010e94:	b480      	push	{r7}
 8010e96:	b085      	sub	sp, #20
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
 8010e9c:	460b      	mov	r3, r1
 8010e9e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8010ea0:	f04f 0300 	mov.w	r3, #0
 8010ea4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8010ea6:	f04f 0300 	mov.w	r3, #0
 8010eaa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010eb0:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8010eb8:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8010eba:	78fb      	ldrb	r3, [r7, #3]
 8010ebc:	f103 33ff 	add.w	r3, r3, #4294967295
 8010ec0:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8010ec2:	68bb      	ldr	r3, [r7, #8]
 8010ec4:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8010ec8:	68fa      	ldr	r2, [r7, #12]
 8010eca:	4313      	orrs	r3, r2
 8010ecc:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	68fa      	ldr	r2, [r7, #12]
 8010ed2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8010ed4:	f107 0714 	add.w	r7, r7, #20
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bc80      	pop	{r7}
 8010edc:	4770      	bx	lr
 8010ede:	bf00      	nop

08010ee0 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b085      	sub	sp, #20
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	4613      	mov	r3, r2
 8010eea:	460a      	mov	r2, r1
 8010eec:	70fa      	strb	r2, [r7, #3]
 8010eee:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8010ef0:	f04f 0300 	mov.w	r3, #0
 8010ef4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8010efa:	78fa      	ldrb	r2, [r7, #3]
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	18d3      	adds	r3, r2, r3
 8010f00:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	883a      	ldrh	r2, [r7, #0]
 8010f06:	601a      	str	r2, [r3, #0]
}
 8010f08:	f107 0714 	add.w	r7, r7, #20
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	bc80      	pop	{r7}
 8010f10:	4770      	bx	lr
 8010f12:	bf00      	nop

08010f14 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8010f14:	b480      	push	{r7}
 8010f16:	b085      	sub	sp, #20
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]
 8010f1c:	460b      	mov	r3, r1
 8010f1e:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8010f20:	f04f 0300 	mov.w	r3, #0
 8010f24:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
 8010f2a:	78fa      	ldrb	r2, [r7, #3]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	18d3      	adds	r3, r2, r3
 8010f30:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8010f34:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	b29b      	uxth	r3, r3
}
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f107 0714 	add.w	r7, r7, #20
 8010f42:	46bd      	mov	sp, r7
 8010f44:	bc80      	pop	{r7}
 8010f46:	4770      	bx	lr

08010f48 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 8010f48:	b480      	push	{r7}
 8010f4a:	b085      	sub	sp, #20
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	6078      	str	r0, [r7, #4]
 8010f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010f52:	f04f 0300 	mov.w	r3, #0
 8010f56:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	685b      	ldr	r3, [r3, #4]
 8010f5c:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8010f64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010f68:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8010f6a:	68fa      	ldr	r2, [r7, #12]
 8010f6c:	683b      	ldr	r3, [r7, #0]
 8010f6e:	4313      	orrs	r3, r2
 8010f70:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	68fa      	ldr	r2, [r7, #12]
 8010f76:	605a      	str	r2, [r3, #4]
}
 8010f78:	f107 0714 	add.w	r7, r7, #20
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bc80      	pop	{r7}
 8010f80:	4770      	bx	lr
 8010f82:	bf00      	nop

08010f84 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
 8010f84:	b480      	push	{r7}
 8010f86:	b083      	sub	sp, #12
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
 8010f8c:	4613      	mov	r3, r2
 8010f8e:	460a      	mov	r2, r1
 8010f90:	807a      	strh	r2, [r7, #2]
 8010f92:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8010f94:	887a      	ldrh	r2, [r7, #2]
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8010f9a:	883a      	ldrh	r2, [r7, #0]
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8010fa0:	f107 070c 	add.w	r7, r7, #12
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bc80      	pop	{r7}
 8010fa8:	4770      	bx	lr
 8010faa:	bf00      	nop

08010fac <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8010fac:	b480      	push	{r7}
 8010fae:	b085      	sub	sp, #20
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	6078      	str	r0, [r7, #4]
 8010fb4:	460b      	mov	r3, r1
 8010fb6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8010fb8:	f04f 0300 	mov.w	r3, #0
 8010fbc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	685b      	ldr	r3, [r3, #4]
 8010fc2:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	f023 031f 	bic.w	r3, r3, #31
 8010fca:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8010fcc:	78fb      	ldrb	r3, [r7, #3]
 8010fce:	68fa      	ldr	r2, [r7, #12]
 8010fd0:	4313      	orrs	r3, r2
 8010fd2:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	68fa      	ldr	r2, [r7, #12]
 8010fd8:	605a      	str	r2, [r3, #4]
}
 8010fda:	f107 0714 	add.w	r7, r7, #20
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bc80      	pop	{r7}
 8010fe2:	4770      	bx	lr

08010fe4 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8010fe4:	b480      	push	{r7}
 8010fe6:	b083      	sub	sp, #12
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4603      	mov	r3, r0
 8010fec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8010fee:	79fb      	ldrb	r3, [r7, #7]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d006      	beq.n	8011002 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8010ff4:	4b08      	ldr	r3, [pc, #32]	; (8011018 <ADC_TempSensorVrefintCmd+0x34>)
 8010ff6:	4a08      	ldr	r2, [pc, #32]	; (8011018 <ADC_TempSensorVrefintCmd+0x34>)
 8010ff8:	6892      	ldr	r2, [r2, #8]
 8010ffa:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8010ffe:	609a      	str	r2, [r3, #8]
 8011000:	e005      	b.n	801100e <ADC_TempSensorVrefintCmd+0x2a>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8011002:	4b05      	ldr	r3, [pc, #20]	; (8011018 <ADC_TempSensorVrefintCmd+0x34>)
 8011004:	4a04      	ldr	r2, [pc, #16]	; (8011018 <ADC_TempSensorVrefintCmd+0x34>)
 8011006:	6892      	ldr	r2, [r2, #8]
 8011008:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801100c:	609a      	str	r2, [r3, #8]
  }
}
 801100e:	f107 070c 	add.w	r7, r7, #12
 8011012:	46bd      	mov	sp, r7
 8011014:	bc80      	pop	{r7}
 8011016:	4770      	bx	lr
 8011018:	40012400 	.word	0x40012400

0801101c <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 801101c:	b480      	push	{r7}
 801101e:	b085      	sub	sp, #20
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	460b      	mov	r3, r1
 8011026:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8011028:	f04f 0300 	mov.w	r3, #0
 801102c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	681a      	ldr	r2, [r3, #0]
 8011032:	78fb      	ldrb	r3, [r7, #3]
 8011034:	4013      	ands	r3, r2
 8011036:	2b00      	cmp	r3, #0
 8011038:	d003      	beq.n	8011042 <ADC_GetFlagStatus+0x26>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 801103a:	f04f 0301 	mov.w	r3, #1
 801103e:	73fb      	strb	r3, [r7, #15]
 8011040:	e002      	b.n	8011048 <ADC_GetFlagStatus+0x2c>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8011042:	f04f 0300 	mov.w	r3, #0
 8011046:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8011048:	7bfb      	ldrb	r3, [r7, #15]
}
 801104a:	4618      	mov	r0, r3
 801104c:	f107 0714 	add.w	r7, r7, #20
 8011050:	46bd      	mov	sp, r7
 8011052:	bc80      	pop	{r7}
 8011054:	4770      	bx	lr
 8011056:	bf00      	nop

08011058 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8011058:	b480      	push	{r7}
 801105a:	b083      	sub	sp, #12
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	460b      	mov	r3, r1
 8011062:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8011064:	78fb      	ldrb	r3, [r7, #3]
 8011066:	ea6f 0203 	mvn.w	r2, r3
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	601a      	str	r2, [r3, #0]
}
 801106e:	f107 070c 	add.w	r7, r7, #12
 8011072:	46bd      	mov	sp, r7
 8011074:	bc80      	pop	{r7}
 8011076:	4770      	bx	lr

08011078 <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8011078:	b480      	push	{r7}
 801107a:	b087      	sub	sp, #28
 801107c:	af00      	add	r7, sp, #0
 801107e:	6078      	str	r0, [r7, #4]
 8011080:	460b      	mov	r3, r1
 8011082:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 8011084:	f04f 0300 	mov.w	r3, #0
 8011088:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 801108a:	f04f 0300 	mov.w	r3, #0
 801108e:	613b      	str	r3, [r7, #16]
 8011090:	f04f 0300 	mov.w	r3, #0
 8011094:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 8011096:	887b      	ldrh	r3, [r7, #2]
 8011098:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801109c:	b29b      	uxth	r3, r3
 801109e:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	685a      	ldr	r2, [r3, #4]
 80110a4:	887b      	ldrh	r3, [r7, #2]
 80110a6:	b2db      	uxtb	r3, r3
 80110a8:	4013      	ands	r3, r2
 80110aa:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681a      	ldr	r2, [r3, #0]
 80110b0:	693b      	ldr	r3, [r7, #16]
 80110b2:	4013      	ands	r3, r2
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d006      	beq.n	80110c6 <ADC_GetITStatus+0x4e>
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d003      	beq.n	80110c6 <ADC_GetITStatus+0x4e>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 80110be:	f04f 0301 	mov.w	r3, #1
 80110c2:	75fb      	strb	r3, [r7, #23]
 80110c4:	e002      	b.n	80110cc <ADC_GetITStatus+0x54>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 80110c6:	f04f 0300 	mov.w	r3, #0
 80110ca:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 80110cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	f107 071c 	add.w	r7, r7, #28
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bc80      	pop	{r7}
 80110d8:	4770      	bx	lr
 80110da:	bf00      	nop

080110dc <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80110dc:	b480      	push	{r7}
 80110de:	b085      	sub	sp, #20
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
 80110e4:	460b      	mov	r3, r1
 80110e6:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 80110e8:	f04f 0300 	mov.w	r3, #0
 80110ec:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 80110ee:	887b      	ldrh	r3, [r7, #2]
 80110f0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80110f4:	b29b      	uxth	r3, r3
 80110f6:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 80110f8:	7bfb      	ldrb	r3, [r7, #15]
 80110fa:	ea6f 0203 	mvn.w	r2, r3
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	601a      	str	r2, [r3, #0]
}
 8011102:	f107 0714 	add.w	r7, r7, #20
 8011106:	46bd      	mov	sp, r7
 8011108:	bc80      	pop	{r7}
 801110a:	4770      	bx	lr

0801110c <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 801110c:	b480      	push	{r7}
 801110e:	b083      	sub	sp, #12
 8011110:	af00      	add	r7, sp, #0
 8011112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681a      	ldr	r2, [r3, #0]
 8011118:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801111c:	4013      	ands	r3, r2
 801111e:	687a      	ldr	r2, [r7, #4]
 8011120:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	f04f 0200 	mov.w	r2, #0
 8011128:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f04f 0200 	mov.w	r2, #0
 8011130:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	f04f 0200 	mov.w	r2, #0
 8011138:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	f04f 0200 	mov.w	r2, #0
 8011140:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8011142:	687a      	ldr	r2, [r7, #4]
 8011144:	4b43      	ldr	r3, [pc, #268]	; (8011254 <DMA_DeInit+0x148>)
 8011146:	429a      	cmp	r2, r3
 8011148:	d106      	bne.n	8011158 <DMA_DeInit+0x4c>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 801114a:	4b43      	ldr	r3, [pc, #268]	; (8011258 <DMA_DeInit+0x14c>)
 801114c:	4a42      	ldr	r2, [pc, #264]	; (8011258 <DMA_DeInit+0x14c>)
 801114e:	6852      	ldr	r2, [r2, #4]
 8011150:	f042 020f 	orr.w	r2, r2, #15
 8011154:	605a      	str	r2, [r3, #4]
 8011156:	e077      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 8011158:	687a      	ldr	r2, [r7, #4]
 801115a:	4b40      	ldr	r3, [pc, #256]	; (801125c <DMA_DeInit+0x150>)
 801115c:	429a      	cmp	r2, r3
 801115e:	d106      	bne.n	801116e <DMA_DeInit+0x62>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8011160:	4b3d      	ldr	r3, [pc, #244]	; (8011258 <DMA_DeInit+0x14c>)
 8011162:	4a3d      	ldr	r2, [pc, #244]	; (8011258 <DMA_DeInit+0x14c>)
 8011164:	6852      	ldr	r2, [r2, #4]
 8011166:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 801116a:	605a      	str	r2, [r3, #4]
 801116c:	e06c      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 801116e:	687a      	ldr	r2, [r7, #4]
 8011170:	4b3b      	ldr	r3, [pc, #236]	; (8011260 <DMA_DeInit+0x154>)
 8011172:	429a      	cmp	r2, r3
 8011174:	d106      	bne.n	8011184 <DMA_DeInit+0x78>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8011176:	4b38      	ldr	r3, [pc, #224]	; (8011258 <DMA_DeInit+0x14c>)
 8011178:	4a37      	ldr	r2, [pc, #220]	; (8011258 <DMA_DeInit+0x14c>)
 801117a:	6852      	ldr	r2, [r2, #4]
 801117c:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 8011180:	605a      	str	r2, [r3, #4]
 8011182:	e061      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 8011184:	687a      	ldr	r2, [r7, #4]
 8011186:	4b37      	ldr	r3, [pc, #220]	; (8011264 <DMA_DeInit+0x158>)
 8011188:	429a      	cmp	r2, r3
 801118a:	d106      	bne.n	801119a <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 801118c:	4b32      	ldr	r3, [pc, #200]	; (8011258 <DMA_DeInit+0x14c>)
 801118e:	4a32      	ldr	r2, [pc, #200]	; (8011258 <DMA_DeInit+0x14c>)
 8011190:	6852      	ldr	r2, [r2, #4]
 8011192:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8011196:	605a      	str	r2, [r3, #4]
 8011198:	e056      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 801119a:	687a      	ldr	r2, [r7, #4]
 801119c:	4b32      	ldr	r3, [pc, #200]	; (8011268 <DMA_DeInit+0x15c>)
 801119e:	429a      	cmp	r2, r3
 80111a0:	d106      	bne.n	80111b0 <DMA_DeInit+0xa4>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 80111a2:	4b2d      	ldr	r3, [pc, #180]	; (8011258 <DMA_DeInit+0x14c>)
 80111a4:	4a2c      	ldr	r2, [pc, #176]	; (8011258 <DMA_DeInit+0x14c>)
 80111a6:	6852      	ldr	r2, [r2, #4]
 80111a8:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 80111ac:	605a      	str	r2, [r3, #4]
 80111ae:	e04b      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 80111b0:	687a      	ldr	r2, [r7, #4]
 80111b2:	4b2e      	ldr	r3, [pc, #184]	; (801126c <DMA_DeInit+0x160>)
 80111b4:	429a      	cmp	r2, r3
 80111b6:	d106      	bne.n	80111c6 <DMA_DeInit+0xba>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80111b8:	4b27      	ldr	r3, [pc, #156]	; (8011258 <DMA_DeInit+0x14c>)
 80111ba:	4a27      	ldr	r2, [pc, #156]	; (8011258 <DMA_DeInit+0x14c>)
 80111bc:	6852      	ldr	r2, [r2, #4]
 80111be:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80111c2:	605a      	str	r2, [r3, #4]
 80111c4:	e040      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 80111c6:	687a      	ldr	r2, [r7, #4]
 80111c8:	4b29      	ldr	r3, [pc, #164]	; (8011270 <DMA_DeInit+0x164>)
 80111ca:	429a      	cmp	r2, r3
 80111cc:	d106      	bne.n	80111dc <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80111ce:	4b22      	ldr	r3, [pc, #136]	; (8011258 <DMA_DeInit+0x14c>)
 80111d0:	4a21      	ldr	r2, [pc, #132]	; (8011258 <DMA_DeInit+0x14c>)
 80111d2:	6852      	ldr	r2, [r2, #4]
 80111d4:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 80111d8:	605a      	str	r2, [r3, #4]
 80111da:	e035      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 80111dc:	687a      	ldr	r2, [r7, #4]
 80111de:	4b25      	ldr	r3, [pc, #148]	; (8011274 <DMA_DeInit+0x168>)
 80111e0:	429a      	cmp	r2, r3
 80111e2:	d106      	bne.n	80111f2 <DMA_DeInit+0xe6>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 80111e4:	4b24      	ldr	r3, [pc, #144]	; (8011278 <DMA_DeInit+0x16c>)
 80111e6:	4a24      	ldr	r2, [pc, #144]	; (8011278 <DMA_DeInit+0x16c>)
 80111e8:	6852      	ldr	r2, [r2, #4]
 80111ea:	f042 020f 	orr.w	r2, r2, #15
 80111ee:	605a      	str	r2, [r3, #4]
 80111f0:	e02a      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 80111f2:	687a      	ldr	r2, [r7, #4]
 80111f4:	4b21      	ldr	r3, [pc, #132]	; (801127c <DMA_DeInit+0x170>)
 80111f6:	429a      	cmp	r2, r3
 80111f8:	d106      	bne.n	8011208 <DMA_DeInit+0xfc>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80111fa:	4b1f      	ldr	r3, [pc, #124]	; (8011278 <DMA_DeInit+0x16c>)
 80111fc:	4a1e      	ldr	r2, [pc, #120]	; (8011278 <DMA_DeInit+0x16c>)
 80111fe:	6852      	ldr	r2, [r2, #4]
 8011200:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8011204:	605a      	str	r2, [r3, #4]
 8011206:	e01f      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	4b1d      	ldr	r3, [pc, #116]	; (8011280 <DMA_DeInit+0x174>)
 801120c:	429a      	cmp	r2, r3
 801120e:	d106      	bne.n	801121e <DMA_DeInit+0x112>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8011210:	4b19      	ldr	r3, [pc, #100]	; (8011278 <DMA_DeInit+0x16c>)
 8011212:	4a19      	ldr	r2, [pc, #100]	; (8011278 <DMA_DeInit+0x16c>)
 8011214:	6852      	ldr	r2, [r2, #4]
 8011216:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 801121a:	605a      	str	r2, [r3, #4]
 801121c:	e014      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 801121e:	687a      	ldr	r2, [r7, #4]
 8011220:	4b18      	ldr	r3, [pc, #96]	; (8011284 <DMA_DeInit+0x178>)
 8011222:	429a      	cmp	r2, r3
 8011224:	d106      	bne.n	8011234 <DMA_DeInit+0x128>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8011226:	4b14      	ldr	r3, [pc, #80]	; (8011278 <DMA_DeInit+0x16c>)
 8011228:	4a13      	ldr	r2, [pc, #76]	; (8011278 <DMA_DeInit+0x16c>)
 801122a:	6852      	ldr	r2, [r2, #4]
 801122c:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8011230:	605a      	str	r2, [r3, #4]
 8011232:	e009      	b.n	8011248 <DMA_DeInit+0x13c>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 8011234:	687a      	ldr	r2, [r7, #4]
 8011236:	4b14      	ldr	r3, [pc, #80]	; (8011288 <DMA_DeInit+0x17c>)
 8011238:	429a      	cmp	r2, r3
 801123a:	d105      	bne.n	8011248 <DMA_DeInit+0x13c>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 801123c:	4b0e      	ldr	r3, [pc, #56]	; (8011278 <DMA_DeInit+0x16c>)
 801123e:	4a0e      	ldr	r2, [pc, #56]	; (8011278 <DMA_DeInit+0x16c>)
 8011240:	6852      	ldr	r2, [r2, #4]
 8011242:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8011246:	605a      	str	r2, [r3, #4]
    }
  }
}
 8011248:	f107 070c 	add.w	r7, r7, #12
 801124c:	46bd      	mov	sp, r7
 801124e:	bc80      	pop	{r7}
 8011250:	4770      	bx	lr
 8011252:	bf00      	nop
 8011254:	40020008 	.word	0x40020008
 8011258:	40020000 	.word	0x40020000
 801125c:	4002001c 	.word	0x4002001c
 8011260:	40020030 	.word	0x40020030
 8011264:	40020044 	.word	0x40020044
 8011268:	40020058 	.word	0x40020058
 801126c:	4002006c 	.word	0x4002006c
 8011270:	40020080 	.word	0x40020080
 8011274:	40020408 	.word	0x40020408
 8011278:	40020400 	.word	0x40020400
 801127c:	4002041c 	.word	0x4002041c
 8011280:	40020430 	.word	0x40020430
 8011284:	40020444 	.word	0x40020444
 8011288:	40020458 	.word	0x40020458

0801128c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 801128c:	b480      	push	{r7}
 801128e:	b085      	sub	sp, #20
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
 8011294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011296:	f04f 0300 	mov.w	r3, #0
 801129a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80112a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80112ac:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	689a      	ldr	r2, [r3, #8]
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	6a1b      	ldr	r3, [r3, #32]
 80112b6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80112bc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	695b      	ldr	r3, [r3, #20]
 80112c2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80112c4:	683b      	ldr	r3, [r7, #0]
 80112c6:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80112c8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	69db      	ldr	r3, [r3, #28]
 80112ce:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80112d4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80112d6:	683b      	ldr	r3, [r7, #0]
 80112d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112da:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80112dc:	68fa      	ldr	r2, [r7, #12]
 80112de:	4313      	orrs	r3, r2
 80112e0:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	68fa      	ldr	r2, [r7, #12]
 80112e6:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	68da      	ldr	r2, [r3, #12]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	681a      	ldr	r2, [r3, #0]
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	685a      	ldr	r2, [r3, #4]
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	60da      	str	r2, [r3, #12]
}
 8011300:	f107 0714 	add.w	r7, r7, #20
 8011304:	46bd      	mov	sp, r7
 8011306:	bc80      	pop	{r7}
 8011308:	4770      	bx	lr
 801130a:	bf00      	nop

0801130c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 801130c:	b480      	push	{r7}
 801130e:	b083      	sub	sp, #12
 8011310:	af00      	add	r7, sp, #0
 8011312:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	f04f 0200 	mov.w	r2, #0
 801131a:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f04f 0200 	mov.w	r2, #0
 8011322:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	f04f 0200 	mov.w	r2, #0
 801132a:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	f04f 0200 	mov.w	r2, #0
 8011332:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	f04f 0200 	mov.w	r2, #0
 801133a:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	f04f 0200 	mov.w	r2, #0
 8011342:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	f04f 0200 	mov.w	r2, #0
 801134a:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f04f 0200 	mov.w	r2, #0
 8011352:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	f04f 0200 	mov.w	r2, #0
 801135a:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	f04f 0200 	mov.w	r2, #0
 8011362:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	f04f 0200 	mov.w	r2, #0
 801136a:	629a      	str	r2, [r3, #40]	; 0x28
}
 801136c:	f107 070c 	add.w	r7, r7, #12
 8011370:	46bd      	mov	sp, r7
 8011372:	bc80      	pop	{r7}
 8011374:	4770      	bx	lr
 8011376:	bf00      	nop

08011378 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8011378:	b480      	push	{r7}
 801137a:	b083      	sub	sp, #12
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
 8011380:	460b      	mov	r3, r1
 8011382:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011384:	78fb      	ldrb	r3, [r7, #3]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d006      	beq.n	8011398 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	f043 0201 	orr.w	r2, r3, #1
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	601a      	str	r2, [r3, #0]
 8011396:	e006      	b.n	80113a6 <DMA_Cmd+0x2e>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	681a      	ldr	r2, [r3, #0]
 801139c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80113a0:	4013      	ands	r3, r2
 80113a2:	687a      	ldr	r2, [r7, #4]
 80113a4:	6013      	str	r3, [r2, #0]
  }
}
 80113a6:	f107 070c 	add.w	r7, r7, #12
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bc80      	pop	{r7}
 80113ae:	4770      	bx	lr

080113b0 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b085      	sub	sp, #20
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	60f8      	str	r0, [r7, #12]
 80113b8:	60b9      	str	r1, [r7, #8]
 80113ba:	4613      	mov	r3, r2
 80113bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80113be:	79fb      	ldrb	r3, [r7, #7]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d006      	beq.n	80113d2 <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	681a      	ldr	r2, [r3, #0]
 80113c8:	68bb      	ldr	r3, [r7, #8]
 80113ca:	431a      	orrs	r2, r3
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	601a      	str	r2, [r3, #0]
 80113d0:	e007      	b.n	80113e2 <DMA_ITConfig+0x32>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	681a      	ldr	r2, [r3, #0]
 80113d6:	68bb      	ldr	r3, [r7, #8]
 80113d8:	ea6f 0303 	mvn.w	r3, r3
 80113dc:	401a      	ands	r2, r3
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	601a      	str	r2, [r3, #0]
  }
}
 80113e2:	f107 0714 	add.w	r7, r7, #20
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bc80      	pop	{r7}
 80113ea:	4770      	bx	lr

080113ec <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 80113ec:	b480      	push	{r7}
 80113ee:	b083      	sub	sp, #12
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
 80113f4:	460b      	mov	r3, r1
 80113f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 80113f8:	887a      	ldrh	r2, [r7, #2]
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	605a      	str	r2, [r3, #4]
}
 80113fe:	f107 070c 	add.w	r7, r7, #12
 8011402:	46bd      	mov	sp, r7
 8011404:	bc80      	pop	{r7}
 8011406:	4770      	bx	lr

08011408 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8011408:	b480      	push	{r7}
 801140a:	b083      	sub	sp, #12
 801140c:	af00      	add	r7, sp, #0
 801140e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	685b      	ldr	r3, [r3, #4]
 8011414:	b29b      	uxth	r3, r3
}
 8011416:	4618      	mov	r0, r3
 8011418:	f107 070c 	add.w	r7, r7, #12
 801141c:	46bd      	mov	sp, r7
 801141e:	bc80      	pop	{r7}
 8011420:	4770      	bx	lr
 8011422:	bf00      	nop

08011424 <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 8011424:	b480      	push	{r7}
 8011426:	b085      	sub	sp, #20
 8011428:	af00      	add	r7, sp, #0
 801142a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 801142c:	f04f 0300 	mov.w	r3, #0
 8011430:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8011432:	f04f 0300 	mov.w	r3, #0
 8011436:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801143e:	2b00      	cmp	r3, #0
 8011440:	d003      	beq.n	801144a <DMA_GetFlagStatus+0x26>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8011442:	4b0d      	ldr	r3, [pc, #52]	; (8011478 <DMA_GetFlagStatus+0x54>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	60bb      	str	r3, [r7, #8]
 8011448:	e002      	b.n	8011450 <DMA_GetFlagStatus+0x2c>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 801144a:	4b0c      	ldr	r3, [pc, #48]	; (801147c <DMA_GetFlagStatus+0x58>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 8011450:	68ba      	ldr	r2, [r7, #8]
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	4013      	ands	r3, r2
 8011456:	2b00      	cmp	r3, #0
 8011458:	d003      	beq.n	8011462 <DMA_GetFlagStatus+0x3e>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 801145a:	f04f 0301 	mov.w	r3, #1
 801145e:	73fb      	strb	r3, [r7, #15]
 8011460:	e002      	b.n	8011468 <DMA_GetFlagStatus+0x44>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 8011462:	f04f 0300 	mov.w	r3, #0
 8011466:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 8011468:	7bfb      	ldrb	r3, [r7, #15]
}
 801146a:	4618      	mov	r0, r3
 801146c:	f107 0714 	add.w	r7, r7, #20
 8011470:	46bd      	mov	sp, r7
 8011472:	bc80      	pop	{r7}
 8011474:	4770      	bx	lr
 8011476:	bf00      	nop
 8011478:	40020400 	.word	0x40020400
 801147c:	40020000 	.word	0x40020000

08011480 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 8011480:	b480      	push	{r7}
 8011482:	b083      	sub	sp, #12
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801148e:	2b00      	cmp	r3, #0
 8011490:	d003      	beq.n	801149a <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 8011492:	4b06      	ldr	r3, [pc, #24]	; (80114ac <DMA_ClearFlag+0x2c>)
 8011494:	687a      	ldr	r2, [r7, #4]
 8011496:	605a      	str	r2, [r3, #4]
 8011498:	e002      	b.n	80114a0 <DMA_ClearFlag+0x20>
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 801149a:	4b05      	ldr	r3, [pc, #20]	; (80114b0 <DMA_ClearFlag+0x30>)
 801149c:	687a      	ldr	r2, [r7, #4]
 801149e:	605a      	str	r2, [r3, #4]
  }
}
 80114a0:	f107 070c 	add.w	r7, r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bc80      	pop	{r7}
 80114a8:	4770      	bx	lr
 80114aa:	bf00      	nop
 80114ac:	40020400 	.word	0x40020400
 80114b0:	40020000 	.word	0x40020000

080114b4 <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b085      	sub	sp, #20
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80114bc:	f04f 0300 	mov.w	r3, #0
 80114c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 80114c2:	f04f 0300 	mov.w	r3, #0
 80114c6:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d003      	beq.n	80114da <DMA_GetITStatus+0x26>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 80114d2:	4b0d      	ldr	r3, [pc, #52]	; (8011508 <DMA_GetITStatus+0x54>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	60bb      	str	r3, [r7, #8]
 80114d8:	e002      	b.n	80114e0 <DMA_GetITStatus+0x2c>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 80114da:	4b0c      	ldr	r3, [pc, #48]	; (801150c <DMA_GetITStatus+0x58>)
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 80114e0:	68ba      	ldr	r2, [r7, #8]
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	4013      	ands	r3, r2
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d003      	beq.n	80114f2 <DMA_GetITStatus+0x3e>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 80114ea:	f04f 0301 	mov.w	r3, #1
 80114ee:	73fb      	strb	r3, [r7, #15]
 80114f0:	e002      	b.n	80114f8 <DMA_GetITStatus+0x44>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 80114f2:	f04f 0300 	mov.w	r3, #0
 80114f6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 80114f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	f107 0714 	add.w	r7, r7, #20
 8011500:	46bd      	mov	sp, r7
 8011502:	bc80      	pop	{r7}
 8011504:	4770      	bx	lr
 8011506:	bf00      	nop
 8011508:	40020400 	.word	0x40020400
 801150c:	40020000 	.word	0x40020000

08011510 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 8011510:	b480      	push	{r7}
 8011512:	b083      	sub	sp, #12
 8011514:	af00      	add	r7, sp, #0
 8011516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801151e:	2b00      	cmp	r3, #0
 8011520:	d003      	beq.n	801152a <DMA_ClearITPendingBit+0x1a>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 8011522:	4b06      	ldr	r3, [pc, #24]	; (801153c <DMA_ClearITPendingBit+0x2c>)
 8011524:	687a      	ldr	r2, [r7, #4]
 8011526:	605a      	str	r2, [r3, #4]
 8011528:	e002      	b.n	8011530 <DMA_ClearITPendingBit+0x20>
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 801152a:	4b05      	ldr	r3, [pc, #20]	; (8011540 <DMA_ClearITPendingBit+0x30>)
 801152c:	687a      	ldr	r2, [r7, #4]
 801152e:	605a      	str	r2, [r3, #4]
  }
}
 8011530:	f107 070c 	add.w	r7, r7, #12
 8011534:	46bd      	mov	sp, r7
 8011536:	bc80      	pop	{r7}
 8011538:	4770      	bx	lr
 801153a:	bf00      	nop
 801153c:	40020400 	.word	0x40020400
 8011540:	40020000 	.word	0x40020000

08011544 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8011544:	b480      	push	{r7}
 8011546:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8011548:	4b0a      	ldr	r3, [pc, #40]	; (8011574 <EXTI_DeInit+0x30>)
 801154a:	f04f 0200 	mov.w	r2, #0
 801154e:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8011550:	4b08      	ldr	r3, [pc, #32]	; (8011574 <EXTI_DeInit+0x30>)
 8011552:	f04f 0200 	mov.w	r2, #0
 8011556:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8011558:	4b06      	ldr	r3, [pc, #24]	; (8011574 <EXTI_DeInit+0x30>)
 801155a:	f04f 0200 	mov.w	r2, #0
 801155e:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8011560:	4b04      	ldr	r3, [pc, #16]	; (8011574 <EXTI_DeInit+0x30>)
 8011562:	f04f 0200 	mov.w	r2, #0
 8011566:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
 8011568:	4b02      	ldr	r3, [pc, #8]	; (8011574 <EXTI_DeInit+0x30>)
 801156a:	4a03      	ldr	r2, [pc, #12]	; (8011578 <EXTI_DeInit+0x34>)
 801156c:	615a      	str	r2, [r3, #20]
}
 801156e:	46bd      	mov	sp, r7
 8011570:	bc80      	pop	{r7}
 8011572:	4770      	bx	lr
 8011574:	40010400 	.word	0x40010400
 8011578:	000fffff 	.word	0x000fffff

0801157c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 801157c:	b480      	push	{r7}
 801157e:	b085      	sub	sp, #20
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8011584:	f04f 0300 	mov.w	r3, #0
 8011588:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 801158a:	4b35      	ldr	r3, [pc, #212]	; (8011660 <EXTI_Init+0xe4>)
 801158c:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	799b      	ldrb	r3, [r3, #6]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d051      	beq.n	801163a <EXTI_Init+0xbe>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8011596:	4b32      	ldr	r3, [pc, #200]	; (8011660 <EXTI_Init+0xe4>)
 8011598:	4a31      	ldr	r2, [pc, #196]	; (8011660 <EXTI_Init+0xe4>)
 801159a:	6811      	ldr	r1, [r2, #0]
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	6812      	ldr	r2, [r2, #0]
 80115a0:	ea6f 0202 	mvn.w	r2, r2
 80115a4:	400a      	ands	r2, r1
 80115a6:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80115a8:	4b2d      	ldr	r3, [pc, #180]	; (8011660 <EXTI_Init+0xe4>)
 80115aa:	4a2d      	ldr	r2, [pc, #180]	; (8011660 <EXTI_Init+0xe4>)
 80115ac:	6851      	ldr	r1, [r2, #4]
 80115ae:	687a      	ldr	r2, [r7, #4]
 80115b0:	6812      	ldr	r2, [r2, #0]
 80115b2:	ea6f 0202 	mvn.w	r2, r2
 80115b6:	400a      	ands	r2, r1
 80115b8:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	791b      	ldrb	r3, [r3, #4]
 80115be:	68fa      	ldr	r2, [r7, #12]
 80115c0:	18d3      	adds	r3, r2, r3
 80115c2:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	68fa      	ldr	r2, [r7, #12]
 80115c8:	6811      	ldr	r1, [r2, #0]
 80115ca:	687a      	ldr	r2, [r7, #4]
 80115cc:	6812      	ldr	r2, [r2, #0]
 80115ce:	430a      	orrs	r2, r1
 80115d0:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80115d2:	4b23      	ldr	r3, [pc, #140]	; (8011660 <EXTI_Init+0xe4>)
 80115d4:	4a22      	ldr	r2, [pc, #136]	; (8011660 <EXTI_Init+0xe4>)
 80115d6:	6891      	ldr	r1, [r2, #8]
 80115d8:	687a      	ldr	r2, [r7, #4]
 80115da:	6812      	ldr	r2, [r2, #0]
 80115dc:	ea6f 0202 	mvn.w	r2, r2
 80115e0:	400a      	ands	r2, r1
 80115e2:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80115e4:	4b1e      	ldr	r3, [pc, #120]	; (8011660 <EXTI_Init+0xe4>)
 80115e6:	4a1e      	ldr	r2, [pc, #120]	; (8011660 <EXTI_Init+0xe4>)
 80115e8:	68d1      	ldr	r1, [r2, #12]
 80115ea:	687a      	ldr	r2, [r7, #4]
 80115ec:	6812      	ldr	r2, [r2, #0]
 80115ee:	ea6f 0202 	mvn.w	r2, r2
 80115f2:	400a      	ands	r2, r1
 80115f4:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	795b      	ldrb	r3, [r3, #5]
 80115fa:	2b10      	cmp	r3, #16
 80115fc:	d10e      	bne.n	801161c <EXTI_Init+0xa0>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80115fe:	4b18      	ldr	r3, [pc, #96]	; (8011660 <EXTI_Init+0xe4>)
 8011600:	4a17      	ldr	r2, [pc, #92]	; (8011660 <EXTI_Init+0xe4>)
 8011602:	6891      	ldr	r1, [r2, #8]
 8011604:	687a      	ldr	r2, [r7, #4]
 8011606:	6812      	ldr	r2, [r2, #0]
 8011608:	430a      	orrs	r2, r1
 801160a:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 801160c:	4b14      	ldr	r3, [pc, #80]	; (8011660 <EXTI_Init+0xe4>)
 801160e:	4a14      	ldr	r2, [pc, #80]	; (8011660 <EXTI_Init+0xe4>)
 8011610:	68d1      	ldr	r1, [r2, #12]
 8011612:	687a      	ldr	r2, [r7, #4]
 8011614:	6812      	ldr	r2, [r2, #0]
 8011616:	430a      	orrs	r2, r1
 8011618:	60da      	str	r2, [r3, #12]
 801161a:	e01c      	b.n	8011656 <EXTI_Init+0xda>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 801161c:	4b10      	ldr	r3, [pc, #64]	; (8011660 <EXTI_Init+0xe4>)
 801161e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	795b      	ldrb	r3, [r3, #5]
 8011624:	68fa      	ldr	r2, [r7, #12]
 8011626:	18d3      	adds	r3, r2, r3
 8011628:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	68fa      	ldr	r2, [r7, #12]
 801162e:	6811      	ldr	r1, [r2, #0]
 8011630:	687a      	ldr	r2, [r7, #4]
 8011632:	6812      	ldr	r2, [r2, #0]
 8011634:	430a      	orrs	r2, r1
 8011636:	601a      	str	r2, [r3, #0]
 8011638:	e00d      	b.n	8011656 <EXTI_Init+0xda>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	791b      	ldrb	r3, [r3, #4]
 801163e:	68fa      	ldr	r2, [r7, #12]
 8011640:	18d3      	adds	r3, r2, r3
 8011642:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	68fa      	ldr	r2, [r7, #12]
 8011648:	6811      	ldr	r1, [r2, #0]
 801164a:	687a      	ldr	r2, [r7, #4]
 801164c:	6812      	ldr	r2, [r2, #0]
 801164e:	ea6f 0202 	mvn.w	r2, r2
 8011652:	400a      	ands	r2, r1
 8011654:	601a      	str	r2, [r3, #0]
  }
}
 8011656:	f107 0714 	add.w	r7, r7, #20
 801165a:	46bd      	mov	sp, r7
 801165c:	bc80      	pop	{r7}
 801165e:	4770      	bx	lr
 8011660:	40010400 	.word	0x40010400

08011664 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8011664:	b480      	push	{r7}
 8011666:	b083      	sub	sp, #12
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	f04f 0200 	mov.w	r2, #0
 8011672:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f04f 0200 	mov.w	r2, #0
 801167a:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f04f 020c 	mov.w	r2, #12
 8011682:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	f04f 0200 	mov.w	r2, #0
 801168a:	719a      	strb	r2, [r3, #6]
}
 801168c:	f107 070c 	add.w	r7, r7, #12
 8011690:	46bd      	mov	sp, r7
 8011692:	bc80      	pop	{r7}
 8011694:	4770      	bx	lr
 8011696:	bf00      	nop

08011698 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8011698:	b480      	push	{r7}
 801169a:	b083      	sub	sp, #12
 801169c:	af00      	add	r7, sp, #0
 801169e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 80116a0:	4b05      	ldr	r3, [pc, #20]	; (80116b8 <EXTI_GenerateSWInterrupt+0x20>)
 80116a2:	4a05      	ldr	r2, [pc, #20]	; (80116b8 <EXTI_GenerateSWInterrupt+0x20>)
 80116a4:	6911      	ldr	r1, [r2, #16]
 80116a6:	687a      	ldr	r2, [r7, #4]
 80116a8:	430a      	orrs	r2, r1
 80116aa:	611a      	str	r2, [r3, #16]
}
 80116ac:	f107 070c 	add.w	r7, r7, #12
 80116b0:	46bd      	mov	sp, r7
 80116b2:	bc80      	pop	{r7}
 80116b4:	4770      	bx	lr
 80116b6:	bf00      	nop
 80116b8:	40010400 	.word	0x40010400

080116bc <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 80116bc:	b480      	push	{r7}
 80116be:	b085      	sub	sp, #20
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80116c4:	f04f 0300 	mov.w	r3, #0
 80116c8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80116ca:	4b0a      	ldr	r3, [pc, #40]	; (80116f4 <EXTI_GetFlagStatus+0x38>)
 80116cc:	695a      	ldr	r2, [r3, #20]
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	4013      	ands	r3, r2
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d003      	beq.n	80116de <EXTI_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 80116d6:	f04f 0301 	mov.w	r3, #1
 80116da:	73fb      	strb	r3, [r7, #15]
 80116dc:	e002      	b.n	80116e4 <EXTI_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 80116de:	f04f 0300 	mov.w	r3, #0
 80116e2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80116e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80116e6:	4618      	mov	r0, r3
 80116e8:	f107 0714 	add.w	r7, r7, #20
 80116ec:	46bd      	mov	sp, r7
 80116ee:	bc80      	pop	{r7}
 80116f0:	4770      	bx	lr
 80116f2:	bf00      	nop
 80116f4:	40010400 	.word	0x40010400

080116f8 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80116f8:	b480      	push	{r7}
 80116fa:	b083      	sub	sp, #12
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8011700:	4b03      	ldr	r3, [pc, #12]	; (8011710 <EXTI_ClearFlag+0x18>)
 8011702:	687a      	ldr	r2, [r7, #4]
 8011704:	615a      	str	r2, [r3, #20]
}
 8011706:	f107 070c 	add.w	r7, r7, #12
 801170a:	46bd      	mov	sp, r7
 801170c:	bc80      	pop	{r7}
 801170e:	4770      	bx	lr
 8011710:	40010400 	.word	0x40010400

08011714 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8011714:	b480      	push	{r7}
 8011716:	b085      	sub	sp, #20
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 801171c:	f04f 0300 	mov.w	r3, #0
 8011720:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8011722:	f04f 0300 	mov.w	r3, #0
 8011726:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8011728:	4b0d      	ldr	r3, [pc, #52]	; (8011760 <EXTI_GetITStatus+0x4c>)
 801172a:	681a      	ldr	r2, [r3, #0]
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	4013      	ands	r3, r2
 8011730:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8011732:	4b0b      	ldr	r3, [pc, #44]	; (8011760 <EXTI_GetITStatus+0x4c>)
 8011734:	695a      	ldr	r2, [r3, #20]
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	4013      	ands	r3, r2
 801173a:	2b00      	cmp	r3, #0
 801173c:	d006      	beq.n	801174c <EXTI_GetITStatus+0x38>
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d003      	beq.n	801174c <EXTI_GetITStatus+0x38>
  {
    bitstatus = SET;
 8011744:	f04f 0301 	mov.w	r3, #1
 8011748:	73fb      	strb	r3, [r7, #15]
 801174a:	e002      	b.n	8011752 <EXTI_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
 801174c:	f04f 0300 	mov.w	r3, #0
 8011750:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8011752:	7bfb      	ldrb	r3, [r7, #15]
}
 8011754:	4618      	mov	r0, r3
 8011756:	f107 0714 	add.w	r7, r7, #20
 801175a:	46bd      	mov	sp, r7
 801175c:	bc80      	pop	{r7}
 801175e:	4770      	bx	lr
 8011760:	40010400 	.word	0x40010400

08011764 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8011764:	b480      	push	{r7}
 8011766:	b083      	sub	sp, #12
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 801176c:	4b03      	ldr	r3, [pc, #12]	; (801177c <EXTI_ClearITPendingBit+0x18>)
 801176e:	687a      	ldr	r2, [r7, #4]
 8011770:	615a      	str	r2, [r3, #20]
}
 8011772:	f107 070c 	add.w	r7, r7, #12
 8011776:	46bd      	mov	sp, r7
 8011778:	bc80      	pop	{r7}
 801177a:	4770      	bx	lr
 801177c:	40010400 	.word	0x40010400

08011780 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8011780:	b480      	push	{r7}
 8011782:	b085      	sub	sp, #20
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8011788:	f04f 0300 	mov.w	r3, #0
 801178c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 801178e:	4b09      	ldr	r3, [pc, #36]	; (80117b4 <FLASH_SetLatency+0x34>)
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801179a:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 801179c:	68fa      	ldr	r2, [r7, #12]
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	4313      	orrs	r3, r2
 80117a2:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80117a4:	4b03      	ldr	r3, [pc, #12]	; (80117b4 <FLASH_SetLatency+0x34>)
 80117a6:	68fa      	ldr	r2, [r7, #12]
 80117a8:	601a      	str	r2, [r3, #0]
}
 80117aa:	f107 0714 	add.w	r7, r7, #20
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bc80      	pop	{r7}
 80117b2:	4770      	bx	lr
 80117b4:	40022000 	.word	0x40022000

080117b8 <FLASH_HalfCycleAccessCmd>:
  *     @arg FLASH_HalfCycleAccess_Enable: FLASH Half Cycle Enable
  *     @arg FLASH_HalfCycleAccess_Disable: FLASH Half Cycle Disable
  * @retval None
  */
void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess)
{
 80117b8:	b480      	push	{r7}
 80117ba:	b083      	sub	sp, #12
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80117c0:	4b08      	ldr	r3, [pc, #32]	; (80117e4 <FLASH_HalfCycleAccessCmd+0x2c>)
 80117c2:	4a08      	ldr	r2, [pc, #32]	; (80117e4 <FLASH_HalfCycleAccessCmd+0x2c>)
 80117c4:	6812      	ldr	r2, [r2, #0]
 80117c6:	f022 0208 	bic.w	r2, r2, #8
 80117ca:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80117cc:	4b05      	ldr	r3, [pc, #20]	; (80117e4 <FLASH_HalfCycleAccessCmd+0x2c>)
 80117ce:	4a05      	ldr	r2, [pc, #20]	; (80117e4 <FLASH_HalfCycleAccessCmd+0x2c>)
 80117d0:	6811      	ldr	r1, [r2, #0]
 80117d2:	687a      	ldr	r2, [r7, #4]
 80117d4:	430a      	orrs	r2, r1
 80117d6:	601a      	str	r2, [r3, #0]
}
 80117d8:	f107 070c 	add.w	r7, r7, #12
 80117dc:	46bd      	mov	sp, r7
 80117de:	bc80      	pop	{r7}
 80117e0:	4770      	bx	lr
 80117e2:	bf00      	nop
 80117e4:	40022000 	.word	0x40022000

080117e8 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 80117e8:	b480      	push	{r7}
 80117ea:	b083      	sub	sp, #12
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80117f0:	4b08      	ldr	r3, [pc, #32]	; (8011814 <FLASH_PrefetchBufferCmd+0x2c>)
 80117f2:	4a08      	ldr	r2, [pc, #32]	; (8011814 <FLASH_PrefetchBufferCmd+0x2c>)
 80117f4:	6812      	ldr	r2, [r2, #0]
 80117f6:	f022 0210 	bic.w	r2, r2, #16
 80117fa:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80117fc:	4b05      	ldr	r3, [pc, #20]	; (8011814 <FLASH_PrefetchBufferCmd+0x2c>)
 80117fe:	4a05      	ldr	r2, [pc, #20]	; (8011814 <FLASH_PrefetchBufferCmd+0x2c>)
 8011800:	6811      	ldr	r1, [r2, #0]
 8011802:	687a      	ldr	r2, [r7, #4]
 8011804:	430a      	orrs	r2, r1
 8011806:	601a      	str	r2, [r3, #0]
}
 8011808:	f107 070c 	add.w	r7, r7, #12
 801180c:	46bd      	mov	sp, r7
 801180e:	bc80      	pop	{r7}
 8011810:	4770      	bx	lr
 8011812:	bf00      	nop
 8011814:	40022000 	.word	0x40022000

08011818 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8011818:	b480      	push	{r7}
 801181a:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 801181c:	4b04      	ldr	r3, [pc, #16]	; (8011830 <FLASH_Unlock+0x18>)
 801181e:	4a05      	ldr	r2, [pc, #20]	; (8011834 <FLASH_Unlock+0x1c>)
 8011820:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8011822:	4b03      	ldr	r3, [pc, #12]	; (8011830 <FLASH_Unlock+0x18>)
 8011824:	4a04      	ldr	r2, [pc, #16]	; (8011838 <FLASH_Unlock+0x20>)
 8011826:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8011828:	46bd      	mov	sp, r7
 801182a:	bc80      	pop	{r7}
 801182c:	4770      	bx	lr
 801182e:	bf00      	nop
 8011830:	40022000 	.word	0x40022000
 8011834:	45670123 	.word	0x45670123
 8011838:	cdef89ab 	.word	0xcdef89ab

0801183c <FLASH_UnlockBank1>:
  *           equivalent to FLASH_Unlock function.
  * @param  None
  * @retval None
  */
void FLASH_UnlockBank1(void)
{
 801183c:	b480      	push	{r7}
 801183e:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8011840:	4b04      	ldr	r3, [pc, #16]	; (8011854 <FLASH_UnlockBank1+0x18>)
 8011842:	4a05      	ldr	r2, [pc, #20]	; (8011858 <FLASH_UnlockBank1+0x1c>)
 8011844:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8011846:	4b03      	ldr	r3, [pc, #12]	; (8011854 <FLASH_UnlockBank1+0x18>)
 8011848:	4a04      	ldr	r2, [pc, #16]	; (801185c <FLASH_UnlockBank1+0x20>)
 801184a:	605a      	str	r2, [r3, #4]
}
 801184c:	46bd      	mov	sp, r7
 801184e:	bc80      	pop	{r7}
 8011850:	4770      	bx	lr
 8011852:	bf00      	nop
 8011854:	40022000 	.word	0x40022000
 8011858:	45670123 	.word	0x45670123
 801185c:	cdef89ab 	.word	0xcdef89ab

08011860 <FLASH_Lock>:
  *           to FLASH_LockBank1 function.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8011860:	b480      	push	{r7}
 8011862:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8011864:	4b04      	ldr	r3, [pc, #16]	; (8011878 <FLASH_Lock+0x18>)
 8011866:	4a04      	ldr	r2, [pc, #16]	; (8011878 <FLASH_Lock+0x18>)
 8011868:	6912      	ldr	r2, [r2, #16]
 801186a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801186e:	611a      	str	r2, [r3, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8011870:	46bd      	mov	sp, r7
 8011872:	bc80      	pop	{r7}
 8011874:	4770      	bx	lr
 8011876:	bf00      	nop
 8011878:	40022000 	.word	0x40022000

0801187c <FLASH_LockBank1>:
  *           to FLASH_Lock function.
  * @param  None
  * @retval None
  */
void FLASH_LockBank1(void)
{
 801187c:	b480      	push	{r7}
 801187e:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8011880:	4b04      	ldr	r3, [pc, #16]	; (8011894 <FLASH_LockBank1+0x18>)
 8011882:	4a04      	ldr	r2, [pc, #16]	; (8011894 <FLASH_LockBank1+0x18>)
 8011884:	6912      	ldr	r2, [r2, #16]
 8011886:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801188a:	611a      	str	r2, [r3, #16]
}
 801188c:	46bd      	mov	sp, r7
 801188e:	bc80      	pop	{r7}
 8011890:	4770      	bx	lr
 8011892:	bf00      	nop
 8011894:	40022000 	.word	0x40022000

08011898 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b084      	sub	sp, #16
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 80118a0:	f04f 0304 	mov.w	r3, #4
 80118a4:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80118a6:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80118aa:	f000 fc09 	bl	80120c0 <FLASH_WaitForLastOperation>
 80118ae:	4603      	mov	r3, r0
 80118b0:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80118b2:	7bfb      	ldrb	r3, [r7, #15]
 80118b4:	2b04      	cmp	r3, #4
 80118b6:	d11b      	bne.n	80118f0 <FLASH_ErasePage+0x58>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80118b8:	4b10      	ldr	r3, [pc, #64]	; (80118fc <FLASH_ErasePage+0x64>)
 80118ba:	4a10      	ldr	r2, [pc, #64]	; (80118fc <FLASH_ErasePage+0x64>)
 80118bc:	6912      	ldr	r2, [r2, #16]
 80118be:	f042 0202 	orr.w	r2, r2, #2
 80118c2:	611a      	str	r2, [r3, #16]
    FLASH->AR = Page_Address; 
 80118c4:	4b0d      	ldr	r3, [pc, #52]	; (80118fc <FLASH_ErasePage+0x64>)
 80118c6:	687a      	ldr	r2, [r7, #4]
 80118c8:	615a      	str	r2, [r3, #20]
    FLASH->CR|= CR_STRT_Set;
 80118ca:	4b0c      	ldr	r3, [pc, #48]	; (80118fc <FLASH_ErasePage+0x64>)
 80118cc:	4a0b      	ldr	r2, [pc, #44]	; (80118fc <FLASH_ErasePage+0x64>)
 80118ce:	6912      	ldr	r2, [r2, #16]
 80118d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80118d4:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80118d6:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80118da:	f000 fbf1 	bl	80120c0 <FLASH_WaitForLastOperation>
 80118de:	4603      	mov	r3, r0
 80118e0:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 80118e2:	4a06      	ldr	r2, [pc, #24]	; (80118fc <FLASH_ErasePage+0x64>)
 80118e4:	4b05      	ldr	r3, [pc, #20]	; (80118fc <FLASH_ErasePage+0x64>)
 80118e6:	6919      	ldr	r1, [r3, #16]
 80118e8:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 80118ec:	400b      	ands	r3, r1
 80118ee:	6113      	str	r3, [r2, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 80118f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	f107 0710 	add.w	r7, r7, #16
 80118f8:	46bd      	mov	sp, r7
 80118fa:	bd80      	pop	{r7, pc}
 80118fc:	40022000 	.word	0x40022000

08011900 <FLASH_EraseAllPages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 8011900:	b580      	push	{r7, lr}
 8011902:	b082      	sub	sp, #8
 8011904:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
 8011906:	f04f 0304 	mov.w	r3, #4
 801190a:	71fb      	strb	r3, [r7, #7]
    /* Disable the MER Bit */
    FLASH->CR2 &= CR_MER_Reset;
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 801190c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011910:	f000 fbd6 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011914:	4603      	mov	r3, r0
 8011916:	71fb      	strb	r3, [r7, #7]
  if(status == FLASH_COMPLETE)
 8011918:	79fb      	ldrb	r3, [r7, #7]
 801191a:	2b04      	cmp	r3, #4
 801191c:	d118      	bne.n	8011950 <FLASH_EraseAllPages+0x50>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 801191e:	4b0f      	ldr	r3, [pc, #60]	; (801195c <FLASH_EraseAllPages+0x5c>)
 8011920:	4a0e      	ldr	r2, [pc, #56]	; (801195c <FLASH_EraseAllPages+0x5c>)
 8011922:	6912      	ldr	r2, [r2, #16]
 8011924:	f042 0204 	orr.w	r2, r2, #4
 8011928:	611a      	str	r2, [r3, #16]
     FLASH->CR |= CR_STRT_Set;
 801192a:	4b0c      	ldr	r3, [pc, #48]	; (801195c <FLASH_EraseAllPages+0x5c>)
 801192c:	4a0b      	ldr	r2, [pc, #44]	; (801195c <FLASH_EraseAllPages+0x5c>)
 801192e:	6912      	ldr	r2, [r2, #16]
 8011930:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011934:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8011936:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 801193a:	f000 fbc1 	bl	80120c0 <FLASH_WaitForLastOperation>
 801193e:	4603      	mov	r3, r0
 8011940:	71fb      	strb	r3, [r7, #7]

    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 8011942:	4a06      	ldr	r2, [pc, #24]	; (801195c <FLASH_EraseAllPages+0x5c>)
 8011944:	4b05      	ldr	r3, [pc, #20]	; (801195c <FLASH_EraseAllPages+0x5c>)
 8011946:	6919      	ldr	r1, [r3, #16]
 8011948:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 801194c:	400b      	ands	r3, r1
 801194e:	6113      	str	r3, [r2, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 8011950:	79fb      	ldrb	r3, [r7, #7]
}
 8011952:	4618      	mov	r0, r3
 8011954:	f107 0708 	add.w	r7, r7, #8
 8011958:	46bd      	mov	sp, r7
 801195a:	bd80      	pop	{r7, pc}
 801195c:	40022000 	.word	0x40022000

08011960 <FLASH_EraseAllBank1Pages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllBank1Pages(void)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b082      	sub	sp, #8
 8011964:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
 8011966:	f04f 0304 	mov.w	r3, #4
 801196a:	71fb      	strb	r3, [r7, #7]
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 801196c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011970:	f000 fbcc 	bl	801210c <FLASH_WaitForLastBank1Operation>
 8011974:	4603      	mov	r3, r0
 8011976:	71fb      	strb	r3, [r7, #7]
  
  if(status == FLASH_COMPLETE)
 8011978:	79fb      	ldrb	r3, [r7, #7]
 801197a:	2b04      	cmp	r3, #4
 801197c:	d118      	bne.n	80119b0 <FLASH_EraseAllBank1Pages+0x50>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 801197e:	4b0f      	ldr	r3, [pc, #60]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 8011980:	4a0e      	ldr	r2, [pc, #56]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 8011982:	6912      	ldr	r2, [r2, #16]
 8011984:	f042 0204 	orr.w	r2, r2, #4
 8011988:	611a      	str	r2, [r3, #16]
     FLASH->CR |= CR_STRT_Set;
 801198a:	4b0c      	ldr	r3, [pc, #48]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 801198c:	4a0b      	ldr	r2, [pc, #44]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 801198e:	6912      	ldr	r2, [r2, #16]
 8011990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011994:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 8011996:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 801199a:	f000 fbb7 	bl	801210c <FLASH_WaitForLastBank1Operation>
 801199e:	4603      	mov	r3, r0
 80119a0:	71fb      	strb	r3, [r7, #7]
    
    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 80119a2:	4a06      	ldr	r2, [pc, #24]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 80119a4:	4b05      	ldr	r3, [pc, #20]	; (80119bc <FLASH_EraseAllBank1Pages+0x5c>)
 80119a6:	6919      	ldr	r1, [r3, #16]
 80119a8:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 80119ac:	400b      	ands	r3, r1
 80119ae:	6113      	str	r3, [r2, #16]
  }    
  /* Return the Erase Status */
  return status;
 80119b0:	79fb      	ldrb	r3, [r7, #7]
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	f107 0708 	add.w	r7, r7, #8
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd80      	pop	{r7, pc}
 80119bc:	40022000 	.word	0x40022000

080119c0 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b082      	sub	sp, #8
 80119c4:	af00      	add	r7, sp, #0
  uint16_t rdptmp = RDP_Key;
 80119c6:	f04f 03a5 	mov.w	r3, #165	; 0xa5
 80119ca:	80fb      	strh	r3, [r7, #6]

  FLASH_Status status = FLASH_COMPLETE;
 80119cc:	f04f 0304 	mov.w	r3, #4
 80119d0:	717b      	strb	r3, [r7, #5]

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 80119d2:	f000 fa81 	bl	8011ed8 <FLASH_GetReadOutProtectionStatus>
 80119d6:	4603      	mov	r3, r0
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <FLASH_EraseOptionBytes+0x22>
  {
    rdptmp = 0x00;  
 80119dc:	f04f 0300 	mov.w	r3, #0
 80119e0:	80fb      	strh	r3, [r7, #6]
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80119e2:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80119e6:	f000 fb6b 	bl	80120c0 <FLASH_WaitForLastOperation>
 80119ea:	4603      	mov	r3, r0
 80119ec:	717b      	strb	r3, [r7, #5]
  if(status == FLASH_COMPLETE)
 80119ee:	797b      	ldrb	r3, [r7, #5]
 80119f0:	2b04      	cmp	r3, #4
 80119f2:	d145      	bne.n	8011a80 <FLASH_EraseOptionBytes+0xc0>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80119f4:	4b25      	ldr	r3, [pc, #148]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 80119f6:	4a26      	ldr	r2, [pc, #152]	; (8011a90 <FLASH_EraseOptionBytes+0xd0>)
 80119f8:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80119fa:	4b24      	ldr	r3, [pc, #144]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 80119fc:	4a25      	ldr	r2, [pc, #148]	; (8011a94 <FLASH_EraseOptionBytes+0xd4>)
 80119fe:	609a      	str	r2, [r3, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8011a00:	4b22      	ldr	r3, [pc, #136]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a02:	4a22      	ldr	r2, [pc, #136]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a04:	6912      	ldr	r2, [r2, #16]
 8011a06:	f042 0220 	orr.w	r2, r2, #32
 8011a0a:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
 8011a0c:	4b1f      	ldr	r3, [pc, #124]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a0e:	4a1f      	ldr	r2, [pc, #124]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a10:	6912      	ldr	r2, [r2, #16]
 8011a12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011a16:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8011a18:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011a1c:	f000 fb50 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011a20:	4603      	mov	r3, r0
 8011a22:	717b      	strb	r3, [r7, #5]
    
    if(status == FLASH_COMPLETE)
 8011a24:	797b      	ldrb	r3, [r7, #5]
 8011a26:	2b04      	cmp	r3, #4
 8011a28:	d120      	bne.n	8011a6c <FLASH_EraseOptionBytes+0xac>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8011a2a:	4a18      	ldr	r2, [pc, #96]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a2c:	4b17      	ldr	r3, [pc, #92]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a2e:	6919      	ldr	r1, [r3, #16]
 8011a30:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8011a34:	400b      	ands	r3, r1
 8011a36:	6113      	str	r3, [r2, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8011a38:	4b14      	ldr	r3, [pc, #80]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a3a:	4a14      	ldr	r2, [pc, #80]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a3c:	6912      	ldr	r2, [r2, #16]
 8011a3e:	f042 0210 	orr.w	r2, r2, #16
 8011a42:	611a      	str	r2, [r3, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 8011a44:	4b14      	ldr	r3, [pc, #80]	; (8011a98 <FLASH_EraseOptionBytes+0xd8>)
 8011a46:	88fa      	ldrh	r2, [r7, #6]
 8011a48:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011a4a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011a4e:	f000 fb37 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011a52:	4603      	mov	r3, r0
 8011a54:	717b      	strb	r3, [r7, #5]
 
      if(status != FLASH_TIMEOUT)
 8011a56:	797b      	ldrb	r3, [r7, #5]
 8011a58:	2b05      	cmp	r3, #5
 8011a5a:	d011      	beq.n	8011a80 <FLASH_EraseOptionBytes+0xc0>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8011a5c:	4a0b      	ldr	r2, [pc, #44]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a5e:	4b0b      	ldr	r3, [pc, #44]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a60:	6919      	ldr	r1, [r3, #16]
 8011a62:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011a66:	400b      	ands	r3, r1
 8011a68:	6113      	str	r3, [r2, #16]
 8011a6a:	e009      	b.n	8011a80 <FLASH_EraseOptionBytes+0xc0>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8011a6c:	797b      	ldrb	r3, [r7, #5]
 8011a6e:	2b05      	cmp	r3, #5
 8011a70:	d006      	beq.n	8011a80 <FLASH_EraseOptionBytes+0xc0>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8011a72:	4a06      	ldr	r2, [pc, #24]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a74:	4b05      	ldr	r3, [pc, #20]	; (8011a8c <FLASH_EraseOptionBytes+0xcc>)
 8011a76:	6919      	ldr	r1, [r3, #16]
 8011a78:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011a7c:	400b      	ands	r3, r1
 8011a7e:	6113      	str	r3, [r2, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
 8011a80:	797b      	ldrb	r3, [r7, #5]
}
 8011a82:	4618      	mov	r0, r3
 8011a84:	f107 0708 	add.w	r7, r7, #8
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}
 8011a8c:	40022000 	.word	0x40022000
 8011a90:	45670123 	.word	0x45670123
 8011a94:	cdef89ab 	.word	0xcdef89ab
 8011a98:	1ffff800 	.word	0x1ffff800

08011a9c <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b084      	sub	sp, #16
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
 8011aa4:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
 8011aa6:	f04f 0304 	mov.w	r3, #4
 8011aaa:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t tmp = 0;
 8011aac:	f04f 0300 	mov.w	r3, #0
 8011ab0:	60bb      	str	r3, [r7, #8]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011ab2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011ab6:	f000 fb03 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011aba:	4603      	mov	r3, r0
 8011abc:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8011abe:	7bfb      	ldrb	r3, [r7, #15]
 8011ac0:	2b04      	cmp	r3, #4
 8011ac2:	d131      	bne.n	8011b28 <FLASH_ProgramWord+0x8c>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8011ac4:	4b1b      	ldr	r3, [pc, #108]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011ac6:	4a1b      	ldr	r2, [pc, #108]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011ac8:	6912      	ldr	r2, [r2, #16]
 8011aca:	f042 0201 	orr.w	r2, r2, #1
 8011ace:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	683a      	ldr	r2, [r7, #0]
 8011ad4:	b292      	uxth	r2, r2
 8011ad6:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011ad8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011adc:	f000 faf0 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011ae0:	4603      	mov	r3, r0
 8011ae2:	73fb      	strb	r3, [r7, #15]
 
    if(status == FLASH_COMPLETE)
 8011ae4:	7bfb      	ldrb	r3, [r7, #15]
 8011ae6:	2b04      	cmp	r3, #4
 8011ae8:	d117      	bne.n	8011b1a <FLASH_ProgramWord+0x7e>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	f103 0302 	add.w	r3, r3, #2
 8011af0:	60bb      	str	r3, [r7, #8]

      *(__IO uint16_t*) tmp = Data >> 16;
 8011af2:	68bb      	ldr	r3, [r7, #8]
 8011af4:	683a      	ldr	r2, [r7, #0]
 8011af6:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8011afa:	b292      	uxth	r2, r2
 8011afc:	801a      	strh	r2, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011afe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011b02:	f000 fadd 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011b06:	4603      	mov	r3, r0
 8011b08:	73fb      	strb	r3, [r7, #15]
        
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8011b0a:	4a0a      	ldr	r2, [pc, #40]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011b0c:	4b09      	ldr	r3, [pc, #36]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011b0e:	6919      	ldr	r1, [r3, #16]
 8011b10:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8011b14:	400b      	ands	r3, r1
 8011b16:	6113      	str	r3, [r2, #16]
 8011b18:	e006      	b.n	8011b28 <FLASH_ProgramWord+0x8c>
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8011b1a:	4a06      	ldr	r2, [pc, #24]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011b1c:	4b05      	ldr	r3, [pc, #20]	; (8011b34 <FLASH_ProgramWord+0x98>)
 8011b1e:	6919      	ldr	r1, [r3, #16]
 8011b20:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8011b24:	400b      	ands	r3, r1
 8011b26:	6113      	str	r3, [r2, #16]
    }
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
 8011b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	f107 0710 	add.w	r7, r7, #16
 8011b30:	46bd      	mov	sp, r7
 8011b32:	bd80      	pop	{r7, pc}
 8011b34:	40022000 	.word	0x40022000

08011b38 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b084      	sub	sp, #16
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	460b      	mov	r3, r1
 8011b42:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8011b44:	f04f 0304 	mov.w	r3, #4
 8011b48:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011b4a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011b4e:	f000 fab7 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011b52:	4603      	mov	r3, r0
 8011b54:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8011b56:	7bfb      	ldrb	r3, [r7, #15]
 8011b58:	2b04      	cmp	r3, #4
 8011b5a:	d115      	bne.n	8011b88 <FLASH_ProgramHalfWord+0x50>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8011b5c:	4b0d      	ldr	r3, [pc, #52]	; (8011b94 <FLASH_ProgramHalfWord+0x5c>)
 8011b5e:	4a0d      	ldr	r2, [pc, #52]	; (8011b94 <FLASH_ProgramHalfWord+0x5c>)
 8011b60:	6912      	ldr	r2, [r2, #16]
 8011b62:	f042 0201 	orr.w	r2, r2, #1
 8011b66:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = Data;
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	887a      	ldrh	r2, [r7, #2]
 8011b6c:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011b6e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011b72:	f000 faa5 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011b76:	4603      	mov	r3, r0
 8011b78:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8011b7a:	4a06      	ldr	r2, [pc, #24]	; (8011b94 <FLASH_ProgramHalfWord+0x5c>)
 8011b7c:	4b05      	ldr	r3, [pc, #20]	; (8011b94 <FLASH_ProgramHalfWord+0x5c>)
 8011b7e:	6919      	ldr	r1, [r3, #16]
 8011b80:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8011b84:	400b      	ands	r3, r1
 8011b86:	6113      	str	r3, [r2, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8011b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b8a:	4618      	mov	r0, r3
 8011b8c:	f107 0710 	add.w	r7, r7, #16
 8011b90:	46bd      	mov	sp, r7
 8011b92:	bd80      	pop	{r7, pc}
 8011b94:	40022000 	.word	0x40022000

08011b98 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b084      	sub	sp, #16
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	6078      	str	r0, [r7, #4]
 8011ba0:	460b      	mov	r3, r1
 8011ba2:	70fb      	strb	r3, [r7, #3]
  FLASH_Status status = FLASH_COMPLETE;
 8011ba4:	f04f 0304 	mov.w	r3, #4
 8011ba8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011baa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011bae:	f000 fa87 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	73fb      	strb	r3, [r7, #15]

  if(status == FLASH_COMPLETE)
 8011bb6:	7bfb      	ldrb	r3, [r7, #15]
 8011bb8:	2b04      	cmp	r3, #4
 8011bba:	d11f      	bne.n	8011bfc <FLASH_ProgramOptionByteData+0x64>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8011bbc:	4b12      	ldr	r3, [pc, #72]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bbe:	4a13      	ldr	r2, [pc, #76]	; (8011c0c <FLASH_ProgramOptionByteData+0x74>)
 8011bc0:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8011bc2:	4b11      	ldr	r3, [pc, #68]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bc4:	4a12      	ldr	r2, [pc, #72]	; (8011c10 <FLASH_ProgramOptionByteData+0x78>)
 8011bc6:	609a      	str	r2, [r3, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8011bc8:	4b0f      	ldr	r3, [pc, #60]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bca:	4a0f      	ldr	r2, [pc, #60]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bcc:	6912      	ldr	r2, [r2, #16]
 8011bce:	f042 0210 	orr.w	r2, r2, #16
 8011bd2:	611a      	str	r2, [r3, #16]
    *(__IO uint16_t*)Address = Data;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	78fa      	ldrb	r2, [r7, #3]
 8011bd8:	b292      	uxth	r2, r2
 8011bda:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011bdc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011be0:	f000 fa6e 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011be4:	4603      	mov	r3, r0
 8011be6:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8011be8:	7bfb      	ldrb	r3, [r7, #15]
 8011bea:	2b05      	cmp	r3, #5
 8011bec:	d006      	beq.n	8011bfc <FLASH_ProgramOptionByteData+0x64>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8011bee:	4a06      	ldr	r2, [pc, #24]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bf0:	4b05      	ldr	r3, [pc, #20]	; (8011c08 <FLASH_ProgramOptionByteData+0x70>)
 8011bf2:	6919      	ldr	r1, [r3, #16]
 8011bf4:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011bf8:	400b      	ands	r3, r1
 8011bfa:	6113      	str	r3, [r2, #16]
    }
  }
  /* Return the Option Byte Data Program Status */
  return status;
 8011bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bfe:	4618      	mov	r0, r3
 8011c00:	f107 0710 	add.w	r7, r7, #16
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}
 8011c08:	40022000 	.word	0x40022000
 8011c0c:	45670123 	.word	0x45670123
 8011c10:	cdef89ab 	.word	0xcdef89ab

08011c14 <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b086      	sub	sp, #24
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
  uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF;
 8011c1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011c20:	82bb      	strh	r3, [r7, #20]
 8011c22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011c26:	827b      	strh	r3, [r7, #18]
 8011c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011c2c:	823b      	strh	r3, [r7, #16]
 8011c2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011c32:	81fb      	strh	r3, [r7, #14]
  
  FLASH_Status status = FLASH_COMPLETE;
 8011c34:	f04f 0304 	mov.w	r3, #4
 8011c38:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	ea6f 0303 	mvn.w	r3, r3
 8011c40:	607b      	str	r3, [r7, #4]
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	b29b      	uxth	r3, r3
 8011c46:	b2db      	uxtb	r3, r3
 8011c48:	82bb      	strh	r3, [r7, #20]
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011c50:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8011c54:	827b      	strh	r3, [r7, #18]
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011c5c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011c60:	823b      	strh	r3, [r7, #16]
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8011c68:	81fb      	strh	r3, [r7, #14]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011c6a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011c6e:	f000 fa27 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011c72:	4603      	mov	r3, r0
 8011c74:	75fb      	strb	r3, [r7, #23]
  
  if(status == FLASH_COMPLETE)
 8011c76:	7dfb      	ldrb	r3, [r7, #23]
 8011c78:	2b04      	cmp	r3, #4
 8011c7a:	d14e      	bne.n	8011d1a <FLASH_EnableWriteProtection+0x106>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8011c7c:	4b2a      	ldr	r3, [pc, #168]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011c7e:	4a2b      	ldr	r2, [pc, #172]	; (8011d2c <FLASH_EnableWriteProtection+0x118>)
 8011c80:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8011c82:	4b29      	ldr	r3, [pc, #164]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011c84:	4a2a      	ldr	r2, [pc, #168]	; (8011d30 <FLASH_EnableWriteProtection+0x11c>)
 8011c86:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8011c88:	4b27      	ldr	r3, [pc, #156]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011c8a:	4a27      	ldr	r2, [pc, #156]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011c8c:	6912      	ldr	r2, [r2, #16]
 8011c8e:	f042 0210 	orr.w	r2, r2, #16
 8011c92:	611a      	str	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 8011c94:	8abb      	ldrh	r3, [r7, #20]
 8011c96:	2bff      	cmp	r3, #255	; 0xff
 8011c98:	d008      	beq.n	8011cac <FLASH_EnableWriteProtection+0x98>
    {
      OB->WRP0 = WRP0_Data;
 8011c9a:	4b26      	ldr	r3, [pc, #152]	; (8011d34 <FLASH_EnableWriteProtection+0x120>)
 8011c9c:	8aba      	ldrh	r2, [r7, #20]
 8011c9e:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011ca0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011ca4:	f000 fa0c 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011ca8:	4603      	mov	r3, r0
 8011caa:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8011cac:	7dfb      	ldrb	r3, [r7, #23]
 8011cae:	2b04      	cmp	r3, #4
 8011cb0:	d10b      	bne.n	8011cca <FLASH_EnableWriteProtection+0xb6>
 8011cb2:	8a7b      	ldrh	r3, [r7, #18]
 8011cb4:	2bff      	cmp	r3, #255	; 0xff
 8011cb6:	d008      	beq.n	8011cca <FLASH_EnableWriteProtection+0xb6>
    {
      OB->WRP1 = WRP1_Data;
 8011cb8:	4b1e      	ldr	r3, [pc, #120]	; (8011d34 <FLASH_EnableWriteProtection+0x120>)
 8011cba:	8a7a      	ldrh	r2, [r7, #18]
 8011cbc:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011cbe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011cc2:	f000 f9fd 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011cc6:	4603      	mov	r3, r0
 8011cc8:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8011cca:	7dfb      	ldrb	r3, [r7, #23]
 8011ccc:	2b04      	cmp	r3, #4
 8011cce:	d10b      	bne.n	8011ce8 <FLASH_EnableWriteProtection+0xd4>
 8011cd0:	8a3b      	ldrh	r3, [r7, #16]
 8011cd2:	2bff      	cmp	r3, #255	; 0xff
 8011cd4:	d008      	beq.n	8011ce8 <FLASH_EnableWriteProtection+0xd4>
    {
      OB->WRP2 = WRP2_Data;
 8011cd6:	4b17      	ldr	r3, [pc, #92]	; (8011d34 <FLASH_EnableWriteProtection+0x120>)
 8011cd8:	8a3a      	ldrh	r2, [r7, #16]
 8011cda:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011cdc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011ce0:	f000 f9ee 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	75fb      	strb	r3, [r7, #23]
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8011ce8:	7dfb      	ldrb	r3, [r7, #23]
 8011cea:	2b04      	cmp	r3, #4
 8011cec:	d10b      	bne.n	8011d06 <FLASH_EnableWriteProtection+0xf2>
 8011cee:	89fb      	ldrh	r3, [r7, #14]
 8011cf0:	2bff      	cmp	r3, #255	; 0xff
 8011cf2:	d008      	beq.n	8011d06 <FLASH_EnableWriteProtection+0xf2>
    {
      OB->WRP3 = WRP3_Data;
 8011cf4:	4b0f      	ldr	r3, [pc, #60]	; (8011d34 <FLASH_EnableWriteProtection+0x120>)
 8011cf6:	89fa      	ldrh	r2, [r7, #14]
 8011cf8:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011cfa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011cfe:	f000 f9df 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011d02:	4603      	mov	r3, r0
 8011d04:	75fb      	strb	r3, [r7, #23]
    }
          
    if(status != FLASH_TIMEOUT)
 8011d06:	7dfb      	ldrb	r3, [r7, #23]
 8011d08:	2b05      	cmp	r3, #5
 8011d0a:	d006      	beq.n	8011d1a <FLASH_EnableWriteProtection+0x106>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8011d0c:	4a06      	ldr	r2, [pc, #24]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011d0e:	4b06      	ldr	r3, [pc, #24]	; (8011d28 <FLASH_EnableWriteProtection+0x114>)
 8011d10:	6919      	ldr	r1, [r3, #16]
 8011d12:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011d16:	400b      	ands	r3, r1
 8011d18:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
 8011d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f107 0718 	add.w	r7, r7, #24
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}
 8011d26:	bf00      	nop
 8011d28:	40022000 	.word	0x40022000
 8011d2c:	45670123 	.word	0x45670123
 8011d30:	cdef89ab 	.word	0xcdef89ab
 8011d34:	1ffff800 	.word	0x1ffff800

08011d38 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b084      	sub	sp, #16
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	4603      	mov	r3, r0
 8011d40:	71fb      	strb	r3, [r7, #7]
  FLASH_Status status = FLASH_COMPLETE;
 8011d42:	f04f 0304 	mov.w	r3, #4
 8011d46:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8011d48:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011d4c:	f000 f9b8 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011d50:	4603      	mov	r3, r0
 8011d52:	73fb      	strb	r3, [r7, #15]
  if(status == FLASH_COMPLETE)
 8011d54:	7bfb      	ldrb	r3, [r7, #15]
 8011d56:	2b04      	cmp	r3, #4
 8011d58:	d14e      	bne.n	8011df8 <FLASH_ReadOutProtection+0xc0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8011d5a:	4b2a      	ldr	r3, [pc, #168]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d5c:	4a2a      	ldr	r2, [pc, #168]	; (8011e08 <FLASH_ReadOutProtection+0xd0>)
 8011d5e:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8011d60:	4b28      	ldr	r3, [pc, #160]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d62:	4a2a      	ldr	r2, [pc, #168]	; (8011e0c <FLASH_ReadOutProtection+0xd4>)
 8011d64:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTER_Set;
 8011d66:	4b27      	ldr	r3, [pc, #156]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d68:	4a26      	ldr	r2, [pc, #152]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d6a:	6912      	ldr	r2, [r2, #16]
 8011d6c:	f042 0220 	orr.w	r2, r2, #32
 8011d70:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
 8011d72:	4b24      	ldr	r3, [pc, #144]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d74:	4a23      	ldr	r2, [pc, #140]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d76:	6912      	ldr	r2, [r2, #16]
 8011d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011d7c:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8011d7e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011d82:	f000 f99d 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011d86:	4603      	mov	r3, r0
 8011d88:	73fb      	strb	r3, [r7, #15]
    if(status == FLASH_COMPLETE)
 8011d8a:	7bfb      	ldrb	r3, [r7, #15]
 8011d8c:	2b04      	cmp	r3, #4
 8011d8e:	d129      	bne.n	8011de4 <FLASH_ReadOutProtection+0xac>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8011d90:	4a1c      	ldr	r2, [pc, #112]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d92:	4b1c      	ldr	r3, [pc, #112]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011d94:	6919      	ldr	r1, [r3, #16]
 8011d96:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8011d9a:	400b      	ands	r3, r1
 8011d9c:	6113      	str	r3, [r2, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8011d9e:	4b19      	ldr	r3, [pc, #100]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011da0:	4a18      	ldr	r2, [pc, #96]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011da2:	6912      	ldr	r2, [r2, #16]
 8011da4:	f042 0210 	orr.w	r2, r2, #16
 8011da8:	611a      	str	r2, [r3, #16]
      if(NewState != DISABLE)
 8011daa:	79fb      	ldrb	r3, [r7, #7]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d004      	beq.n	8011dba <FLASH_ReadOutProtection+0x82>
      {
        OB->RDP = 0x00;
 8011db0:	4b17      	ldr	r3, [pc, #92]	; (8011e10 <FLASH_ReadOutProtection+0xd8>)
 8011db2:	f04f 0200 	mov.w	r2, #0
 8011db6:	801a      	strh	r2, [r3, #0]
 8011db8:	e003      	b.n	8011dc2 <FLASH_ReadOutProtection+0x8a>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8011dba:	4b15      	ldr	r3, [pc, #84]	; (8011e10 <FLASH_ReadOutProtection+0xd8>)
 8011dbc:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 8011dc0:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8011dc2:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8011dc6:	f000 f97b 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	73fb      	strb	r3, [r7, #15]
    
      if(status != FLASH_TIMEOUT)
 8011dce:	7bfb      	ldrb	r3, [r7, #15]
 8011dd0:	2b05      	cmp	r3, #5
 8011dd2:	d011      	beq.n	8011df8 <FLASH_ReadOutProtection+0xc0>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8011dd4:	4a0b      	ldr	r2, [pc, #44]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011dd6:	4b0b      	ldr	r3, [pc, #44]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011dd8:	6919      	ldr	r1, [r3, #16]
 8011dda:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011dde:	400b      	ands	r3, r1
 8011de0:	6113      	str	r3, [r2, #16]
 8011de2:	e009      	b.n	8011df8 <FLASH_ReadOutProtection+0xc0>
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
 8011de4:	7bfb      	ldrb	r3, [r7, #15]
 8011de6:	2b05      	cmp	r3, #5
 8011de8:	d006      	beq.n	8011df8 <FLASH_ReadOutProtection+0xc0>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8011dea:	4a06      	ldr	r2, [pc, #24]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011dec:	4b05      	ldr	r3, [pc, #20]	; (8011e04 <FLASH_ReadOutProtection+0xcc>)
 8011dee:	6919      	ldr	r1, [r3, #16]
 8011df0:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8011df4:	400b      	ands	r3, r1
 8011df6:	6113      	str	r3, [r2, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;       
 8011df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	f107 0710 	add.w	r7, r7, #16
 8011e00:	46bd      	mov	sp, r7
 8011e02:	bd80      	pop	{r7, pc}
 8011e04:	40022000 	.word	0x40022000
 8011e08:	45670123 	.word	0x45670123
 8011e0c:	cdef89ab 	.word	0xcdef89ab
 8011e10:	1ffff800 	.word	0x1ffff800

08011e14 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8011e14:	b580      	push	{r7, lr}
 8011e16:	b084      	sub	sp, #16
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	4613      	mov	r3, r2
 8011e1c:	4602      	mov	r2, r0
 8011e1e:	80fa      	strh	r2, [r7, #6]
 8011e20:	460a      	mov	r2, r1
 8011e22:	80ba      	strh	r2, [r7, #4]
 8011e24:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE; 
 8011e26:	f04f 0304 	mov.w	r3, #4
 8011e2a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8011e2c:	4b1b      	ldr	r3, [pc, #108]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e2e:	4a1c      	ldr	r2, [pc, #112]	; (8011ea0 <FLASH_UserOptionByteConfig+0x8c>)
 8011e30:	609a      	str	r2, [r3, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8011e32:	4b1a      	ldr	r3, [pc, #104]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e34:	4a1b      	ldr	r2, [pc, #108]	; (8011ea4 <FLASH_UserOptionByteConfig+0x90>)
 8011e36:	609a      	str	r2, [r3, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011e38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011e3c:	f000 f940 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011e40:	4603      	mov	r3, r0
 8011e42:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8011e44:	7bfb      	ldrb	r3, [r7, #15]
 8011e46:	2b04      	cmp	r3, #4
 8011e48:	d121      	bne.n	8011e8e <FLASH_UserOptionByteConfig+0x7a>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8011e4a:	4b14      	ldr	r3, [pc, #80]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e4c:	4a13      	ldr	r2, [pc, #76]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e4e:	6912      	ldr	r2, [r2, #16]
 8011e50:	f042 0210 	orr.w	r2, r2, #16
 8011e54:	611a      	str	r2, [r3, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8011e56:	4b14      	ldr	r3, [pc, #80]	; (8011ea8 <FLASH_UserOptionByteConfig+0x94>)
 8011e58:	8879      	ldrh	r1, [r7, #2]
 8011e5a:	88ba      	ldrh	r2, [r7, #4]
 8011e5c:	430a      	orrs	r2, r1
 8011e5e:	b291      	uxth	r1, r2
 8011e60:	88fa      	ldrh	r2, [r7, #6]
 8011e62:	430a      	orrs	r2, r1
 8011e64:	b292      	uxth	r2, r2
 8011e66:	f042 02f8 	orr.w	r2, r2, #248	; 0xf8
 8011e6a:	b292      	uxth	r2, r2
 8011e6c:	805a      	strh	r2, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8011e6e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8011e72:	f000 f925 	bl	80120c0 <FLASH_WaitForLastOperation>
 8011e76:	4603      	mov	r3, r0
 8011e78:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8011e7a:	7bfb      	ldrb	r3, [r7, #15]
 8011e7c:	2b05      	cmp	r3, #5
 8011e7e:	d006      	beq.n	8011e8e <FLASH_UserOptionByteConfig+0x7a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8011e80:	4a06      	ldr	r2, [pc, #24]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e82:	4b06      	ldr	r3, [pc, #24]	; (8011e9c <FLASH_UserOptionByteConfig+0x88>)
 8011e84:	6919      	ldr	r1, [r3, #16]
 8011e86:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8011e8a:	400b      	ands	r3, r1
 8011e8c:	6113      	str	r3, [r2, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
 8011e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e90:	4618      	mov	r0, r3
 8011e92:	f107 0710 	add.w	r7, r7, #16
 8011e96:	46bd      	mov	sp, r7
 8011e98:	bd80      	pop	{r7, pc}
 8011e9a:	bf00      	nop
 8011e9c:	40022000 	.word	0x40022000
 8011ea0:	45670123 	.word	0x45670123
 8011ea4:	cdef89ab 	.word	0xcdef89ab
 8011ea8:	1ffff800 	.word	0x1ffff800

08011eac <FLASH_GetUserOptionByte>:
  * @param  None
  * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
 8011eac:	b480      	push	{r7}
 8011eae:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8011eb0:	4b03      	ldr	r3, [pc, #12]	; (8011ec0 <FLASH_GetUserOptionByte+0x14>)
 8011eb2:	69db      	ldr	r3, [r3, #28]
 8011eb4:	ea4f 0393 	mov.w	r3, r3, lsr #2
}
 8011eb8:	4618      	mov	r0, r3
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bc80      	pop	{r7}
 8011ebe:	4770      	bx	lr
 8011ec0:	40022000 	.word	0x40022000

08011ec4 <FLASH_GetWriteProtectionOptionByte>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
 8011ec4:	b480      	push	{r7}
 8011ec6:	af00      	add	r7, sp, #0
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8011ec8:	4b02      	ldr	r3, [pc, #8]	; (8011ed4 <FLASH_GetWriteProtectionOptionByte+0x10>)
 8011eca:	6a1b      	ldr	r3, [r3, #32]
}
 8011ecc:	4618      	mov	r0, r3
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bc80      	pop	{r7}
 8011ed2:	4770      	bx	lr
 8011ed4:	40022000 	.word	0x40022000

08011ed8 <FLASH_GetReadOutProtectionStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
 8011ed8:	b480      	push	{r7}
 8011eda:	b083      	sub	sp, #12
 8011edc:	af00      	add	r7, sp, #0
  FlagStatus readoutstatus = RESET;
 8011ede:	f04f 0300 	mov.w	r3, #0
 8011ee2:	71fb      	strb	r3, [r7, #7]
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8011ee4:	4b09      	ldr	r3, [pc, #36]	; (8011f0c <FLASH_GetReadOutProtectionStatus+0x34>)
 8011ee6:	69db      	ldr	r3, [r3, #28]
 8011ee8:	f003 0302 	and.w	r3, r3, #2
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d003      	beq.n	8011ef8 <FLASH_GetReadOutProtectionStatus+0x20>
  {
    readoutstatus = SET;
 8011ef0:	f04f 0301 	mov.w	r3, #1
 8011ef4:	71fb      	strb	r3, [r7, #7]
 8011ef6:	e002      	b.n	8011efe <FLASH_GetReadOutProtectionStatus+0x26>
  }
  else
  {
    readoutstatus = RESET;
 8011ef8:	f04f 0300 	mov.w	r3, #0
 8011efc:	71fb      	strb	r3, [r7, #7]
  }
  return readoutstatus;
 8011efe:	79fb      	ldrb	r3, [r7, #7]
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	f107 070c 	add.w	r7, r7, #12
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bc80      	pop	{r7}
 8011f0a:	4770      	bx	lr
 8011f0c:	40022000 	.word	0x40022000

08011f10 <FLASH_GetPrefetchBufferStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH Prefetch Buffer Status (SET or RESET).
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
 8011f10:	b480      	push	{r7}
 8011f12:	b083      	sub	sp, #12
 8011f14:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8011f16:	f04f 0300 	mov.w	r3, #0
 8011f1a:	71fb      	strb	r3, [r7, #7]
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8011f1c:	4b09      	ldr	r3, [pc, #36]	; (8011f44 <FLASH_GetPrefetchBufferStatus+0x34>)
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	f003 0320 	and.w	r3, r3, #32
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d003      	beq.n	8011f30 <FLASH_GetPrefetchBufferStatus+0x20>
  {
    bitstatus = SET;
 8011f28:	f04f 0301 	mov.w	r3, #1
 8011f2c:	71fb      	strb	r3, [r7, #7]
 8011f2e:	e002      	b.n	8011f36 <FLASH_GetPrefetchBufferStatus+0x26>
  }
  else
  {
    bitstatus = RESET;
 8011f30:	f04f 0300 	mov.w	r3, #0
 8011f34:	71fb      	strb	r3, [r7, #7]
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
 8011f36:	79fb      	ldrb	r3, [r7, #7]
}
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f107 070c 	add.w	r7, r7, #12
 8011f3e:	46bd      	mov	sp, r7
 8011f40:	bc80      	pop	{r7}
 8011f42:	4770      	bx	lr
 8011f44:	40022000 	.word	0x40022000

08011f48 <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8011f48:	b480      	push	{r7}
 8011f4a:	b083      	sub	sp, #12
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
 8011f50:	460b      	mov	r3, r1
 8011f52:	70fb      	strb	r3, [r7, #3]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8011f54:	78fb      	ldrb	r3, [r7, #3]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d006      	beq.n	8011f68 <FLASH_ITConfig+0x20>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8011f5a:	4b0a      	ldr	r3, [pc, #40]	; (8011f84 <FLASH_ITConfig+0x3c>)
 8011f5c:	4a09      	ldr	r2, [pc, #36]	; (8011f84 <FLASH_ITConfig+0x3c>)
 8011f5e:	6911      	ldr	r1, [r2, #16]
 8011f60:	687a      	ldr	r2, [r7, #4]
 8011f62:	430a      	orrs	r2, r1
 8011f64:	611a      	str	r2, [r3, #16]
 8011f66:	e007      	b.n	8011f78 <FLASH_ITConfig+0x30>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 8011f68:	4b06      	ldr	r3, [pc, #24]	; (8011f84 <FLASH_ITConfig+0x3c>)
 8011f6a:	4a06      	ldr	r2, [pc, #24]	; (8011f84 <FLASH_ITConfig+0x3c>)
 8011f6c:	6911      	ldr	r1, [r2, #16]
 8011f6e:	687a      	ldr	r2, [r7, #4]
 8011f70:	ea6f 0202 	mvn.w	r2, r2
 8011f74:	400a      	ands	r2, r1
 8011f76:	611a      	str	r2, [r3, #16]
  }
#endif /* STM32F10X_XL */
}
 8011f78:	f107 070c 	add.w	r7, r7, #12
 8011f7c:	46bd      	mov	sp, r7
 8011f7e:	bc80      	pop	{r7}
 8011f80:	4770      	bx	lr
 8011f82:	bf00      	nop
 8011f84:	40022000 	.word	0x40022000

08011f88 <FLASH_GetFlagStatus>:
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  *     @arg FLASH_FLAG_OPTERR:  FLASH Option Byte error flag     
  * @retval The new state of FLASH_FLAG (SET or RESET).
  */
FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)
{
 8011f88:	b480      	push	{r7}
 8011f8a:	b085      	sub	sp, #20
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8011f90:	f04f 0300 	mov.w	r3, #0
 8011f94:	73fb      	strb	r3, [r7, #15]
    }
  }
#else
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	2b01      	cmp	r3, #1
 8011f9a:	d10d      	bne.n	8011fb8 <FLASH_GetFlagStatus+0x30>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8011f9c:	4b10      	ldr	r3, [pc, #64]	; (8011fe0 <FLASH_GetFlagStatus+0x58>)
 8011f9e:	69db      	ldr	r3, [r3, #28]
 8011fa0:	f003 0301 	and.w	r3, r3, #1
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d003      	beq.n	8011fb0 <FLASH_GetFlagStatus+0x28>
    {
      bitstatus = SET;
 8011fa8:	f04f 0301 	mov.w	r3, #1
 8011fac:	73fb      	strb	r3, [r7, #15]
 8011fae:	e010      	b.n	8011fd2 <FLASH_GetFlagStatus+0x4a>
    }
    else
    {
      bitstatus = RESET;
 8011fb0:	f04f 0300 	mov.w	r3, #0
 8011fb4:	73fb      	strb	r3, [r7, #15]
 8011fb6:	e00c      	b.n	8011fd2 <FLASH_GetFlagStatus+0x4a>
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 8011fb8:	4b09      	ldr	r3, [pc, #36]	; (8011fe0 <FLASH_GetFlagStatus+0x58>)
 8011fba:	68da      	ldr	r2, [r3, #12]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	4013      	ands	r3, r2
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d003      	beq.n	8011fcc <FLASH_GetFlagStatus+0x44>
    {
      bitstatus = SET;
 8011fc4:	f04f 0301 	mov.w	r3, #1
 8011fc8:	73fb      	strb	r3, [r7, #15]
 8011fca:	e002      	b.n	8011fd2 <FLASH_GetFlagStatus+0x4a>
    }
    else
    {
      bitstatus = RESET;
 8011fcc:	f04f 0300 	mov.w	r3, #0
 8011fd0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* STM32F10X_XL */

  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
 8011fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f107 0714 	add.w	r7, r7, #20
 8011fda:	46bd      	mov	sp, r7
 8011fdc:	bc80      	pop	{r7}
 8011fde:	4770      	bx	lr
 8011fe0:	40022000 	.word	0x40022000

08011fe4 <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8011fe4:	b480      	push	{r7}
 8011fe6:	b083      	sub	sp, #12
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8011fec:	4b03      	ldr	r3, [pc, #12]	; (8011ffc <FLASH_ClearFlag+0x18>)
 8011fee:	687a      	ldr	r2, [r7, #4]
 8011ff0:	60da      	str	r2, [r3, #12]
#endif /* STM32F10X_XL */
}
 8011ff2:	f107 070c 	add.w	r7, r7, #12
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	bc80      	pop	{r7}
 8011ffa:	4770      	bx	lr
 8011ffc:	40022000 	.word	0x40022000

08012000 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetStatus(void)
{
 8012000:	b480      	push	{r7}
 8012002:	b083      	sub	sp, #12
 8012004:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8012006:	f04f 0304 	mov.w	r3, #4
 801200a:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 801200c:	4b13      	ldr	r3, [pc, #76]	; (801205c <FLASH_GetStatus+0x5c>)
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	f003 0301 	and.w	r3, r3, #1
 8012014:	2b00      	cmp	r3, #0
 8012016:	d003      	beq.n	8012020 <FLASH_GetStatus+0x20>
  {
    flashstatus = FLASH_BUSY;
 8012018:	f04f 0301 	mov.w	r3, #1
 801201c:	71fb      	strb	r3, [r7, #7]
 801201e:	e016      	b.n	801204e <FLASH_GetStatus+0x4e>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 8012020:	4b0e      	ldr	r3, [pc, #56]	; (801205c <FLASH_GetStatus+0x5c>)
 8012022:	68db      	ldr	r3, [r3, #12]
 8012024:	f003 0304 	and.w	r3, r3, #4
 8012028:	2b00      	cmp	r3, #0
 801202a:	d003      	beq.n	8012034 <FLASH_GetStatus+0x34>
    { 
      flashstatus = FLASH_ERROR_PG;
 801202c:	f04f 0302 	mov.w	r3, #2
 8012030:	71fb      	strb	r3, [r7, #7]
 8012032:	e00c      	b.n	801204e <FLASH_GetStatus+0x4e>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 8012034:	4b09      	ldr	r3, [pc, #36]	; (801205c <FLASH_GetStatus+0x5c>)
 8012036:	68db      	ldr	r3, [r3, #12]
 8012038:	f003 0310 	and.w	r3, r3, #16
 801203c:	2b00      	cmp	r3, #0
 801203e:	d003      	beq.n	8012048 <FLASH_GetStatus+0x48>
      {
        flashstatus = FLASH_ERROR_WRP;
 8012040:	f04f 0303 	mov.w	r3, #3
 8012044:	71fb      	strb	r3, [r7, #7]
 8012046:	e002      	b.n	801204e <FLASH_GetStatus+0x4e>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8012048:	f04f 0304 	mov.w	r3, #4
 801204c:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 801204e:	79fb      	ldrb	r3, [r7, #7]
}
 8012050:	4618      	mov	r0, r3
 8012052:	f107 070c 	add.w	r7, r7, #12
 8012056:	46bd      	mov	sp, r7
 8012058:	bc80      	pop	{r7}
 801205a:	4770      	bx	lr
 801205c:	40022000 	.word	0x40022000

08012060 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8012060:	b480      	push	{r7}
 8012062:	b083      	sub	sp, #12
 8012064:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8012066:	f04f 0304 	mov.w	r3, #4
 801206a:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 801206c:	4b13      	ldr	r3, [pc, #76]	; (80120bc <FLASH_GetBank1Status+0x5c>)
 801206e:	68db      	ldr	r3, [r3, #12]
 8012070:	f003 0301 	and.w	r3, r3, #1
 8012074:	2b00      	cmp	r3, #0
 8012076:	d003      	beq.n	8012080 <FLASH_GetBank1Status+0x20>
  {
    flashstatus = FLASH_BUSY;
 8012078:	f04f 0301 	mov.w	r3, #1
 801207c:	71fb      	strb	r3, [r7, #7]
 801207e:	e016      	b.n	80120ae <FLASH_GetBank1Status+0x4e>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8012080:	4b0e      	ldr	r3, [pc, #56]	; (80120bc <FLASH_GetBank1Status+0x5c>)
 8012082:	68db      	ldr	r3, [r3, #12]
 8012084:	f003 0304 	and.w	r3, r3, #4
 8012088:	2b00      	cmp	r3, #0
 801208a:	d003      	beq.n	8012094 <FLASH_GetBank1Status+0x34>
    { 
      flashstatus = FLASH_ERROR_PG;
 801208c:	f04f 0302 	mov.w	r3, #2
 8012090:	71fb      	strb	r3, [r7, #7]
 8012092:	e00c      	b.n	80120ae <FLASH_GetBank1Status+0x4e>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8012094:	4b09      	ldr	r3, [pc, #36]	; (80120bc <FLASH_GetBank1Status+0x5c>)
 8012096:	68db      	ldr	r3, [r3, #12]
 8012098:	f003 0310 	and.w	r3, r3, #16
 801209c:	2b00      	cmp	r3, #0
 801209e:	d003      	beq.n	80120a8 <FLASH_GetBank1Status+0x48>
      {
        flashstatus = FLASH_ERROR_WRP;
 80120a0:	f04f 0303 	mov.w	r3, #3
 80120a4:	71fb      	strb	r3, [r7, #7]
 80120a6:	e002      	b.n	80120ae <FLASH_GetBank1Status+0x4e>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80120a8:	f04f 0304 	mov.w	r3, #4
 80120ac:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 80120ae:	79fb      	ldrb	r3, [r7, #7]
}
 80120b0:	4618      	mov	r0, r3
 80120b2:	f107 070c 	add.w	r7, r7, #12
 80120b6:	46bd      	mov	sp, r7
 80120b8:	bc80      	pop	{r7}
 80120ba:	4770      	bx	lr
 80120bc:	40022000 	.word	0x40022000

080120c0 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b084      	sub	sp, #16
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 80120c8:	f04f 0304 	mov.w	r3, #4
 80120cc:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80120ce:	f7ff ffc7 	bl	8012060 <FLASH_GetBank1Status>
 80120d2:	4603      	mov	r3, r0
 80120d4:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80120d6:	e007      	b.n	80120e8 <FLASH_WaitForLastOperation+0x28>
  {
    status = FLASH_GetBank1Status();
 80120d8:	f7ff ffc2 	bl	8012060 <FLASH_GetBank1Status>
 80120dc:	4603      	mov	r3, r0
 80120de:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80120e6:	607b      	str	r3, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80120e8:	7bfb      	ldrb	r3, [r7, #15]
 80120ea:	2b01      	cmp	r3, #1
 80120ec:	d102      	bne.n	80120f4 <FLASH_WaitForLastOperation+0x34>
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d1f1      	bne.n	80120d8 <FLASH_WaitForLastOperation+0x18>
  {
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d102      	bne.n	8012100 <FLASH_WaitForLastOperation+0x40>
  {
    status = FLASH_TIMEOUT;
 80120fa:	f04f 0305 	mov.w	r3, #5
 80120fe:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8012100:	7bfb      	ldrb	r3, [r7, #15]
}
 8012102:	4618      	mov	r0, r3
 8012104:	f107 0710 	add.w	r7, r7, #16
 8012108:	46bd      	mov	sp, r7
 801210a:	bd80      	pop	{r7, pc}

0801210c <FLASH_WaitForLastBank1Operation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout)
{ 
 801210c:	b580      	push	{r7, lr}
 801210e:	b084      	sub	sp, #16
 8012110:	af00      	add	r7, sp, #0
 8012112:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8012114:	f04f 0304 	mov.w	r3, #4
 8012118:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 801211a:	f7ff ffa1 	bl	8012060 <FLASH_GetBank1Status>
 801211e:	4603      	mov	r3, r0
 8012120:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 8012122:	e007      	b.n	8012134 <FLASH_WaitForLastBank1Operation+0x28>
  {
    status = FLASH_GetBank1Status();
 8012124:	f7ff ff9c 	bl	8012060 <FLASH_GetBank1Status>
 8012128:	4603      	mov	r3, r0
 801212a:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012132:	607b      	str	r3, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 8012134:	7bfb      	ldrb	r3, [r7, #15]
 8012136:	2b01      	cmp	r3, #1
 8012138:	d102      	bne.n	8012140 <FLASH_WaitForLastBank1Operation+0x34>
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d1f1      	bne.n	8012124 <FLASH_WaitForLastBank1Operation+0x18>
  {
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d102      	bne.n	801214c <FLASH_WaitForLastBank1Operation+0x40>
  {
    status = FLASH_TIMEOUT;
 8012146:	f04f 0305 	mov.w	r3, #5
 801214a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 801214c:	7bfb      	ldrb	r3, [r7, #15]
}
 801214e:	4618      	mov	r0, r3
 8012150:	f107 0710 	add.w	r7, r7, #16
 8012154:	46bd      	mov	sp, r7
 8012156:	bd80      	pop	{r7, pc}

08012158 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b082      	sub	sp, #8
 801215c:	af00      	add	r7, sp, #0
 801215e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 8012160:	687a      	ldr	r2, [r7, #4]
 8012162:	4b3c      	ldr	r3, [pc, #240]	; (8012254 <GPIO_DeInit+0xfc>)
 8012164:	429a      	cmp	r2, r3
 8012166:	d10c      	bne.n	8012182 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8012168:	f04f 0004 	mov.w	r0, #4
 801216c:	f04f 0101 	mov.w	r1, #1
 8012170:	f001 fb64 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8012174:	f04f 0004 	mov.w	r0, #4
 8012178:	f04f 0100 	mov.w	r1, #0
 801217c:	f001 fb5e 	bl	801383c <RCC_APB2PeriphResetCmd>
 8012180:	e064      	b.n	801224c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8012182:	687a      	ldr	r2, [r7, #4]
 8012184:	4b34      	ldr	r3, [pc, #208]	; (8012258 <GPIO_DeInit+0x100>)
 8012186:	429a      	cmp	r2, r3
 8012188:	d10c      	bne.n	80121a4 <GPIO_DeInit+0x4c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 801218a:	f04f 0008 	mov.w	r0, #8
 801218e:	f04f 0101 	mov.w	r1, #1
 8012192:	f001 fb53 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8012196:	f04f 0008 	mov.w	r0, #8
 801219a:	f04f 0100 	mov.w	r1, #0
 801219e:	f001 fb4d 	bl	801383c <RCC_APB2PeriphResetCmd>
 80121a2:	e053      	b.n	801224c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 80121a4:	687a      	ldr	r2, [r7, #4]
 80121a6:	4b2d      	ldr	r3, [pc, #180]	; (801225c <GPIO_DeInit+0x104>)
 80121a8:	429a      	cmp	r2, r3
 80121aa:	d10c      	bne.n	80121c6 <GPIO_DeInit+0x6e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80121ac:	f04f 0010 	mov.w	r0, #16
 80121b0:	f04f 0101 	mov.w	r1, #1
 80121b4:	f001 fb42 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80121b8:	f04f 0010 	mov.w	r0, #16
 80121bc:	f04f 0100 	mov.w	r1, #0
 80121c0:	f001 fb3c 	bl	801383c <RCC_APB2PeriphResetCmd>
 80121c4:	e042      	b.n	801224c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 80121c6:	687a      	ldr	r2, [r7, #4]
 80121c8:	4b25      	ldr	r3, [pc, #148]	; (8012260 <GPIO_DeInit+0x108>)
 80121ca:	429a      	cmp	r2, r3
 80121cc:	d10c      	bne.n	80121e8 <GPIO_DeInit+0x90>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80121ce:	f04f 0020 	mov.w	r0, #32
 80121d2:	f04f 0101 	mov.w	r1, #1
 80121d6:	f001 fb31 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80121da:	f04f 0020 	mov.w	r0, #32
 80121de:	f04f 0100 	mov.w	r1, #0
 80121e2:	f001 fb2b 	bl	801383c <RCC_APB2PeriphResetCmd>
 80121e6:	e031      	b.n	801224c <GPIO_DeInit+0xf4>
  }    
  else if (GPIOx == GPIOE)
 80121e8:	687a      	ldr	r2, [r7, #4]
 80121ea:	4b1e      	ldr	r3, [pc, #120]	; (8012264 <GPIO_DeInit+0x10c>)
 80121ec:	429a      	cmp	r2, r3
 80121ee:	d10c      	bne.n	801220a <GPIO_DeInit+0xb2>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80121f0:	f04f 0040 	mov.w	r0, #64	; 0x40
 80121f4:	f04f 0101 	mov.w	r1, #1
 80121f8:	f001 fb20 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80121fc:	f04f 0040 	mov.w	r0, #64	; 0x40
 8012200:	f04f 0100 	mov.w	r1, #0
 8012204:	f001 fb1a 	bl	801383c <RCC_APB2PeriphResetCmd>
 8012208:	e020      	b.n	801224c <GPIO_DeInit+0xf4>
  } 
  else if (GPIOx == GPIOF)
 801220a:	687a      	ldr	r2, [r7, #4]
 801220c:	4b16      	ldr	r3, [pc, #88]	; (8012268 <GPIO_DeInit+0x110>)
 801220e:	429a      	cmp	r2, r3
 8012210:	d10c      	bne.n	801222c <GPIO_DeInit+0xd4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8012212:	f04f 0080 	mov.w	r0, #128	; 0x80
 8012216:	f04f 0101 	mov.w	r1, #1
 801221a:	f001 fb0f 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 801221e:	f04f 0080 	mov.w	r0, #128	; 0x80
 8012222:	f04f 0100 	mov.w	r1, #0
 8012226:	f001 fb09 	bl	801383c <RCC_APB2PeriphResetCmd>
 801222a:	e00f      	b.n	801224c <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOG)
 801222c:	687a      	ldr	r2, [r7, #4]
 801222e:	4b0f      	ldr	r3, [pc, #60]	; (801226c <GPIO_DeInit+0x114>)
 8012230:	429a      	cmp	r2, r3
 8012232:	d10b      	bne.n	801224c <GPIO_DeInit+0xf4>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8012234:	f44f 7080 	mov.w	r0, #256	; 0x100
 8012238:	f04f 0101 	mov.w	r1, #1
 801223c:	f001 fafe 	bl	801383c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8012240:	f44f 7080 	mov.w	r0, #256	; 0x100
 8012244:	f04f 0100 	mov.w	r1, #0
 8012248:	f001 faf8 	bl	801383c <RCC_APB2PeriphResetCmd>
    }
  }
}
 801224c:	f107 0708 	add.w	r7, r7, #8
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}
 8012254:	40010800 	.word	0x40010800
 8012258:	40010c00 	.word	0x40010c00
 801225c:	40011000 	.word	0x40011000
 8012260:	40011400 	.word	0x40011400
 8012264:	40011800 	.word	0x40011800
 8012268:	40011c00 	.word	0x40011c00
 801226c:	40012000 	.word	0x40012000

08012270 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 8012270:	b580      	push	{r7, lr}
 8012272:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8012274:	f04f 0001 	mov.w	r0, #1
 8012278:	f04f 0101 	mov.w	r1, #1
 801227c:	f001 fade 	bl	801383c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8012280:	f04f 0001 	mov.w	r0, #1
 8012284:	f04f 0100 	mov.w	r1, #0
 8012288:	f001 fad8 	bl	801383c <RCC_APB2PeriphResetCmd>
}
 801228c:	bd80      	pop	{r7, pc}
 801228e:	bf00      	nop

08012290 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8012290:	b480      	push	{r7}
 8012292:	b089      	sub	sp, #36	; 0x24
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 801229a:	f04f 0300 	mov.w	r3, #0
 801229e:	61fb      	str	r3, [r7, #28]
 80122a0:	f04f 0300 	mov.w	r3, #0
 80122a4:	613b      	str	r3, [r7, #16]
 80122a6:	f04f 0300 	mov.w	r3, #0
 80122aa:	61bb      	str	r3, [r7, #24]
 80122ac:	f04f 0300 	mov.w	r3, #0
 80122b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80122b2:	f04f 0300 	mov.w	r3, #0
 80122b6:	617b      	str	r3, [r7, #20]
 80122b8:	f04f 0300 	mov.w	r3, #0
 80122bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80122be:	683b      	ldr	r3, [r7, #0]
 80122c0:	78db      	ldrb	r3, [r3, #3]
 80122c2:	f003 030f 	and.w	r3, r3, #15
 80122c6:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80122c8:	683b      	ldr	r3, [r7, #0]
 80122ca:	78db      	ldrb	r3, [r3, #3]
 80122cc:	f003 0310 	and.w	r3, r3, #16
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d004      	beq.n	80122de <GPIO_Init+0x4e>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80122d4:	683b      	ldr	r3, [r7, #0]
 80122d6:	789b      	ldrb	r3, [r3, #2]
 80122d8:	69fa      	ldr	r2, [r7, #28]
 80122da:	4313      	orrs	r3, r2
 80122dc:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	881b      	ldrh	r3, [r3, #0]
 80122e2:	b2db      	uxtb	r3, r3
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d04e      	beq.n	8012386 <GPIO_Init+0xf6>
  {
    tmpreg = GPIOx->CRL;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80122ee:	f04f 0300 	mov.w	r3, #0
 80122f2:	61bb      	str	r3, [r7, #24]
 80122f4:	e041      	b.n	801237a <GPIO_Init+0xea>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80122f6:	69bb      	ldr	r3, [r7, #24]
 80122f8:	f04f 0201 	mov.w	r2, #1
 80122fc:	fa02 f303 	lsl.w	r3, r2, r3
 8012300:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	881b      	ldrh	r3, [r3, #0]
 8012306:	461a      	mov	r2, r3
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	4013      	ands	r3, r2
 801230c:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 801230e:	693a      	ldr	r2, [r7, #16]
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	429a      	cmp	r2, r3
 8012314:	d12d      	bne.n	8012372 <GPIO_Init+0xe2>
      {
        pos = pinpos << 2;
 8012316:	69bb      	ldr	r3, [r7, #24]
 8012318:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801231c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	f04f 020f 	mov.w	r2, #15
 8012324:	fa02 f303 	lsl.w	r3, r2, r3
 8012328:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	ea6f 0303 	mvn.w	r3, r3
 8012330:	697a      	ldr	r2, [r7, #20]
 8012332:	4013      	ands	r3, r2
 8012334:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	69fa      	ldr	r2, [r7, #28]
 801233a:	fa02 f303 	lsl.w	r3, r2, r3
 801233e:	697a      	ldr	r2, [r7, #20]
 8012340:	4313      	orrs	r3, r2
 8012342:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8012344:	683b      	ldr	r3, [r7, #0]
 8012346:	78db      	ldrb	r3, [r3, #3]
 8012348:	2b28      	cmp	r3, #40	; 0x28
 801234a:	d107      	bne.n	801235c <GPIO_Init+0xcc>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 801234c:	69bb      	ldr	r3, [r7, #24]
 801234e:	f04f 0201 	mov.w	r2, #1
 8012352:	fa02 f203 	lsl.w	r2, r2, r3
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	615a      	str	r2, [r3, #20]
 801235a:	e00a      	b.n	8012372 <GPIO_Init+0xe2>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 801235c:	683b      	ldr	r3, [r7, #0]
 801235e:	78db      	ldrb	r3, [r3, #3]
 8012360:	2b48      	cmp	r3, #72	; 0x48
 8012362:	d106      	bne.n	8012372 <GPIO_Init+0xe2>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8012364:	69bb      	ldr	r3, [r7, #24]
 8012366:	f04f 0201 	mov.w	r2, #1
 801236a:	fa02 f203 	lsl.w	r2, r2, r3
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8012372:	69bb      	ldr	r3, [r7, #24]
 8012374:	f103 0301 	add.w	r3, r3, #1
 8012378:	61bb      	str	r3, [r7, #24]
 801237a:	69bb      	ldr	r3, [r7, #24]
 801237c:	2b07      	cmp	r3, #7
 801237e:	d9ba      	bls.n	80122f6 <GPIO_Init+0x66>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	697a      	ldr	r2, [r7, #20]
 8012384:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	881b      	ldrh	r3, [r3, #0]
 801238a:	2bff      	cmp	r3, #255	; 0xff
 801238c:	d953      	bls.n	8012436 <GPIO_Init+0x1a6>
  {
    tmpreg = GPIOx->CRH;
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	685b      	ldr	r3, [r3, #4]
 8012392:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8012394:	f04f 0300 	mov.w	r3, #0
 8012398:	61bb      	str	r3, [r7, #24]
 801239a:	e046      	b.n	801242a <GPIO_Init+0x19a>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 801239c:	69bb      	ldr	r3, [r7, #24]
 801239e:	f103 0308 	add.w	r3, r3, #8
 80123a2:	f04f 0201 	mov.w	r2, #1
 80123a6:	fa02 f303 	lsl.w	r3, r2, r3
 80123aa:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80123ac:	683b      	ldr	r3, [r7, #0]
 80123ae:	881b      	ldrh	r3, [r3, #0]
 80123b0:	461a      	mov	r2, r3
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	4013      	ands	r3, r2
 80123b6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80123b8:	693a      	ldr	r2, [r7, #16]
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	429a      	cmp	r2, r3
 80123be:	d130      	bne.n	8012422 <GPIO_Init+0x192>
      {
        pos = pinpos << 2;
 80123c0:	69bb      	ldr	r3, [r7, #24]
 80123c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80123c6:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	f04f 020f 	mov.w	r2, #15
 80123ce:	fa02 f303 	lsl.w	r3, r2, r3
 80123d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80123d4:	68bb      	ldr	r3, [r7, #8]
 80123d6:	ea6f 0303 	mvn.w	r3, r3
 80123da:	697a      	ldr	r2, [r7, #20]
 80123dc:	4013      	ands	r3, r2
 80123de:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	69fa      	ldr	r2, [r7, #28]
 80123e4:	fa02 f303 	lsl.w	r3, r2, r3
 80123e8:	697a      	ldr	r2, [r7, #20]
 80123ea:	4313      	orrs	r3, r2
 80123ec:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80123ee:	683b      	ldr	r3, [r7, #0]
 80123f0:	78db      	ldrb	r3, [r3, #3]
 80123f2:	2b28      	cmp	r3, #40	; 0x28
 80123f4:	d108      	bne.n	8012408 <GPIO_Init+0x178>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80123f6:	69bb      	ldr	r3, [r7, #24]
 80123f8:	f103 0308 	add.w	r3, r3, #8
 80123fc:	f04f 0201 	mov.w	r2, #1
 8012400:	fa02 f203 	lsl.w	r2, r2, r3
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	78db      	ldrb	r3, [r3, #3]
 801240c:	2b48      	cmp	r3, #72	; 0x48
 801240e:	d108      	bne.n	8012422 <GPIO_Init+0x192>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8012410:	69bb      	ldr	r3, [r7, #24]
 8012412:	f103 0308 	add.w	r3, r3, #8
 8012416:	f04f 0201 	mov.w	r2, #1
 801241a:	fa02 f203 	lsl.w	r2, r2, r3
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8012422:	69bb      	ldr	r3, [r7, #24]
 8012424:	f103 0301 	add.w	r3, r3, #1
 8012428:	61bb      	str	r3, [r7, #24]
 801242a:	69bb      	ldr	r3, [r7, #24]
 801242c:	2b07      	cmp	r3, #7
 801242e:	d9b5      	bls.n	801239c <GPIO_Init+0x10c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	697a      	ldr	r2, [r7, #20]
 8012434:	605a      	str	r2, [r3, #4]
  }
}
 8012436:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801243a:	46bd      	mov	sp, r7
 801243c:	bc80      	pop	{r7}
 801243e:	4770      	bx	lr

08012440 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8012440:	b480      	push	{r7}
 8012442:	b083      	sub	sp, #12
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801244e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f04f 0202 	mov.w	r2, #2
 8012456:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	f04f 0204 	mov.w	r2, #4
 801245e:	70da      	strb	r2, [r3, #3]
}
 8012460:	f107 070c 	add.w	r7, r7, #12
 8012464:	46bd      	mov	sp, r7
 8012466:	bc80      	pop	{r7}
 8012468:	4770      	bx	lr
 801246a:	bf00      	nop

0801246c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801246c:	b480      	push	{r7}
 801246e:	b085      	sub	sp, #20
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
 8012474:	460b      	mov	r3, r1
 8012476:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8012478:	f04f 0300 	mov.w	r3, #0
 801247c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	689a      	ldr	r2, [r3, #8]
 8012482:	887b      	ldrh	r3, [r7, #2]
 8012484:	4013      	ands	r3, r2
 8012486:	2b00      	cmp	r3, #0
 8012488:	d003      	beq.n	8012492 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 801248a:	f04f 0301 	mov.w	r3, #1
 801248e:	73fb      	strb	r3, [r7, #15]
 8012490:	e002      	b.n	8012498 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8012492:	f04f 0300 	mov.w	r3, #0
 8012496:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8012498:	7bfb      	ldrb	r3, [r7, #15]
}
 801249a:	4618      	mov	r0, r3
 801249c:	f107 0714 	add.w	r7, r7, #20
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bc80      	pop	{r7}
 80124a4:	4770      	bx	lr
 80124a6:	bf00      	nop

080124a8 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80124a8:	b480      	push	{r7}
 80124aa:	b083      	sub	sp, #12
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	689b      	ldr	r3, [r3, #8]
 80124b4:	b29b      	uxth	r3, r3
}
 80124b6:	4618      	mov	r0, r3
 80124b8:	f107 070c 	add.w	r7, r7, #12
 80124bc:	46bd      	mov	sp, r7
 80124be:	bc80      	pop	{r7}
 80124c0:	4770      	bx	lr
 80124c2:	bf00      	nop

080124c4 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80124c4:	b480      	push	{r7}
 80124c6:	b085      	sub	sp, #20
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
 80124cc:	460b      	mov	r3, r1
 80124ce:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80124d0:	f04f 0300 	mov.w	r3, #0
 80124d4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	68da      	ldr	r2, [r3, #12]
 80124da:	887b      	ldrh	r3, [r7, #2]
 80124dc:	4013      	ands	r3, r2
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d003      	beq.n	80124ea <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 80124e2:	f04f 0301 	mov.w	r3, #1
 80124e6:	73fb      	strb	r3, [r7, #15]
 80124e8:	e002      	b.n	80124f0 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80124ea:	f04f 0300 	mov.w	r3, #0
 80124ee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80124f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80124f2:	4618      	mov	r0, r3
 80124f4:	f107 0714 	add.w	r7, r7, #20
 80124f8:	46bd      	mov	sp, r7
 80124fa:	bc80      	pop	{r7}
 80124fc:	4770      	bx	lr
 80124fe:	bf00      	nop

08012500 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8012500:	b480      	push	{r7}
 8012502:	b083      	sub	sp, #12
 8012504:	af00      	add	r7, sp, #0
 8012506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	68db      	ldr	r3, [r3, #12]
 801250c:	b29b      	uxth	r3, r3
}
 801250e:	4618      	mov	r0, r3
 8012510:	f107 070c 	add.w	r7, r7, #12
 8012514:	46bd      	mov	sp, r7
 8012516:	bc80      	pop	{r7}
 8012518:	4770      	bx	lr
 801251a:	bf00      	nop

0801251c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801251c:	b480      	push	{r7}
 801251e:	b083      	sub	sp, #12
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
 8012524:	460b      	mov	r3, r1
 8012526:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8012528:	887a      	ldrh	r2, [r7, #2]
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	611a      	str	r2, [r3, #16]
}
 801252e:	f107 070c 	add.w	r7, r7, #12
 8012532:	46bd      	mov	sp, r7
 8012534:	bc80      	pop	{r7}
 8012536:	4770      	bx	lr

08012538 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8012538:	b480      	push	{r7}
 801253a:	b083      	sub	sp, #12
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
 8012540:	460b      	mov	r3, r1
 8012542:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8012544:	887a      	ldrh	r2, [r7, #2]
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	615a      	str	r2, [r3, #20]
}
 801254a:	f107 070c 	add.w	r7, r7, #12
 801254e:	46bd      	mov	sp, r7
 8012550:	bc80      	pop	{r7}
 8012552:	4770      	bx	lr

08012554 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8012554:	b480      	push	{r7}
 8012556:	b083      	sub	sp, #12
 8012558:	af00      	add	r7, sp, #0
 801255a:	6078      	str	r0, [r7, #4]
 801255c:	4613      	mov	r3, r2
 801255e:	460a      	mov	r2, r1
 8012560:	807a      	strh	r2, [r7, #2]
 8012562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8012564:	787b      	ldrb	r3, [r7, #1]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d003      	beq.n	8012572 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801256a:	887a      	ldrh	r2, [r7, #2]
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	611a      	str	r2, [r3, #16]
 8012570:	e002      	b.n	8012578 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8012572:	887a      	ldrh	r2, [r7, #2]
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	615a      	str	r2, [r3, #20]
  }
}
 8012578:	f107 070c 	add.w	r7, r7, #12
 801257c:	46bd      	mov	sp, r7
 801257e:	bc80      	pop	{r7}
 8012580:	4770      	bx	lr
 8012582:	bf00      	nop

08012584 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8012584:	b480      	push	{r7}
 8012586:	b083      	sub	sp, #12
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
 801258c:	460b      	mov	r3, r1
 801258e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8012590:	887a      	ldrh	r2, [r7, #2]
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	60da      	str	r2, [r3, #12]
}
 8012596:	f107 070c 	add.w	r7, r7, #12
 801259a:	46bd      	mov	sp, r7
 801259c:	bc80      	pop	{r7}
 801259e:	4770      	bx	lr

080125a0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80125a0:	b480      	push	{r7}
 80125a2:	b085      	sub	sp, #20
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
 80125a8:	460b      	mov	r3, r1
 80125aa:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
 80125ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80125b0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80125b2:	887b      	ldrh	r3, [r7, #2]
 80125b4:	68fa      	ldr	r2, [r7, #12]
 80125b6:	4313      	orrs	r3, r2
 80125b8:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	68fa      	ldr	r2, [r7, #12]
 80125be:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80125c0:	887a      	ldrh	r2, [r7, #2]
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	68fa      	ldr	r2, [r7, #12]
 80125ca:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	699b      	ldr	r3, [r3, #24]
 80125d0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	699b      	ldr	r3, [r3, #24]
 80125d6:	60fb      	str	r3, [r7, #12]
}
 80125d8:	f107 0714 	add.w	r7, r7, #20
 80125dc:	46bd      	mov	sp, r7
 80125de:	bc80      	pop	{r7}
 80125e0:	4770      	bx	lr
 80125e2:	bf00      	nop

080125e4 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80125e4:	b480      	push	{r7}
 80125e6:	b085      	sub	sp, #20
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	4602      	mov	r2, r0
 80125ec:	460b      	mov	r3, r1
 80125ee:	71fa      	strb	r2, [r7, #7]
 80125f0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
 80125f2:	f04f 0300 	mov.w	r3, #0
 80125f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80125f8:	4b0c      	ldr	r3, [pc, #48]	; (801262c <GPIO_EventOutputConfig+0x48>)
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80125fe:	68fa      	ldr	r2, [r7, #12]
 8012600:	f64f 7380 	movw	r3, #65408	; 0xff80
 8012604:	4013      	ands	r3, r2
 8012606:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 8012608:	79fb      	ldrb	r3, [r7, #7]
 801260a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801260e:	68fa      	ldr	r2, [r7, #12]
 8012610:	4313      	orrs	r3, r2
 8012612:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
 8012614:	79bb      	ldrb	r3, [r7, #6]
 8012616:	68fa      	ldr	r2, [r7, #12]
 8012618:	4313      	orrs	r3, r2
 801261a:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
 801261c:	4b03      	ldr	r3, [pc, #12]	; (801262c <GPIO_EventOutputConfig+0x48>)
 801261e:	68fa      	ldr	r2, [r7, #12]
 8012620:	601a      	str	r2, [r3, #0]
}
 8012622:	f107 0714 	add.w	r7, r7, #20
 8012626:	46bd      	mov	sp, r7
 8012628:	bc80      	pop	{r7}
 801262a:	4770      	bx	lr
 801262c:	40010000 	.word	0x40010000

08012630 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
 8012630:	b480      	push	{r7}
 8012632:	b083      	sub	sp, #12
 8012634:	af00      	add	r7, sp, #0
 8012636:	4603      	mov	r3, r0
 8012638:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 801263a:	4b04      	ldr	r3, [pc, #16]	; (801264c <GPIO_EventOutputCmd+0x1c>)
 801263c:	79fa      	ldrb	r2, [r7, #7]
 801263e:	601a      	str	r2, [r3, #0]
}
 8012640:	f107 070c 	add.w	r7, r7, #12
 8012644:	46bd      	mov	sp, r7
 8012646:	bc80      	pop	{r7}
 8012648:	4770      	bx	lr
 801264a:	bf00      	nop
 801264c:	4220001c 	.word	0x4220001c

08012650 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8012650:	b480      	push	{r7}
 8012652:	b087      	sub	sp, #28
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
 8012658:	460b      	mov	r3, r1
 801265a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 801265c:	f04f 0300 	mov.w	r3, #0
 8012660:	613b      	str	r3, [r7, #16]
 8012662:	f04f 0300 	mov.w	r3, #0
 8012666:	60fb      	str	r3, [r7, #12]
 8012668:	f04f 0300 	mov.w	r3, #0
 801266c:	617b      	str	r3, [r7, #20]
 801266e:	f04f 0300 	mov.w	r3, #0
 8012672:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	2b00      	cmp	r3, #0
 8012678:	da03      	bge.n	8012682 <GPIO_PinRemapConfig+0x32>
  {
    tmpreg = AFIO->MAPR2;
 801267a:	4b34      	ldr	r3, [pc, #208]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 801267c:	69db      	ldr	r3, [r3, #28]
 801267e:	617b      	str	r3, [r7, #20]
 8012680:	e002      	b.n	8012688 <GPIO_PinRemapConfig+0x38>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8012682:	4b32      	ldr	r3, [pc, #200]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 8012684:	685b      	ldr	r3, [r3, #4]
 8012686:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 801268e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012692:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801269a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801269e:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80126a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80126aa:	d10a      	bne.n	80126c2 <GPIO_PinRemapConfig+0x72>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80126ac:	697b      	ldr	r3, [r7, #20]
 80126ae:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80126b2:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80126b4:	4b25      	ldr	r3, [pc, #148]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 80126b6:	4a25      	ldr	r2, [pc, #148]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 80126b8:	6852      	ldr	r2, [r2, #4]
 80126ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80126be:	605a      	str	r2, [r3, #4]
 80126c0:	e026      	b.n	8012710 <GPIO_PinRemapConfig+0xc0>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d010      	beq.n	80126ee <GPIO_PinRemapConfig+0x9e>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 80126cc:	68bb      	ldr	r3, [r7, #8]
 80126ce:	f04f 0203 	mov.w	r2, #3
 80126d2:	fa02 f303 	lsl.w	r3, r2, r3
 80126d6:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	ea6f 0303 	mvn.w	r3, r3
 80126de:	697a      	ldr	r2, [r7, #20]
 80126e0:	4013      	ands	r3, r2
 80126e2:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80126e4:	697b      	ldr	r3, [r7, #20]
 80126e6:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80126ea:	617b      	str	r3, [r7, #20]
 80126ec:	e010      	b.n	8012710 <GPIO_PinRemapConfig+0xc0>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80126f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80126f8:	693a      	ldr	r2, [r7, #16]
 80126fa:	fa02 f303 	lsl.w	r3, r2, r3
 80126fe:	ea6f 0303 	mvn.w	r3, r3
 8012702:	697a      	ldr	r2, [r7, #20]
 8012704:	4013      	ands	r3, r2
 8012706:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8012708:	697b      	ldr	r3, [r7, #20]
 801270a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 801270e:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 8012710:	78fb      	ldrb	r3, [r7, #3]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d00a      	beq.n	801272c <GPIO_PinRemapConfig+0xdc>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	ea4f 5353 	mov.w	r3, r3, lsr #21
 801271c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012720:	693a      	ldr	r2, [r7, #16]
 8012722:	fa02 f303 	lsl.w	r3, r2, r3
 8012726:	697a      	ldr	r2, [r7, #20]
 8012728:	4313      	orrs	r3, r2
 801272a:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2b00      	cmp	r3, #0
 8012730:	da03      	bge.n	801273a <GPIO_PinRemapConfig+0xea>
  {
    AFIO->MAPR2 = tmpreg;
 8012732:	4b06      	ldr	r3, [pc, #24]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 8012734:	697a      	ldr	r2, [r7, #20]
 8012736:	61da      	str	r2, [r3, #28]
 8012738:	e002      	b.n	8012740 <GPIO_PinRemapConfig+0xf0>
  }
  else
  {
    AFIO->MAPR = tmpreg;
 801273a:	4b04      	ldr	r3, [pc, #16]	; (801274c <GPIO_PinRemapConfig+0xfc>)
 801273c:	697a      	ldr	r2, [r7, #20]
 801273e:	605a      	str	r2, [r3, #4]
  }  
}
 8012740:	f107 071c 	add.w	r7, r7, #28
 8012744:	46bd      	mov	sp, r7
 8012746:	bc80      	pop	{r7}
 8012748:	4770      	bx	lr
 801274a:	bf00      	nop
 801274c:	40010000 	.word	0x40010000

08012750 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8012750:	b490      	push	{r4, r7}
 8012752:	b084      	sub	sp, #16
 8012754:	af00      	add	r7, sp, #0
 8012756:	4602      	mov	r2, r0
 8012758:	460b      	mov	r3, r1
 801275a:	71fa      	strb	r2, [r7, #7]
 801275c:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 801275e:	f04f 0300 	mov.w	r3, #0
 8012762:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8012764:	79bb      	ldrb	r3, [r7, #6]
 8012766:	f003 0303 	and.w	r3, r3, #3
 801276a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801276e:	f04f 020f 	mov.w	r2, #15
 8012772:	fa02 f303 	lsl.w	r3, r2, r3
 8012776:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8012778:	4b1a      	ldr	r3, [pc, #104]	; (80127e4 <GPIO_EXTILineConfig+0x94>)
 801277a:	79ba      	ldrb	r2, [r7, #6]
 801277c:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8012780:	b2d2      	uxtb	r2, r2
 8012782:	4918      	ldr	r1, [pc, #96]	; (80127e4 <GPIO_EXTILineConfig+0x94>)
 8012784:	79b8      	ldrb	r0, [r7, #6]
 8012786:	ea4f 0090 	mov.w	r0, r0, lsr #2
 801278a:	b2c0      	uxtb	r0, r0
 801278c:	f100 0002 	add.w	r0, r0, #2
 8012790:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8012794:	68f9      	ldr	r1, [r7, #12]
 8012796:	ea6f 0101 	mvn.w	r1, r1
 801279a:	4001      	ands	r1, r0
 801279c:	f102 0202 	add.w	r2, r2, #2
 80127a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80127a4:	4b0f      	ldr	r3, [pc, #60]	; (80127e4 <GPIO_EXTILineConfig+0x94>)
 80127a6:	79ba      	ldrb	r2, [r7, #6]
 80127a8:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80127ac:	b2d2      	uxtb	r2, r2
 80127ae:	490d      	ldr	r1, [pc, #52]	; (80127e4 <GPIO_EXTILineConfig+0x94>)
 80127b0:	79b8      	ldrb	r0, [r7, #6]
 80127b2:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80127b6:	b2c0      	uxtb	r0, r0
 80127b8:	f100 0002 	add.w	r0, r0, #2
 80127bc:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80127c0:	79fc      	ldrb	r4, [r7, #7]
 80127c2:	79b9      	ldrb	r1, [r7, #6]
 80127c4:	f001 0103 	and.w	r1, r1, #3
 80127c8:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80127cc:	fa04 f101 	lsl.w	r1, r4, r1
 80127d0:	4301      	orrs	r1, r0
 80127d2:	f102 0202 	add.w	r2, r2, #2
 80127d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80127da:	f107 0710 	add.w	r7, r7, #16
 80127de:	46bd      	mov	sp, r7
 80127e0:	bc90      	pop	{r4, r7}
 80127e2:	4770      	bx	lr
 80127e4:	40010000 	.word	0x40010000

080127e8 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
 80127e8:	b480      	push	{r7}
 80127ea:	b083      	sub	sp, #12
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 80127f0:	4b03      	ldr	r3, [pc, #12]	; (8012800 <GPIO_ETH_MediaInterfaceConfig+0x18>)
 80127f2:	687a      	ldr	r2, [r7, #4]
 80127f4:	601a      	str	r2, [r3, #0]
}
 80127f6:	f107 070c 	add.w	r7, r7, #12
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bc80      	pop	{r7}
 80127fe:	4770      	bx	lr
 8012800:	422000dc 	.word	0x422000dc

08012804 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b082      	sub	sp, #8
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 801280c:	687a      	ldr	r2, [r7, #4]
 801280e:	4b10      	ldr	r3, [pc, #64]	; (8012850 <I2C_DeInit+0x4c>)
 8012810:	429a      	cmp	r2, r3
 8012812:	d10c      	bne.n	801282e <I2C_DeInit+0x2a>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8012814:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8012818:	f04f 0101 	mov.w	r1, #1
 801281c:	f001 f82e 	bl	801387c <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8012820:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8012824:	f04f 0100 	mov.w	r1, #0
 8012828:	f001 f828 	bl	801387c <RCC_APB1PeriphResetCmd>
 801282c:	e00b      	b.n	8012846 <I2C_DeInit+0x42>
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 801282e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8012832:	f04f 0101 	mov.w	r1, #1
 8012836:	f001 f821 	bl	801387c <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 801283a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 801283e:	f04f 0100 	mov.w	r1, #0
 8012842:	f001 f81b 	bl	801387c <RCC_APB1PeriphResetCmd>
  }
}
 8012846:	f107 0708 	add.w	r7, r7, #8
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	40005400 	.word	0x40005400

08012854 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b08a      	sub	sp, #40	; 0x28
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
 801285c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 801285e:	f04f 0300 	mov.w	r3, #0
 8012862:	84fb      	strh	r3, [r7, #38]	; 0x26
 8012864:	f04f 0300 	mov.w	r3, #0
 8012868:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 801286a:	f04f 0304 	mov.w	r3, #4
 801286e:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8012870:	4b5d      	ldr	r3, [pc, #372]	; (80129e8 <I2C_Init+0x194>)
 8012872:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	889b      	ldrh	r3, [r3, #4]
 8012878:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 801287a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801287c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012880:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8012882:	f107 0308 	add.w	r3, r7, #8
 8012886:	4618      	mov	r0, r3
 8012888:	f000 feba 	bl	8013600 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 801288c:	693b      	ldr	r3, [r7, #16]
 801288e:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8012890:	69fa      	ldr	r2, [r7, #28]
 8012892:	4b56      	ldr	r3, [pc, #344]	; (80129ec <I2C_Init+0x198>)
 8012894:	fba3 1302 	umull	r1, r3, r3, r2
 8012898:	ea4f 4393 	mov.w	r3, r3, lsr #18
 801289c:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 801289e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80128a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80128a2:	4313      	orrs	r3, r2
 80128a4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80128aa:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	881b      	ldrh	r3, [r3, #0]
 80128b0:	b29b      	uxth	r3, r3
 80128b2:	f023 0301 	bic.w	r3, r3, #1
 80128b6:	b29a      	uxth	r2, r3
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80128bc:	f04f 0300 	mov.w	r3, #0
 80128c0:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	681a      	ldr	r2, [r3, #0]
 80128c6:	4b4a      	ldr	r3, [pc, #296]	; (80129f0 <I2C_Init+0x19c>)
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d818      	bhi.n	80128fe <I2C_Init+0xaa>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80128d4:	69fa      	ldr	r2, [r7, #28]
 80128d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80128da:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80128dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80128de:	2b03      	cmp	r3, #3
 80128e0:	d802      	bhi.n	80128e8 <I2C_Init+0x94>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80128e2:	f04f 0304 	mov.w	r3, #4
 80128e6:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80128e8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80128ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80128ec:	4313      	orrs	r3, r2
 80128ee:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80128f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80128f2:	f103 0301 	add.w	r3, r3, #1
 80128f6:	b29a      	uxth	r2, r3
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	841a      	strh	r2, [r3, #32]
 80128fc:	e048      	b.n	8012990 <I2C_Init+0x13c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	88da      	ldrh	r2, [r3, #6]
 8012902:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8012906:	429a      	cmp	r2, r3
 8012908:	d10a      	bne.n	8012920 <I2C_Init+0xcc>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 801290a:	683b      	ldr	r3, [r7, #0]
 801290c:	681a      	ldr	r2, [r3, #0]
 801290e:	4613      	mov	r3, r2
 8012910:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012914:	189b      	adds	r3, r3, r2
 8012916:	69fa      	ldr	r2, [r7, #28]
 8012918:	fbb2 f3f3 	udiv	r3, r2, r3
 801291c:	84bb      	strh	r3, [r7, #36]	; 0x24
 801291e:	e010      	b.n	8012942 <I2C_Init+0xee>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8012920:	683b      	ldr	r3, [r7, #0]
 8012922:	681a      	ldr	r2, [r3, #0]
 8012924:	4613      	mov	r3, r2
 8012926:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801292a:	189b      	adds	r3, r3, r2
 801292c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8012930:	189b      	adds	r3, r3, r2
 8012932:	69fa      	ldr	r2, [r7, #28]
 8012934:	fbb2 f3f3 	udiv	r3, r2, r3
 8012938:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 801293a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801293c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012940:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8012942:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012944:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8012948:	ea4f 5313 	mov.w	r3, r3, lsr #20
 801294c:	2b00      	cmp	r3, #0
 801294e:	d103      	bne.n	8012958 <I2C_Init+0x104>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8012950:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012952:	f043 0301 	orr.w	r3, r3, #1
 8012956:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8012958:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801295a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801295c:	4313      	orrs	r3, r2
 801295e:	b29b      	uxth	r3, r3
 8012960:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012964:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012968:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 801296a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801296c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8012970:	fb02 f303 	mul.w	r3, r2, r3
 8012974:	4a1f      	ldr	r2, [pc, #124]	; (80129f4 <I2C_Init+0x1a0>)
 8012976:	fb82 1203 	smull	r1, r2, r2, r3
 801297a:	ea4f 12a2 	mov.w	r2, r2, asr #6
 801297e:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8012982:	1ad3      	subs	r3, r2, r3
 8012984:	b29b      	uxth	r3, r3
 8012986:	f103 0301 	add.w	r3, r3, #1
 801298a:	b29a      	uxth	r2, r3
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012994:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	881b      	ldrh	r3, [r3, #0]
 801299a:	b29b      	uxth	r3, r3
 801299c:	f043 0301 	orr.w	r3, r3, #1
 80129a0:	b29a      	uxth	r2, r3
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	881b      	ldrh	r3, [r3, #0]
 80129aa:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80129ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80129ae:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80129b2:	f023 0302 	bic.w	r3, r3, #2
 80129b6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80129b8:	683b      	ldr	r3, [r7, #0]
 80129ba:	889a      	ldrh	r2, [r3, #4]
 80129bc:	683b      	ldr	r3, [r7, #0]
 80129be:	895b      	ldrh	r3, [r3, #10]
 80129c0:	4313      	orrs	r3, r2
 80129c2:	b29a      	uxth	r2, r3
 80129c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80129c6:	4313      	orrs	r3, r2
 80129c8:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80129ce:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80129d0:	683b      	ldr	r3, [r7, #0]
 80129d2:	899a      	ldrh	r2, [r3, #12]
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	891b      	ldrh	r3, [r3, #8]
 80129d8:	4313      	orrs	r3, r2
 80129da:	b29a      	uxth	r2, r3
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	811a      	strh	r2, [r3, #8]
}
 80129e0:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80129e4:	46bd      	mov	sp, r7
 80129e6:	bd80      	pop	{r7, pc}
 80129e8:	007a1200 	.word	0x007a1200
 80129ec:	431bde83 	.word	0x431bde83
 80129f0:	000186a0 	.word	0x000186a0
 80129f4:	10624dd3 	.word	0x10624dd3

080129f8 <I2C_StructInit>:
  * @brief  Fills each I2C_InitStruct member with its default value.
  * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 80129f8:	b480      	push	{r7}
 80129fa:	b083      	sub	sp, #12
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8012a06:	601a      	str	r2, [r3, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f04f 0200 	mov.w	r2, #0
 8012a0e:	809a      	strh	r2, [r3, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8012a16:	80da      	strh	r2, [r3, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f04f 0200 	mov.w	r2, #0
 8012a1e:	811a      	strh	r2, [r3, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	f04f 0200 	mov.w	r2, #0
 8012a26:	815a      	strh	r2, [r3, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012a2e:	819a      	strh	r2, [r3, #12]
}
 8012a30:	f107 070c 	add.w	r7, r7, #12
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bc80      	pop	{r7}
 8012a38:	4770      	bx	lr
 8012a3a:	bf00      	nop

08012a3c <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012a3c:	b480      	push	{r7}
 8012a3e:	b083      	sub	sp, #12
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	6078      	str	r0, [r7, #4]
 8012a44:	460b      	mov	r3, r1
 8012a46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012a48:	78fb      	ldrb	r3, [r7, #3]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d008      	beq.n	8012a60 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	881b      	ldrh	r3, [r3, #0]
 8012a52:	b29b      	uxth	r3, r3
 8012a54:	f043 0301 	orr.w	r3, r3, #1
 8012a58:	b29a      	uxth	r2, r3
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	801a      	strh	r2, [r3, #0]
 8012a5e:	e007      	b.n	8012a70 <I2C_Cmd+0x34>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	881b      	ldrh	r3, [r3, #0]
 8012a64:	b29b      	uxth	r3, r3
 8012a66:	f023 0301 	bic.w	r3, r3, #1
 8012a6a:	b29a      	uxth	r2, r3
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	801a      	strh	r2, [r3, #0]
  }
}
 8012a70:	f107 070c 	add.w	r7, r7, #12
 8012a74:	46bd      	mov	sp, r7
 8012a76:	bc80      	pop	{r7}
 8012a78:	4770      	bx	lr
 8012a7a:	bf00      	nop

08012a7c <I2C_DMACmd>:
  * @param  NewState: new state of the I2C DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012a7c:	b480      	push	{r7}
 8012a7e:	b083      	sub	sp, #12
 8012a80:	af00      	add	r7, sp, #0
 8012a82:	6078      	str	r0, [r7, #4]
 8012a84:	460b      	mov	r3, r1
 8012a86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012a88:	78fb      	ldrb	r3, [r7, #3]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d008      	beq.n	8012aa0 <I2C_DMACmd+0x24>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	889b      	ldrh	r3, [r3, #4]
 8012a92:	b29b      	uxth	r3, r3
 8012a94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012a98:	b29a      	uxth	r2, r3
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	809a      	strh	r2, [r3, #4]
 8012a9e:	e007      	b.n	8012ab0 <I2C_DMACmd+0x34>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	889b      	ldrh	r3, [r3, #4]
 8012aa4:	b29b      	uxth	r3, r3
 8012aa6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012aaa:	b29a      	uxth	r2, r3
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	809a      	strh	r2, [r3, #4]
  }
}
 8012ab0:	f107 070c 	add.w	r7, r7, #12
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	bc80      	pop	{r7}
 8012ab8:	4770      	bx	lr
 8012aba:	bf00      	nop

08012abc <I2C_DMALastTransferCmd>:
  * @param  NewState: new state of the I2C DMA last transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012abc:	b480      	push	{r7}
 8012abe:	b083      	sub	sp, #12
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
 8012ac4:	460b      	mov	r3, r1
 8012ac6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012ac8:	78fb      	ldrb	r3, [r7, #3]
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d008      	beq.n	8012ae0 <I2C_DMALastTransferCmd+0x24>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	889b      	ldrh	r3, [r3, #4]
 8012ad2:	b29b      	uxth	r3, r3
 8012ad4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012ad8:	b29a      	uxth	r2, r3
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	809a      	strh	r2, [r3, #4]
 8012ade:	e007      	b.n	8012af0 <I2C_DMALastTransferCmd+0x34>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	889b      	ldrh	r3, [r3, #4]
 8012ae4:	b29b      	uxth	r3, r3
 8012ae6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012aea:	b29a      	uxth	r2, r3
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	809a      	strh	r2, [r3, #4]
  }
}
 8012af0:	f107 070c 	add.w	r7, r7, #12
 8012af4:	46bd      	mov	sp, r7
 8012af6:	bc80      	pop	{r7}
 8012af8:	4770      	bx	lr
 8012afa:	bf00      	nop

08012afc <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012afc:	b480      	push	{r7}
 8012afe:	b083      	sub	sp, #12
 8012b00:	af00      	add	r7, sp, #0
 8012b02:	6078      	str	r0, [r7, #4]
 8012b04:	460b      	mov	r3, r1
 8012b06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012b08:	78fb      	ldrb	r3, [r7, #3]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d008      	beq.n	8012b20 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	881b      	ldrh	r3, [r3, #0]
 8012b12:	b29b      	uxth	r3, r3
 8012b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012b18:	b29a      	uxth	r2, r3
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	801a      	strh	r2, [r3, #0]
 8012b1e:	e007      	b.n	8012b30 <I2C_GenerateSTART+0x34>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	881b      	ldrh	r3, [r3, #0]
 8012b24:	b29b      	uxth	r3, r3
 8012b26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012b2a:	b29a      	uxth	r2, r3
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	801a      	strh	r2, [r3, #0]
  }
}
 8012b30:	f107 070c 	add.w	r7, r7, #12
 8012b34:	46bd      	mov	sp, r7
 8012b36:	bc80      	pop	{r7}
 8012b38:	4770      	bx	lr
 8012b3a:	bf00      	nop

08012b3c <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b083      	sub	sp, #12
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
 8012b44:	460b      	mov	r3, r1
 8012b46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012b48:	78fb      	ldrb	r3, [r7, #3]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d008      	beq.n	8012b60 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	881b      	ldrh	r3, [r3, #0]
 8012b52:	b29b      	uxth	r3, r3
 8012b54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012b58:	b29a      	uxth	r2, r3
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	801a      	strh	r2, [r3, #0]
 8012b5e:	e007      	b.n	8012b70 <I2C_GenerateSTOP+0x34>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	881b      	ldrh	r3, [r3, #0]
 8012b64:	b29b      	uxth	r3, r3
 8012b66:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012b6a:	b29a      	uxth	r2, r3
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	801a      	strh	r2, [r3, #0]
  }
}
 8012b70:	f107 070c 	add.w	r7, r7, #12
 8012b74:	46bd      	mov	sp, r7
 8012b76:	bc80      	pop	{r7}
 8012b78:	4770      	bx	lr
 8012b7a:	bf00      	nop

08012b7c <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
 8012b84:	460b      	mov	r3, r1
 8012b86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012b88:	78fb      	ldrb	r3, [r7, #3]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d008      	beq.n	8012ba0 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	881b      	ldrh	r3, [r3, #0]
 8012b92:	b29b      	uxth	r3, r3
 8012b94:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8012b98:	b29a      	uxth	r2, r3
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	801a      	strh	r2, [r3, #0]
 8012b9e:	e007      	b.n	8012bb0 <I2C_AcknowledgeConfig+0x34>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	881b      	ldrh	r3, [r3, #0]
 8012ba4:	b29b      	uxth	r3, r3
 8012ba6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012baa:	b29a      	uxth	r2, r3
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	801a      	strh	r2, [r3, #0]
  }
}
 8012bb0:	f107 070c 	add.w	r7, r7, #12
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	bc80      	pop	{r7}
 8012bb8:	4770      	bx	lr
 8012bba:	bf00      	nop

08012bbc <I2C_OwnAddress2Config>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Address: specifies the 7bit I2C own address2.
  * @retval None.
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
{
 8012bbc:	b480      	push	{r7}
 8012bbe:	b085      	sub	sp, #20
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
 8012bc4:	460b      	mov	r3, r1
 8012bc6:	70fb      	strb	r3, [r7, #3]
  uint16_t tmpreg = 0;
 8012bc8:	f04f 0300 	mov.w	r3, #0
 8012bcc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	899b      	ldrh	r3, [r3, #12]
 8012bd2:	81fb      	strh	r3, [r7, #14]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 8012bd4:	89fb      	ldrh	r3, [r7, #14]
 8012bd6:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8012bda:	81fb      	strh	r3, [r7, #14]

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8012bdc:	78fb      	ldrb	r3, [r7, #3]
 8012bde:	b29b      	uxth	r3, r3
 8012be0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8012be4:	b29a      	uxth	r2, r3
 8012be6:	89fb      	ldrh	r3, [r7, #14]
 8012be8:	4313      	orrs	r3, r2
 8012bea:	b29b      	uxth	r3, r3
 8012bec:	81fb      	strh	r3, [r7, #14]

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	89fa      	ldrh	r2, [r7, #14]
 8012bf2:	819a      	strh	r2, [r3, #12]
}
 8012bf4:	f107 0714 	add.w	r7, r7, #20
 8012bf8:	46bd      	mov	sp, r7
 8012bfa:	bc80      	pop	{r7}
 8012bfc:	4770      	bx	lr
 8012bfe:	bf00      	nop

08012c00 <I2C_DualAddressCmd>:
  * @param  NewState: new state of the I2C dual addressing mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012c00:	b480      	push	{r7}
 8012c02:	b083      	sub	sp, #12
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
 8012c08:	460b      	mov	r3, r1
 8012c0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012c0c:	78fb      	ldrb	r3, [r7, #3]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d008      	beq.n	8012c24 <I2C_DualAddressCmd+0x24>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	899b      	ldrh	r3, [r3, #12]
 8012c16:	b29b      	uxth	r3, r3
 8012c18:	f043 0301 	orr.w	r3, r3, #1
 8012c1c:	b29a      	uxth	r2, r3
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	819a      	strh	r2, [r3, #12]
 8012c22:	e007      	b.n	8012c34 <I2C_DualAddressCmd+0x34>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	899b      	ldrh	r3, [r3, #12]
 8012c28:	b29b      	uxth	r3, r3
 8012c2a:	f023 0301 	bic.w	r3, r3, #1
 8012c2e:	b29a      	uxth	r2, r3
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	819a      	strh	r2, [r3, #12]
  }
}
 8012c34:	f107 070c 	add.w	r7, r7, #12
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bc80      	pop	{r7}
 8012c3c:	4770      	bx	lr
 8012c3e:	bf00      	nop

08012c40 <I2C_GeneralCallCmd>:
  * @param  NewState: new state of the I2C General call.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012c40:	b480      	push	{r7}
 8012c42:	b083      	sub	sp, #12
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
 8012c48:	460b      	mov	r3, r1
 8012c4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012c4c:	78fb      	ldrb	r3, [r7, #3]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d008      	beq.n	8012c64 <I2C_GeneralCallCmd+0x24>
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	881b      	ldrh	r3, [r3, #0]
 8012c56:	b29b      	uxth	r3, r3
 8012c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012c5c:	b29a      	uxth	r2, r3
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	801a      	strh	r2, [r3, #0]
 8012c62:	e007      	b.n	8012c74 <I2C_GeneralCallCmd+0x34>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	881b      	ldrh	r3, [r3, #0]
 8012c68:	b29b      	uxth	r3, r3
 8012c6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012c6e:	b29a      	uxth	r2, r3
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	801a      	strh	r2, [r3, #0]
  }
}
 8012c74:	f107 070c 	add.w	r7, r7, #12
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	bc80      	pop	{r7}
 8012c7c:	4770      	bx	lr
 8012c7e:	bf00      	nop

08012c80 <I2C_ITConfig>:
  * @param  NewState: new state of the specified I2C interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
{
 8012c80:	b480      	push	{r7}
 8012c82:	b083      	sub	sp, #12
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	6078      	str	r0, [r7, #4]
 8012c88:	4613      	mov	r3, r2
 8012c8a:	460a      	mov	r2, r1
 8012c8c:	807a      	strh	r2, [r7, #2]
 8012c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8012c90:	787b      	ldrb	r3, [r7, #1]
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d008      	beq.n	8012ca8 <I2C_ITConfig+0x28>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	889b      	ldrh	r3, [r3, #4]
 8012c9a:	b29a      	uxth	r2, r3
 8012c9c:	887b      	ldrh	r3, [r7, #2]
 8012c9e:	4313      	orrs	r3, r2
 8012ca0:	b29a      	uxth	r2, r3
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	809a      	strh	r2, [r3, #4]
 8012ca6:	e00a      	b.n	8012cbe <I2C_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	889b      	ldrh	r3, [r3, #4]
 8012cac:	b29a      	uxth	r2, r3
 8012cae:	887b      	ldrh	r3, [r7, #2]
 8012cb0:	ea6f 0303 	mvn.w	r3, r3
 8012cb4:	b29b      	uxth	r3, r3
 8012cb6:	4013      	ands	r3, r2
 8012cb8:	b29a      	uxth	r2, r3
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	809a      	strh	r2, [r3, #4]
  }
}
 8012cbe:	f107 070c 	add.w	r7, r7, #12
 8012cc2:	46bd      	mov	sp, r7
 8012cc4:	bc80      	pop	{r7}
 8012cc6:	4770      	bx	lr

08012cc8 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8012cc8:	b480      	push	{r7}
 8012cca:	b083      	sub	sp, #12
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
 8012cd0:	460b      	mov	r3, r1
 8012cd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8012cd4:	78fb      	ldrb	r3, [r7, #3]
 8012cd6:	b29a      	uxth	r2, r3
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	821a      	strh	r2, [r3, #16]
}
 8012cdc:	f107 070c 	add.w	r7, r7, #12
 8012ce0:	46bd      	mov	sp, r7
 8012ce2:	bc80      	pop	{r7}
 8012ce4:	4770      	bx	lr
 8012ce6:	bf00      	nop

08012ce8 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8012ce8:	b480      	push	{r7}
 8012cea:	b083      	sub	sp, #12
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	8a1b      	ldrh	r3, [r3, #16]
 8012cf4:	b29b      	uxth	r3, r3
 8012cf6:	b2db      	uxtb	r3, r3
}
 8012cf8:	4618      	mov	r0, r3
 8012cfa:	f107 070c 	add.w	r7, r7, #12
 8012cfe:	46bd      	mov	sp, r7
 8012d00:	bc80      	pop	{r7}
 8012d02:	4770      	bx	lr

08012d04 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8012d04:	b480      	push	{r7}
 8012d06:	b083      	sub	sp, #12
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
 8012d0c:	4613      	mov	r3, r2
 8012d0e:	460a      	mov	r2, r1
 8012d10:	70fa      	strb	r2, [r7, #3]
 8012d12:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8012d14:	78bb      	ldrb	r3, [r7, #2]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d004      	beq.n	8012d24 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8012d1a:	78fb      	ldrb	r3, [r7, #3]
 8012d1c:	f043 0301 	orr.w	r3, r3, #1
 8012d20:	70fb      	strb	r3, [r7, #3]
 8012d22:	e003      	b.n	8012d2c <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8012d24:	78fb      	ldrb	r3, [r7, #3]
 8012d26:	f023 0301 	bic.w	r3, r3, #1
 8012d2a:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8012d2c:	78fb      	ldrb	r3, [r7, #3]
 8012d2e:	b29a      	uxth	r2, r3
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	821a      	strh	r2, [r3, #16]
}
 8012d34:	f107 070c 	add.w	r7, r7, #12
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bc80      	pop	{r7}
 8012d3c:	4770      	bx	lr
 8012d3e:	bf00      	nop

08012d40 <I2C_ReadRegister>:
  *     @arg I2C_Register_CCR:   CCR register.
  *     @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8012d40:	b480      	push	{r7}
 8012d42:	b085      	sub	sp, #20
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	6078      	str	r0, [r7, #4]
 8012d48:	460b      	mov	r3, r1
 8012d4a:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8012d4c:	f04f 0300 	mov.w	r3, #0
 8012d50:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	60fb      	str	r3, [r7, #12]
  tmp += I2C_Register;
 8012d56:	78fa      	ldrb	r2, [r7, #3]
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	18d3      	adds	r3, r2, r3
 8012d5c:	60fb      	str	r3, [r7, #12]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	881b      	ldrh	r3, [r3, #0]
 8012d62:	b29b      	uxth	r3, r3
}
 8012d64:	4618      	mov	r0, r3
 8012d66:	f107 0714 	add.w	r7, r7, #20
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	bc80      	pop	{r7}
 8012d6e:	4770      	bx	lr

08012d70 <I2C_SoftwareResetCmd>:
  * @param  NewState: new state of the I2C software reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012d70:	b480      	push	{r7}
 8012d72:	b083      	sub	sp, #12
 8012d74:	af00      	add	r7, sp, #0
 8012d76:	6078      	str	r0, [r7, #4]
 8012d78:	460b      	mov	r3, r1
 8012d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012d7c:	78fb      	ldrb	r3, [r7, #3]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d00a      	beq.n	8012d98 <I2C_SoftwareResetCmd+0x28>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	881b      	ldrh	r3, [r3, #0]
 8012d86:	b29b      	uxth	r3, r3
 8012d88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d90:	b29a      	uxth	r2, r3
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	801a      	strh	r2, [r3, #0]
 8012d96:	e009      	b.n	8012dac <I2C_SoftwareResetCmd+0x3c>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	881b      	ldrh	r3, [r3, #0]
 8012d9c:	b29b      	uxth	r3, r3
 8012d9e:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8012da2:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8012da6:	b29a      	uxth	r2, r3
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	801a      	strh	r2, [r3, #0]
  }
}
 8012dac:	f107 070c 	add.w	r7, r7, #12
 8012db0:	46bd      	mov	sp, r7
 8012db2:	bc80      	pop	{r7}
 8012db4:	4770      	bx	lr
 8012db6:	bf00      	nop

08012db8 <I2C_NACKPositionConfig>:
  *          is intended to used in SMBUS mode. 
  *            
  * @retval None
  */
void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
{
 8012db8:	b480      	push	{r7}
 8012dba:	b083      	sub	sp, #12
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	6078      	str	r0, [r7, #4]
 8012dc0:	460b      	mov	r3, r1
 8012dc2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 8012dc4:	887b      	ldrh	r3, [r7, #2]
 8012dc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012dca:	d108      	bne.n	8012dde <I2C_NACKPositionConfig+0x26>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	881b      	ldrh	r3, [r3, #0]
 8012dd0:	b29b      	uxth	r3, r3
 8012dd2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012dd6:	b29a      	uxth	r2, r3
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	801a      	strh	r2, [r3, #0]
 8012ddc:	e007      	b.n	8012dee <I2C_NACKPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	881b      	ldrh	r3, [r3, #0]
 8012de2:	b29b      	uxth	r3, r3
 8012de4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012de8:	b29a      	uxth	r2, r3
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	801a      	strh	r2, [r3, #0]
  }
}
 8012dee:	f107 070c 	add.w	r7, r7, #12
 8012df2:	46bd      	mov	sp, r7
 8012df4:	bc80      	pop	{r7}
 8012df6:	4770      	bx	lr

08012df8 <I2C_SMBusAlertConfig>:
  *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
  *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
  * @retval None
  */
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
 8012df8:	b480      	push	{r7}
 8012dfa:	b083      	sub	sp, #12
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	460b      	mov	r3, r1
 8012e02:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8012e04:	887b      	ldrh	r3, [r7, #2]
 8012e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012e0a:	d108      	bne.n	8012e1e <I2C_SMBusAlertConfig+0x26>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	881b      	ldrh	r3, [r3, #0]
 8012e10:	b29b      	uxth	r3, r3
 8012e12:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012e16:	b29a      	uxth	r2, r3
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	801a      	strh	r2, [r3, #0]
 8012e1c:	e007      	b.n	8012e2e <I2C_SMBusAlertConfig+0x36>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	881b      	ldrh	r3, [r3, #0]
 8012e22:	b29b      	uxth	r3, r3
 8012e24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012e28:	b29a      	uxth	r2, r3
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	801a      	strh	r2, [r3, #0]
  }
}
 8012e2e:	f107 070c 	add.w	r7, r7, #12
 8012e32:	46bd      	mov	sp, r7
 8012e34:	bc80      	pop	{r7}
 8012e36:	4770      	bx	lr

08012e38 <I2C_TransmitPEC>:
  * @param  NewState: new state of the I2C PEC transmission.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012e38:	b480      	push	{r7}
 8012e3a:	b083      	sub	sp, #12
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	6078      	str	r0, [r7, #4]
 8012e40:	460b      	mov	r3, r1
 8012e42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012e44:	78fb      	ldrb	r3, [r7, #3]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d008      	beq.n	8012e5c <I2C_TransmitPEC+0x24>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	881b      	ldrh	r3, [r3, #0]
 8012e4e:	b29b      	uxth	r3, r3
 8012e50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012e54:	b29a      	uxth	r2, r3
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	801a      	strh	r2, [r3, #0]
 8012e5a:	e007      	b.n	8012e6c <I2C_TransmitPEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	881b      	ldrh	r3, [r3, #0]
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012e66:	b29a      	uxth	r2, r3
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	801a      	strh	r2, [r3, #0]
  }
}
 8012e6c:	f107 070c 	add.w	r7, r7, #12
 8012e70:	46bd      	mov	sp, r7
 8012e72:	bc80      	pop	{r7}
 8012e74:	4770      	bx	lr
 8012e76:	bf00      	nop

08012e78 <I2C_PECPositionConfig>:
  *          is intended to used in I2C mode.
  *               
  * @retval None
  */
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
 8012e78:	b480      	push	{r7}
 8012e7a:	b083      	sub	sp, #12
 8012e7c:	af00      	add	r7, sp, #0
 8012e7e:	6078      	str	r0, [r7, #4]
 8012e80:	460b      	mov	r3, r1
 8012e82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8012e84:	887b      	ldrh	r3, [r7, #2]
 8012e86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012e8a:	d108      	bne.n	8012e9e <I2C_PECPositionConfig+0x26>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	881b      	ldrh	r3, [r3, #0]
 8012e90:	b29b      	uxth	r3, r3
 8012e92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012e96:	b29a      	uxth	r2, r3
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	801a      	strh	r2, [r3, #0]
 8012e9c:	e007      	b.n	8012eae <I2C_PECPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	881b      	ldrh	r3, [r3, #0]
 8012ea2:	b29b      	uxth	r3, r3
 8012ea4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012ea8:	b29a      	uxth	r2, r3
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	801a      	strh	r2, [r3, #0]
  }
}
 8012eae:	f107 070c 	add.w	r7, r7, #12
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bc80      	pop	{r7}
 8012eb6:	4770      	bx	lr

08012eb8 <I2C_CalculatePEC>:
  * @param  NewState: new state of the I2Cx PEC value calculation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012eb8:	b480      	push	{r7}
 8012eba:	b083      	sub	sp, #12
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012ec4:	78fb      	ldrb	r3, [r7, #3]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d008      	beq.n	8012edc <I2C_CalculatePEC+0x24>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	881b      	ldrh	r3, [r3, #0]
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	f043 0320 	orr.w	r3, r3, #32
 8012ed4:	b29a      	uxth	r2, r3
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	801a      	strh	r2, [r3, #0]
 8012eda:	e007      	b.n	8012eec <I2C_CalculatePEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	881b      	ldrh	r3, [r3, #0]
 8012ee0:	b29b      	uxth	r3, r3
 8012ee2:	f023 0320 	bic.w	r3, r3, #32
 8012ee6:	b29a      	uxth	r2, r3
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	801a      	strh	r2, [r3, #0]
  }
}
 8012eec:	f107 070c 	add.w	r7, r7, #12
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bc80      	pop	{r7}
 8012ef4:	4770      	bx	lr
 8012ef6:	bf00      	nop

08012ef8 <I2C_GetPEC>:
  * @brief  Returns the PEC value for the specified I2C.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The PEC value.
  */
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
 8012ef8:	b480      	push	{r7}
 8012efa:	b083      	sub	sp, #12
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	8b1b      	ldrh	r3, [r3, #24]
 8012f04:	b29b      	uxth	r3, r3
 8012f06:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8012f0a:	b29b      	uxth	r3, r3
 8012f0c:	b2db      	uxtb	r3, r3
}
 8012f0e:	4618      	mov	r0, r3
 8012f10:	f107 070c 	add.w	r7, r7, #12
 8012f14:	46bd      	mov	sp, r7
 8012f16:	bc80      	pop	{r7}
 8012f18:	4770      	bx	lr
 8012f1a:	bf00      	nop

08012f1c <I2C_ARPCmd>:
  * @param  NewState: new state of the I2Cx ARP. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012f1c:	b480      	push	{r7}
 8012f1e:	b083      	sub	sp, #12
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	6078      	str	r0, [r7, #4]
 8012f24:	460b      	mov	r3, r1
 8012f26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8012f28:	78fb      	ldrb	r3, [r7, #3]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d008      	beq.n	8012f40 <I2C_ARPCmd+0x24>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	881b      	ldrh	r3, [r3, #0]
 8012f32:	b29b      	uxth	r3, r3
 8012f34:	f043 0310 	orr.w	r3, r3, #16
 8012f38:	b29a      	uxth	r2, r3
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	801a      	strh	r2, [r3, #0]
 8012f3e:	e007      	b.n	8012f50 <I2C_ARPCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	881b      	ldrh	r3, [r3, #0]
 8012f44:	b29b      	uxth	r3, r3
 8012f46:	f023 0310 	bic.w	r3, r3, #16
 8012f4a:	b29a      	uxth	r2, r3
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	801a      	strh	r2, [r3, #0]
  }
}
 8012f50:	f107 070c 	add.w	r7, r7, #12
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bc80      	pop	{r7}
 8012f58:	4770      	bx	lr
 8012f5a:	bf00      	nop

08012f5c <I2C_StretchClockCmd>:
  * @param  NewState: new state of the I2Cx Clock stretching.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8012f5c:	b480      	push	{r7}
 8012f5e:	b083      	sub	sp, #12
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	6078      	str	r0, [r7, #4]
 8012f64:	460b      	mov	r3, r1
 8012f66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8012f68:	78fb      	ldrb	r3, [r7, #3]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d108      	bne.n	8012f80 <I2C_StretchClockCmd+0x24>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	881b      	ldrh	r3, [r3, #0]
 8012f72:	b29b      	uxth	r3, r3
 8012f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012f78:	b29a      	uxth	r2, r3
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	801a      	strh	r2, [r3, #0]
 8012f7e:	e007      	b.n	8012f90 <I2C_StretchClockCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	881b      	ldrh	r3, [r3, #0]
 8012f84:	b29b      	uxth	r3, r3
 8012f86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012f8a:	b29a      	uxth	r2, r3
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	801a      	strh	r2, [r3, #0]
  }
}
 8012f90:	f107 070c 	add.w	r7, r7, #12
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bc80      	pop	{r7}
 8012f98:	4770      	bx	lr
 8012f9a:	bf00      	nop

08012f9c <I2C_FastModeDutyCycleConfig>:
  *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
  *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
  * @retval None
  */
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
 8012f9c:	b480      	push	{r7}
 8012f9e:	b083      	sub	sp, #12
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
 8012fa4:	460b      	mov	r3, r1
 8012fa6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8012fa8:	887b      	ldrh	r3, [r7, #2]
 8012faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012fae:	d008      	beq.n	8012fc2 <I2C_FastModeDutyCycleConfig+0x26>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	8b9b      	ldrh	r3, [r3, #28]
 8012fb4:	b29b      	uxth	r3, r3
 8012fb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012fba:	b29a      	uxth	r2, r3
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	839a      	strh	r2, [r3, #28]
 8012fc0:	e007      	b.n	8012fd2 <I2C_FastModeDutyCycleConfig+0x36>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	8b9b      	ldrh	r3, [r3, #28]
 8012fc6:	b29b      	uxth	r3, r3
 8012fc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012fcc:	b29a      	uxth	r2, r3
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	839a      	strh	r2, [r3, #28]
  }
}
 8012fd2:	f107 070c 	add.w	r7, r7, #12
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	bc80      	pop	{r7}
 8012fda:	4770      	bx	lr

08012fdc <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8012fdc:	b480      	push	{r7}
 8012fde:	b087      	sub	sp, #28
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	6078      	str	r0, [r7, #4]
 8012fe4:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8012fe6:	f04f 0300 	mov.w	r3, #0
 8012fea:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8012fec:	f04f 0300 	mov.w	r3, #0
 8012ff0:	60fb      	str	r3, [r7, #12]
 8012ff2:	f04f 0300 	mov.w	r3, #0
 8012ff6:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8012ff8:	f04f 0300 	mov.w	r3, #0
 8012ffc:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	8a9b      	ldrh	r3, [r3, #20]
 8013002:	b29b      	uxth	r3, r3
 8013004:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	8b1b      	ldrh	r3, [r3, #24]
 801300a:	b29b      	uxth	r3, r3
 801300c:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 801300e:	68bb      	ldr	r3, [r7, #8]
 8013010:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013014:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8013016:	68fa      	ldr	r2, [r7, #12]
 8013018:	68bb      	ldr	r3, [r7, #8]
 801301a:	4313      	orrs	r3, r2
 801301c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013020:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8013022:	693a      	ldr	r2, [r7, #16]
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	401a      	ands	r2, r3
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	429a      	cmp	r2, r3
 801302c:	d103      	bne.n	8013036 <I2C_CheckEvent+0x5a>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 801302e:	f04f 0301 	mov.w	r3, #1
 8013032:	75fb      	strb	r3, [r7, #23]
 8013034:	e002      	b.n	801303c <I2C_CheckEvent+0x60>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8013036:	f04f 0300 	mov.w	r3, #0
 801303a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 801303c:	7dfb      	ldrb	r3, [r7, #23]
}
 801303e:	4618      	mov	r0, r3
 8013040:	f107 071c 	add.w	r7, r7, #28
 8013044:	46bd      	mov	sp, r7
 8013046:	bc80      	pop	{r7}
 8013048:	4770      	bx	lr
 801304a:	bf00      	nop

0801304c <I2C_GetLastEvent>:
  *    I2C_Events in stm32f10x_i2c.h file.
  *    
  * @retval The last event
  */
uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
{
 801304c:	b480      	push	{r7}
 801304e:	b087      	sub	sp, #28
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
  uint32_t lastevent = 0;
 8013054:	f04f 0300 	mov.w	r3, #0
 8013058:	617b      	str	r3, [r7, #20]
  uint32_t flag1 = 0, flag2 = 0;
 801305a:	f04f 0300 	mov.w	r3, #0
 801305e:	613b      	str	r3, [r7, #16]
 8013060:	f04f 0300 	mov.w	r3, #0
 8013064:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	8a9b      	ldrh	r3, [r3, #20]
 801306a:	b29b      	uxth	r3, r3
 801306c:	613b      	str	r3, [r7, #16]
  flag2 = I2Cx->SR2;
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	8b1b      	ldrh	r3, [r3, #24]
 8013072:	b29b      	uxth	r3, r3
 8013074:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801307c:	60fb      	str	r3, [r7, #12]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 801307e:	693a      	ldr	r2, [r7, #16]
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	4313      	orrs	r3, r2
 8013084:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013088:	617b      	str	r3, [r7, #20]

  /* Return status */
  return lastevent;
 801308a:	697b      	ldr	r3, [r7, #20]
}
 801308c:	4618      	mov	r0, r3
 801308e:	f107 071c 	add.w	r7, r7, #28
 8013092:	46bd      	mov	sp, r7
 8013094:	bc80      	pop	{r7}
 8013096:	4770      	bx	lr

08013098 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8013098:	b480      	push	{r7}
 801309a:	b087      	sub	sp, #28
 801309c:	af00      	add	r7, sp, #0
 801309e:	6078      	str	r0, [r7, #4]
 80130a0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80130a2:	f04f 0300 	mov.w	r3, #0
 80130a6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80130a8:	f04f 0300 	mov.w	r3, #0
 80130ac:	613b      	str	r3, [r7, #16]
 80130ae:	f04f 0300 	mov.w	r3, #0
 80130b2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80130b8:	683b      	ldr	r3, [r7, #0]
 80130ba:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80130be:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80130c6:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80130c8:	693b      	ldr	r3, [r7, #16]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d004      	beq.n	80130d8 <I2C_GetFlagStatus+0x40>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	f103 0314 	add.w	r3, r3, #20
 80130d4:	60fb      	str	r3, [r7, #12]
 80130d6:	e007      	b.n	80130e8 <I2C_GetFlagStatus+0x50>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80130de:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	f103 0318 	add.w	r3, r3, #24
 80130e6:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	681a      	ldr	r2, [r3, #0]
 80130ec:	683b      	ldr	r3, [r7, #0]
 80130ee:	4013      	ands	r3, r2
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d003      	beq.n	80130fc <I2C_GetFlagStatus+0x64>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80130f4:	f04f 0301 	mov.w	r3, #1
 80130f8:	75fb      	strb	r3, [r7, #23]
 80130fa:	e002      	b.n	8013102 <I2C_GetFlagStatus+0x6a>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80130fc:	f04f 0300 	mov.w	r3, #0
 8013100:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8013102:	7dfb      	ldrb	r3, [r7, #23]
}
 8013104:	4618      	mov	r0, r3
 8013106:	f107 071c 	add.w	r7, r7, #28
 801310a:	46bd      	mov	sp, r7
 801310c:	bc80      	pop	{r7}
 801310e:	4770      	bx	lr

08013110 <I2C_ClearFlag>:
  *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
  *     register  (I2C_SendData()).
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8013110:	b480      	push	{r7}
 8013112:	b085      	sub	sp, #20
 8013114:	af00      	add	r7, sp, #0
 8013116:	6078      	str	r0, [r7, #4]
 8013118:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 801311a:	f04f 0300 	mov.w	r3, #0
 801311e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
 8013120:	683b      	ldr	r3, [r7, #0]
 8013122:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013126:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	b29b      	uxth	r3, r3
 801312c:	ea6f 0303 	mvn.w	r3, r3
 8013130:	b29a      	uxth	r2, r3
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	829a      	strh	r2, [r3, #20]
}
 8013136:	f107 0714 	add.w	r7, r7, #20
 801313a:	46bd      	mov	sp, r7
 801313c:	bc80      	pop	{r7}
 801313e:	4770      	bx	lr

08013140 <I2C_GetITStatus>:
  *                       Address matched flag (Slave mode)"ENDAD"
  *     @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 8013140:	b480      	push	{r7}
 8013142:	b085      	sub	sp, #20
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
 8013148:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 801314a:	f04f 0300 	mov.w	r3, #0
 801314e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8013150:	f04f 0300 	mov.w	r3, #0
 8013154:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 8013156:	683b      	ldr	r3, [r7, #0]
 8013158:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 801315c:	ea4f 4213 	mov.w	r2, r3, lsr #16
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	889b      	ldrh	r3, [r3, #4]
 8013164:	b29b      	uxth	r3, r3
 8013166:	4013      	ands	r3, r2
 8013168:	60bb      	str	r3, [r7, #8]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013170:	603b      	str	r3, [r7, #0]

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	8a9b      	ldrh	r3, [r3, #20]
 8013176:	b29b      	uxth	r3, r3
 8013178:	461a      	mov	r2, r3
 801317a:	683b      	ldr	r3, [r7, #0]
 801317c:	4013      	ands	r3, r2
 801317e:	2b00      	cmp	r3, #0
 8013180:	d006      	beq.n	8013190 <I2C_GetITStatus+0x50>
 8013182:	68bb      	ldr	r3, [r7, #8]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d003      	beq.n	8013190 <I2C_GetITStatus+0x50>
  {
    /* I2C_IT is set */
    bitstatus = SET;
 8013188:	f04f 0301 	mov.w	r3, #1
 801318c:	73fb      	strb	r3, [r7, #15]
 801318e:	e002      	b.n	8013196 <I2C_GetITStatus+0x56>
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8013190:	f04f 0300 	mov.w	r3, #0
 8013194:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the I2C_IT status */
  return  bitstatus;
 8013196:	7bfb      	ldrb	r3, [r7, #15]
}
 8013198:	4618      	mov	r0, r3
 801319a:	f107 0714 	add.w	r7, r7, #20
 801319e:	46bd      	mov	sp, r7
 80131a0:	bc80      	pop	{r7}
 80131a2:	4770      	bx	lr

080131a4 <I2C_ClearITPendingBit>:
  *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
  *     I2C_DR register (I2C_SendData()).
  * @retval None
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 80131a4:	b480      	push	{r7}
 80131a6:	b085      	sub	sp, #20
 80131a8:	af00      	add	r7, sp, #0
 80131aa:	6078      	str	r0, [r7, #4]
 80131ac:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 80131ae:	f04f 0300 	mov.w	r3, #0
 80131b2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
 80131b4:	683b      	ldr	r3, [r7, #0]
 80131b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80131ba:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	b29b      	uxth	r3, r3
 80131c0:	ea6f 0303 	mvn.w	r3, r3
 80131c4:	b29a      	uxth	r2, r3
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	829a      	strh	r2, [r3, #20]
}
 80131ca:	f107 0714 	add.w	r7, r7, #20
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bc80      	pop	{r7}
 80131d2:	4770      	bx	lr

080131d4 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80131d4:	b480      	push	{r7}
 80131d6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80131d8:	4b13      	ldr	r3, [pc, #76]	; (8013228 <RCC_DeInit+0x54>)
 80131da:	4a13      	ldr	r2, [pc, #76]	; (8013228 <RCC_DeInit+0x54>)
 80131dc:	6812      	ldr	r2, [r2, #0]
 80131de:	f042 0201 	orr.w	r2, r2, #1
 80131e2:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80131e4:	4a10      	ldr	r2, [pc, #64]	; (8013228 <RCC_DeInit+0x54>)
 80131e6:	4b10      	ldr	r3, [pc, #64]	; (8013228 <RCC_DeInit+0x54>)
 80131e8:	6859      	ldr	r1, [r3, #4]
 80131ea:	4b10      	ldr	r3, [pc, #64]	; (801322c <RCC_DeInit+0x58>)
 80131ec:	400b      	ands	r3, r1
 80131ee:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80131f0:	4a0d      	ldr	r2, [pc, #52]	; (8013228 <RCC_DeInit+0x54>)
 80131f2:	4b0d      	ldr	r3, [pc, #52]	; (8013228 <RCC_DeInit+0x54>)
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80131fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80131fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8013200:	4b09      	ldr	r3, [pc, #36]	; (8013228 <RCC_DeInit+0x54>)
 8013202:	4a09      	ldr	r2, [pc, #36]	; (8013228 <RCC_DeInit+0x54>)
 8013204:	6812      	ldr	r2, [r2, #0]
 8013206:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801320a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 801320c:	4b06      	ldr	r3, [pc, #24]	; (8013228 <RCC_DeInit+0x54>)
 801320e:	4a06      	ldr	r2, [pc, #24]	; (8013228 <RCC_DeInit+0x54>)
 8013210:	6852      	ldr	r2, [r2, #4]
 8013212:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8013216:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8013218:	4b03      	ldr	r3, [pc, #12]	; (8013228 <RCC_DeInit+0x54>)
 801321a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 801321e:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8013220:	46bd      	mov	sp, r7
 8013222:	bc80      	pop	{r7}
 8013224:	4770      	bx	lr
 8013226:	bf00      	nop
 8013228:	40021000 	.word	0x40021000
 801322c:	f8ff0000 	.word	0xf8ff0000

08013230 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8013230:	b480      	push	{r7}
 8013232:	b083      	sub	sp, #12
 8013234:	af00      	add	r7, sp, #0
 8013236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8013238:	4b13      	ldr	r3, [pc, #76]	; (8013288 <RCC_HSEConfig+0x58>)
 801323a:	4a13      	ldr	r2, [pc, #76]	; (8013288 <RCC_HSEConfig+0x58>)
 801323c:	6812      	ldr	r2, [r2, #0]
 801323e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8013242:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8013244:	4b10      	ldr	r3, [pc, #64]	; (8013288 <RCC_HSEConfig+0x58>)
 8013246:	4a10      	ldr	r2, [pc, #64]	; (8013288 <RCC_HSEConfig+0x58>)
 8013248:	6812      	ldr	r2, [r2, #0]
 801324a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801324e:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013256:	d003      	beq.n	8013260 <RCC_HSEConfig+0x30>
 8013258:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 801325c:	d007      	beq.n	801326e <RCC_HSEConfig+0x3e>
 801325e:	e00d      	b.n	801327c <RCC_HSEConfig+0x4c>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8013260:	4b09      	ldr	r3, [pc, #36]	; (8013288 <RCC_HSEConfig+0x58>)
 8013262:	4a09      	ldr	r2, [pc, #36]	; (8013288 <RCC_HSEConfig+0x58>)
 8013264:	6812      	ldr	r2, [r2, #0]
 8013266:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801326a:	601a      	str	r2, [r3, #0]
      break;
 801326c:	e007      	b.n	801327e <RCC_HSEConfig+0x4e>
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 801326e:	4b06      	ldr	r3, [pc, #24]	; (8013288 <RCC_HSEConfig+0x58>)
 8013270:	4a05      	ldr	r2, [pc, #20]	; (8013288 <RCC_HSEConfig+0x58>)
 8013272:	6812      	ldr	r2, [r2, #0]
 8013274:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8013278:	601a      	str	r2, [r3, #0]
      break;
 801327a:	e000      	b.n	801327e <RCC_HSEConfig+0x4e>
      
    default:
      break;
 801327c:	bf00      	nop
  }
}
 801327e:	f107 070c 	add.w	r7, r7, #12
 8013282:	46bd      	mov	sp, r7
 8013284:	bc80      	pop	{r7}
 8013286:	4770      	bx	lr
 8013288:	40021000 	.word	0x40021000

0801328c <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b082      	sub	sp, #8
 8013290:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8013292:	f04f 0300 	mov.w	r3, #0
 8013296:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8013298:	f04f 0300 	mov.w	r3, #0
 801329c:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 801329e:	f04f 0300 	mov.w	r3, #0
 80132a2:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80132a4:	f04f 0031 	mov.w	r0, #49	; 0x31
 80132a8:	f000 fb38 	bl	801391c <RCC_GetFlagStatus>
 80132ac:	4603      	mov	r3, r0
 80132ae:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 80132b0:	683b      	ldr	r3, [r7, #0]
 80132b2:	f103 0301 	add.w	r3, r3, #1
 80132b6:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80132b8:	683b      	ldr	r3, [r7, #0]
 80132ba:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80132be:	d002      	beq.n	80132c6 <RCC_WaitForHSEStartUp+0x3a>
 80132c0:	79bb      	ldrb	r3, [r7, #6]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d0ee      	beq.n	80132a4 <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80132c6:	f04f 0031 	mov.w	r0, #49	; 0x31
 80132ca:	f000 fb27 	bl	801391c <RCC_GetFlagStatus>
 80132ce:	4603      	mov	r3, r0
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d003      	beq.n	80132dc <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 80132d4:	f04f 0301 	mov.w	r3, #1
 80132d8:	71fb      	strb	r3, [r7, #7]
 80132da:	e002      	b.n	80132e2 <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 80132dc:	f04f 0300 	mov.w	r3, #0
 80132e0:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 80132e2:	79fb      	ldrb	r3, [r7, #7]
}
 80132e4:	4618      	mov	r0, r3
 80132e6:	f107 0708 	add.w	r7, r7, #8
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bd80      	pop	{r7, pc}
 80132ee:	bf00      	nop

080132f0 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 80132f0:	b480      	push	{r7}
 80132f2:	b085      	sub	sp, #20
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	4603      	mov	r3, r0
 80132f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 80132fa:	f04f 0300 	mov.w	r3, #0
 80132fe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 8013300:	4b0a      	ldr	r3, [pc, #40]	; (801332c <RCC_AdjustHSICalibrationValue+0x3c>)
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801330c:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 801330e:	79fb      	ldrb	r3, [r7, #7]
 8013310:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8013314:	68fa      	ldr	r2, [r7, #12]
 8013316:	4313      	orrs	r3, r2
 8013318:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
 801331a:	4b04      	ldr	r3, [pc, #16]	; (801332c <RCC_AdjustHSICalibrationValue+0x3c>)
 801331c:	68fa      	ldr	r2, [r7, #12]
 801331e:	601a      	str	r2, [r3, #0]
}
 8013320:	f107 0714 	add.w	r7, r7, #20
 8013324:	46bd      	mov	sp, r7
 8013326:	bc80      	pop	{r7}
 8013328:	4770      	bx	lr
 801332a:	bf00      	nop
 801332c:	40021000 	.word	0x40021000

08013330 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8013330:	b480      	push	{r7}
 8013332:	b083      	sub	sp, #12
 8013334:	af00      	add	r7, sp, #0
 8013336:	4603      	mov	r3, r0
 8013338:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 801333a:	4b04      	ldr	r3, [pc, #16]	; (801334c <RCC_HSICmd+0x1c>)
 801333c:	79fa      	ldrb	r2, [r7, #7]
 801333e:	601a      	str	r2, [r3, #0]
}
 8013340:	f107 070c 	add.w	r7, r7, #12
 8013344:	46bd      	mov	sp, r7
 8013346:	bc80      	pop	{r7}
 8013348:	4770      	bx	lr
 801334a:	bf00      	nop
 801334c:	42420000 	.word	0x42420000

08013350 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8013350:	b480      	push	{r7}
 8013352:	b085      	sub	sp, #20
 8013354:	af00      	add	r7, sp, #0
 8013356:	6078      	str	r0, [r7, #4]
 8013358:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801335a:	f04f 0300 	mov.w	r3, #0
 801335e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8013360:	4b0a      	ldr	r3, [pc, #40]	; (801338c <RCC_PLLConfig+0x3c>)
 8013362:	685b      	ldr	r3, [r3, #4]
 8013364:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 801336c:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 801336e:	687a      	ldr	r2, [r7, #4]
 8013370:	683b      	ldr	r3, [r7, #0]
 8013372:	4313      	orrs	r3, r2
 8013374:	68fa      	ldr	r2, [r7, #12]
 8013376:	4313      	orrs	r3, r2
 8013378:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 801337a:	4b04      	ldr	r3, [pc, #16]	; (801338c <RCC_PLLConfig+0x3c>)
 801337c:	68fa      	ldr	r2, [r7, #12]
 801337e:	605a      	str	r2, [r3, #4]
}
 8013380:	f107 0714 	add.w	r7, r7, #20
 8013384:	46bd      	mov	sp, r7
 8013386:	bc80      	pop	{r7}
 8013388:	4770      	bx	lr
 801338a:	bf00      	nop
 801338c:	40021000 	.word	0x40021000

08013390 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8013390:	b480      	push	{r7}
 8013392:	b083      	sub	sp, #12
 8013394:	af00      	add	r7, sp, #0
 8013396:	4603      	mov	r3, r0
 8013398:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 801339a:	4b04      	ldr	r3, [pc, #16]	; (80133ac <RCC_PLLCmd+0x1c>)
 801339c:	79fa      	ldrb	r2, [r7, #7]
 801339e:	601a      	str	r2, [r3, #0]
}
 80133a0:	f107 070c 	add.w	r7, r7, #12
 80133a4:	46bd      	mov	sp, r7
 80133a6:	bc80      	pop	{r7}
 80133a8:	4770      	bx	lr
 80133aa:	bf00      	nop
 80133ac:	42420060 	.word	0x42420060

080133b0 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80133b0:	b480      	push	{r7}
 80133b2:	b085      	sub	sp, #20
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80133b8:	f04f 0300 	mov.w	r3, #0
 80133bc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80133be:	4b09      	ldr	r3, [pc, #36]	; (80133e4 <RCC_SYSCLKConfig+0x34>)
 80133c0:	685b      	ldr	r3, [r3, #4]
 80133c2:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	f023 0303 	bic.w	r3, r3, #3
 80133ca:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80133cc:	68fa      	ldr	r2, [r7, #12]
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	4313      	orrs	r3, r2
 80133d2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80133d4:	4b03      	ldr	r3, [pc, #12]	; (80133e4 <RCC_SYSCLKConfig+0x34>)
 80133d6:	68fa      	ldr	r2, [r7, #12]
 80133d8:	605a      	str	r2, [r3, #4]
}
 80133da:	f107 0714 	add.w	r7, r7, #20
 80133de:	46bd      	mov	sp, r7
 80133e0:	bc80      	pop	{r7}
 80133e2:	4770      	bx	lr
 80133e4:	40021000 	.word	0x40021000

080133e8 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80133e8:	b480      	push	{r7}
 80133ea:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80133ec:	4b04      	ldr	r3, [pc, #16]	; (8013400 <RCC_GetSYSCLKSource+0x18>)
 80133ee:	685b      	ldr	r3, [r3, #4]
 80133f0:	b2db      	uxtb	r3, r3
 80133f2:	f003 030c 	and.w	r3, r3, #12
 80133f6:	b2db      	uxtb	r3, r3
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	46bd      	mov	sp, r7
 80133fc:	bc80      	pop	{r7}
 80133fe:	4770      	bx	lr
 8013400:	40021000 	.word	0x40021000

08013404 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8013404:	b480      	push	{r7}
 8013406:	b085      	sub	sp, #20
 8013408:	af00      	add	r7, sp, #0
 801340a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 801340c:	f04f 0300 	mov.w	r3, #0
 8013410:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8013412:	4b09      	ldr	r3, [pc, #36]	; (8013438 <RCC_HCLKConfig+0x34>)
 8013414:	685b      	ldr	r3, [r3, #4]
 8013416:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801341e:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8013420:	68fa      	ldr	r2, [r7, #12]
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	4313      	orrs	r3, r2
 8013426:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8013428:	4b03      	ldr	r3, [pc, #12]	; (8013438 <RCC_HCLKConfig+0x34>)
 801342a:	68fa      	ldr	r2, [r7, #12]
 801342c:	605a      	str	r2, [r3, #4]
}
 801342e:	f107 0714 	add.w	r7, r7, #20
 8013432:	46bd      	mov	sp, r7
 8013434:	bc80      	pop	{r7}
 8013436:	4770      	bx	lr
 8013438:	40021000 	.word	0x40021000

0801343c <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 801343c:	b480      	push	{r7}
 801343e:	b085      	sub	sp, #20
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8013444:	f04f 0300 	mov.w	r3, #0
 8013448:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 801344a:	4b09      	ldr	r3, [pc, #36]	; (8013470 <RCC_PCLK1Config+0x34>)
 801344c:	685b      	ldr	r3, [r3, #4]
 801344e:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8013456:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8013458:	68fa      	ldr	r2, [r7, #12]
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	4313      	orrs	r3, r2
 801345e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8013460:	4b03      	ldr	r3, [pc, #12]	; (8013470 <RCC_PCLK1Config+0x34>)
 8013462:	68fa      	ldr	r2, [r7, #12]
 8013464:	605a      	str	r2, [r3, #4]
}
 8013466:	f107 0714 	add.w	r7, r7, #20
 801346a:	46bd      	mov	sp, r7
 801346c:	bc80      	pop	{r7}
 801346e:	4770      	bx	lr
 8013470:	40021000 	.word	0x40021000

08013474 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8013474:	b480      	push	{r7}
 8013476:	b085      	sub	sp, #20
 8013478:	af00      	add	r7, sp, #0
 801347a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 801347c:	f04f 0300 	mov.w	r3, #0
 8013480:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8013482:	4b0a      	ldr	r3, [pc, #40]	; (80134ac <RCC_PCLK2Config+0x38>)
 8013484:	685b      	ldr	r3, [r3, #4]
 8013486:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 801348e:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8013496:	68fa      	ldr	r2, [r7, #12]
 8013498:	4313      	orrs	r3, r2
 801349a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 801349c:	4b03      	ldr	r3, [pc, #12]	; (80134ac <RCC_PCLK2Config+0x38>)
 801349e:	68fa      	ldr	r2, [r7, #12]
 80134a0:	605a      	str	r2, [r3, #4]
}
 80134a2:	f107 0714 	add.w	r7, r7, #20
 80134a6:	46bd      	mov	sp, r7
 80134a8:	bc80      	pop	{r7}
 80134aa:	4770      	bx	lr
 80134ac:	40021000 	.word	0x40021000

080134b0 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 80134b0:	b480      	push	{r7}
 80134b2:	b083      	sub	sp, #12
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	4602      	mov	r2, r0
 80134b8:	460b      	mov	r3, r1
 80134ba:	71fa      	strb	r2, [r7, #7]
 80134bc:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80134be:	79bb      	ldrb	r3, [r7, #6]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d008      	beq.n	80134d6 <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80134c4:	4b0c      	ldr	r3, [pc, #48]	; (80134f8 <RCC_ITConfig+0x48>)
 80134c6:	4a0c      	ldr	r2, [pc, #48]	; (80134f8 <RCC_ITConfig+0x48>)
 80134c8:	7812      	ldrb	r2, [r2, #0]
 80134ca:	b2d1      	uxtb	r1, r2
 80134cc:	79fa      	ldrb	r2, [r7, #7]
 80134ce:	430a      	orrs	r2, r1
 80134d0:	b2d2      	uxtb	r2, r2
 80134d2:	701a      	strb	r2, [r3, #0]
 80134d4:	e00a      	b.n	80134ec <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80134d6:	4b08      	ldr	r3, [pc, #32]	; (80134f8 <RCC_ITConfig+0x48>)
 80134d8:	4a07      	ldr	r2, [pc, #28]	; (80134f8 <RCC_ITConfig+0x48>)
 80134da:	7812      	ldrb	r2, [r2, #0]
 80134dc:	b2d1      	uxtb	r1, r2
 80134de:	79fa      	ldrb	r2, [r7, #7]
 80134e0:	ea6f 0202 	mvn.w	r2, r2
 80134e4:	b2d2      	uxtb	r2, r2
 80134e6:	400a      	ands	r2, r1
 80134e8:	b2d2      	uxtb	r2, r2
 80134ea:	701a      	strb	r2, [r3, #0]
  }
}
 80134ec:	f107 070c 	add.w	r7, r7, #12
 80134f0:	46bd      	mov	sp, r7
 80134f2:	bc80      	pop	{r7}
 80134f4:	4770      	bx	lr
 80134f6:	bf00      	nop
 80134f8:	40021009 	.word	0x40021009

080134fc <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
 80134fc:	b480      	push	{r7}
 80134fe:	b083      	sub	sp, #12
 8013500:	af00      	add	r7, sp, #0
 8013502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8013504:	4b03      	ldr	r3, [pc, #12]	; (8013514 <RCC_USBCLKConfig+0x18>)
 8013506:	687a      	ldr	r2, [r7, #4]
 8013508:	601a      	str	r2, [r3, #0]
}
 801350a:	f107 070c 	add.w	r7, r7, #12
 801350e:	46bd      	mov	sp, r7
 8013510:	bc80      	pop	{r7}
 8013512:	4770      	bx	lr
 8013514:	424200d8 	.word	0x424200d8

08013518 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8013518:	b480      	push	{r7}
 801351a:	b085      	sub	sp, #20
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8013520:	f04f 0300 	mov.w	r3, #0
 8013524:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8013526:	4b09      	ldr	r3, [pc, #36]	; (801354c <RCC_ADCCLKConfig+0x34>)
 8013528:	685b      	ldr	r3, [r3, #4]
 801352a:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8013532:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8013534:	68fa      	ldr	r2, [r7, #12]
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	4313      	orrs	r3, r2
 801353a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 801353c:	4b03      	ldr	r3, [pc, #12]	; (801354c <RCC_ADCCLKConfig+0x34>)
 801353e:	68fa      	ldr	r2, [r7, #12]
 8013540:	605a      	str	r2, [r3, #4]
}
 8013542:	f107 0714 	add.w	r7, r7, #20
 8013546:	46bd      	mov	sp, r7
 8013548:	bc80      	pop	{r7}
 801354a:	4770      	bx	lr
 801354c:	40021000 	.word	0x40021000

08013550 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8013550:	b480      	push	{r7}
 8013552:	b083      	sub	sp, #12
 8013554:	af00      	add	r7, sp, #0
 8013556:	4603      	mov	r3, r0
 8013558:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 801355a:	4b0f      	ldr	r3, [pc, #60]	; (8013598 <RCC_LSEConfig+0x48>)
 801355c:	f04f 0200 	mov.w	r2, #0
 8013560:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8013562:	4b0d      	ldr	r3, [pc, #52]	; (8013598 <RCC_LSEConfig+0x48>)
 8013564:	f04f 0200 	mov.w	r2, #0
 8013568:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 801356a:	79fb      	ldrb	r3, [r7, #7]
 801356c:	2b01      	cmp	r3, #1
 801356e:	d002      	beq.n	8013576 <RCC_LSEConfig+0x26>
 8013570:	2b04      	cmp	r3, #4
 8013572:	d005      	beq.n	8013580 <RCC_LSEConfig+0x30>
 8013574:	e009      	b.n	801358a <RCC_LSEConfig+0x3a>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8013576:	4b08      	ldr	r3, [pc, #32]	; (8013598 <RCC_LSEConfig+0x48>)
 8013578:	f04f 0201 	mov.w	r2, #1
 801357c:	701a      	strb	r2, [r3, #0]
      break;
 801357e:	e005      	b.n	801358c <RCC_LSEConfig+0x3c>
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8013580:	4b05      	ldr	r3, [pc, #20]	; (8013598 <RCC_LSEConfig+0x48>)
 8013582:	f04f 0205 	mov.w	r2, #5
 8013586:	701a      	strb	r2, [r3, #0]
      break;            
 8013588:	e000      	b.n	801358c <RCC_LSEConfig+0x3c>
      
    default:
      break;      
 801358a:	bf00      	nop
  }
}
 801358c:	f107 070c 	add.w	r7, r7, #12
 8013590:	46bd      	mov	sp, r7
 8013592:	bc80      	pop	{r7}
 8013594:	4770      	bx	lr
 8013596:	bf00      	nop
 8013598:	40021020 	.word	0x40021020

0801359c <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 801359c:	b480      	push	{r7}
 801359e:	b083      	sub	sp, #12
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	4603      	mov	r3, r0
 80135a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80135a6:	4b04      	ldr	r3, [pc, #16]	; (80135b8 <RCC_LSICmd+0x1c>)
 80135a8:	79fa      	ldrb	r2, [r7, #7]
 80135aa:	601a      	str	r2, [r3, #0]
}
 80135ac:	f107 070c 	add.w	r7, r7, #12
 80135b0:	46bd      	mov	sp, r7
 80135b2:	bc80      	pop	{r7}
 80135b4:	4770      	bx	lr
 80135b6:	bf00      	nop
 80135b8:	42420480 	.word	0x42420480

080135bc <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80135bc:	b480      	push	{r7}
 80135be:	b083      	sub	sp, #12
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80135c4:	4b05      	ldr	r3, [pc, #20]	; (80135dc <RCC_RTCCLKConfig+0x20>)
 80135c6:	4a05      	ldr	r2, [pc, #20]	; (80135dc <RCC_RTCCLKConfig+0x20>)
 80135c8:	6a11      	ldr	r1, [r2, #32]
 80135ca:	687a      	ldr	r2, [r7, #4]
 80135cc:	430a      	orrs	r2, r1
 80135ce:	621a      	str	r2, [r3, #32]
}
 80135d0:	f107 070c 	add.w	r7, r7, #12
 80135d4:	46bd      	mov	sp, r7
 80135d6:	bc80      	pop	{r7}
 80135d8:	4770      	bx	lr
 80135da:	bf00      	nop
 80135dc:	40021000 	.word	0x40021000

080135e0 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80135e0:	b480      	push	{r7}
 80135e2:	b083      	sub	sp, #12
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	4603      	mov	r3, r0
 80135e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80135ea:	4b04      	ldr	r3, [pc, #16]	; (80135fc <RCC_RTCCLKCmd+0x1c>)
 80135ec:	79fa      	ldrb	r2, [r7, #7]
 80135ee:	601a      	str	r2, [r3, #0]
}
 80135f0:	f107 070c 	add.w	r7, r7, #12
 80135f4:	46bd      	mov	sp, r7
 80135f6:	bc80      	pop	{r7}
 80135f8:	4770      	bx	lr
 80135fa:	bf00      	nop
 80135fc:	4242043c 	.word	0x4242043c

08013600 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8013600:	b480      	push	{r7}
 8013602:	b087      	sub	sp, #28
 8013604:	af00      	add	r7, sp, #0
 8013606:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8013608:	f04f 0300 	mov.w	r3, #0
 801360c:	617b      	str	r3, [r7, #20]
 801360e:	f04f 0300 	mov.w	r3, #0
 8013612:	613b      	str	r3, [r7, #16]
 8013614:	f04f 0300 	mov.w	r3, #0
 8013618:	60fb      	str	r3, [r7, #12]
 801361a:	f04f 0300 	mov.w	r3, #0
 801361e:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8013620:	4b51      	ldr	r3, [pc, #324]	; (8013768 <RCC_GetClocksFreq+0x168>)
 8013622:	685b      	ldr	r3, [r3, #4]
 8013624:	f003 030c 	and.w	r3, r3, #12
 8013628:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 801362a:	697b      	ldr	r3, [r7, #20]
 801362c:	2b04      	cmp	r3, #4
 801362e:	d007      	beq.n	8013640 <RCC_GetClocksFreq+0x40>
 8013630:	2b08      	cmp	r3, #8
 8013632:	d009      	beq.n	8013648 <RCC_GetClocksFreq+0x48>
 8013634:	2b00      	cmp	r3, #0
 8013636:	d135      	bne.n	80136a4 <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	4a4c      	ldr	r2, [pc, #304]	; (801376c <RCC_GetClocksFreq+0x16c>)
 801363c:	601a      	str	r2, [r3, #0]
      break;
 801363e:	e035      	b.n	80136ac <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	4a4a      	ldr	r2, [pc, #296]	; (801376c <RCC_GetClocksFreq+0x16c>)
 8013644:	601a      	str	r2, [r3, #0]
      break;
 8013646:	e031      	b.n	80136ac <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8013648:	4b47      	ldr	r3, [pc, #284]	; (8013768 <RCC_GetClocksFreq+0x168>)
 801364a:	685b      	ldr	r3, [r3, #4]
 801364c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8013650:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8013652:	4b45      	ldr	r3, [pc, #276]	; (8013768 <RCC_GetClocksFreq+0x168>)
 8013654:	685b      	ldr	r3, [r3, #4]
 8013656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801365a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 801365c:	693b      	ldr	r3, [r7, #16]
 801365e:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8013662:	f103 0302 	add.w	r3, r3, #2
 8013666:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	2b00      	cmp	r3, #0
 801366c:	d106      	bne.n	801367c <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 801366e:	693b      	ldr	r3, [r7, #16]
 8013670:	4a3f      	ldr	r2, [pc, #252]	; (8013770 <RCC_GetClocksFreq+0x170>)
 8013672:	fb02 f203 	mul.w	r2, r2, r3
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 801367a:	e017      	b.n	80136ac <RCC_GetClocksFreq+0xac>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 801367c:	4b3a      	ldr	r3, [pc, #232]	; (8013768 <RCC_GetClocksFreq+0x168>)
 801367e:	685b      	ldr	r3, [r3, #4]
 8013680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013684:	2b00      	cmp	r3, #0
 8013686:	d006      	beq.n	8013696 <RCC_GetClocksFreq+0x96>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8013688:	693b      	ldr	r3, [r7, #16]
 801368a:	4a39      	ldr	r2, [pc, #228]	; (8013770 <RCC_GetClocksFreq+0x170>)
 801368c:	fb02 f203 	mul.w	r2, r2, r3
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8013694:	e00a      	b.n	80136ac <RCC_GetClocksFreq+0xac>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8013696:	693b      	ldr	r3, [r7, #16]
 8013698:	4a34      	ldr	r2, [pc, #208]	; (801376c <RCC_GetClocksFreq+0x16c>)
 801369a:	fb02 f203 	mul.w	r2, r2, r3
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80136a2:	e003      	b.n	80136ac <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	4a31      	ldr	r2, [pc, #196]	; (801376c <RCC_GetClocksFreq+0x16c>)
 80136a8:	601a      	str	r2, [r3, #0]
      break;
 80136aa:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80136ac:	4b2e      	ldr	r3, [pc, #184]	; (8013768 <RCC_GetClocksFreq+0x168>)
 80136ae:	685b      	ldr	r3, [r3, #4]
 80136b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80136b4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80136bc:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80136be:	4a2d      	ldr	r2, [pc, #180]	; (8013774 <RCC_GetClocksFreq+0x174>)
 80136c0:	697b      	ldr	r3, [r7, #20]
 80136c2:	18d3      	adds	r3, r2, r3
 80136c4:	781b      	ldrb	r3, [r3, #0]
 80136c6:	b2db      	uxtb	r3, r3
 80136c8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	681a      	ldr	r2, [r3, #0]
 80136ce:	68bb      	ldr	r3, [r7, #8]
 80136d0:	fa22 f203 	lsr.w	r2, r2, r3
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80136d8:	4b23      	ldr	r3, [pc, #140]	; (8013768 <RCC_GetClocksFreq+0x168>)
 80136da:	685b      	ldr	r3, [r3, #4]
 80136dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80136e0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80136e2:	697b      	ldr	r3, [r7, #20]
 80136e4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80136e8:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80136ea:	4a22      	ldr	r2, [pc, #136]	; (8013774 <RCC_GetClocksFreq+0x174>)
 80136ec:	697b      	ldr	r3, [r7, #20]
 80136ee:	18d3      	adds	r3, r2, r3
 80136f0:	781b      	ldrb	r3, [r3, #0]
 80136f2:	b2db      	uxtb	r3, r3
 80136f4:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	685a      	ldr	r2, [r3, #4]
 80136fa:	68bb      	ldr	r3, [r7, #8]
 80136fc:	fa22 f203 	lsr.w	r2, r2, r3
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8013704:	4b18      	ldr	r3, [pc, #96]	; (8013768 <RCC_GetClocksFreq+0x168>)
 8013706:	685b      	ldr	r3, [r3, #4]
 8013708:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 801370c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 801370e:	697b      	ldr	r3, [r7, #20]
 8013710:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8013714:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8013716:	4a17      	ldr	r2, [pc, #92]	; (8013774 <RCC_GetClocksFreq+0x174>)
 8013718:	697b      	ldr	r3, [r7, #20]
 801371a:	18d3      	adds	r3, r2, r3
 801371c:	781b      	ldrb	r3, [r3, #0]
 801371e:	b2db      	uxtb	r3, r3
 8013720:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	685a      	ldr	r2, [r3, #4]
 8013726:	68bb      	ldr	r3, [r7, #8]
 8013728:	fa22 f203 	lsr.w	r2, r2, r3
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8013730:	4b0d      	ldr	r3, [pc, #52]	; (8013768 <RCC_GetClocksFreq+0x168>)
 8013732:	685b      	ldr	r3, [r3, #4]
 8013734:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8013738:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 801373a:	697b      	ldr	r3, [r7, #20]
 801373c:	ea4f 3393 	mov.w	r3, r3, lsr #14
 8013740:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8013742:	4a0d      	ldr	r2, [pc, #52]	; (8013778 <RCC_GetClocksFreq+0x178>)
 8013744:	697b      	ldr	r3, [r7, #20]
 8013746:	18d3      	adds	r3, r2, r3
 8013748:	781b      	ldrb	r3, [r3, #0]
 801374a:	b2db      	uxtb	r3, r3
 801374c:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	68da      	ldr	r2, [r3, #12]
 8013752:	68bb      	ldr	r3, [r7, #8]
 8013754:	fbb2 f2f3 	udiv	r2, r2, r3
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	611a      	str	r2, [r3, #16]
}
 801375c:	f107 071c 	add.w	r7, r7, #28
 8013760:	46bd      	mov	sp, r7
 8013762:	bc80      	pop	{r7}
 8013764:	4770      	bx	lr
 8013766:	bf00      	nop
 8013768:	40021000 	.word	0x40021000
 801376c:	007a1200 	.word	0x007a1200
 8013770:	003d0900 	.word	0x003d0900
 8013774:	20000224 	.word	0x20000224
 8013778:	20000234 	.word	0x20000234

0801377c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 801377c:	b480      	push	{r7}
 801377e:	b083      	sub	sp, #12
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
 8013784:	460b      	mov	r3, r1
 8013786:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8013788:	78fb      	ldrb	r3, [r7, #3]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d006      	beq.n	801379c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 801378e:	4b0a      	ldr	r3, [pc, #40]	; (80137b8 <RCC_AHBPeriphClockCmd+0x3c>)
 8013790:	4a09      	ldr	r2, [pc, #36]	; (80137b8 <RCC_AHBPeriphClockCmd+0x3c>)
 8013792:	6951      	ldr	r1, [r2, #20]
 8013794:	687a      	ldr	r2, [r7, #4]
 8013796:	430a      	orrs	r2, r1
 8013798:	615a      	str	r2, [r3, #20]
 801379a:	e007      	b.n	80137ac <RCC_AHBPeriphClockCmd+0x30>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 801379c:	4b06      	ldr	r3, [pc, #24]	; (80137b8 <RCC_AHBPeriphClockCmd+0x3c>)
 801379e:	4a06      	ldr	r2, [pc, #24]	; (80137b8 <RCC_AHBPeriphClockCmd+0x3c>)
 80137a0:	6951      	ldr	r1, [r2, #20]
 80137a2:	687a      	ldr	r2, [r7, #4]
 80137a4:	ea6f 0202 	mvn.w	r2, r2
 80137a8:	400a      	ands	r2, r1
 80137aa:	615a      	str	r2, [r3, #20]
  }
}
 80137ac:	f107 070c 	add.w	r7, r7, #12
 80137b0:	46bd      	mov	sp, r7
 80137b2:	bc80      	pop	{r7}
 80137b4:	4770      	bx	lr
 80137b6:	bf00      	nop
 80137b8:	40021000 	.word	0x40021000

080137bc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80137bc:	b480      	push	{r7}
 80137be:	b083      	sub	sp, #12
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	460b      	mov	r3, r1
 80137c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80137c8:	78fb      	ldrb	r3, [r7, #3]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d006      	beq.n	80137dc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80137ce:	4b0a      	ldr	r3, [pc, #40]	; (80137f8 <RCC_APB2PeriphClockCmd+0x3c>)
 80137d0:	4a09      	ldr	r2, [pc, #36]	; (80137f8 <RCC_APB2PeriphClockCmd+0x3c>)
 80137d2:	6991      	ldr	r1, [r2, #24]
 80137d4:	687a      	ldr	r2, [r7, #4]
 80137d6:	430a      	orrs	r2, r1
 80137d8:	619a      	str	r2, [r3, #24]
 80137da:	e007      	b.n	80137ec <RCC_APB2PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80137dc:	4b06      	ldr	r3, [pc, #24]	; (80137f8 <RCC_APB2PeriphClockCmd+0x3c>)
 80137de:	4a06      	ldr	r2, [pc, #24]	; (80137f8 <RCC_APB2PeriphClockCmd+0x3c>)
 80137e0:	6991      	ldr	r1, [r2, #24]
 80137e2:	687a      	ldr	r2, [r7, #4]
 80137e4:	ea6f 0202 	mvn.w	r2, r2
 80137e8:	400a      	ands	r2, r1
 80137ea:	619a      	str	r2, [r3, #24]
  }
}
 80137ec:	f107 070c 	add.w	r7, r7, #12
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bc80      	pop	{r7}
 80137f4:	4770      	bx	lr
 80137f6:	bf00      	nop
 80137f8:	40021000 	.word	0x40021000

080137fc <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80137fc:	b480      	push	{r7}
 80137fe:	b083      	sub	sp, #12
 8013800:	af00      	add	r7, sp, #0
 8013802:	6078      	str	r0, [r7, #4]
 8013804:	460b      	mov	r3, r1
 8013806:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8013808:	78fb      	ldrb	r3, [r7, #3]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d006      	beq.n	801381c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 801380e:	4b0a      	ldr	r3, [pc, #40]	; (8013838 <RCC_APB1PeriphClockCmd+0x3c>)
 8013810:	4a09      	ldr	r2, [pc, #36]	; (8013838 <RCC_APB1PeriphClockCmd+0x3c>)
 8013812:	69d1      	ldr	r1, [r2, #28]
 8013814:	687a      	ldr	r2, [r7, #4]
 8013816:	430a      	orrs	r2, r1
 8013818:	61da      	str	r2, [r3, #28]
 801381a:	e007      	b.n	801382c <RCC_APB1PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 801381c:	4b06      	ldr	r3, [pc, #24]	; (8013838 <RCC_APB1PeriphClockCmd+0x3c>)
 801381e:	4a06      	ldr	r2, [pc, #24]	; (8013838 <RCC_APB1PeriphClockCmd+0x3c>)
 8013820:	69d1      	ldr	r1, [r2, #28]
 8013822:	687a      	ldr	r2, [r7, #4]
 8013824:	ea6f 0202 	mvn.w	r2, r2
 8013828:	400a      	ands	r2, r1
 801382a:	61da      	str	r2, [r3, #28]
  }
}
 801382c:	f107 070c 	add.w	r7, r7, #12
 8013830:	46bd      	mov	sp, r7
 8013832:	bc80      	pop	{r7}
 8013834:	4770      	bx	lr
 8013836:	bf00      	nop
 8013838:	40021000 	.word	0x40021000

0801383c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 801383c:	b480      	push	{r7}
 801383e:	b083      	sub	sp, #12
 8013840:	af00      	add	r7, sp, #0
 8013842:	6078      	str	r0, [r7, #4]
 8013844:	460b      	mov	r3, r1
 8013846:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8013848:	78fb      	ldrb	r3, [r7, #3]
 801384a:	2b00      	cmp	r3, #0
 801384c:	d006      	beq.n	801385c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 801384e:	4b0a      	ldr	r3, [pc, #40]	; (8013878 <RCC_APB2PeriphResetCmd+0x3c>)
 8013850:	4a09      	ldr	r2, [pc, #36]	; (8013878 <RCC_APB2PeriphResetCmd+0x3c>)
 8013852:	68d1      	ldr	r1, [r2, #12]
 8013854:	687a      	ldr	r2, [r7, #4]
 8013856:	430a      	orrs	r2, r1
 8013858:	60da      	str	r2, [r3, #12]
 801385a:	e007      	b.n	801386c <RCC_APB2PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 801385c:	4b06      	ldr	r3, [pc, #24]	; (8013878 <RCC_APB2PeriphResetCmd+0x3c>)
 801385e:	4a06      	ldr	r2, [pc, #24]	; (8013878 <RCC_APB2PeriphResetCmd+0x3c>)
 8013860:	68d1      	ldr	r1, [r2, #12]
 8013862:	687a      	ldr	r2, [r7, #4]
 8013864:	ea6f 0202 	mvn.w	r2, r2
 8013868:	400a      	ands	r2, r1
 801386a:	60da      	str	r2, [r3, #12]
  }
}
 801386c:	f107 070c 	add.w	r7, r7, #12
 8013870:	46bd      	mov	sp, r7
 8013872:	bc80      	pop	{r7}
 8013874:	4770      	bx	lr
 8013876:	bf00      	nop
 8013878:	40021000 	.word	0x40021000

0801387c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 801387c:	b480      	push	{r7}
 801387e:	b083      	sub	sp, #12
 8013880:	af00      	add	r7, sp, #0
 8013882:	6078      	str	r0, [r7, #4]
 8013884:	460b      	mov	r3, r1
 8013886:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8013888:	78fb      	ldrb	r3, [r7, #3]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d006      	beq.n	801389c <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 801388e:	4b0a      	ldr	r3, [pc, #40]	; (80138b8 <RCC_APB1PeriphResetCmd+0x3c>)
 8013890:	4a09      	ldr	r2, [pc, #36]	; (80138b8 <RCC_APB1PeriphResetCmd+0x3c>)
 8013892:	6911      	ldr	r1, [r2, #16]
 8013894:	687a      	ldr	r2, [r7, #4]
 8013896:	430a      	orrs	r2, r1
 8013898:	611a      	str	r2, [r3, #16]
 801389a:	e007      	b.n	80138ac <RCC_APB1PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 801389c:	4b06      	ldr	r3, [pc, #24]	; (80138b8 <RCC_APB1PeriphResetCmd+0x3c>)
 801389e:	4a06      	ldr	r2, [pc, #24]	; (80138b8 <RCC_APB1PeriphResetCmd+0x3c>)
 80138a0:	6911      	ldr	r1, [r2, #16]
 80138a2:	687a      	ldr	r2, [r7, #4]
 80138a4:	ea6f 0202 	mvn.w	r2, r2
 80138a8:	400a      	ands	r2, r1
 80138aa:	611a      	str	r2, [r3, #16]
  }
}
 80138ac:	f107 070c 	add.w	r7, r7, #12
 80138b0:	46bd      	mov	sp, r7
 80138b2:	bc80      	pop	{r7}
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop
 80138b8:	40021000 	.word	0x40021000

080138bc <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80138bc:	b480      	push	{r7}
 80138be:	b083      	sub	sp, #12
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	4603      	mov	r3, r0
 80138c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80138c6:	4b04      	ldr	r3, [pc, #16]	; (80138d8 <RCC_BackupResetCmd+0x1c>)
 80138c8:	79fa      	ldrb	r2, [r7, #7]
 80138ca:	601a      	str	r2, [r3, #0]
}
 80138cc:	f107 070c 	add.w	r7, r7, #12
 80138d0:	46bd      	mov	sp, r7
 80138d2:	bc80      	pop	{r7}
 80138d4:	4770      	bx	lr
 80138d6:	bf00      	nop
 80138d8:	42420440 	.word	0x42420440

080138dc <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 80138dc:	b480      	push	{r7}
 80138de:	b083      	sub	sp, #12
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	4603      	mov	r3, r0
 80138e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80138e6:	4b04      	ldr	r3, [pc, #16]	; (80138f8 <RCC_ClockSecuritySystemCmd+0x1c>)
 80138e8:	79fa      	ldrb	r2, [r7, #7]
 80138ea:	601a      	str	r2, [r3, #0]
}
 80138ec:	f107 070c 	add.w	r7, r7, #12
 80138f0:	46bd      	mov	sp, r7
 80138f2:	bc80      	pop	{r7}
 80138f4:	4770      	bx	lr
 80138f6:	bf00      	nop
 80138f8:	4242004c 	.word	0x4242004c

080138fc <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
 80138fc:	b480      	push	{r7}
 80138fe:	b083      	sub	sp, #12
 8013900:	af00      	add	r7, sp, #0
 8013902:	4603      	mov	r3, r0
 8013904:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8013906:	4b04      	ldr	r3, [pc, #16]	; (8013918 <RCC_MCOConfig+0x1c>)
 8013908:	79fa      	ldrb	r2, [r7, #7]
 801390a:	701a      	strb	r2, [r3, #0]
}
 801390c:	f107 070c 	add.w	r7, r7, #12
 8013910:	46bd      	mov	sp, r7
 8013912:	bc80      	pop	{r7}
 8013914:	4770      	bx	lr
 8013916:	bf00      	nop
 8013918:	40021007 	.word	0x40021007

0801391c <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 801391c:	b480      	push	{r7}
 801391e:	b087      	sub	sp, #28
 8013920:	af00      	add	r7, sp, #0
 8013922:	4603      	mov	r3, r0
 8013924:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8013926:	f04f 0300 	mov.w	r3, #0
 801392a:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 801392c:	f04f 0300 	mov.w	r3, #0
 8013930:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8013932:	f04f 0300 	mov.w	r3, #0
 8013936:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8013938:	79fb      	ldrb	r3, [r7, #7]
 801393a:	ea4f 1353 	mov.w	r3, r3, lsr #5
 801393e:	b2db      	uxtb	r3, r3
 8013940:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	2b01      	cmp	r3, #1
 8013946:	d103      	bne.n	8013950 <RCC_GetFlagStatus+0x34>
  {
    statusreg = RCC->CR;
 8013948:	4b13      	ldr	r3, [pc, #76]	; (8013998 <RCC_GetFlagStatus+0x7c>)
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	617b      	str	r3, [r7, #20]
 801394e:	e009      	b.n	8013964 <RCC_GetFlagStatus+0x48>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	2b02      	cmp	r3, #2
 8013954:	d103      	bne.n	801395e <RCC_GetFlagStatus+0x42>
  {
    statusreg = RCC->BDCR;
 8013956:	4b10      	ldr	r3, [pc, #64]	; (8013998 <RCC_GetFlagStatus+0x7c>)
 8013958:	6a1b      	ldr	r3, [r3, #32]
 801395a:	617b      	str	r3, [r7, #20]
 801395c:	e002      	b.n	8013964 <RCC_GetFlagStatus+0x48>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 801395e:	4b0e      	ldr	r3, [pc, #56]	; (8013998 <RCC_GetFlagStatus+0x7c>)
 8013960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013962:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8013964:	79fb      	ldrb	r3, [r7, #7]
 8013966:	f003 031f 	and.w	r3, r3, #31
 801396a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	697a      	ldr	r2, [r7, #20]
 8013970:	fa22 f303 	lsr.w	r3, r2, r3
 8013974:	f003 0301 	and.w	r3, r3, #1
 8013978:	2b00      	cmp	r3, #0
 801397a:	d003      	beq.n	8013984 <RCC_GetFlagStatus+0x68>
  {
    bitstatus = SET;
 801397c:	f04f 0301 	mov.w	r3, #1
 8013980:	74fb      	strb	r3, [r7, #19]
 8013982:	e002      	b.n	801398a <RCC_GetFlagStatus+0x6e>
  }
  else
  {
    bitstatus = RESET;
 8013984:	f04f 0300 	mov.w	r3, #0
 8013988:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 801398a:	7cfb      	ldrb	r3, [r7, #19]
}
 801398c:	4618      	mov	r0, r3
 801398e:	f107 071c 	add.w	r7, r7, #28
 8013992:	46bd      	mov	sp, r7
 8013994:	bc80      	pop	{r7}
 8013996:	4770      	bx	lr
 8013998:	40021000 	.word	0x40021000

0801399c <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 801399c:	b480      	push	{r7}
 801399e:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80139a0:	4b04      	ldr	r3, [pc, #16]	; (80139b4 <RCC_ClearFlag+0x18>)
 80139a2:	4a04      	ldr	r2, [pc, #16]	; (80139b4 <RCC_ClearFlag+0x18>)
 80139a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80139a6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80139aa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80139ac:	46bd      	mov	sp, r7
 80139ae:	bc80      	pop	{r7}
 80139b0:	4770      	bx	lr
 80139b2:	bf00      	nop
 80139b4:	40021000 	.word	0x40021000

080139b8 <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80139b8:	b480      	push	{r7}
 80139ba:	b085      	sub	sp, #20
 80139bc:	af00      	add	r7, sp, #0
 80139be:	4603      	mov	r3, r0
 80139c0:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80139c2:	f04f 0300 	mov.w	r3, #0
 80139c6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80139c8:	4b09      	ldr	r3, [pc, #36]	; (80139f0 <RCC_GetITStatus+0x38>)
 80139ca:	689a      	ldr	r2, [r3, #8]
 80139cc:	79fb      	ldrb	r3, [r7, #7]
 80139ce:	4013      	ands	r3, r2
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d003      	beq.n	80139dc <RCC_GetITStatus+0x24>
  {
    bitstatus = SET;
 80139d4:	f04f 0301 	mov.w	r3, #1
 80139d8:	73fb      	strb	r3, [r7, #15]
 80139da:	e002      	b.n	80139e2 <RCC_GetITStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80139dc:	f04f 0300 	mov.w	r3, #0
 80139e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 80139e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80139e4:	4618      	mov	r0, r3
 80139e6:	f107 0714 	add.w	r7, r7, #20
 80139ea:	46bd      	mov	sp, r7
 80139ec:	bc80      	pop	{r7}
 80139ee:	4770      	bx	lr
 80139f0:	40021000 	.word	0x40021000

080139f4 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80139f4:	b480      	push	{r7}
 80139f6:	b083      	sub	sp, #12
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	4603      	mov	r3, r0
 80139fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80139fe:	4b04      	ldr	r3, [pc, #16]	; (8013a10 <RCC_ClearITPendingBit+0x1c>)
 8013a00:	79fa      	ldrb	r2, [r7, #7]
 8013a02:	701a      	strb	r2, [r3, #0]
}
 8013a04:	f107 070c 	add.w	r7, r7, #12
 8013a08:	46bd      	mov	sp, r7
 8013a0a:	bc80      	pop	{r7}
 8013a0c:	4770      	bx	lr
 8013a0e:	bf00      	nop
 8013a10:	4002100a 	.word	0x4002100a

08013a14 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b082      	sub	sp, #8
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8013a1c:	687a      	ldr	r2, [r7, #4]
 8013a1e:	4b91      	ldr	r3, [pc, #580]	; (8013c64 <TIM_DeInit+0x250>)
 8013a20:	429a      	cmp	r2, r3
 8013a22:	d10c      	bne.n	8013a3e <TIM_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8013a24:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8013a28:	f04f 0101 	mov.w	r1, #1
 8013a2c:	f7ff ff06 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8013a30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8013a34:	f04f 0100 	mov.w	r1, #0
 8013a38:	f7ff ff00 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013a3c:	e10e      	b.n	8013c5c <TIM_DeInit+0x248>
  }     
  else if (TIMx == TIM2)
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013a44:	d10c      	bne.n	8013a60 <TIM_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8013a46:	f04f 0001 	mov.w	r0, #1
 8013a4a:	f04f 0101 	mov.w	r1, #1
 8013a4e:	f7ff ff15 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8013a52:	f04f 0001 	mov.w	r0, #1
 8013a56:	f04f 0100 	mov.w	r1, #0
 8013a5a:	f7ff ff0f 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013a5e:	e0fd      	b.n	8013c5c <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM3)
 8013a60:	687a      	ldr	r2, [r7, #4]
 8013a62:	4b81      	ldr	r3, [pc, #516]	; (8013c68 <TIM_DeInit+0x254>)
 8013a64:	429a      	cmp	r2, r3
 8013a66:	d10c      	bne.n	8013a82 <TIM_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8013a68:	f04f 0002 	mov.w	r0, #2
 8013a6c:	f04f 0101 	mov.w	r1, #1
 8013a70:	f7ff ff04 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8013a74:	f04f 0002 	mov.w	r0, #2
 8013a78:	f04f 0100 	mov.w	r1, #0
 8013a7c:	f7ff fefe 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013a80:	e0ec      	b.n	8013c5c <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM4)
 8013a82:	687a      	ldr	r2, [r7, #4]
 8013a84:	4b79      	ldr	r3, [pc, #484]	; (8013c6c <TIM_DeInit+0x258>)
 8013a86:	429a      	cmp	r2, r3
 8013a88:	d10c      	bne.n	8013aa4 <TIM_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8013a8a:	f04f 0004 	mov.w	r0, #4
 8013a8e:	f04f 0101 	mov.w	r1, #1
 8013a92:	f7ff fef3 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8013a96:	f04f 0004 	mov.w	r0, #4
 8013a9a:	f04f 0100 	mov.w	r1, #0
 8013a9e:	f7ff feed 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013aa2:	e0db      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM5)
 8013aa4:	687a      	ldr	r2, [r7, #4]
 8013aa6:	4b72      	ldr	r3, [pc, #456]	; (8013c70 <TIM_DeInit+0x25c>)
 8013aa8:	429a      	cmp	r2, r3
 8013aaa:	d10c      	bne.n	8013ac6 <TIM_DeInit+0xb2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8013aac:	f04f 0008 	mov.w	r0, #8
 8013ab0:	f04f 0101 	mov.w	r1, #1
 8013ab4:	f7ff fee2 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8013ab8:	f04f 0008 	mov.w	r0, #8
 8013abc:	f04f 0100 	mov.w	r1, #0
 8013ac0:	f7ff fedc 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013ac4:	e0ca      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM6)
 8013ac6:	687a      	ldr	r2, [r7, #4]
 8013ac8:	4b6a      	ldr	r3, [pc, #424]	; (8013c74 <TIM_DeInit+0x260>)
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d10c      	bne.n	8013ae8 <TIM_DeInit+0xd4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8013ace:	f04f 0010 	mov.w	r0, #16
 8013ad2:	f04f 0101 	mov.w	r1, #1
 8013ad6:	f7ff fed1 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8013ada:	f04f 0010 	mov.w	r0, #16
 8013ade:	f04f 0100 	mov.w	r1, #0
 8013ae2:	f7ff fecb 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013ae6:	e0b9      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM7)
 8013ae8:	687a      	ldr	r2, [r7, #4]
 8013aea:	4b63      	ldr	r3, [pc, #396]	; (8013c78 <TIM_DeInit+0x264>)
 8013aec:	429a      	cmp	r2, r3
 8013aee:	d10c      	bne.n	8013b0a <TIM_DeInit+0xf6>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8013af0:	f04f 0020 	mov.w	r0, #32
 8013af4:	f04f 0101 	mov.w	r1, #1
 8013af8:	f7ff fec0 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8013afc:	f04f 0020 	mov.w	r0, #32
 8013b00:	f04f 0100 	mov.w	r1, #0
 8013b04:	f7ff feba 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013b08:	e0a8      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM8)
 8013b0a:	687a      	ldr	r2, [r7, #4]
 8013b0c:	4b5b      	ldr	r3, [pc, #364]	; (8013c7c <TIM_DeInit+0x268>)
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d10c      	bne.n	8013b2c <TIM_DeInit+0x118>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8013b12:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8013b16:	f04f 0101 	mov.w	r1, #1
 8013b1a:	f7ff fe8f 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 8013b1e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8013b22:	f04f 0100 	mov.w	r1, #0
 8013b26:	f7ff fe89 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013b2a:	e097      	b.n	8013c5c <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM9)
 8013b2c:	687a      	ldr	r2, [r7, #4]
 8013b2e:	4b54      	ldr	r3, [pc, #336]	; (8013c80 <TIM_DeInit+0x26c>)
 8013b30:	429a      	cmp	r2, r3
 8013b32:	d10c      	bne.n	8013b4e <TIM_DeInit+0x13a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8013b34:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8013b38:	f04f 0101 	mov.w	r1, #1
 8013b3c:	f7ff fe7e 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8013b40:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8013b44:	f04f 0100 	mov.w	r1, #0
 8013b48:	f7ff fe78 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013b4c:	e086      	b.n	8013c5c <TIM_DeInit+0x248>
   }  
  else if (TIMx == TIM10)
 8013b4e:	687a      	ldr	r2, [r7, #4]
 8013b50:	4b4c      	ldr	r3, [pc, #304]	; (8013c84 <TIM_DeInit+0x270>)
 8013b52:	429a      	cmp	r2, r3
 8013b54:	d10c      	bne.n	8013b70 <TIM_DeInit+0x15c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8013b56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8013b5a:	f04f 0101 	mov.w	r1, #1
 8013b5e:	f7ff fe6d 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8013b62:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8013b66:	f04f 0100 	mov.w	r1, #0
 8013b6a:	f7ff fe67 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013b6e:	e075      	b.n	8013c5c <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM11) 
 8013b70:	687a      	ldr	r2, [r7, #4]
 8013b72:	4b45      	ldr	r3, [pc, #276]	; (8013c88 <TIM_DeInit+0x274>)
 8013b74:	429a      	cmp	r2, r3
 8013b76:	d10c      	bne.n	8013b92 <TIM_DeInit+0x17e>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8013b78:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8013b7c:	f04f 0101 	mov.w	r1, #1
 8013b80:	f7ff fe5c 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8013b84:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8013b88:	f04f 0100 	mov.w	r1, #0
 8013b8c:	f7ff fe56 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013b90:	e064      	b.n	8013c5c <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM12)
 8013b92:	687a      	ldr	r2, [r7, #4]
 8013b94:	4b3d      	ldr	r3, [pc, #244]	; (8013c8c <TIM_DeInit+0x278>)
 8013b96:	429a      	cmp	r2, r3
 8013b98:	d10c      	bne.n	8013bb4 <TIM_DeInit+0x1a0>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8013b9a:	f04f 0040 	mov.w	r0, #64	; 0x40
 8013b9e:	f04f 0101 	mov.w	r1, #1
 8013ba2:	f7ff fe6b 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8013ba6:	f04f 0040 	mov.w	r0, #64	; 0x40
 8013baa:	f04f 0100 	mov.w	r1, #0
 8013bae:	f7ff fe65 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013bb2:	e053      	b.n	8013c5c <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM13) 
 8013bb4:	687a      	ldr	r2, [r7, #4]
 8013bb6:	4b36      	ldr	r3, [pc, #216]	; (8013c90 <TIM_DeInit+0x27c>)
 8013bb8:	429a      	cmp	r2, r3
 8013bba:	d10c      	bne.n	8013bd6 <TIM_DeInit+0x1c2>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8013bbc:	f04f 0080 	mov.w	r0, #128	; 0x80
 8013bc0:	f04f 0101 	mov.w	r1, #1
 8013bc4:	f7ff fe5a 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8013bc8:	f04f 0080 	mov.w	r0, #128	; 0x80
 8013bcc:	f04f 0100 	mov.w	r1, #0
 8013bd0:	f7ff fe54 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013bd4:	e042      	b.n	8013c5c <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM14) 
 8013bd6:	687a      	ldr	r2, [r7, #4]
 8013bd8:	4b2e      	ldr	r3, [pc, #184]	; (8013c94 <TIM_DeInit+0x280>)
 8013bda:	429a      	cmp	r2, r3
 8013bdc:	d10c      	bne.n	8013bf8 <TIM_DeInit+0x1e4>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8013bde:	f44f 7080 	mov.w	r0, #256	; 0x100
 8013be2:	f04f 0101 	mov.w	r1, #1
 8013be6:	f7ff fe49 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 8013bea:	f44f 7080 	mov.w	r0, #256	; 0x100
 8013bee:	f04f 0100 	mov.w	r1, #0
 8013bf2:	f7ff fe43 	bl	801387c <RCC_APB1PeriphResetCmd>
 8013bf6:	e031      	b.n	8013c5c <TIM_DeInit+0x248>
  }        
  else if (TIMx == TIM15)
 8013bf8:	687a      	ldr	r2, [r7, #4]
 8013bfa:	4b27      	ldr	r3, [pc, #156]	; (8013c98 <TIM_DeInit+0x284>)
 8013bfc:	429a      	cmp	r2, r3
 8013bfe:	d10c      	bne.n	8013c1a <TIM_DeInit+0x206>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 8013c00:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8013c04:	f04f 0101 	mov.w	r1, #1
 8013c08:	f7ff fe18 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 8013c0c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8013c10:	f04f 0100 	mov.w	r1, #0
 8013c14:	f7ff fe12 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013c18:	e020      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM16)
 8013c1a:	687a      	ldr	r2, [r7, #4]
 8013c1c:	4b1f      	ldr	r3, [pc, #124]	; (8013c9c <TIM_DeInit+0x288>)
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	d10c      	bne.n	8013c3c <TIM_DeInit+0x228>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 8013c22:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8013c26:	f04f 0101 	mov.w	r1, #1
 8013c2a:	f7ff fe07 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 8013c2e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8013c32:	f04f 0100 	mov.w	r1, #0
 8013c36:	f7ff fe01 	bl	801383c <RCC_APB2PeriphResetCmd>
 8013c3a:	e00f      	b.n	8013c5c <TIM_DeInit+0x248>
  } 
  else
  {
    if (TIMx == TIM17)
 8013c3c:	687a      	ldr	r2, [r7, #4]
 8013c3e:	4b18      	ldr	r3, [pc, #96]	; (8013ca0 <TIM_DeInit+0x28c>)
 8013c40:	429a      	cmp	r2, r3
 8013c42:	d10b      	bne.n	8013c5c <TIM_DeInit+0x248>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 8013c44:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8013c48:	f04f 0101 	mov.w	r1, #1
 8013c4c:	f7ff fdf6 	bl	801383c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8013c50:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8013c54:	f04f 0100 	mov.w	r1, #0
 8013c58:	f7ff fdf0 	bl	801383c <RCC_APB2PeriphResetCmd>
    }  
  }
}
 8013c5c:	f107 0708 	add.w	r7, r7, #8
 8013c60:	46bd      	mov	sp, r7
 8013c62:	bd80      	pop	{r7, pc}
 8013c64:	40012c00 	.word	0x40012c00
 8013c68:	40000400 	.word	0x40000400
 8013c6c:	40000800 	.word	0x40000800
 8013c70:	40000c00 	.word	0x40000c00
 8013c74:	40001000 	.word	0x40001000
 8013c78:	40001400 	.word	0x40001400
 8013c7c:	40013400 	.word	0x40013400
 8013c80:	40014c00 	.word	0x40014c00
 8013c84:	40015000 	.word	0x40015000
 8013c88:	40015400 	.word	0x40015400
 8013c8c:	40001800 	.word	0x40001800
 8013c90:	40001c00 	.word	0x40001c00
 8013c94:	40002000 	.word	0x40002000
 8013c98:	40014000 	.word	0x40014000
 8013c9c:	40014400 	.word	0x40014400
 8013ca0:	40014800 	.word	0x40014800

08013ca4 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8013ca4:	b480      	push	{r7}
 8013ca6:	b085      	sub	sp, #20
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	6078      	str	r0, [r7, #4]
 8013cac:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8013cae:	f04f 0300 	mov.w	r3, #0
 8013cb2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	881b      	ldrh	r3, [r3, #0]
 8013cb8:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8013cba:	687a      	ldr	r2, [r7, #4]
 8013cbc:	4b2e      	ldr	r3, [pc, #184]	; (8013d78 <TIM_TimeBaseInit+0xd4>)
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d013      	beq.n	8013cea <TIM_TimeBaseInit+0x46>
 8013cc2:	687a      	ldr	r2, [r7, #4]
 8013cc4:	4b2d      	ldr	r3, [pc, #180]	; (8013d7c <TIM_TimeBaseInit+0xd8>)
 8013cc6:	429a      	cmp	r2, r3
 8013cc8:	d00f      	beq.n	8013cea <TIM_TimeBaseInit+0x46>
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013cd0:	d00b      	beq.n	8013cea <TIM_TimeBaseInit+0x46>
 8013cd2:	687a      	ldr	r2, [r7, #4]
 8013cd4:	4b2a      	ldr	r3, [pc, #168]	; (8013d80 <TIM_TimeBaseInit+0xdc>)
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	d007      	beq.n	8013cea <TIM_TimeBaseInit+0x46>
 8013cda:	687a      	ldr	r2, [r7, #4]
 8013cdc:	4b29      	ldr	r3, [pc, #164]	; (8013d84 <TIM_TimeBaseInit+0xe0>)
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	d003      	beq.n	8013cea <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8013ce2:	687a      	ldr	r2, [r7, #4]
 8013ce4:	4b28      	ldr	r3, [pc, #160]	; (8013d88 <TIM_TimeBaseInit+0xe4>)
 8013ce6:	429a      	cmp	r2, r3
 8013ce8:	d108      	bne.n	8013cfc <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8013cea:	89fb      	ldrh	r3, [r7, #14]
 8013cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013cf0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8013cf2:	683b      	ldr	r3, [r7, #0]
 8013cf4:	885a      	ldrh	r2, [r3, #2]
 8013cf6:	89fb      	ldrh	r3, [r7, #14]
 8013cf8:	4313      	orrs	r3, r2
 8013cfa:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8013cfc:	687a      	ldr	r2, [r7, #4]
 8013cfe:	4b23      	ldr	r3, [pc, #140]	; (8013d8c <TIM_TimeBaseInit+0xe8>)
 8013d00:	429a      	cmp	r2, r3
 8013d02:	d00c      	beq.n	8013d1e <TIM_TimeBaseInit+0x7a>
 8013d04:	687a      	ldr	r2, [r7, #4]
 8013d06:	4b22      	ldr	r3, [pc, #136]	; (8013d90 <TIM_TimeBaseInit+0xec>)
 8013d08:	429a      	cmp	r2, r3
 8013d0a:	d008      	beq.n	8013d1e <TIM_TimeBaseInit+0x7a>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8013d0c:	89fb      	ldrh	r3, [r7, #14]
 8013d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013d12:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8013d14:	683b      	ldr	r3, [r7, #0]
 8013d16:	88da      	ldrh	r2, [r3, #6]
 8013d18:	89fb      	ldrh	r3, [r7, #14]
 8013d1a:	4313      	orrs	r3, r2
 8013d1c:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	89fa      	ldrh	r2, [r7, #14]
 8013d22:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8013d24:	683b      	ldr	r3, [r7, #0]
 8013d26:	889a      	ldrh	r2, [r3, #4]
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8013d2c:	683b      	ldr	r3, [r7, #0]
 8013d2e:	881a      	ldrh	r2, [r3, #0]
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8013d34:	687a      	ldr	r2, [r7, #4]
 8013d36:	4b10      	ldr	r3, [pc, #64]	; (8013d78 <TIM_TimeBaseInit+0xd4>)
 8013d38:	429a      	cmp	r2, r3
 8013d3a:	d00f      	beq.n	8013d5c <TIM_TimeBaseInit+0xb8>
 8013d3c:	687a      	ldr	r2, [r7, #4]
 8013d3e:	4b0f      	ldr	r3, [pc, #60]	; (8013d7c <TIM_TimeBaseInit+0xd8>)
 8013d40:	429a      	cmp	r2, r3
 8013d42:	d00b      	beq.n	8013d5c <TIM_TimeBaseInit+0xb8>
 8013d44:	687a      	ldr	r2, [r7, #4]
 8013d46:	4b13      	ldr	r3, [pc, #76]	; (8013d94 <TIM_TimeBaseInit+0xf0>)
 8013d48:	429a      	cmp	r2, r3
 8013d4a:	d007      	beq.n	8013d5c <TIM_TimeBaseInit+0xb8>
 8013d4c:	687a      	ldr	r2, [r7, #4]
 8013d4e:	4b12      	ldr	r3, [pc, #72]	; (8013d98 <TIM_TimeBaseInit+0xf4>)
 8013d50:	429a      	cmp	r2, r3
 8013d52:	d003      	beq.n	8013d5c <TIM_TimeBaseInit+0xb8>
 8013d54:	687a      	ldr	r2, [r7, #4]
 8013d56:	4b11      	ldr	r3, [pc, #68]	; (8013d9c <TIM_TimeBaseInit+0xf8>)
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d104      	bne.n	8013d66 <TIM_TimeBaseInit+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8013d5c:	683b      	ldr	r3, [r7, #0]
 8013d5e:	7a1b      	ldrb	r3, [r3, #8]
 8013d60:	461a      	mov	r2, r3
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	f04f 0201 	mov.w	r2, #1
 8013d6c:	829a      	strh	r2, [r3, #20]
}
 8013d6e:	f107 0714 	add.w	r7, r7, #20
 8013d72:	46bd      	mov	sp, r7
 8013d74:	bc80      	pop	{r7}
 8013d76:	4770      	bx	lr
 8013d78:	40012c00 	.word	0x40012c00
 8013d7c:	40013400 	.word	0x40013400
 8013d80:	40000400 	.word	0x40000400
 8013d84:	40000800 	.word	0x40000800
 8013d88:	40000c00 	.word	0x40000c00
 8013d8c:	40001000 	.word	0x40001000
 8013d90:	40001400 	.word	0x40001400
 8013d94:	40014000 	.word	0x40014000
 8013d98:	40014400 	.word	0x40014400
 8013d9c:	40014800 	.word	0x40014800

08013da0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8013da0:	b480      	push	{r7}
 8013da2:	b085      	sub	sp, #20
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
 8013da8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8013daa:	f04f 0300 	mov.w	r3, #0
 8013dae:	817b      	strh	r3, [r7, #10]
 8013db0:	f04f 0300 	mov.w	r3, #0
 8013db4:	81fb      	strh	r3, [r7, #14]
 8013db6:	f04f 0300 	mov.w	r3, #0
 8013dba:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	8c1b      	ldrh	r3, [r3, #32]
 8013dc0:	b29b      	uxth	r3, r3
 8013dc2:	f023 0301 	bic.w	r3, r3, #1
 8013dc6:	b29a      	uxth	r2, r3
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	8c1b      	ldrh	r3, [r3, #32]
 8013dd0:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	889b      	ldrh	r3, [r3, #4]
 8013dd6:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	8b1b      	ldrh	r3, [r3, #24]
 8013ddc:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8013dde:	897b      	ldrh	r3, [r7, #10]
 8013de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013de4:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8013de6:	897b      	ldrh	r3, [r7, #10]
 8013de8:	f023 0303 	bic.w	r3, r3, #3
 8013dec:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8013dee:	683b      	ldr	r3, [r7, #0]
 8013df0:	881a      	ldrh	r2, [r3, #0]
 8013df2:	897b      	ldrh	r3, [r7, #10]
 8013df4:	4313      	orrs	r3, r2
 8013df6:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8013df8:	89fb      	ldrh	r3, [r7, #14]
 8013dfa:	f023 0302 	bic.w	r3, r3, #2
 8013dfe:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	891a      	ldrh	r2, [r3, #8]
 8013e04:	89fb      	ldrh	r3, [r7, #14]
 8013e06:	4313      	orrs	r3, r2
 8013e08:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8013e0a:	683b      	ldr	r3, [r7, #0]
 8013e0c:	885a      	ldrh	r2, [r3, #2]
 8013e0e:	89fb      	ldrh	r3, [r7, #14]
 8013e10:	4313      	orrs	r3, r2
 8013e12:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8013e14:	687a      	ldr	r2, [r7, #4]
 8013e16:	4b24      	ldr	r3, [pc, #144]	; (8013ea8 <TIM_OC1Init+0x108>)
 8013e18:	429a      	cmp	r2, r3
 8013e1a:	d00f      	beq.n	8013e3c <TIM_OC1Init+0x9c>
 8013e1c:	687a      	ldr	r2, [r7, #4]
 8013e1e:	4b23      	ldr	r3, [pc, #140]	; (8013eac <TIM_OC1Init+0x10c>)
 8013e20:	429a      	cmp	r2, r3
 8013e22:	d00b      	beq.n	8013e3c <TIM_OC1Init+0x9c>
 8013e24:	687a      	ldr	r2, [r7, #4]
 8013e26:	4b22      	ldr	r3, [pc, #136]	; (8013eb0 <TIM_OC1Init+0x110>)
 8013e28:	429a      	cmp	r2, r3
 8013e2a:	d007      	beq.n	8013e3c <TIM_OC1Init+0x9c>
 8013e2c:	687a      	ldr	r2, [r7, #4]
 8013e2e:	4b21      	ldr	r3, [pc, #132]	; (8013eb4 <TIM_OC1Init+0x114>)
 8013e30:	429a      	cmp	r2, r3
 8013e32:	d003      	beq.n	8013e3c <TIM_OC1Init+0x9c>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8013e34:	687a      	ldr	r2, [r7, #4]
 8013e36:	4b20      	ldr	r3, [pc, #128]	; (8013eb8 <TIM_OC1Init+0x118>)
 8013e38:	429a      	cmp	r2, r3
 8013e3a:	d123      	bne.n	8013e84 <TIM_OC1Init+0xe4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8013e3c:	89fb      	ldrh	r3, [r7, #14]
 8013e3e:	f023 0308 	bic.w	r3, r3, #8
 8013e42:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8013e44:	683b      	ldr	r3, [r7, #0]
 8013e46:	895a      	ldrh	r2, [r3, #10]
 8013e48:	89fb      	ldrh	r3, [r7, #14]
 8013e4a:	4313      	orrs	r3, r2
 8013e4c:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8013e4e:	89fb      	ldrh	r3, [r7, #14]
 8013e50:	f023 0304 	bic.w	r3, r3, #4
 8013e54:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8013e56:	683b      	ldr	r3, [r7, #0]
 8013e58:	889a      	ldrh	r2, [r3, #4]
 8013e5a:	89fb      	ldrh	r3, [r7, #14]
 8013e5c:	4313      	orrs	r3, r2
 8013e5e:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8013e60:	89bb      	ldrh	r3, [r7, #12]
 8013e62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013e66:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8013e68:	89bb      	ldrh	r3, [r7, #12]
 8013e6a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013e6e:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8013e70:	683b      	ldr	r3, [r7, #0]
 8013e72:	899a      	ldrh	r2, [r3, #12]
 8013e74:	89bb      	ldrh	r3, [r7, #12]
 8013e76:	4313      	orrs	r3, r2
 8013e78:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8013e7a:	683b      	ldr	r3, [r7, #0]
 8013e7c:	89da      	ldrh	r2, [r3, #14]
 8013e7e:	89bb      	ldrh	r3, [r7, #12]
 8013e80:	4313      	orrs	r3, r2
 8013e82:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	89ba      	ldrh	r2, [r7, #12]
 8013e88:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	897a      	ldrh	r2, [r7, #10]
 8013e8e:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8013e90:	683b      	ldr	r3, [r7, #0]
 8013e92:	88da      	ldrh	r2, [r3, #6]
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	89fa      	ldrh	r2, [r7, #14]
 8013e9c:	841a      	strh	r2, [r3, #32]
}
 8013e9e:	f107 0714 	add.w	r7, r7, #20
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	bc80      	pop	{r7}
 8013ea6:	4770      	bx	lr
 8013ea8:	40012c00 	.word	0x40012c00
 8013eac:	40013400 	.word	0x40013400
 8013eb0:	40014000 	.word	0x40014000
 8013eb4:	40014400 	.word	0x40014400
 8013eb8:	40014800 	.word	0x40014800

08013ebc <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8013ebc:	b480      	push	{r7}
 8013ebe:	b085      	sub	sp, #20
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]
 8013ec4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8013ec6:	f04f 0300 	mov.w	r3, #0
 8013eca:	817b      	strh	r3, [r7, #10]
 8013ecc:	f04f 0300 	mov.w	r3, #0
 8013ed0:	81fb      	strh	r3, [r7, #14]
 8013ed2:	f04f 0300 	mov.w	r3, #0
 8013ed6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	8c1b      	ldrh	r3, [r3, #32]
 8013edc:	b29b      	uxth	r3, r3
 8013ede:	f023 0310 	bic.w	r3, r3, #16
 8013ee2:	b29a      	uxth	r2, r3
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	8c1b      	ldrh	r3, [r3, #32]
 8013eec:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	889b      	ldrh	r3, [r3, #4]
 8013ef2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	8b1b      	ldrh	r3, [r3, #24]
 8013ef8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8013efa:	897b      	ldrh	r3, [r7, #10]
 8013efc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013f00:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8013f02:	897b      	ldrh	r3, [r7, #10]
 8013f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013f08:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8013f0a:	683b      	ldr	r3, [r7, #0]
 8013f0c:	881b      	ldrh	r3, [r3, #0]
 8013f0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8013f12:	b29a      	uxth	r2, r3
 8013f14:	897b      	ldrh	r3, [r7, #10]
 8013f16:	4313      	orrs	r3, r2
 8013f18:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8013f1a:	89fb      	ldrh	r3, [r7, #14]
 8013f1c:	f023 0320 	bic.w	r3, r3, #32
 8013f20:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8013f22:	683b      	ldr	r3, [r7, #0]
 8013f24:	891b      	ldrh	r3, [r3, #8]
 8013f26:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f2a:	b29a      	uxth	r2, r3
 8013f2c:	89fb      	ldrh	r3, [r7, #14]
 8013f2e:	4313      	orrs	r3, r2
 8013f30:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8013f32:	683b      	ldr	r3, [r7, #0]
 8013f34:	885b      	ldrh	r3, [r3, #2]
 8013f36:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f3a:	b29a      	uxth	r2, r3
 8013f3c:	89fb      	ldrh	r3, [r7, #14]
 8013f3e:	4313      	orrs	r3, r2
 8013f40:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8013f42:	687a      	ldr	r2, [r7, #4]
 8013f44:	4b24      	ldr	r3, [pc, #144]	; (8013fd8 <TIM_OC2Init+0x11c>)
 8013f46:	429a      	cmp	r2, r3
 8013f48:	d003      	beq.n	8013f52 <TIM_OC2Init+0x96>
 8013f4a:	687a      	ldr	r2, [r7, #4]
 8013f4c:	4b23      	ldr	r3, [pc, #140]	; (8013fdc <TIM_OC2Init+0x120>)
 8013f4e:	429a      	cmp	r2, r3
 8013f50:	d12f      	bne.n	8013fb2 <TIM_OC2Init+0xf6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8013f52:	89fb      	ldrh	r3, [r7, #14]
 8013f54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013f58:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8013f5a:	683b      	ldr	r3, [r7, #0]
 8013f5c:	895b      	ldrh	r3, [r3, #10]
 8013f5e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f62:	b29a      	uxth	r2, r3
 8013f64:	89fb      	ldrh	r3, [r7, #14]
 8013f66:	4313      	orrs	r3, r2
 8013f68:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8013f6a:	89fb      	ldrh	r3, [r7, #14]
 8013f6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013f70:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	889b      	ldrh	r3, [r3, #4]
 8013f76:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f7a:	b29a      	uxth	r2, r3
 8013f7c:	89fb      	ldrh	r3, [r7, #14]
 8013f7e:	4313      	orrs	r3, r2
 8013f80:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8013f82:	89bb      	ldrh	r3, [r7, #12]
 8013f84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013f88:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8013f8a:	89bb      	ldrh	r3, [r7, #12]
 8013f8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013f90:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8013f92:	683b      	ldr	r3, [r7, #0]
 8013f94:	899b      	ldrh	r3, [r3, #12]
 8013f96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013f9a:	b29a      	uxth	r2, r3
 8013f9c:	89bb      	ldrh	r3, [r7, #12]
 8013f9e:	4313      	orrs	r3, r2
 8013fa0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8013fa2:	683b      	ldr	r3, [r7, #0]
 8013fa4:	89db      	ldrh	r3, [r3, #14]
 8013fa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013faa:	b29a      	uxth	r2, r3
 8013fac:	89bb      	ldrh	r3, [r7, #12]
 8013fae:	4313      	orrs	r3, r2
 8013fb0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	89ba      	ldrh	r2, [r7, #12]
 8013fb6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	897a      	ldrh	r2, [r7, #10]
 8013fbc:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	88da      	ldrh	r2, [r3, #6]
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	89fa      	ldrh	r2, [r7, #14]
 8013fca:	841a      	strh	r2, [r3, #32]
}
 8013fcc:	f107 0714 	add.w	r7, r7, #20
 8013fd0:	46bd      	mov	sp, r7
 8013fd2:	bc80      	pop	{r7}
 8013fd4:	4770      	bx	lr
 8013fd6:	bf00      	nop
 8013fd8:	40012c00 	.word	0x40012c00
 8013fdc:	40013400 	.word	0x40013400

08013fe0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8013fe0:	b480      	push	{r7}
 8013fe2:	b085      	sub	sp, #20
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
 8013fe8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8013fea:	f04f 0300 	mov.w	r3, #0
 8013fee:	817b      	strh	r3, [r7, #10]
 8013ff0:	f04f 0300 	mov.w	r3, #0
 8013ff4:	81fb      	strh	r3, [r7, #14]
 8013ff6:	f04f 0300 	mov.w	r3, #0
 8013ffa:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	8c1b      	ldrh	r3, [r3, #32]
 8014000:	b29b      	uxth	r3, r3
 8014002:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014006:	b29a      	uxth	r2, r3
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	8c1b      	ldrh	r3, [r3, #32]
 8014010:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	889b      	ldrh	r3, [r3, #4]
 8014016:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	8b9b      	ldrh	r3, [r3, #28]
 801401c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 801401e:	897b      	ldrh	r3, [r7, #10]
 8014020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014024:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8014026:	897b      	ldrh	r3, [r7, #10]
 8014028:	f023 0303 	bic.w	r3, r3, #3
 801402c:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	881a      	ldrh	r2, [r3, #0]
 8014032:	897b      	ldrh	r3, [r7, #10]
 8014034:	4313      	orrs	r3, r2
 8014036:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8014038:	89fb      	ldrh	r3, [r7, #14]
 801403a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801403e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8014040:	683b      	ldr	r3, [r7, #0]
 8014042:	891b      	ldrh	r3, [r3, #8]
 8014044:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014048:	b29a      	uxth	r2, r3
 801404a:	89fb      	ldrh	r3, [r7, #14]
 801404c:	4313      	orrs	r3, r2
 801404e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8014050:	683b      	ldr	r3, [r7, #0]
 8014052:	885b      	ldrh	r3, [r3, #2]
 8014054:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014058:	b29a      	uxth	r2, r3
 801405a:	89fb      	ldrh	r3, [r7, #14]
 801405c:	4313      	orrs	r3, r2
 801405e:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8014060:	687a      	ldr	r2, [r7, #4]
 8014062:	4b24      	ldr	r3, [pc, #144]	; (80140f4 <TIM_OC3Init+0x114>)
 8014064:	429a      	cmp	r2, r3
 8014066:	d003      	beq.n	8014070 <TIM_OC3Init+0x90>
 8014068:	687a      	ldr	r2, [r7, #4]
 801406a:	4b23      	ldr	r3, [pc, #140]	; (80140f8 <TIM_OC3Init+0x118>)
 801406c:	429a      	cmp	r2, r3
 801406e:	d12f      	bne.n	80140d0 <TIM_OC3Init+0xf0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8014070:	89fb      	ldrh	r3, [r7, #14]
 8014072:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014076:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8014078:	683b      	ldr	r3, [r7, #0]
 801407a:	895b      	ldrh	r3, [r3, #10]
 801407c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014080:	b29a      	uxth	r2, r3
 8014082:	89fb      	ldrh	r3, [r7, #14]
 8014084:	4313      	orrs	r3, r2
 8014086:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8014088:	89fb      	ldrh	r3, [r7, #14]
 801408a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801408e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8014090:	683b      	ldr	r3, [r7, #0]
 8014092:	889b      	ldrh	r3, [r3, #4]
 8014094:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014098:	b29a      	uxth	r2, r3
 801409a:	89fb      	ldrh	r3, [r7, #14]
 801409c:	4313      	orrs	r3, r2
 801409e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 80140a0:	89bb      	ldrh	r3, [r7, #12]
 80140a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80140a6:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 80140a8:	89bb      	ldrh	r3, [r7, #12]
 80140aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80140ae:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80140b0:	683b      	ldr	r3, [r7, #0]
 80140b2:	899b      	ldrh	r3, [r3, #12]
 80140b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80140b8:	b29a      	uxth	r2, r3
 80140ba:	89bb      	ldrh	r3, [r7, #12]
 80140bc:	4313      	orrs	r3, r2
 80140be:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	89db      	ldrh	r3, [r3, #14]
 80140c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80140c8:	b29a      	uxth	r2, r3
 80140ca:	89bb      	ldrh	r3, [r7, #12]
 80140cc:	4313      	orrs	r3, r2
 80140ce:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	89ba      	ldrh	r2, [r7, #12]
 80140d4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	897a      	ldrh	r2, [r7, #10]
 80140da:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	88da      	ldrh	r2, [r3, #6]
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	89fa      	ldrh	r2, [r7, #14]
 80140e8:	841a      	strh	r2, [r3, #32]
}
 80140ea:	f107 0714 	add.w	r7, r7, #20
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bc80      	pop	{r7}
 80140f2:	4770      	bx	lr
 80140f4:	40012c00 	.word	0x40012c00
 80140f8:	40013400 	.word	0x40013400

080140fc <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80140fc:	b480      	push	{r7}
 80140fe:	b085      	sub	sp, #20
 8014100:	af00      	add	r7, sp, #0
 8014102:	6078      	str	r0, [r7, #4]
 8014104:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8014106:	f04f 0300 	mov.w	r3, #0
 801410a:	81bb      	strh	r3, [r7, #12]
 801410c:	f04f 0300 	mov.w	r3, #0
 8014110:	817b      	strh	r3, [r7, #10]
 8014112:	f04f 0300 	mov.w	r3, #0
 8014116:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	8c1b      	ldrh	r3, [r3, #32]
 801411c:	b29b      	uxth	r3, r3
 801411e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014122:	b29a      	uxth	r2, r3
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	8c1b      	ldrh	r3, [r3, #32]
 801412c:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	889b      	ldrh	r3, [r3, #4]
 8014132:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	8b9b      	ldrh	r3, [r3, #28]
 8014138:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 801413a:	89bb      	ldrh	r3, [r7, #12]
 801413c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014140:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8014142:	89bb      	ldrh	r3, [r7, #12]
 8014144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014148:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 801414a:	683b      	ldr	r3, [r7, #0]
 801414c:	881b      	ldrh	r3, [r3, #0]
 801414e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014152:	b29a      	uxth	r2, r3
 8014154:	89bb      	ldrh	r3, [r7, #12]
 8014156:	4313      	orrs	r3, r2
 8014158:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 801415a:	897b      	ldrh	r3, [r7, #10]
 801415c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014160:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8014162:	683b      	ldr	r3, [r7, #0]
 8014164:	891b      	ldrh	r3, [r3, #8]
 8014166:	ea4f 3303 	mov.w	r3, r3, lsl #12
 801416a:	b29a      	uxth	r2, r3
 801416c:	897b      	ldrh	r3, [r7, #10]
 801416e:	4313      	orrs	r3, r2
 8014170:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8014172:	683b      	ldr	r3, [r7, #0]
 8014174:	885b      	ldrh	r3, [r3, #2]
 8014176:	ea4f 3303 	mov.w	r3, r3, lsl #12
 801417a:	b29a      	uxth	r2, r3
 801417c:	897b      	ldrh	r3, [r7, #10]
 801417e:	4313      	orrs	r3, r2
 8014180:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8014182:	687a      	ldr	r2, [r7, #4]
 8014184:	4b12      	ldr	r3, [pc, #72]	; (80141d0 <TIM_OC4Init+0xd4>)
 8014186:	429a      	cmp	r2, r3
 8014188:	d003      	beq.n	8014192 <TIM_OC4Init+0x96>
 801418a:	687a      	ldr	r2, [r7, #4]
 801418c:	4b11      	ldr	r3, [pc, #68]	; (80141d4 <TIM_OC4Init+0xd8>)
 801418e:	429a      	cmp	r2, r3
 8014190:	d10b      	bne.n	80141aa <TIM_OC4Init+0xae>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8014192:	89fb      	ldrh	r3, [r7, #14]
 8014194:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8014198:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	899b      	ldrh	r3, [r3, #12]
 801419e:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80141a2:	b29a      	uxth	r2, r3
 80141a4:	89fb      	ldrh	r3, [r7, #14]
 80141a6:	4313      	orrs	r3, r2
 80141a8:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	89fa      	ldrh	r2, [r7, #14]
 80141ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	89ba      	ldrh	r2, [r7, #12]
 80141b4:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80141b6:	683b      	ldr	r3, [r7, #0]
 80141b8:	88da      	ldrh	r2, [r3, #6]
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	897a      	ldrh	r2, [r7, #10]
 80141c4:	841a      	strh	r2, [r3, #32]
}
 80141c6:	f107 0714 	add.w	r7, r7, #20
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bc80      	pop	{r7}
 80141ce:	4770      	bx	lr
 80141d0:	40012c00 	.word	0x40012c00
 80141d4:	40013400 	.word	0x40013400

080141d8 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	b082      	sub	sp, #8
 80141dc:	af00      	add	r7, sp, #0
 80141de:	6078      	str	r0, [r7, #4]
 80141e0:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80141e2:	683b      	ldr	r3, [r7, #0]
 80141e4:	881b      	ldrh	r3, [r3, #0]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d10f      	bne.n	801420a <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80141ea:	683b      	ldr	r3, [r7, #0]
 80141ec:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80141ee:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80141f0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80141f2:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80141f4:	891b      	ldrh	r3, [r3, #8]
 80141f6:	6878      	ldr	r0, [r7, #4]
 80141f8:	f001 f9d4 	bl	80155a4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	88db      	ldrh	r3, [r3, #6]
 8014200:	6878      	ldr	r0, [r7, #4]
 8014202:	4619      	mov	r1, r3
 8014204:	f001 f876 	bl	80152f4 <TIM_SetIC1Prescaler>
 8014208:	e036      	b.n	8014278 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 801420a:	683b      	ldr	r3, [r7, #0]
 801420c:	881b      	ldrh	r3, [r3, #0]
 801420e:	2b04      	cmp	r3, #4
 8014210:	d10f      	bne.n	8014232 <TIM_ICInit+0x5a>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8014212:	683b      	ldr	r3, [r7, #0]
 8014214:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8014216:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8014218:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 801421a:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 801421c:	891b      	ldrh	r3, [r3, #8]
 801421e:	6878      	ldr	r0, [r7, #4]
 8014220:	f001 fa2e 	bl	8015680 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8014224:	683b      	ldr	r3, [r7, #0]
 8014226:	88db      	ldrh	r3, [r3, #6]
 8014228:	6878      	ldr	r0, [r7, #4]
 801422a:	4619      	mov	r1, r3
 801422c:	f001 f87e 	bl	801532c <TIM_SetIC2Prescaler>
 8014230:	e022      	b.n	8014278 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8014232:	683b      	ldr	r3, [r7, #0]
 8014234:	881b      	ldrh	r3, [r3, #0]
 8014236:	2b08      	cmp	r3, #8
 8014238:	d10f      	bne.n	801425a <TIM_ICInit+0x82>
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 801423a:	683b      	ldr	r3, [r7, #0]
 801423c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 801423e:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8014240:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8014242:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8014244:	891b      	ldrh	r3, [r3, #8]
 8014246:	6878      	ldr	r0, [r7, #4]
 8014248:	f001 fa96 	bl	8015778 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	88db      	ldrh	r3, [r3, #6]
 8014250:	6878      	ldr	r0, [r7, #4]
 8014252:	4619      	mov	r1, r3
 8014254:	f001 f888 	bl	8015368 <TIM_SetIC3Prescaler>
 8014258:	e00e      	b.n	8014278 <TIM_ICInit+0xa0>
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 801425a:	683b      	ldr	r3, [r7, #0]
 801425c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 801425e:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8014260:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8014262:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8014264:	891b      	ldrh	r3, [r3, #8]
 8014266:	6878      	ldr	r0, [r7, #4]
 8014268:	f001 fafa 	bl	8015860 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 801426c:	683b      	ldr	r3, [r7, #0]
 801426e:	88db      	ldrh	r3, [r3, #6]
 8014270:	6878      	ldr	r0, [r7, #4]
 8014272:	4619      	mov	r1, r3
 8014274:	f001 f894 	bl	80153a0 <TIM_SetIC4Prescaler>
  }
}
 8014278:	f107 0708 	add.w	r7, r7, #8
 801427c:	46bd      	mov	sp, r7
 801427e:	bd80      	pop	{r7, pc}

08014280 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8014280:	b580      	push	{r7, lr}
 8014282:	b084      	sub	sp, #16
 8014284:	af00      	add	r7, sp, #0
 8014286:	6078      	str	r0, [r7, #4]
 8014288:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 801428a:	f04f 0300 	mov.w	r3, #0
 801428e:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8014290:	f04f 0301 	mov.w	r3, #1
 8014294:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8014296:	683b      	ldr	r3, [r7, #0]
 8014298:	885b      	ldrh	r3, [r3, #2]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d103      	bne.n	80142a6 <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 801429e:	f04f 0302 	mov.w	r3, #2
 80142a2:	81fb      	strh	r3, [r7, #14]
 80142a4:	e002      	b.n	80142ac <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 80142a6:	f04f 0300 	mov.w	r3, #0
 80142aa:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	889b      	ldrh	r3, [r3, #4]
 80142b0:	2b01      	cmp	r3, #1
 80142b2:	d103      	bne.n	80142bc <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80142b4:	f04f 0302 	mov.w	r3, #2
 80142b8:	81bb      	strh	r3, [r7, #12]
 80142ba:	e002      	b.n	80142c2 <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80142bc:	f04f 0301 	mov.w	r3, #1
 80142c0:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80142c2:	683b      	ldr	r3, [r7, #0]
 80142c4:	881b      	ldrh	r3, [r3, #0]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d11c      	bne.n	8014304 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80142ca:	683b      	ldr	r3, [r7, #0]
 80142cc:	8859      	ldrh	r1, [r3, #2]
 80142ce:	683b      	ldr	r3, [r7, #0]
 80142d0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80142d2:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80142d4:	891b      	ldrh	r3, [r3, #8]
 80142d6:	6878      	ldr	r0, [r7, #4]
 80142d8:	f001 f964 	bl	80155a4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80142dc:	683b      	ldr	r3, [r7, #0]
 80142de:	88db      	ldrh	r3, [r3, #6]
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	4619      	mov	r1, r3
 80142e4:	f001 f806 	bl	80152f4 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80142e8:	683b      	ldr	r3, [r7, #0]
 80142ea:	891b      	ldrh	r3, [r3, #8]
 80142ec:	89f9      	ldrh	r1, [r7, #14]
 80142ee:	89ba      	ldrh	r2, [r7, #12]
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f001 f9c5 	bl	8015680 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80142f6:	683b      	ldr	r3, [r7, #0]
 80142f8:	88db      	ldrh	r3, [r3, #6]
 80142fa:	6878      	ldr	r0, [r7, #4]
 80142fc:	4619      	mov	r1, r3
 80142fe:	f001 f815 	bl	801532c <TIM_SetIC2Prescaler>
 8014302:	e01b      	b.n	801433c <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8014304:	683b      	ldr	r3, [r7, #0]
 8014306:	8859      	ldrh	r1, [r3, #2]
 8014308:	683b      	ldr	r3, [r7, #0]
 801430a:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 801430c:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 801430e:	891b      	ldrh	r3, [r3, #8]
 8014310:	6878      	ldr	r0, [r7, #4]
 8014312:	f001 f9b5 	bl	8015680 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8014316:	683b      	ldr	r3, [r7, #0]
 8014318:	88db      	ldrh	r3, [r3, #6]
 801431a:	6878      	ldr	r0, [r7, #4]
 801431c:	4619      	mov	r1, r3
 801431e:	f001 f805 	bl	801532c <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8014322:	683b      	ldr	r3, [r7, #0]
 8014324:	891b      	ldrh	r3, [r3, #8]
 8014326:	89f9      	ldrh	r1, [r7, #14]
 8014328:	89ba      	ldrh	r2, [r7, #12]
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f001 f93a 	bl	80155a4 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8014330:	683b      	ldr	r3, [r7, #0]
 8014332:	88db      	ldrh	r3, [r3, #6]
 8014334:	6878      	ldr	r0, [r7, #4]
 8014336:	4619      	mov	r1, r3
 8014338:	f000 ffdc 	bl	80152f4 <TIM_SetIC1Prescaler>
  }
}
 801433c:	f107 0710 	add.w	r7, r7, #16
 8014340:	46bd      	mov	sp, r7
 8014342:	bd80      	pop	{r7, pc}

08014344 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8014344:	b480      	push	{r7}
 8014346:	b083      	sub	sp, #12
 8014348:	af00      	add	r7, sp, #0
 801434a:	6078      	str	r0, [r7, #4]
 801434c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	881a      	ldrh	r2, [r3, #0]
 8014352:	683b      	ldr	r3, [r7, #0]
 8014354:	885b      	ldrh	r3, [r3, #2]
 8014356:	4313      	orrs	r3, r2
 8014358:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 801435e:	4313      	orrs	r3, r2
 8014360:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8014362:	683b      	ldr	r3, [r7, #0]
 8014364:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8014366:	4313      	orrs	r3, r2
 8014368:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 801436e:	4313      	orrs	r3, r2
 8014370:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8014372:	683b      	ldr	r3, [r7, #0]
 8014374:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8014376:	4313      	orrs	r3, r2
 8014378:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 801437a:	683b      	ldr	r3, [r7, #0]
 801437c:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 801437e:	4313      	orrs	r3, r2
 8014380:	b29a      	uxth	r2, r3
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8014388:	f107 070c 	add.w	r7, r7, #12
 801438c:	46bd      	mov	sp, r7
 801438e:	bc80      	pop	{r7}
 8014390:	4770      	bx	lr
 8014392:	bf00      	nop

08014394 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8014394:	b480      	push	{r7}
 8014396:	b083      	sub	sp, #12
 8014398:	af00      	add	r7, sp, #0
 801439a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80143a2:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	f04f 0200 	mov.w	r2, #0
 80143aa:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	f04f 0200 	mov.w	r2, #0
 80143b2:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	f04f 0200 	mov.w	r2, #0
 80143ba:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	f04f 0200 	mov.w	r2, #0
 80143c2:	721a      	strb	r2, [r3, #8]
}
 80143c4:	f107 070c 	add.w	r7, r7, #12
 80143c8:	46bd      	mov	sp, r7
 80143ca:	bc80      	pop	{r7}
 80143cc:	4770      	bx	lr
 80143ce:	bf00      	nop

080143d0 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80143d0:	b480      	push	{r7}
 80143d2:	b083      	sub	sp, #12
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	f04f 0200 	mov.w	r2, #0
 80143de:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	f04f 0200 	mov.w	r2, #0
 80143e6:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f04f 0200 	mov.w	r2, #0
 80143ee:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	f04f 0200 	mov.w	r2, #0
 80143f6:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	f04f 0200 	mov.w	r2, #0
 80143fe:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	f04f 0200 	mov.w	r2, #0
 8014406:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	f04f 0200 	mov.w	r2, #0
 801440e:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	f04f 0200 	mov.w	r2, #0
 8014416:	81da      	strh	r2, [r3, #14]
}
 8014418:	f107 070c 	add.w	r7, r7, #12
 801441c:	46bd      	mov	sp, r7
 801441e:	bc80      	pop	{r7}
 8014420:	4770      	bx	lr
 8014422:	bf00      	nop

08014424 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8014424:	b480      	push	{r7}
 8014426:	b083      	sub	sp, #12
 8014428:	af00      	add	r7, sp, #0
 801442a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	f04f 0200 	mov.w	r2, #0
 8014432:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	f04f 0200 	mov.w	r2, #0
 801443a:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	f04f 0201 	mov.w	r2, #1
 8014442:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	f04f 0200 	mov.w	r2, #0
 801444a:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	f04f 0200 	mov.w	r2, #0
 8014452:	811a      	strh	r2, [r3, #8]
}
 8014454:	f107 070c 	add.w	r7, r7, #12
 8014458:	46bd      	mov	sp, r7
 801445a:	bc80      	pop	{r7}
 801445c:	4770      	bx	lr
 801445e:	bf00      	nop

08014460 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8014460:	b480      	push	{r7}
 8014462:	b083      	sub	sp, #12
 8014464:	af00      	add	r7, sp, #0
 8014466:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	f04f 0200 	mov.w	r2, #0
 801446e:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f04f 0200 	mov.w	r2, #0
 8014476:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	f04f 0200 	mov.w	r2, #0
 801447e:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	f04f 0200 	mov.w	r2, #0
 8014486:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	f04f 0200 	mov.w	r2, #0
 801448e:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f04f 0200 	mov.w	r2, #0
 8014496:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	f04f 0200 	mov.w	r2, #0
 801449e:	819a      	strh	r2, [r3, #12]
}
 80144a0:	f107 070c 	add.w	r7, r7, #12
 80144a4:	46bd      	mov	sp, r7
 80144a6:	bc80      	pop	{r7}
 80144a8:	4770      	bx	lr
 80144aa:	bf00      	nop

080144ac <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80144ac:	b480      	push	{r7}
 80144ae:	b083      	sub	sp, #12
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
 80144b4:	460b      	mov	r3, r1
 80144b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80144b8:	78fb      	ldrb	r3, [r7, #3]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d008      	beq.n	80144d0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	881b      	ldrh	r3, [r3, #0]
 80144c2:	b29b      	uxth	r3, r3
 80144c4:	f043 0301 	orr.w	r3, r3, #1
 80144c8:	b29a      	uxth	r2, r3
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	801a      	strh	r2, [r3, #0]
 80144ce:	e007      	b.n	80144e0 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	881b      	ldrh	r3, [r3, #0]
 80144d4:	b29b      	uxth	r3, r3
 80144d6:	f023 0301 	bic.w	r3, r3, #1
 80144da:	b29a      	uxth	r2, r3
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	801a      	strh	r2, [r3, #0]
  }
}
 80144e0:	f107 070c 	add.w	r7, r7, #12
 80144e4:	46bd      	mov	sp, r7
 80144e6:	bc80      	pop	{r7}
 80144e8:	4770      	bx	lr
 80144ea:	bf00      	nop

080144ec <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80144ec:	b480      	push	{r7}
 80144ee:	b083      	sub	sp, #12
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	460b      	mov	r3, r1
 80144f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80144f8:	78fb      	ldrb	r3, [r7, #3]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d00c      	beq.n	8014518 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8014504:	b29b      	uxth	r3, r3
 8014506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801450a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801450e:	b29a      	uxth	r2, r3
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8014516:	e00b      	b.n	8014530 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801451e:	b29b      	uxth	r3, r3
 8014520:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8014524:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8014528:	b29a      	uxth	r2, r3
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8014530:	f107 070c 	add.w	r7, r7, #12
 8014534:	46bd      	mov	sp, r7
 8014536:	bc80      	pop	{r7}
 8014538:	4770      	bx	lr
 801453a:	bf00      	nop

0801453c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 801453c:	b480      	push	{r7}
 801453e:	b083      	sub	sp, #12
 8014540:	af00      	add	r7, sp, #0
 8014542:	6078      	str	r0, [r7, #4]
 8014544:	4613      	mov	r3, r2
 8014546:	460a      	mov	r2, r1
 8014548:	807a      	strh	r2, [r7, #2]
 801454a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 801454c:	787b      	ldrb	r3, [r7, #1]
 801454e:	2b00      	cmp	r3, #0
 8014550:	d008      	beq.n	8014564 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	899b      	ldrh	r3, [r3, #12]
 8014556:	b29a      	uxth	r2, r3
 8014558:	887b      	ldrh	r3, [r7, #2]
 801455a:	4313      	orrs	r3, r2
 801455c:	b29a      	uxth	r2, r3
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	819a      	strh	r2, [r3, #12]
 8014562:	e00a      	b.n	801457a <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	899b      	ldrh	r3, [r3, #12]
 8014568:	b29a      	uxth	r2, r3
 801456a:	887b      	ldrh	r3, [r7, #2]
 801456c:	ea6f 0303 	mvn.w	r3, r3
 8014570:	b29b      	uxth	r3, r3
 8014572:	4013      	ands	r3, r2
 8014574:	b29a      	uxth	r2, r3
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	819a      	strh	r2, [r3, #12]
  }
}
 801457a:	f107 070c 	add.w	r7, r7, #12
 801457e:	46bd      	mov	sp, r7
 8014580:	bc80      	pop	{r7}
 8014582:	4770      	bx	lr

08014584 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8014584:	b480      	push	{r7}
 8014586:	b083      	sub	sp, #12
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
 801458c:	460b      	mov	r3, r1
 801458e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	887a      	ldrh	r2, [r7, #2]
 8014594:	829a      	strh	r2, [r3, #20]
}
 8014596:	f107 070c 	add.w	r7, r7, #12
 801459a:	46bd      	mov	sp, r7
 801459c:	bc80      	pop	{r7}
 801459e:	4770      	bx	lr

080145a0 <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 80145a0:	b480      	push	{r7}
 80145a2:	b083      	sub	sp, #12
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	6078      	str	r0, [r7, #4]
 80145a8:	4613      	mov	r3, r2
 80145aa:	460a      	mov	r2, r1
 80145ac:	807a      	strh	r2, [r7, #2]
 80145ae:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80145b0:	887a      	ldrh	r2, [r7, #2]
 80145b2:	883b      	ldrh	r3, [r7, #0]
 80145b4:	4313      	orrs	r3, r2
 80145b6:	b29a      	uxth	r2, r3
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 80145be:	f107 070c 	add.w	r7, r7, #12
 80145c2:	46bd      	mov	sp, r7
 80145c4:	bc80      	pop	{r7}
 80145c6:	4770      	bx	lr

080145c8 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 80145c8:	b480      	push	{r7}
 80145ca:	b083      	sub	sp, #12
 80145cc:	af00      	add	r7, sp, #0
 80145ce:	6078      	str	r0, [r7, #4]
 80145d0:	4613      	mov	r3, r2
 80145d2:	460a      	mov	r2, r1
 80145d4:	807a      	strh	r2, [r7, #2]
 80145d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80145d8:	787b      	ldrb	r3, [r7, #1]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d008      	beq.n	80145f0 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	899b      	ldrh	r3, [r3, #12]
 80145e2:	b29a      	uxth	r2, r3
 80145e4:	887b      	ldrh	r3, [r7, #2]
 80145e6:	4313      	orrs	r3, r2
 80145e8:	b29a      	uxth	r2, r3
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	819a      	strh	r2, [r3, #12]
 80145ee:	e00a      	b.n	8014606 <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	899b      	ldrh	r3, [r3, #12]
 80145f4:	b29a      	uxth	r2, r3
 80145f6:	887b      	ldrh	r3, [r7, #2]
 80145f8:	ea6f 0303 	mvn.w	r3, r3
 80145fc:	b29b      	uxth	r3, r3
 80145fe:	4013      	ands	r3, r2
 8014600:	b29a      	uxth	r2, r3
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	819a      	strh	r2, [r3, #12]
  }
}
 8014606:	f107 070c 	add.w	r7, r7, #12
 801460a:	46bd      	mov	sp, r7
 801460c:	bc80      	pop	{r7}
 801460e:	4770      	bx	lr

08014610 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8014610:	b480      	push	{r7}
 8014612:	b083      	sub	sp, #12
 8014614:	af00      	add	r7, sp, #0
 8014616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	891b      	ldrh	r3, [r3, #8]
 801461c:	b29b      	uxth	r3, r3
 801461e:	f023 0307 	bic.w	r3, r3, #7
 8014622:	b29a      	uxth	r2, r3
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	811a      	strh	r2, [r3, #8]
}
 8014628:	f107 070c 	add.w	r7, r7, #12
 801462c:	46bd      	mov	sp, r7
 801462e:	bc80      	pop	{r7}
 8014630:	4770      	bx	lr
 8014632:	bf00      	nop

08014634 <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8014634:	b580      	push	{r7, lr}
 8014636:	b082      	sub	sp, #8
 8014638:	af00      	add	r7, sp, #0
 801463a:	6078      	str	r0, [r7, #4]
 801463c:	460b      	mov	r3, r1
 801463e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8014640:	887b      	ldrh	r3, [r7, #2]
 8014642:	6878      	ldr	r0, [r7, #4]
 8014644:	4619      	mov	r1, r3
 8014646:	f000 f8d3 	bl	80147f0 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	891b      	ldrh	r3, [r3, #8]
 801464e:	b29b      	uxth	r3, r3
 8014650:	f043 0307 	orr.w	r3, r3, #7
 8014654:	b29a      	uxth	r2, r3
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	811a      	strh	r2, [r3, #8]
}
 801465a:	f107 0708 	add.w	r7, r7, #8
 801465e:	46bd      	mov	sp, r7
 8014660:	bd80      	pop	{r7, pc}
 8014662:	bf00      	nop

08014664 <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	b084      	sub	sp, #16
 8014668:	af00      	add	r7, sp, #0
 801466a:	60f8      	str	r0, [r7, #12]
 801466c:	8179      	strh	r1, [r7, #10]
 801466e:	813a      	strh	r2, [r7, #8]
 8014670:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8014672:	897b      	ldrh	r3, [r7, #10]
 8014674:	2b60      	cmp	r3, #96	; 0x60
 8014676:	d108      	bne.n	801468a <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8014678:	893a      	ldrh	r2, [r7, #8]
 801467a:	88fb      	ldrh	r3, [r7, #6]
 801467c:	68f8      	ldr	r0, [r7, #12]
 801467e:	4611      	mov	r1, r2
 8014680:	f04f 0201 	mov.w	r2, #1
 8014684:	f000 fffc 	bl	8015680 <TI2_Config>
 8014688:	e007      	b.n	801469a <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 801468a:	893a      	ldrh	r2, [r7, #8]
 801468c:	88fb      	ldrh	r3, [r7, #6]
 801468e:	68f8      	ldr	r0, [r7, #12]
 8014690:	4611      	mov	r1, r2
 8014692:	f04f 0201 	mov.w	r2, #1
 8014696:	f000 ff85 	bl	80155a4 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 801469a:	897b      	ldrh	r3, [r7, #10]
 801469c:	68f8      	ldr	r0, [r7, #12]
 801469e:	4619      	mov	r1, r3
 80146a0:	f000 f8a6 	bl	80147f0 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	891b      	ldrh	r3, [r3, #8]
 80146a8:	b29b      	uxth	r3, r3
 80146aa:	f043 0307 	orr.w	r3, r3, #7
 80146ae:	b29a      	uxth	r2, r3
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	811a      	strh	r2, [r3, #8]
}
 80146b4:	f107 0710 	add.w	r7, r7, #16
 80146b8:	46bd      	mov	sp, r7
 80146ba:	bd80      	pop	{r7, pc}

080146bc <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	b086      	sub	sp, #24
 80146c0:	af00      	add	r7, sp, #0
 80146c2:	60f8      	str	r0, [r7, #12]
 80146c4:	8179      	strh	r1, [r7, #10]
 80146c6:	813a      	strh	r2, [r7, #8]
 80146c8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80146ca:	f04f 0300 	mov.w	r3, #0
 80146ce:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80146d0:	8979      	ldrh	r1, [r7, #10]
 80146d2:	893a      	ldrh	r2, [r7, #8]
 80146d4:	88fb      	ldrh	r3, [r7, #6]
 80146d6:	68f8      	ldr	r0, [r7, #12]
 80146d8:	f000 f834 	bl	8014744 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	891b      	ldrh	r3, [r3, #8]
 80146e0:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80146e2:	8afb      	ldrh	r3, [r7, #22]
 80146e4:	f023 0307 	bic.w	r3, r3, #7
 80146e8:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80146ea:	8afb      	ldrh	r3, [r7, #22]
 80146ec:	f043 0307 	orr.w	r3, r3, #7
 80146f0:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 80146f2:	8afb      	ldrh	r3, [r7, #22]
 80146f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80146f8:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 80146fa:	8afb      	ldrh	r3, [r7, #22]
 80146fc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8014700:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014702:	68fb      	ldr	r3, [r7, #12]
 8014704:	8afa      	ldrh	r2, [r7, #22]
 8014706:	811a      	strh	r2, [r3, #8]
}
 8014708:	f107 0718 	add.w	r7, r7, #24
 801470c:	46bd      	mov	sp, r7
 801470e:	bd80      	pop	{r7, pc}

08014710 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8014710:	b580      	push	{r7, lr}
 8014712:	b084      	sub	sp, #16
 8014714:	af00      	add	r7, sp, #0
 8014716:	60f8      	str	r0, [r7, #12]
 8014718:	8179      	strh	r1, [r7, #10]
 801471a:	813a      	strh	r2, [r7, #8]
 801471c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 801471e:	8979      	ldrh	r1, [r7, #10]
 8014720:	893a      	ldrh	r2, [r7, #8]
 8014722:	88fb      	ldrh	r3, [r7, #6]
 8014724:	68f8      	ldr	r0, [r7, #12]
 8014726:	f000 f80d 	bl	8014744 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	891b      	ldrh	r3, [r3, #8]
 801472e:	b29b      	uxth	r3, r3
 8014730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014734:	b29a      	uxth	r2, r3
 8014736:	68fb      	ldr	r3, [r7, #12]
 8014738:	811a      	strh	r2, [r3, #8]
}
 801473a:	f107 0710 	add.w	r7, r7, #16
 801473e:	46bd      	mov	sp, r7
 8014740:	bd80      	pop	{r7, pc}
 8014742:	bf00      	nop

08014744 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8014744:	b480      	push	{r7}
 8014746:	b087      	sub	sp, #28
 8014748:	af00      	add	r7, sp, #0
 801474a:	60f8      	str	r0, [r7, #12]
 801474c:	8179      	strh	r1, [r7, #10]
 801474e:	813a      	strh	r2, [r7, #8]
 8014750:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8014752:	f04f 0300 	mov.w	r3, #0
 8014756:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	891b      	ldrh	r3, [r3, #8]
 801475c:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 801475e:	8afb      	ldrh	r3, [r7, #22]
 8014760:	b2db      	uxtb	r3, r3
 8014762:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8014764:	88fb      	ldrh	r3, [r7, #6]
 8014766:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801476a:	b29a      	uxth	r2, r3
 801476c:	893b      	ldrh	r3, [r7, #8]
 801476e:	4313      	orrs	r3, r2
 8014770:	b29a      	uxth	r2, r3
 8014772:	897b      	ldrh	r3, [r7, #10]
 8014774:	4313      	orrs	r3, r2
 8014776:	b29a      	uxth	r2, r3
 8014778:	8afb      	ldrh	r3, [r7, #22]
 801477a:	4313      	orrs	r3, r2
 801477c:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	8afa      	ldrh	r2, [r7, #22]
 8014782:	811a      	strh	r2, [r3, #8]
}
 8014784:	f107 071c 	add.w	r7, r7, #28
 8014788:	46bd      	mov	sp, r7
 801478a:	bc80      	pop	{r7}
 801478c:	4770      	bx	lr
 801478e:	bf00      	nop

08014790 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8014790:	b480      	push	{r7}
 8014792:	b083      	sub	sp, #12
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
 8014798:	4613      	mov	r3, r2
 801479a:	460a      	mov	r2, r1
 801479c:	807a      	strh	r2, [r7, #2]
 801479e:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	887a      	ldrh	r2, [r7, #2]
 80147a4:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	883a      	ldrh	r2, [r7, #0]
 80147aa:	829a      	strh	r2, [r3, #20]
}
 80147ac:	f107 070c 	add.w	r7, r7, #12
 80147b0:	46bd      	mov	sp, r7
 80147b2:	bc80      	pop	{r7}
 80147b4:	4770      	bx	lr
 80147b6:	bf00      	nop

080147b8 <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 80147b8:	b480      	push	{r7}
 80147ba:	b085      	sub	sp, #20
 80147bc:	af00      	add	r7, sp, #0
 80147be:	6078      	str	r0, [r7, #4]
 80147c0:	460b      	mov	r3, r1
 80147c2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 80147c4:	f04f 0300 	mov.w	r3, #0
 80147c8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	881b      	ldrh	r3, [r3, #0]
 80147ce:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80147d0:	89fb      	ldrh	r3, [r7, #14]
 80147d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80147d6:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80147d8:	89fa      	ldrh	r2, [r7, #14]
 80147da:	887b      	ldrh	r3, [r7, #2]
 80147dc:	4313      	orrs	r3, r2
 80147de:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	89fa      	ldrh	r2, [r7, #14]
 80147e4:	801a      	strh	r2, [r3, #0]
}
 80147e6:	f107 0714 	add.w	r7, r7, #20
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bc80      	pop	{r7}
 80147ee:	4770      	bx	lr

080147f0 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80147f0:	b480      	push	{r7}
 80147f2:	b085      	sub	sp, #20
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	6078      	str	r0, [r7, #4]
 80147f8:	460b      	mov	r3, r1
 80147fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 80147fc:	f04f 0300 	mov.w	r3, #0
 8014800:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	891b      	ldrh	r3, [r3, #8]
 8014806:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8014808:	89fb      	ldrh	r3, [r7, #14]
 801480a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801480e:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8014810:	89fa      	ldrh	r2, [r7, #14]
 8014812:	887b      	ldrh	r3, [r7, #2]
 8014814:	4313      	orrs	r3, r2
 8014816:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	89fa      	ldrh	r2, [r7, #14]
 801481c:	811a      	strh	r2, [r3, #8]
}
 801481e:	f107 0714 	add.w	r7, r7, #20
 8014822:	46bd      	mov	sp, r7
 8014824:	bc80      	pop	{r7}
 8014826:	4770      	bx	lr

08014828 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8014828:	b480      	push	{r7}
 801482a:	b087      	sub	sp, #28
 801482c:	af00      	add	r7, sp, #0
 801482e:	60f8      	str	r0, [r7, #12]
 8014830:	8179      	strh	r1, [r7, #10]
 8014832:	813a      	strh	r2, [r7, #8]
 8014834:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8014836:	f04f 0300 	mov.w	r3, #0
 801483a:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 801483c:	f04f 0300 	mov.w	r3, #0
 8014840:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8014842:	f04f 0300 	mov.w	r3, #0
 8014846:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	891b      	ldrh	r3, [r3, #8]
 801484c:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	8b1b      	ldrh	r3, [r3, #24]
 8014852:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	8c1b      	ldrh	r3, [r3, #32]
 8014858:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 801485a:	8afb      	ldrh	r3, [r7, #22]
 801485c:	f023 0307 	bic.w	r3, r3, #7
 8014860:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8014862:	8afa      	ldrh	r2, [r7, #22]
 8014864:	897b      	ldrh	r3, [r7, #10]
 8014866:	4313      	orrs	r3, r2
 8014868:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 801486a:	8abb      	ldrh	r3, [r7, #20]
 801486c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014870:	f023 0303 	bic.w	r3, r3, #3
 8014874:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8014876:	8abb      	ldrh	r3, [r7, #20]
 8014878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801487c:	f043 0301 	orr.w	r3, r3, #1
 8014880:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8014882:	8a7b      	ldrh	r3, [r7, #18]
 8014884:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8014888:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 801488a:	88fb      	ldrh	r3, [r7, #6]
 801488c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8014890:	b29a      	uxth	r2, r3
 8014892:	893b      	ldrh	r3, [r7, #8]
 8014894:	4313      	orrs	r3, r2
 8014896:	b29a      	uxth	r2, r3
 8014898:	8a7b      	ldrh	r3, [r7, #18]
 801489a:	4313      	orrs	r3, r2
 801489c:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	8afa      	ldrh	r2, [r7, #22]
 80148a2:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	8aba      	ldrh	r2, [r7, #20]
 80148a8:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	8a7a      	ldrh	r2, [r7, #18]
 80148ae:	841a      	strh	r2, [r3, #32]
}
 80148b0:	f107 071c 	add.w	r7, r7, #28
 80148b4:	46bd      	mov	sp, r7
 80148b6:	bc80      	pop	{r7}
 80148b8:	4770      	bx	lr
 80148ba:	bf00      	nop

080148bc <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80148bc:	b480      	push	{r7}
 80148be:	b085      	sub	sp, #20
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	6078      	str	r0, [r7, #4]
 80148c4:	460b      	mov	r3, r1
 80148c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80148c8:	f04f 0300 	mov.w	r3, #0
 80148cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	8b1b      	ldrh	r3, [r3, #24]
 80148d2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 80148d4:	89fb      	ldrh	r3, [r7, #14]
 80148d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80148da:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80148dc:	89fa      	ldrh	r2, [r7, #14]
 80148de:	887b      	ldrh	r3, [r7, #2]
 80148e0:	4313      	orrs	r3, r2
 80148e2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	89fa      	ldrh	r2, [r7, #14]
 80148e8:	831a      	strh	r2, [r3, #24]
}
 80148ea:	f107 0714 	add.w	r7, r7, #20
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bc80      	pop	{r7}
 80148f2:	4770      	bx	lr

080148f4 <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80148f4:	b480      	push	{r7}
 80148f6:	b085      	sub	sp, #20
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
 80148fc:	460b      	mov	r3, r1
 80148fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014900:	f04f 0300 	mov.w	r3, #0
 8014904:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	8b1b      	ldrh	r3, [r3, #24]
 801490a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 801490c:	89fb      	ldrh	r3, [r7, #14]
 801490e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014912:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8014914:	887b      	ldrh	r3, [r7, #2]
 8014916:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801491a:	b29a      	uxth	r2, r3
 801491c:	89fb      	ldrh	r3, [r7, #14]
 801491e:	4313      	orrs	r3, r2
 8014920:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	89fa      	ldrh	r2, [r7, #14]
 8014926:	831a      	strh	r2, [r3, #24]
}
 8014928:	f107 0714 	add.w	r7, r7, #20
 801492c:	46bd      	mov	sp, r7
 801492e:	bc80      	pop	{r7}
 8014930:	4770      	bx	lr
 8014932:	bf00      	nop

08014934 <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8014934:	b480      	push	{r7}
 8014936:	b085      	sub	sp, #20
 8014938:	af00      	add	r7, sp, #0
 801493a:	6078      	str	r0, [r7, #4]
 801493c:	460b      	mov	r3, r1
 801493e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014940:	f04f 0300 	mov.w	r3, #0
 8014944:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	8b9b      	ldrh	r3, [r3, #28]
 801494a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 801494c:	89fb      	ldrh	r3, [r7, #14]
 801494e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014952:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8014954:	89fa      	ldrh	r2, [r7, #14]
 8014956:	887b      	ldrh	r3, [r7, #2]
 8014958:	4313      	orrs	r3, r2
 801495a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	89fa      	ldrh	r2, [r7, #14]
 8014960:	839a      	strh	r2, [r3, #28]
}
 8014962:	f107 0714 	add.w	r7, r7, #20
 8014966:	46bd      	mov	sp, r7
 8014968:	bc80      	pop	{r7}
 801496a:	4770      	bx	lr

0801496c <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 801496c:	b480      	push	{r7}
 801496e:	b085      	sub	sp, #20
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
 8014974:	460b      	mov	r3, r1
 8014976:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014978:	f04f 0300 	mov.w	r3, #0
 801497c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	8b9b      	ldrh	r3, [r3, #28]
 8014982:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 8014984:	89fb      	ldrh	r3, [r7, #14]
 8014986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801498a:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 801498c:	887b      	ldrh	r3, [r7, #2]
 801498e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014992:	b29a      	uxth	r2, r3
 8014994:	89fb      	ldrh	r3, [r7, #14]
 8014996:	4313      	orrs	r3, r2
 8014998:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	89fa      	ldrh	r2, [r7, #14]
 801499e:	839a      	strh	r2, [r3, #28]
}
 80149a0:	f107 0714 	add.w	r7, r7, #20
 80149a4:	46bd      	mov	sp, r7
 80149a6:	bc80      	pop	{r7}
 80149a8:	4770      	bx	lr
 80149aa:	bf00      	nop

080149ac <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80149ac:	b480      	push	{r7}
 80149ae:	b083      	sub	sp, #12
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	6078      	str	r0, [r7, #4]
 80149b4:	460b      	mov	r3, r1
 80149b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80149b8:	78fb      	ldrb	r3, [r7, #3]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d008      	beq.n	80149d0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	881b      	ldrh	r3, [r3, #0]
 80149c2:	b29b      	uxth	r3, r3
 80149c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80149c8:	b29a      	uxth	r2, r3
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	801a      	strh	r2, [r3, #0]
 80149ce:	e007      	b.n	80149e0 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	881b      	ldrh	r3, [r3, #0]
 80149d4:	b29b      	uxth	r3, r3
 80149d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80149da:	b29a      	uxth	r2, r3
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	801a      	strh	r2, [r3, #0]
  }
}
 80149e0:	f107 070c 	add.w	r7, r7, #12
 80149e4:	46bd      	mov	sp, r7
 80149e6:	bc80      	pop	{r7}
 80149e8:	4770      	bx	lr
 80149ea:	bf00      	nop

080149ec <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80149ec:	b480      	push	{r7}
 80149ee:	b083      	sub	sp, #12
 80149f0:	af00      	add	r7, sp, #0
 80149f2:	6078      	str	r0, [r7, #4]
 80149f4:	460b      	mov	r3, r1
 80149f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80149f8:	78fb      	ldrb	r3, [r7, #3]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d008      	beq.n	8014a10 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	889b      	ldrh	r3, [r3, #4]
 8014a02:	b29b      	uxth	r3, r3
 8014a04:	f043 0304 	orr.w	r3, r3, #4
 8014a08:	b29a      	uxth	r2, r3
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	809a      	strh	r2, [r3, #4]
 8014a0e:	e007      	b.n	8014a20 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	889b      	ldrh	r3, [r3, #4]
 8014a14:	b29b      	uxth	r3, r3
 8014a16:	f023 0304 	bic.w	r3, r3, #4
 8014a1a:	b29a      	uxth	r2, r3
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	809a      	strh	r2, [r3, #4]
  }
}
 8014a20:	f107 070c 	add.w	r7, r7, #12
 8014a24:	46bd      	mov	sp, r7
 8014a26:	bc80      	pop	{r7}
 8014a28:	4770      	bx	lr
 8014a2a:	bf00      	nop

08014a2c <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8014a2c:	b480      	push	{r7}
 8014a2e:	b083      	sub	sp, #12
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	6078      	str	r0, [r7, #4]
 8014a34:	460b      	mov	r3, r1
 8014a36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014a38:	78fb      	ldrb	r3, [r7, #3]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d008      	beq.n	8014a50 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	889b      	ldrh	r3, [r3, #4]
 8014a42:	b29b      	uxth	r3, r3
 8014a44:	f043 0308 	orr.w	r3, r3, #8
 8014a48:	b29a      	uxth	r2, r3
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	809a      	strh	r2, [r3, #4]
 8014a4e:	e007      	b.n	8014a60 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	889b      	ldrh	r3, [r3, #4]
 8014a54:	b29b      	uxth	r3, r3
 8014a56:	f023 0308 	bic.w	r3, r3, #8
 8014a5a:	b29a      	uxth	r2, r3
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	809a      	strh	r2, [r3, #4]
  }
}
 8014a60:	f107 070c 	add.w	r7, r7, #12
 8014a64:	46bd      	mov	sp, r7
 8014a66:	bc80      	pop	{r7}
 8014a68:	4770      	bx	lr
 8014a6a:	bf00      	nop

08014a6c <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8014a6c:	b480      	push	{r7}
 8014a6e:	b083      	sub	sp, #12
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]
 8014a74:	460b      	mov	r3, r1
 8014a76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8014a78:	78fb      	ldrb	r3, [r7, #3]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d008      	beq.n	8014a90 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	889b      	ldrh	r3, [r3, #4]
 8014a82:	b29b      	uxth	r3, r3
 8014a84:	f043 0301 	orr.w	r3, r3, #1
 8014a88:	b29a      	uxth	r2, r3
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	809a      	strh	r2, [r3, #4]
 8014a8e:	e007      	b.n	8014aa0 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	889b      	ldrh	r3, [r3, #4]
 8014a94:	b29b      	uxth	r3, r3
 8014a96:	f023 0301 	bic.w	r3, r3, #1
 8014a9a:	b29a      	uxth	r2, r3
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	809a      	strh	r2, [r3, #4]
  }
}
 8014aa0:	f107 070c 	add.w	r7, r7, #12
 8014aa4:	46bd      	mov	sp, r7
 8014aa6:	bc80      	pop	{r7}
 8014aa8:	4770      	bx	lr
 8014aaa:	bf00      	nop

08014aac <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8014aac:	b480      	push	{r7}
 8014aae:	b085      	sub	sp, #20
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
 8014ab4:	460b      	mov	r3, r1
 8014ab6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014ab8:	f04f 0300 	mov.w	r3, #0
 8014abc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	8b1b      	ldrh	r3, [r3, #24]
 8014ac2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8014ac4:	89fb      	ldrh	r3, [r7, #14]
 8014ac6:	f023 0308 	bic.w	r3, r3, #8
 8014aca:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8014acc:	89fa      	ldrh	r2, [r7, #14]
 8014ace:	887b      	ldrh	r3, [r7, #2]
 8014ad0:	4313      	orrs	r3, r2
 8014ad2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	89fa      	ldrh	r2, [r7, #14]
 8014ad8:	831a      	strh	r2, [r3, #24]
}
 8014ada:	f107 0714 	add.w	r7, r7, #20
 8014ade:	46bd      	mov	sp, r7
 8014ae0:	bc80      	pop	{r7}
 8014ae2:	4770      	bx	lr

08014ae4 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8014ae4:	b480      	push	{r7}
 8014ae6:	b085      	sub	sp, #20
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	460b      	mov	r3, r1
 8014aee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014af0:	f04f 0300 	mov.w	r3, #0
 8014af4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	8b1b      	ldrh	r3, [r3, #24]
 8014afa:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8014afc:	89fb      	ldrh	r3, [r7, #14]
 8014afe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014b02:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8014b04:	887b      	ldrh	r3, [r7, #2]
 8014b06:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014b0a:	b29a      	uxth	r2, r3
 8014b0c:	89fb      	ldrh	r3, [r7, #14]
 8014b0e:	4313      	orrs	r3, r2
 8014b10:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	89fa      	ldrh	r2, [r7, #14]
 8014b16:	831a      	strh	r2, [r3, #24]
}
 8014b18:	f107 0714 	add.w	r7, r7, #20
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bc80      	pop	{r7}
 8014b20:	4770      	bx	lr
 8014b22:	bf00      	nop

08014b24 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8014b24:	b480      	push	{r7}
 8014b26:	b085      	sub	sp, #20
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	6078      	str	r0, [r7, #4]
 8014b2c:	460b      	mov	r3, r1
 8014b2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014b30:	f04f 0300 	mov.w	r3, #0
 8014b34:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	8b9b      	ldrh	r3, [r3, #28]
 8014b3a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8014b3c:	89fb      	ldrh	r3, [r7, #14]
 8014b3e:	f023 0308 	bic.w	r3, r3, #8
 8014b42:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8014b44:	89fa      	ldrh	r2, [r7, #14]
 8014b46:	887b      	ldrh	r3, [r7, #2]
 8014b48:	4313      	orrs	r3, r2
 8014b4a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	89fa      	ldrh	r2, [r7, #14]
 8014b50:	839a      	strh	r2, [r3, #28]
}
 8014b52:	f107 0714 	add.w	r7, r7, #20
 8014b56:	46bd      	mov	sp, r7
 8014b58:	bc80      	pop	{r7}
 8014b5a:	4770      	bx	lr

08014b5c <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8014b5c:	b480      	push	{r7}
 8014b5e:	b085      	sub	sp, #20
 8014b60:	af00      	add	r7, sp, #0
 8014b62:	6078      	str	r0, [r7, #4]
 8014b64:	460b      	mov	r3, r1
 8014b66:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014b68:	f04f 0300 	mov.w	r3, #0
 8014b6c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	8b9b      	ldrh	r3, [r3, #28]
 8014b72:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8014b74:	89fb      	ldrh	r3, [r7, #14]
 8014b76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014b7a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8014b7c:	887b      	ldrh	r3, [r7, #2]
 8014b7e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014b82:	b29a      	uxth	r2, r3
 8014b84:	89fb      	ldrh	r3, [r7, #14]
 8014b86:	4313      	orrs	r3, r2
 8014b88:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	89fa      	ldrh	r2, [r7, #14]
 8014b8e:	839a      	strh	r2, [r3, #28]
}
 8014b90:	f107 0714 	add.w	r7, r7, #20
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bc80      	pop	{r7}
 8014b98:	4770      	bx	lr
 8014b9a:	bf00      	nop

08014b9c <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8014b9c:	b480      	push	{r7}
 8014b9e:	b085      	sub	sp, #20
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
 8014ba4:	460b      	mov	r3, r1
 8014ba6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014ba8:	f04f 0300 	mov.w	r3, #0
 8014bac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	8b1b      	ldrh	r3, [r3, #24]
 8014bb2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 8014bb4:	89fb      	ldrh	r3, [r7, #14]
 8014bb6:	f023 0304 	bic.w	r3, r3, #4
 8014bba:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8014bbc:	89fa      	ldrh	r2, [r7, #14]
 8014bbe:	887b      	ldrh	r3, [r7, #2]
 8014bc0:	4313      	orrs	r3, r2
 8014bc2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	89fa      	ldrh	r2, [r7, #14]
 8014bc8:	831a      	strh	r2, [r3, #24]
}
 8014bca:	f107 0714 	add.w	r7, r7, #20
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	bc80      	pop	{r7}
 8014bd2:	4770      	bx	lr

08014bd4 <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8014bd4:	b480      	push	{r7}
 8014bd6:	b085      	sub	sp, #20
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	6078      	str	r0, [r7, #4]
 8014bdc:	460b      	mov	r3, r1
 8014bde:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014be0:	f04f 0300 	mov.w	r3, #0
 8014be4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	8b1b      	ldrh	r3, [r3, #24]
 8014bea:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 8014bec:	89fb      	ldrh	r3, [r7, #14]
 8014bee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014bf2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8014bf4:	887b      	ldrh	r3, [r7, #2]
 8014bf6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014bfa:	b29a      	uxth	r2, r3
 8014bfc:	89fb      	ldrh	r3, [r7, #14]
 8014bfe:	4313      	orrs	r3, r2
 8014c00:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	89fa      	ldrh	r2, [r7, #14]
 8014c06:	831a      	strh	r2, [r3, #24]
}
 8014c08:	f107 0714 	add.w	r7, r7, #20
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	bc80      	pop	{r7}
 8014c10:	4770      	bx	lr
 8014c12:	bf00      	nop

08014c14 <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8014c14:	b480      	push	{r7}
 8014c16:	b085      	sub	sp, #20
 8014c18:	af00      	add	r7, sp, #0
 8014c1a:	6078      	str	r0, [r7, #4]
 8014c1c:	460b      	mov	r3, r1
 8014c1e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014c20:	f04f 0300 	mov.w	r3, #0
 8014c24:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	8b9b      	ldrh	r3, [r3, #28]
 8014c2a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 8014c2c:	89fb      	ldrh	r3, [r7, #14]
 8014c2e:	f023 0304 	bic.w	r3, r3, #4
 8014c32:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8014c34:	89fa      	ldrh	r2, [r7, #14]
 8014c36:	887b      	ldrh	r3, [r7, #2]
 8014c38:	4313      	orrs	r3, r2
 8014c3a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	89fa      	ldrh	r2, [r7, #14]
 8014c40:	839a      	strh	r2, [r3, #28]
}
 8014c42:	f107 0714 	add.w	r7, r7, #20
 8014c46:	46bd      	mov	sp, r7
 8014c48:	bc80      	pop	{r7}
 8014c4a:	4770      	bx	lr

08014c4c <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8014c4c:	b480      	push	{r7}
 8014c4e:	b085      	sub	sp, #20
 8014c50:	af00      	add	r7, sp, #0
 8014c52:	6078      	str	r0, [r7, #4]
 8014c54:	460b      	mov	r3, r1
 8014c56:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014c58:	f04f 0300 	mov.w	r3, #0
 8014c5c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	8b9b      	ldrh	r3, [r3, #28]
 8014c62:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 8014c64:	89fb      	ldrh	r3, [r7, #14]
 8014c66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014c6a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8014c6c:	887b      	ldrh	r3, [r7, #2]
 8014c6e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014c72:	b29a      	uxth	r2, r3
 8014c74:	89fb      	ldrh	r3, [r7, #14]
 8014c76:	4313      	orrs	r3, r2
 8014c78:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	89fa      	ldrh	r2, [r7, #14]
 8014c7e:	839a      	strh	r2, [r3, #28]
}
 8014c80:	f107 0714 	add.w	r7, r7, #20
 8014c84:	46bd      	mov	sp, r7
 8014c86:	bc80      	pop	{r7}
 8014c88:	4770      	bx	lr
 8014c8a:	bf00      	nop

08014c8c <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8014c8c:	b480      	push	{r7}
 8014c8e:	b085      	sub	sp, #20
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	460b      	mov	r3, r1
 8014c96:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014c98:	f04f 0300 	mov.w	r3, #0
 8014c9c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	8b1b      	ldrh	r3, [r3, #24]
 8014ca2:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 8014ca4:	89fb      	ldrh	r3, [r7, #14]
 8014ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014caa:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8014cac:	89fa      	ldrh	r2, [r7, #14]
 8014cae:	887b      	ldrh	r3, [r7, #2]
 8014cb0:	4313      	orrs	r3, r2
 8014cb2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	89fa      	ldrh	r2, [r7, #14]
 8014cb8:	831a      	strh	r2, [r3, #24]
}
 8014cba:	f107 0714 	add.w	r7, r7, #20
 8014cbe:	46bd      	mov	sp, r7
 8014cc0:	bc80      	pop	{r7}
 8014cc2:	4770      	bx	lr

08014cc4 <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8014cc4:	b480      	push	{r7}
 8014cc6:	b085      	sub	sp, #20
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	6078      	str	r0, [r7, #4]
 8014ccc:	460b      	mov	r3, r1
 8014cce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8014cd0:	f04f 0300 	mov.w	r3, #0
 8014cd4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	8b1b      	ldrh	r3, [r3, #24]
 8014cda:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 8014cdc:	89fb      	ldrh	r3, [r7, #14]
 8014cde:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8014ce2:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8014ce6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8014ce8:	887b      	ldrh	r3, [r7, #2]
 8014cea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014cee:	b29a      	uxth	r2, r3
 8014cf0:	89fb      	ldrh	r3, [r7, #14]
 8014cf2:	4313      	orrs	r3, r2
 8014cf4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	89fa      	ldrh	r2, [r7, #14]
 8014cfa:	831a      	strh	r2, [r3, #24]
}
 8014cfc:	f107 0714 	add.w	r7, r7, #20
 8014d00:	46bd      	mov	sp, r7
 8014d02:	bc80      	pop	{r7}
 8014d04:	4770      	bx	lr
 8014d06:	bf00      	nop

08014d08 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8014d08:	b480      	push	{r7}
 8014d0a:	b085      	sub	sp, #20
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	6078      	str	r0, [r7, #4]
 8014d10:	460b      	mov	r3, r1
 8014d12:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014d14:	f04f 0300 	mov.w	r3, #0
 8014d18:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	8b9b      	ldrh	r3, [r3, #28]
 8014d1e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 8014d20:	89fb      	ldrh	r3, [r7, #14]
 8014d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014d26:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8014d28:	89fa      	ldrh	r2, [r7, #14]
 8014d2a:	887b      	ldrh	r3, [r7, #2]
 8014d2c:	4313      	orrs	r3, r2
 8014d2e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	89fa      	ldrh	r2, [r7, #14]
 8014d34:	839a      	strh	r2, [r3, #28]
}
 8014d36:	f107 0714 	add.w	r7, r7, #20
 8014d3a:	46bd      	mov	sp, r7
 8014d3c:	bc80      	pop	{r7}
 8014d3e:	4770      	bx	lr

08014d40 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8014d40:	b480      	push	{r7}
 8014d42:	b085      	sub	sp, #20
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
 8014d48:	460b      	mov	r3, r1
 8014d4a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8014d4c:	f04f 0300 	mov.w	r3, #0
 8014d50:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	8b9b      	ldrh	r3, [r3, #28]
 8014d56:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 8014d58:	89fb      	ldrh	r3, [r7, #14]
 8014d5a:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8014d5e:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8014d62:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8014d64:	887b      	ldrh	r3, [r7, #2]
 8014d66:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014d6a:	b29a      	uxth	r2, r3
 8014d6c:	89fb      	ldrh	r3, [r7, #14]
 8014d6e:	4313      	orrs	r3, r2
 8014d70:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	89fa      	ldrh	r2, [r7, #14]
 8014d76:	839a      	strh	r2, [r3, #28]
}
 8014d78:	f107 0714 	add.w	r7, r7, #20
 8014d7c:	46bd      	mov	sp, r7
 8014d7e:	bc80      	pop	{r7}
 8014d80:	4770      	bx	lr
 8014d82:	bf00      	nop

08014d84 <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8014d84:	b480      	push	{r7}
 8014d86:	b085      	sub	sp, #20
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
 8014d8c:	460b      	mov	r3, r1
 8014d8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014d90:	f04f 0300 	mov.w	r3, #0
 8014d94:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	8c1b      	ldrh	r3, [r3, #32]
 8014d9a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 8014d9c:	89fb      	ldrh	r3, [r7, #14]
 8014d9e:	f023 0302 	bic.w	r3, r3, #2
 8014da2:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8014da4:	89fa      	ldrh	r2, [r7, #14]
 8014da6:	887b      	ldrh	r3, [r7, #2]
 8014da8:	4313      	orrs	r3, r2
 8014daa:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	89fa      	ldrh	r2, [r7, #14]
 8014db0:	841a      	strh	r2, [r3, #32]
}
 8014db2:	f107 0714 	add.w	r7, r7, #20
 8014db6:	46bd      	mov	sp, r7
 8014db8:	bc80      	pop	{r7}
 8014dba:	4770      	bx	lr

08014dbc <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8014dbc:	b480      	push	{r7}
 8014dbe:	b085      	sub	sp, #20
 8014dc0:	af00      	add	r7, sp, #0
 8014dc2:	6078      	str	r0, [r7, #4]
 8014dc4:	460b      	mov	r3, r1
 8014dc6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014dc8:	f04f 0300 	mov.w	r3, #0
 8014dcc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	8c1b      	ldrh	r3, [r3, #32]
 8014dd2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 8014dd4:	89fb      	ldrh	r3, [r7, #14]
 8014dd6:	f023 0308 	bic.w	r3, r3, #8
 8014dda:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8014ddc:	89fa      	ldrh	r2, [r7, #14]
 8014dde:	887b      	ldrh	r3, [r7, #2]
 8014de0:	4313      	orrs	r3, r2
 8014de2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	89fa      	ldrh	r2, [r7, #14]
 8014de8:	841a      	strh	r2, [r3, #32]
}
 8014dea:	f107 0714 	add.w	r7, r7, #20
 8014dee:	46bd      	mov	sp, r7
 8014df0:	bc80      	pop	{r7}
 8014df2:	4770      	bx	lr

08014df4 <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8014df4:	b480      	push	{r7}
 8014df6:	b085      	sub	sp, #20
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014e00:	f04f 0300 	mov.w	r3, #0
 8014e04:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	8c1b      	ldrh	r3, [r3, #32]
 8014e0a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 8014e0c:	89fb      	ldrh	r3, [r7, #14]
 8014e0e:	f023 0320 	bic.w	r3, r3, #32
 8014e12:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8014e14:	887b      	ldrh	r3, [r7, #2]
 8014e16:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8014e1a:	b29a      	uxth	r2, r3
 8014e1c:	89fb      	ldrh	r3, [r7, #14]
 8014e1e:	4313      	orrs	r3, r2
 8014e20:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	89fa      	ldrh	r2, [r7, #14]
 8014e26:	841a      	strh	r2, [r3, #32]
}
 8014e28:	f107 0714 	add.w	r7, r7, #20
 8014e2c:	46bd      	mov	sp, r7
 8014e2e:	bc80      	pop	{r7}
 8014e30:	4770      	bx	lr
 8014e32:	bf00      	nop

08014e34 <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8014e34:	b480      	push	{r7}
 8014e36:	b085      	sub	sp, #20
 8014e38:	af00      	add	r7, sp, #0
 8014e3a:	6078      	str	r0, [r7, #4]
 8014e3c:	460b      	mov	r3, r1
 8014e3e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014e40:	f04f 0300 	mov.w	r3, #0
 8014e44:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	8c1b      	ldrh	r3, [r3, #32]
 8014e4a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 8014e4c:	89fb      	ldrh	r3, [r7, #14]
 8014e4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014e52:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8014e54:	887b      	ldrh	r3, [r7, #2]
 8014e56:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8014e5a:	b29a      	uxth	r2, r3
 8014e5c:	89fb      	ldrh	r3, [r7, #14]
 8014e5e:	4313      	orrs	r3, r2
 8014e60:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	89fa      	ldrh	r2, [r7, #14]
 8014e66:	841a      	strh	r2, [r3, #32]
}
 8014e68:	f107 0714 	add.w	r7, r7, #20
 8014e6c:	46bd      	mov	sp, r7
 8014e6e:	bc80      	pop	{r7}
 8014e70:	4770      	bx	lr
 8014e72:	bf00      	nop

08014e74 <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8014e74:	b480      	push	{r7}
 8014e76:	b085      	sub	sp, #20
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	6078      	str	r0, [r7, #4]
 8014e7c:	460b      	mov	r3, r1
 8014e7e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014e80:	f04f 0300 	mov.w	r3, #0
 8014e84:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	8c1b      	ldrh	r3, [r3, #32]
 8014e8a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 8014e8c:	89fb      	ldrh	r3, [r7, #14]
 8014e8e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014e92:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8014e94:	887b      	ldrh	r3, [r7, #2]
 8014e96:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014e9a:	b29a      	uxth	r2, r3
 8014e9c:	89fb      	ldrh	r3, [r7, #14]
 8014e9e:	4313      	orrs	r3, r2
 8014ea0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	89fa      	ldrh	r2, [r7, #14]
 8014ea6:	841a      	strh	r2, [r3, #32]
}
 8014ea8:	f107 0714 	add.w	r7, r7, #20
 8014eac:	46bd      	mov	sp, r7
 8014eae:	bc80      	pop	{r7}
 8014eb0:	4770      	bx	lr
 8014eb2:	bf00      	nop

08014eb4 <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8014eb4:	b480      	push	{r7}
 8014eb6:	b085      	sub	sp, #20
 8014eb8:	af00      	add	r7, sp, #0
 8014eba:	6078      	str	r0, [r7, #4]
 8014ebc:	460b      	mov	r3, r1
 8014ebe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014ec0:	f04f 0300 	mov.w	r3, #0
 8014ec4:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	8c1b      	ldrh	r3, [r3, #32]
 8014eca:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 8014ecc:	89fb      	ldrh	r3, [r7, #14]
 8014ece:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014ed2:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8014ed4:	887b      	ldrh	r3, [r7, #2]
 8014ed6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8014eda:	b29a      	uxth	r2, r3
 8014edc:	89fb      	ldrh	r3, [r7, #14]
 8014ede:	4313      	orrs	r3, r2
 8014ee0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	89fa      	ldrh	r2, [r7, #14]
 8014ee6:	841a      	strh	r2, [r3, #32]
}
 8014ee8:	f107 0714 	add.w	r7, r7, #20
 8014eec:	46bd      	mov	sp, r7
 8014eee:	bc80      	pop	{r7}
 8014ef0:	4770      	bx	lr
 8014ef2:	bf00      	nop

08014ef4 <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8014ef4:	b480      	push	{r7}
 8014ef6:	b085      	sub	sp, #20
 8014ef8:	af00      	add	r7, sp, #0
 8014efa:	6078      	str	r0, [r7, #4]
 8014efc:	460b      	mov	r3, r1
 8014efe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8014f00:	f04f 0300 	mov.w	r3, #0
 8014f04:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	8c1b      	ldrh	r3, [r3, #32]
 8014f0a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 8014f0c:	89fb      	ldrh	r3, [r7, #14]
 8014f0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014f12:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8014f14:	887b      	ldrh	r3, [r7, #2]
 8014f16:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8014f1a:	b29a      	uxth	r2, r3
 8014f1c:	89fb      	ldrh	r3, [r7, #14]
 8014f1e:	4313      	orrs	r3, r2
 8014f20:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	89fa      	ldrh	r2, [r7, #14]
 8014f26:	841a      	strh	r2, [r3, #32]
}
 8014f28:	f107 0714 	add.w	r7, r7, #20
 8014f2c:	46bd      	mov	sp, r7
 8014f2e:	bc80      	pop	{r7}
 8014f30:	4770      	bx	lr
 8014f32:	bf00      	nop

08014f34 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8014f34:	b480      	push	{r7}
 8014f36:	b085      	sub	sp, #20
 8014f38:	af00      	add	r7, sp, #0
 8014f3a:	6078      	str	r0, [r7, #4]
 8014f3c:	4613      	mov	r3, r2
 8014f3e:	460a      	mov	r2, r1
 8014f40:	807a      	strh	r2, [r7, #2]
 8014f42:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8014f44:	f04f 0300 	mov.w	r3, #0
 8014f48:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
 8014f4a:	887b      	ldrh	r3, [r7, #2]
 8014f4c:	f04f 0201 	mov.w	r2, #1
 8014f50:	fa02 f303 	lsl.w	r3, r2, r3
 8014f54:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	8c1b      	ldrh	r3, [r3, #32]
 8014f5a:	b29a      	uxth	r2, r3
 8014f5c:	89fb      	ldrh	r3, [r7, #14]
 8014f5e:	ea6f 0303 	mvn.w	r3, r3
 8014f62:	b29b      	uxth	r3, r3
 8014f64:	4013      	ands	r3, r2
 8014f66:	b29a      	uxth	r2, r3
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	8c1b      	ldrh	r3, [r3, #32]
 8014f70:	b29a      	uxth	r2, r3
 8014f72:	8839      	ldrh	r1, [r7, #0]
 8014f74:	887b      	ldrh	r3, [r7, #2]
 8014f76:	fa01 f303 	lsl.w	r3, r1, r3
 8014f7a:	b29b      	uxth	r3, r3
 8014f7c:	4313      	orrs	r3, r2
 8014f7e:	b29a      	uxth	r2, r3
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	841a      	strh	r2, [r3, #32]
}
 8014f84:	f107 0714 	add.w	r7, r7, #20
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	bc80      	pop	{r7}
 8014f8c:	4770      	bx	lr
 8014f8e:	bf00      	nop

08014f90 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8014f90:	b480      	push	{r7}
 8014f92:	b085      	sub	sp, #20
 8014f94:	af00      	add	r7, sp, #0
 8014f96:	6078      	str	r0, [r7, #4]
 8014f98:	4613      	mov	r3, r2
 8014f9a:	460a      	mov	r2, r1
 8014f9c:	807a      	strh	r2, [r7, #2]
 8014f9e:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8014fa0:	f04f 0300 	mov.w	r3, #0
 8014fa4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
 8014fa6:	887b      	ldrh	r3, [r7, #2]
 8014fa8:	f04f 0204 	mov.w	r2, #4
 8014fac:	fa02 f303 	lsl.w	r3, r2, r3
 8014fb0:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	8c1b      	ldrh	r3, [r3, #32]
 8014fb6:	b29a      	uxth	r2, r3
 8014fb8:	89fb      	ldrh	r3, [r7, #14]
 8014fba:	ea6f 0303 	mvn.w	r3, r3
 8014fbe:	b29b      	uxth	r3, r3
 8014fc0:	4013      	ands	r3, r2
 8014fc2:	b29a      	uxth	r2, r3
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	8c1b      	ldrh	r3, [r3, #32]
 8014fcc:	b29a      	uxth	r2, r3
 8014fce:	8839      	ldrh	r1, [r7, #0]
 8014fd0:	887b      	ldrh	r3, [r7, #2]
 8014fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	4313      	orrs	r3, r2
 8014fda:	b29a      	uxth	r2, r3
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	841a      	strh	r2, [r3, #32]
}
 8014fe0:	f107 0714 	add.w	r7, r7, #20
 8014fe4:	46bd      	mov	sp, r7
 8014fe6:	bc80      	pop	{r7}
 8014fe8:	4770      	bx	lr
 8014fea:	bf00      	nop

08014fec <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8014fec:	b480      	push	{r7}
 8014fee:	b085      	sub	sp, #20
 8014ff0:	af00      	add	r7, sp, #0
 8014ff2:	6078      	str	r0, [r7, #4]
 8014ff4:	4613      	mov	r3, r2
 8014ff6:	460a      	mov	r2, r1
 8014ff8:	807a      	strh	r2, [r7, #2]
 8014ffa:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8014ffc:	f04f 0300 	mov.w	r3, #0
 8015000:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 8015002:	f04f 0300 	mov.w	r3, #0
 8015006:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	f103 0318 	add.w	r3, r3, #24
 8015012:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 8015014:	887b      	ldrh	r3, [r7, #2]
 8015016:	f04f 0201 	mov.w	r2, #1
 801501a:	fa02 f303 	lsl.w	r3, r2, r3
 801501e:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	8c1b      	ldrh	r3, [r3, #32]
 8015024:	b29a      	uxth	r2, r3
 8015026:	897b      	ldrh	r3, [r7, #10]
 8015028:	ea6f 0303 	mvn.w	r3, r3
 801502c:	b29b      	uxth	r3, r3
 801502e:	4013      	ands	r3, r2
 8015030:	b29a      	uxth	r2, r3
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8015036:	887b      	ldrh	r3, [r7, #2]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d002      	beq.n	8015042 <TIM_SelectOCxM+0x56>
 801503c:	887b      	ldrh	r3, [r7, #2]
 801503e:	2b08      	cmp	r3, #8
 8015040:	d113      	bne.n	801506a <TIM_SelectOCxM+0x7e>
  {
    tmp += (TIM_Channel>>1);
 8015042:	887b      	ldrh	r3, [r7, #2]
 8015044:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8015048:	b29b      	uxth	r3, r3
 801504a:	68fa      	ldr	r2, [r7, #12]
 801504c:	18d3      	adds	r3, r2, r3
 801504e:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	68fa      	ldr	r2, [r7, #12]
 8015054:	6812      	ldr	r2, [r2, #0]
 8015056:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 801505a:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 801505c:	68fb      	ldr	r3, [r7, #12]
 801505e:	68fa      	ldr	r2, [r7, #12]
 8015060:	6811      	ldr	r1, [r2, #0]
 8015062:	883a      	ldrh	r2, [r7, #0]
 8015064:	430a      	orrs	r2, r1
 8015066:	601a      	str	r2, [r3, #0]
 8015068:	e018      	b.n	801509c <TIM_SelectOCxM+0xb0>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 801506a:	887b      	ldrh	r3, [r7, #2]
 801506c:	f1a3 0304 	sub.w	r3, r3, #4
 8015070:	b29b      	uxth	r3, r3
 8015072:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8015076:	b29b      	uxth	r3, r3
 8015078:	68fa      	ldr	r2, [r7, #12]
 801507a:	18d3      	adds	r3, r2, r3
 801507c:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 801507e:	68fb      	ldr	r3, [r7, #12]
 8015080:	68fa      	ldr	r2, [r7, #12]
 8015082:	6812      	ldr	r2, [r2, #0]
 8015084:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8015088:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	68fa      	ldr	r2, [r7, #12]
 801508e:	6811      	ldr	r1, [r2, #0]
 8015090:	883a      	ldrh	r2, [r7, #0]
 8015092:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8015096:	b292      	uxth	r2, r2
 8015098:	430a      	orrs	r2, r1
 801509a:	601a      	str	r2, [r3, #0]
  }
}
 801509c:	f107 0714 	add.w	r7, r7, #20
 80150a0:	46bd      	mov	sp, r7
 80150a2:	bc80      	pop	{r7}
 80150a4:	4770      	bx	lr
 80150a6:	bf00      	nop

080150a8 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80150a8:	b480      	push	{r7}
 80150aa:	b083      	sub	sp, #12
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]
 80150b0:	460b      	mov	r3, r1
 80150b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80150b4:	78fb      	ldrb	r3, [r7, #3]
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d008      	beq.n	80150cc <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	881b      	ldrh	r3, [r3, #0]
 80150be:	b29b      	uxth	r3, r3
 80150c0:	f043 0302 	orr.w	r3, r3, #2
 80150c4:	b29a      	uxth	r2, r3
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	801a      	strh	r2, [r3, #0]
 80150ca:	e007      	b.n	80150dc <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	881b      	ldrh	r3, [r3, #0]
 80150d0:	b29b      	uxth	r3, r3
 80150d2:	f023 0302 	bic.w	r3, r3, #2
 80150d6:	b29a      	uxth	r2, r3
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	801a      	strh	r2, [r3, #0]
  }
}
 80150dc:	f107 070c 	add.w	r7, r7, #12
 80150e0:	46bd      	mov	sp, r7
 80150e2:	bc80      	pop	{r7}
 80150e4:	4770      	bx	lr
 80150e6:	bf00      	nop

080150e8 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 80150e8:	b480      	push	{r7}
 80150ea:	b083      	sub	sp, #12
 80150ec:	af00      	add	r7, sp, #0
 80150ee:	6078      	str	r0, [r7, #4]
 80150f0:	460b      	mov	r3, r1
 80150f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80150f4:	887b      	ldrh	r3, [r7, #2]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d008      	beq.n	801510c <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	881b      	ldrh	r3, [r3, #0]
 80150fe:	b29b      	uxth	r3, r3
 8015100:	f043 0304 	orr.w	r3, r3, #4
 8015104:	b29a      	uxth	r2, r3
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	801a      	strh	r2, [r3, #0]
 801510a:	e007      	b.n	801511c <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	881b      	ldrh	r3, [r3, #0]
 8015110:	b29b      	uxth	r3, r3
 8015112:	f023 0304 	bic.w	r3, r3, #4
 8015116:	b29a      	uxth	r2, r3
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	801a      	strh	r2, [r3, #0]
  }
}
 801511c:	f107 070c 	add.w	r7, r7, #12
 8015120:	46bd      	mov	sp, r7
 8015122:	bc80      	pop	{r7}
 8015124:	4770      	bx	lr
 8015126:	bf00      	nop

08015128 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8015128:	b480      	push	{r7}
 801512a:	b083      	sub	sp, #12
 801512c:	af00      	add	r7, sp, #0
 801512e:	6078      	str	r0, [r7, #4]
 8015130:	460b      	mov	r3, r1
 8015132:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8015134:	78fb      	ldrb	r3, [r7, #3]
 8015136:	2b00      	cmp	r3, #0
 8015138:	d008      	beq.n	801514c <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	889b      	ldrh	r3, [r3, #4]
 801513e:	b29b      	uxth	r3, r3
 8015140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015144:	b29a      	uxth	r2, r3
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	809a      	strh	r2, [r3, #4]
 801514a:	e007      	b.n	801515c <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	889b      	ldrh	r3, [r3, #4]
 8015150:	b29b      	uxth	r3, r3
 8015152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015156:	b29a      	uxth	r2, r3
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	809a      	strh	r2, [r3, #4]
  }
}
 801515c:	f107 070c 	add.w	r7, r7, #12
 8015160:	46bd      	mov	sp, r7
 8015162:	bc80      	pop	{r7}
 8015164:	4770      	bx	lr
 8015166:	bf00      	nop

08015168 <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8015168:	b480      	push	{r7}
 801516a:	b083      	sub	sp, #12
 801516c:	af00      	add	r7, sp, #0
 801516e:	6078      	str	r0, [r7, #4]
 8015170:	460b      	mov	r3, r1
 8015172:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	881b      	ldrh	r3, [r3, #0]
 8015178:	b29b      	uxth	r3, r3
 801517a:	f023 0308 	bic.w	r3, r3, #8
 801517e:	b29a      	uxth	r2, r3
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	881b      	ldrh	r3, [r3, #0]
 8015188:	b29a      	uxth	r2, r3
 801518a:	887b      	ldrh	r3, [r7, #2]
 801518c:	4313      	orrs	r3, r2
 801518e:	b29a      	uxth	r2, r3
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	801a      	strh	r2, [r3, #0]
}
 8015194:	f107 070c 	add.w	r7, r7, #12
 8015198:	46bd      	mov	sp, r7
 801519a:	bc80      	pop	{r7}
 801519c:	4770      	bx	lr
 801519e:	bf00      	nop

080151a0 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 80151a0:	b480      	push	{r7}
 80151a2:	b083      	sub	sp, #12
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	6078      	str	r0, [r7, #4]
 80151a8:	460b      	mov	r3, r1
 80151aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	889b      	ldrh	r3, [r3, #4]
 80151b0:	b29b      	uxth	r3, r3
 80151b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80151b6:	b29a      	uxth	r2, r3
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	889b      	ldrh	r3, [r3, #4]
 80151c0:	b29a      	uxth	r2, r3
 80151c2:	887b      	ldrh	r3, [r7, #2]
 80151c4:	4313      	orrs	r3, r2
 80151c6:	b29a      	uxth	r2, r3
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	809a      	strh	r2, [r3, #4]
}
 80151cc:	f107 070c 	add.w	r7, r7, #12
 80151d0:	46bd      	mov	sp, r7
 80151d2:	bc80      	pop	{r7}
 80151d4:	4770      	bx	lr
 80151d6:	bf00      	nop

080151d8 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 80151d8:	b480      	push	{r7}
 80151da:	b083      	sub	sp, #12
 80151dc:	af00      	add	r7, sp, #0
 80151de:	6078      	str	r0, [r7, #4]
 80151e0:	460b      	mov	r3, r1
 80151e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	891b      	ldrh	r3, [r3, #8]
 80151e8:	b29b      	uxth	r3, r3
 80151ea:	f023 0307 	bic.w	r3, r3, #7
 80151ee:	b29a      	uxth	r2, r3
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	891b      	ldrh	r3, [r3, #8]
 80151f8:	b29a      	uxth	r2, r3
 80151fa:	887b      	ldrh	r3, [r7, #2]
 80151fc:	4313      	orrs	r3, r2
 80151fe:	b29a      	uxth	r2, r3
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	811a      	strh	r2, [r3, #8]
}
 8015204:	f107 070c 	add.w	r7, r7, #12
 8015208:	46bd      	mov	sp, r7
 801520a:	bc80      	pop	{r7}
 801520c:	4770      	bx	lr
 801520e:	bf00      	nop

08015210 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8015210:	b480      	push	{r7}
 8015212:	b083      	sub	sp, #12
 8015214:	af00      	add	r7, sp, #0
 8015216:	6078      	str	r0, [r7, #4]
 8015218:	460b      	mov	r3, r1
 801521a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	891b      	ldrh	r3, [r3, #8]
 8015220:	b29b      	uxth	r3, r3
 8015222:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015226:	b29a      	uxth	r2, r3
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	891b      	ldrh	r3, [r3, #8]
 8015230:	b29a      	uxth	r2, r3
 8015232:	887b      	ldrh	r3, [r7, #2]
 8015234:	4313      	orrs	r3, r2
 8015236:	b29a      	uxth	r2, r3
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	811a      	strh	r2, [r3, #8]
}
 801523c:	f107 070c 	add.w	r7, r7, #12
 8015240:	46bd      	mov	sp, r7
 8015242:	bc80      	pop	{r7}
 8015244:	4770      	bx	lr
 8015246:	bf00      	nop

08015248 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
 8015248:	b480      	push	{r7}
 801524a:	b083      	sub	sp, #12
 801524c:	af00      	add	r7, sp, #0
 801524e:	6078      	str	r0, [r7, #4]
 8015250:	460b      	mov	r3, r1
 8015252:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	887a      	ldrh	r2, [r7, #2]
 8015258:	849a      	strh	r2, [r3, #36]	; 0x24
}
 801525a:	f107 070c 	add.w	r7, r7, #12
 801525e:	46bd      	mov	sp, r7
 8015260:	bc80      	pop	{r7}
 8015262:	4770      	bx	lr

08015264 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
 8015264:	b480      	push	{r7}
 8015266:	b083      	sub	sp, #12
 8015268:	af00      	add	r7, sp, #0
 801526a:	6078      	str	r0, [r7, #4]
 801526c:	460b      	mov	r3, r1
 801526e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	887a      	ldrh	r2, [r7, #2]
 8015274:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8015276:	f107 070c 	add.w	r7, r7, #12
 801527a:	46bd      	mov	sp, r7
 801527c:	bc80      	pop	{r7}
 801527e:	4770      	bx	lr

08015280 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8015280:	b480      	push	{r7}
 8015282:	b083      	sub	sp, #12
 8015284:	af00      	add	r7, sp, #0
 8015286:	6078      	str	r0, [r7, #4]
 8015288:	460b      	mov	r3, r1
 801528a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	887a      	ldrh	r2, [r7, #2]
 8015290:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8015292:	f107 070c 	add.w	r7, r7, #12
 8015296:	46bd      	mov	sp, r7
 8015298:	bc80      	pop	{r7}
 801529a:	4770      	bx	lr

0801529c <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
 801529c:	b480      	push	{r7}
 801529e:	b083      	sub	sp, #12
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	460b      	mov	r3, r1
 80152a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	887a      	ldrh	r2, [r7, #2]
 80152ac:	871a      	strh	r2, [r3, #56]	; 0x38
}
 80152ae:	f107 070c 	add.w	r7, r7, #12
 80152b2:	46bd      	mov	sp, r7
 80152b4:	bc80      	pop	{r7}
 80152b6:	4770      	bx	lr

080152b8 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
 80152b8:	b480      	push	{r7}
 80152ba:	b083      	sub	sp, #12
 80152bc:	af00      	add	r7, sp, #0
 80152be:	6078      	str	r0, [r7, #4]
 80152c0:	460b      	mov	r3, r1
 80152c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	887a      	ldrh	r2, [r7, #2]
 80152c8:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 80152ca:	f107 070c 	add.w	r7, r7, #12
 80152ce:	46bd      	mov	sp, r7
 80152d0:	bc80      	pop	{r7}
 80152d2:	4770      	bx	lr

080152d4 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
 80152d4:	b480      	push	{r7}
 80152d6:	b083      	sub	sp, #12
 80152d8:	af00      	add	r7, sp, #0
 80152da:	6078      	str	r0, [r7, #4]
 80152dc:	460b      	mov	r3, r1
 80152de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	887a      	ldrh	r2, [r7, #2]
 80152e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 80152e8:	f107 070c 	add.w	r7, r7, #12
 80152ec:	46bd      	mov	sp, r7
 80152ee:	bc80      	pop	{r7}
 80152f0:	4770      	bx	lr
 80152f2:	bf00      	nop

080152f4 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80152f4:	b480      	push	{r7}
 80152f6:	b083      	sub	sp, #12
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
 80152fc:	460b      	mov	r3, r1
 80152fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	8b1b      	ldrh	r3, [r3, #24]
 8015304:	b29b      	uxth	r3, r3
 8015306:	f023 030c 	bic.w	r3, r3, #12
 801530a:	b29a      	uxth	r2, r3
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	8b1b      	ldrh	r3, [r3, #24]
 8015314:	b29a      	uxth	r2, r3
 8015316:	887b      	ldrh	r3, [r7, #2]
 8015318:	4313      	orrs	r3, r2
 801531a:	b29a      	uxth	r2, r3
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	831a      	strh	r2, [r3, #24]
}
 8015320:	f107 070c 	add.w	r7, r7, #12
 8015324:	46bd      	mov	sp, r7
 8015326:	bc80      	pop	{r7}
 8015328:	4770      	bx	lr
 801532a:	bf00      	nop

0801532c <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 801532c:	b480      	push	{r7}
 801532e:	b083      	sub	sp, #12
 8015330:	af00      	add	r7, sp, #0
 8015332:	6078      	str	r0, [r7, #4]
 8015334:	460b      	mov	r3, r1
 8015336:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	8b1b      	ldrh	r3, [r3, #24]
 801533c:	b29b      	uxth	r3, r3
 801533e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8015342:	b29a      	uxth	r2, r3
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	8b1b      	ldrh	r3, [r3, #24]
 801534c:	b29a      	uxth	r2, r3
 801534e:	887b      	ldrh	r3, [r7, #2]
 8015350:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015354:	b29b      	uxth	r3, r3
 8015356:	4313      	orrs	r3, r2
 8015358:	b29a      	uxth	r2, r3
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	831a      	strh	r2, [r3, #24]
}
 801535e:	f107 070c 	add.w	r7, r7, #12
 8015362:	46bd      	mov	sp, r7
 8015364:	bc80      	pop	{r7}
 8015366:	4770      	bx	lr

08015368 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8015368:	b480      	push	{r7}
 801536a:	b083      	sub	sp, #12
 801536c:	af00      	add	r7, sp, #0
 801536e:	6078      	str	r0, [r7, #4]
 8015370:	460b      	mov	r3, r1
 8015372:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	8b9b      	ldrh	r3, [r3, #28]
 8015378:	b29b      	uxth	r3, r3
 801537a:	f023 030c 	bic.w	r3, r3, #12
 801537e:	b29a      	uxth	r2, r3
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	8b9b      	ldrh	r3, [r3, #28]
 8015388:	b29a      	uxth	r2, r3
 801538a:	887b      	ldrh	r3, [r7, #2]
 801538c:	4313      	orrs	r3, r2
 801538e:	b29a      	uxth	r2, r3
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	839a      	strh	r2, [r3, #28]
}
 8015394:	f107 070c 	add.w	r7, r7, #12
 8015398:	46bd      	mov	sp, r7
 801539a:	bc80      	pop	{r7}
 801539c:	4770      	bx	lr
 801539e:	bf00      	nop

080153a0 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 80153a0:	b480      	push	{r7}
 80153a2:	b083      	sub	sp, #12
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	6078      	str	r0, [r7, #4]
 80153a8:	460b      	mov	r3, r1
 80153aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	8b9b      	ldrh	r3, [r3, #28]
 80153b0:	b29b      	uxth	r3, r3
 80153b2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80153b6:	b29a      	uxth	r2, r3
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	8b9b      	ldrh	r3, [r3, #28]
 80153c0:	b29a      	uxth	r2, r3
 80153c2:	887b      	ldrh	r3, [r7, #2]
 80153c4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80153c8:	b29b      	uxth	r3, r3
 80153ca:	4313      	orrs	r3, r2
 80153cc:	b29a      	uxth	r2, r3
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	839a      	strh	r2, [r3, #28]
}
 80153d2:	f107 070c 	add.w	r7, r7, #12
 80153d6:	46bd      	mov	sp, r7
 80153d8:	bc80      	pop	{r7}
 80153da:	4770      	bx	lr

080153dc <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 80153dc:	b480      	push	{r7}
 80153de:	b083      	sub	sp, #12
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
 80153e4:	460b      	mov	r3, r1
 80153e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	881b      	ldrh	r3, [r3, #0]
 80153ec:	b29b      	uxth	r3, r3
 80153ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80153f2:	b29a      	uxth	r2, r3
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	881b      	ldrh	r3, [r3, #0]
 80153fc:	b29a      	uxth	r2, r3
 80153fe:	887b      	ldrh	r3, [r7, #2]
 8015400:	4313      	orrs	r3, r2
 8015402:	b29a      	uxth	r2, r3
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	801a      	strh	r2, [r3, #0]
}
 8015408:	f107 070c 	add.w	r7, r7, #12
 801540c:	46bd      	mov	sp, r7
 801540e:	bc80      	pop	{r7}
 8015410:	4770      	bx	lr
 8015412:	bf00      	nop

08015414 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8015414:	b480      	push	{r7}
 8015416:	b083      	sub	sp, #12
 8015418:	af00      	add	r7, sp, #0
 801541a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8015420:	b29b      	uxth	r3, r3
}
 8015422:	4618      	mov	r0, r3
 8015424:	f107 070c 	add.w	r7, r7, #12
 8015428:	46bd      	mov	sp, r7
 801542a:	bc80      	pop	{r7}
 801542c:	4770      	bx	lr
 801542e:	bf00      	nop

08015430 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8015430:	b480      	push	{r7}
 8015432:	b083      	sub	sp, #12
 8015434:	af00      	add	r7, sp, #0
 8015436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 801543c:	b29b      	uxth	r3, r3
}
 801543e:	4618      	mov	r0, r3
 8015440:	f107 070c 	add.w	r7, r7, #12
 8015444:	46bd      	mov	sp, r7
 8015446:	bc80      	pop	{r7}
 8015448:	4770      	bx	lr
 801544a:	bf00      	nop

0801544c <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 801544c:	b480      	push	{r7}
 801544e:	b083      	sub	sp, #12
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015458:	b29b      	uxth	r3, r3
}
 801545a:	4618      	mov	r0, r3
 801545c:	f107 070c 	add.w	r7, r7, #12
 8015460:	46bd      	mov	sp, r7
 8015462:	bc80      	pop	{r7}
 8015464:	4770      	bx	lr
 8015466:	bf00      	nop

08015468 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8015468:	b480      	push	{r7}
 801546a:	b083      	sub	sp, #12
 801546c:	af00      	add	r7, sp, #0
 801546e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8015476:	b29b      	uxth	r3, r3
}
 8015478:	4618      	mov	r0, r3
 801547a:	f107 070c 	add.w	r7, r7, #12
 801547e:	46bd      	mov	sp, r7
 8015480:	bc80      	pop	{r7}
 8015482:	4770      	bx	lr

08015484 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8015484:	b480      	push	{r7}
 8015486:	b083      	sub	sp, #12
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015490:	b29b      	uxth	r3, r3
}
 8015492:	4618      	mov	r0, r3
 8015494:	f107 070c 	add.w	r7, r7, #12
 8015498:	46bd      	mov	sp, r7
 801549a:	bc80      	pop	{r7}
 801549c:	4770      	bx	lr
 801549e:	bf00      	nop

080154a0 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 80154a0:	b480      	push	{r7}
 80154a2:	b083      	sub	sp, #12
 80154a4:	af00      	add	r7, sp, #0
 80154a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80154ac:	b29b      	uxth	r3, r3
}
 80154ae:	4618      	mov	r0, r3
 80154b0:	f107 070c 	add.w	r7, r7, #12
 80154b4:	46bd      	mov	sp, r7
 80154b6:	bc80      	pop	{r7}
 80154b8:	4770      	bx	lr
 80154ba:	bf00      	nop

080154bc <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 80154bc:	b480      	push	{r7}
 80154be:	b085      	sub	sp, #20
 80154c0:	af00      	add	r7, sp, #0
 80154c2:	6078      	str	r0, [r7, #4]
 80154c4:	460b      	mov	r3, r1
 80154c6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80154c8:	f04f 0300 	mov.w	r3, #0
 80154cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	8a1b      	ldrh	r3, [r3, #16]
 80154d2:	b29a      	uxth	r2, r3
 80154d4:	887b      	ldrh	r3, [r7, #2]
 80154d6:	4013      	ands	r3, r2
 80154d8:	b29b      	uxth	r3, r3
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d003      	beq.n	80154e6 <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 80154de:	f04f 0301 	mov.w	r3, #1
 80154e2:	73fb      	strb	r3, [r7, #15]
 80154e4:	e002      	b.n	80154ec <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 80154e6:	f04f 0300 	mov.w	r3, #0
 80154ea:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80154ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80154ee:	4618      	mov	r0, r3
 80154f0:	f107 0714 	add.w	r7, r7, #20
 80154f4:	46bd      	mov	sp, r7
 80154f6:	bc80      	pop	{r7}
 80154f8:	4770      	bx	lr
 80154fa:	bf00      	nop

080154fc <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 80154fc:	b480      	push	{r7}
 80154fe:	b083      	sub	sp, #12
 8015500:	af00      	add	r7, sp, #0
 8015502:	6078      	str	r0, [r7, #4]
 8015504:	460b      	mov	r3, r1
 8015506:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8015508:	887b      	ldrh	r3, [r7, #2]
 801550a:	ea6f 0303 	mvn.w	r3, r3
 801550e:	b29a      	uxth	r2, r3
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	821a      	strh	r2, [r3, #16]
}
 8015514:	f107 070c 	add.w	r7, r7, #12
 8015518:	46bd      	mov	sp, r7
 801551a:	bc80      	pop	{r7}
 801551c:	4770      	bx	lr
 801551e:	bf00      	nop

08015520 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8015520:	b480      	push	{r7}
 8015522:	b085      	sub	sp, #20
 8015524:	af00      	add	r7, sp, #0
 8015526:	6078      	str	r0, [r7, #4]
 8015528:	460b      	mov	r3, r1
 801552a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 801552c:	f04f 0300 	mov.w	r3, #0
 8015530:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8015532:	f04f 0300 	mov.w	r3, #0
 8015536:	81bb      	strh	r3, [r7, #12]
 8015538:	f04f 0300 	mov.w	r3, #0
 801553c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	8a1b      	ldrh	r3, [r3, #16]
 8015542:	b29a      	uxth	r2, r3
 8015544:	887b      	ldrh	r3, [r7, #2]
 8015546:	4013      	ands	r3, r2
 8015548:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	899b      	ldrh	r3, [r3, #12]
 801554e:	b29a      	uxth	r2, r3
 8015550:	887b      	ldrh	r3, [r7, #2]
 8015552:	4013      	ands	r3, r2
 8015554:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8015556:	89bb      	ldrh	r3, [r7, #12]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d006      	beq.n	801556a <TIM_GetITStatus+0x4a>
 801555c:	897b      	ldrh	r3, [r7, #10]
 801555e:	2b00      	cmp	r3, #0
 8015560:	d003      	beq.n	801556a <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8015562:	f04f 0301 	mov.w	r3, #1
 8015566:	73fb      	strb	r3, [r7, #15]
 8015568:	e002      	b.n	8015570 <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 801556a:	f04f 0300 	mov.w	r3, #0
 801556e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8015570:	7bfb      	ldrb	r3, [r7, #15]
}
 8015572:	4618      	mov	r0, r3
 8015574:	f107 0714 	add.w	r7, r7, #20
 8015578:	46bd      	mov	sp, r7
 801557a:	bc80      	pop	{r7}
 801557c:	4770      	bx	lr
 801557e:	bf00      	nop

08015580 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8015580:	b480      	push	{r7}
 8015582:	b083      	sub	sp, #12
 8015584:	af00      	add	r7, sp, #0
 8015586:	6078      	str	r0, [r7, #4]
 8015588:	460b      	mov	r3, r1
 801558a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 801558c:	887b      	ldrh	r3, [r7, #2]
 801558e:	ea6f 0303 	mvn.w	r3, r3
 8015592:	b29a      	uxth	r2, r3
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	821a      	strh	r2, [r3, #16]
}
 8015598:	f107 070c 	add.w	r7, r7, #12
 801559c:	46bd      	mov	sp, r7
 801559e:	bc80      	pop	{r7}
 80155a0:	4770      	bx	lr
 80155a2:	bf00      	nop

080155a4 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80155a4:	b480      	push	{r7}
 80155a6:	b087      	sub	sp, #28
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	60f8      	str	r0, [r7, #12]
 80155ac:	8179      	strh	r1, [r7, #10]
 80155ae:	813a      	strh	r2, [r7, #8]
 80155b0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 80155b2:	f04f 0300 	mov.w	r3, #0
 80155b6:	82bb      	strh	r3, [r7, #20]
 80155b8:	f04f 0300 	mov.w	r3, #0
 80155bc:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	8c1b      	ldrh	r3, [r3, #32]
 80155c2:	b29b      	uxth	r3, r3
 80155c4:	f023 0301 	bic.w	r3, r3, #1
 80155c8:	b29a      	uxth	r2, r3
 80155ca:	68fb      	ldr	r3, [r7, #12]
 80155cc:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	8b1b      	ldrh	r3, [r3, #24]
 80155d2:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	8c1b      	ldrh	r3, [r3, #32]
 80155d8:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 80155da:	8abb      	ldrh	r3, [r7, #20]
 80155dc:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80155e0:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80155e2:	88fb      	ldrh	r3, [r7, #6]
 80155e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80155e8:	b29a      	uxth	r2, r3
 80155ea:	893b      	ldrh	r3, [r7, #8]
 80155ec:	4313      	orrs	r3, r2
 80155ee:	b29a      	uxth	r2, r3
 80155f0:	8abb      	ldrh	r3, [r7, #20]
 80155f2:	4313      	orrs	r3, r2
 80155f4:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80155f6:	68fa      	ldr	r2, [r7, #12]
 80155f8:	4b1c      	ldr	r3, [pc, #112]	; (801566c <TI1_Config+0xc8>)
 80155fa:	429a      	cmp	r2, r3
 80155fc:	d013      	beq.n	8015626 <TI1_Config+0x82>
 80155fe:	68fa      	ldr	r2, [r7, #12]
 8015600:	4b1b      	ldr	r3, [pc, #108]	; (8015670 <TI1_Config+0xcc>)
 8015602:	429a      	cmp	r2, r3
 8015604:	d00f      	beq.n	8015626 <TI1_Config+0x82>
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801560c:	d00b      	beq.n	8015626 <TI1_Config+0x82>
 801560e:	68fa      	ldr	r2, [r7, #12]
 8015610:	4b18      	ldr	r3, [pc, #96]	; (8015674 <TI1_Config+0xd0>)
 8015612:	429a      	cmp	r2, r3
 8015614:	d007      	beq.n	8015626 <TI1_Config+0x82>
 8015616:	68fa      	ldr	r2, [r7, #12]
 8015618:	4b17      	ldr	r3, [pc, #92]	; (8015678 <TI1_Config+0xd4>)
 801561a:	429a      	cmp	r2, r3
 801561c:	d003      	beq.n	8015626 <TI1_Config+0x82>
     (TIMx == TIM4) ||(TIMx == TIM5))
 801561e:	68fa      	ldr	r2, [r7, #12]
 8015620:	4b16      	ldr	r3, [pc, #88]	; (801567c <TI1_Config+0xd8>)
 8015622:	429a      	cmp	r2, r3
 8015624:	d10b      	bne.n	801563e <TI1_Config+0x9a>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8015626:	8afb      	ldrh	r3, [r7, #22]
 8015628:	f023 0302 	bic.w	r3, r3, #2
 801562c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 801562e:	897a      	ldrh	r2, [r7, #10]
 8015630:	8afb      	ldrh	r3, [r7, #22]
 8015632:	4313      	orrs	r3, r2
 8015634:	b29b      	uxth	r3, r3
 8015636:	f043 0301 	orr.w	r3, r3, #1
 801563a:	82fb      	strh	r3, [r7, #22]
 801563c:	e00a      	b.n	8015654 <TI1_Config+0xb0>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801563e:	8afb      	ldrh	r3, [r7, #22]
 8015640:	f023 030a 	bic.w	r3, r3, #10
 8015644:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8015646:	897a      	ldrh	r2, [r7, #10]
 8015648:	8afb      	ldrh	r3, [r7, #22]
 801564a:	4313      	orrs	r3, r2
 801564c:	b29b      	uxth	r3, r3
 801564e:	f043 0301 	orr.w	r3, r3, #1
 8015652:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8015654:	68fb      	ldr	r3, [r7, #12]
 8015656:	8aba      	ldrh	r2, [r7, #20]
 8015658:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801565a:	68fb      	ldr	r3, [r7, #12]
 801565c:	8afa      	ldrh	r2, [r7, #22]
 801565e:	841a      	strh	r2, [r3, #32]
}
 8015660:	f107 071c 	add.w	r7, r7, #28
 8015664:	46bd      	mov	sp, r7
 8015666:	bc80      	pop	{r7}
 8015668:	4770      	bx	lr
 801566a:	bf00      	nop
 801566c:	40012c00 	.word	0x40012c00
 8015670:	40013400 	.word	0x40013400
 8015674:	40000400 	.word	0x40000400
 8015678:	40000800 	.word	0x40000800
 801567c:	40000c00 	.word	0x40000c00

08015680 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8015680:	b480      	push	{r7}
 8015682:	b087      	sub	sp, #28
 8015684:	af00      	add	r7, sp, #0
 8015686:	60f8      	str	r0, [r7, #12]
 8015688:	8179      	strh	r1, [r7, #10]
 801568a:	813a      	strh	r2, [r7, #8]
 801568c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 801568e:	f04f 0300 	mov.w	r3, #0
 8015692:	82bb      	strh	r3, [r7, #20]
 8015694:	f04f 0300 	mov.w	r3, #0
 8015698:	82fb      	strh	r3, [r7, #22]
 801569a:	f04f 0300 	mov.w	r3, #0
 801569e:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	8c1b      	ldrh	r3, [r3, #32]
 80156a4:	b29b      	uxth	r3, r3
 80156a6:	f023 0310 	bic.w	r3, r3, #16
 80156aa:	b29a      	uxth	r2, r3
 80156ac:	68fb      	ldr	r3, [r7, #12]
 80156ae:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80156b0:	68fb      	ldr	r3, [r7, #12]
 80156b2:	8b1b      	ldrh	r3, [r3, #24]
 80156b4:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	8c1b      	ldrh	r3, [r3, #32]
 80156ba:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80156bc:	897b      	ldrh	r3, [r7, #10]
 80156be:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80156c2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 80156c4:	8abb      	ldrh	r3, [r7, #20]
 80156c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80156ca:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80156ce:	ea4f 5313 	mov.w	r3, r3, lsr #20
 80156d2:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80156d4:	88fb      	ldrh	r3, [r7, #6]
 80156d6:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80156da:	b29a      	uxth	r2, r3
 80156dc:	8abb      	ldrh	r3, [r7, #20]
 80156de:	4313      	orrs	r3, r2
 80156e0:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80156e2:	893b      	ldrh	r3, [r7, #8]
 80156e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80156e8:	b29a      	uxth	r2, r3
 80156ea:	8abb      	ldrh	r3, [r7, #20]
 80156ec:	4313      	orrs	r3, r2
 80156ee:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80156f0:	68fa      	ldr	r2, [r7, #12]
 80156f2:	4b1c      	ldr	r3, [pc, #112]	; (8015764 <TI2_Config+0xe4>)
 80156f4:	429a      	cmp	r2, r3
 80156f6:	d013      	beq.n	8015720 <TI2_Config+0xa0>
 80156f8:	68fa      	ldr	r2, [r7, #12]
 80156fa:	4b1b      	ldr	r3, [pc, #108]	; (8015768 <TI2_Config+0xe8>)
 80156fc:	429a      	cmp	r2, r3
 80156fe:	d00f      	beq.n	8015720 <TI2_Config+0xa0>
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015706:	d00b      	beq.n	8015720 <TI2_Config+0xa0>
 8015708:	68fa      	ldr	r2, [r7, #12]
 801570a:	4b18      	ldr	r3, [pc, #96]	; (801576c <TI2_Config+0xec>)
 801570c:	429a      	cmp	r2, r3
 801570e:	d007      	beq.n	8015720 <TI2_Config+0xa0>
 8015710:	68fa      	ldr	r2, [r7, #12]
 8015712:	4b17      	ldr	r3, [pc, #92]	; (8015770 <TI2_Config+0xf0>)
 8015714:	429a      	cmp	r2, r3
 8015716:	d003      	beq.n	8015720 <TI2_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8015718:	68fa      	ldr	r2, [r7, #12]
 801571a:	4b16      	ldr	r3, [pc, #88]	; (8015774 <TI2_Config+0xf4>)
 801571c:	429a      	cmp	r2, r3
 801571e:	d10b      	bne.n	8015738 <TI2_Config+0xb8>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8015720:	8afb      	ldrh	r3, [r7, #22]
 8015722:	f023 0320 	bic.w	r3, r3, #32
 8015726:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8015728:	8a7a      	ldrh	r2, [r7, #18]
 801572a:	8afb      	ldrh	r3, [r7, #22]
 801572c:	4313      	orrs	r3, r2
 801572e:	b29b      	uxth	r3, r3
 8015730:	f043 0310 	orr.w	r3, r3, #16
 8015734:	82fb      	strh	r3, [r7, #22]
 8015736:	e00a      	b.n	801574e <TI2_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8015738:	8afb      	ldrh	r3, [r7, #22]
 801573a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801573e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8015740:	897a      	ldrh	r2, [r7, #10]
 8015742:	8afb      	ldrh	r3, [r7, #22]
 8015744:	4313      	orrs	r3, r2
 8015746:	b29b      	uxth	r3, r3
 8015748:	f043 0310 	orr.w	r3, r3, #16
 801574c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	8aba      	ldrh	r2, [r7, #20]
 8015752:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	8afa      	ldrh	r2, [r7, #22]
 8015758:	841a      	strh	r2, [r3, #32]
}
 801575a:	f107 071c 	add.w	r7, r7, #28
 801575e:	46bd      	mov	sp, r7
 8015760:	bc80      	pop	{r7}
 8015762:	4770      	bx	lr
 8015764:	40012c00 	.word	0x40012c00
 8015768:	40013400 	.word	0x40013400
 801576c:	40000400 	.word	0x40000400
 8015770:	40000800 	.word	0x40000800
 8015774:	40000c00 	.word	0x40000c00

08015778 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8015778:	b480      	push	{r7}
 801577a:	b087      	sub	sp, #28
 801577c:	af00      	add	r7, sp, #0
 801577e:	60f8      	str	r0, [r7, #12]
 8015780:	8179      	strh	r1, [r7, #10]
 8015782:	813a      	strh	r2, [r7, #8]
 8015784:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8015786:	f04f 0300 	mov.w	r3, #0
 801578a:	82bb      	strh	r3, [r7, #20]
 801578c:	f04f 0300 	mov.w	r3, #0
 8015790:	82fb      	strh	r3, [r7, #22]
 8015792:	f04f 0300 	mov.w	r3, #0
 8015796:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	8c1b      	ldrh	r3, [r3, #32]
 801579c:	b29b      	uxth	r3, r3
 801579e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80157a2:	b29a      	uxth	r2, r3
 80157a4:	68fb      	ldr	r3, [r7, #12]
 80157a6:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80157a8:	68fb      	ldr	r3, [r7, #12]
 80157aa:	8b9b      	ldrh	r3, [r3, #28]
 80157ac:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	8c1b      	ldrh	r3, [r3, #32]
 80157b2:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 80157b4:	897b      	ldrh	r3, [r7, #10]
 80157b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80157ba:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 80157bc:	8abb      	ldrh	r3, [r7, #20]
 80157be:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80157c2:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80157c4:	88fb      	ldrh	r3, [r7, #6]
 80157c6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80157ca:	b29a      	uxth	r2, r3
 80157cc:	893b      	ldrh	r3, [r7, #8]
 80157ce:	4313      	orrs	r3, r2
 80157d0:	b29a      	uxth	r2, r3
 80157d2:	8abb      	ldrh	r3, [r7, #20]
 80157d4:	4313      	orrs	r3, r2
 80157d6:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80157d8:	68fa      	ldr	r2, [r7, #12]
 80157da:	4b1c      	ldr	r3, [pc, #112]	; (801584c <TI3_Config+0xd4>)
 80157dc:	429a      	cmp	r2, r3
 80157de:	d013      	beq.n	8015808 <TI3_Config+0x90>
 80157e0:	68fa      	ldr	r2, [r7, #12]
 80157e2:	4b1b      	ldr	r3, [pc, #108]	; (8015850 <TI3_Config+0xd8>)
 80157e4:	429a      	cmp	r2, r3
 80157e6:	d00f      	beq.n	8015808 <TI3_Config+0x90>
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80157ee:	d00b      	beq.n	8015808 <TI3_Config+0x90>
 80157f0:	68fa      	ldr	r2, [r7, #12]
 80157f2:	4b18      	ldr	r3, [pc, #96]	; (8015854 <TI3_Config+0xdc>)
 80157f4:	429a      	cmp	r2, r3
 80157f6:	d007      	beq.n	8015808 <TI3_Config+0x90>
 80157f8:	68fa      	ldr	r2, [r7, #12]
 80157fa:	4b17      	ldr	r3, [pc, #92]	; (8015858 <TI3_Config+0xe0>)
 80157fc:	429a      	cmp	r2, r3
 80157fe:	d003      	beq.n	8015808 <TI3_Config+0x90>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8015800:	68fa      	ldr	r2, [r7, #12]
 8015802:	4b16      	ldr	r3, [pc, #88]	; (801585c <TI3_Config+0xe4>)
 8015804:	429a      	cmp	r2, r3
 8015806:	d10b      	bne.n	8015820 <TI3_Config+0xa8>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8015808:	8afb      	ldrh	r3, [r7, #22]
 801580a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801580e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8015810:	8a7a      	ldrh	r2, [r7, #18]
 8015812:	8afb      	ldrh	r3, [r7, #22]
 8015814:	4313      	orrs	r3, r2
 8015816:	b29b      	uxth	r3, r3
 8015818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801581c:	82fb      	strh	r3, [r7, #22]
 801581e:	e00a      	b.n	8015836 <TI3_Config+0xbe>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8015820:	8afb      	ldrh	r3, [r7, #22]
 8015822:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8015826:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8015828:	897a      	ldrh	r2, [r7, #10]
 801582a:	8afb      	ldrh	r3, [r7, #22]
 801582c:	4313      	orrs	r3, r2
 801582e:	b29b      	uxth	r3, r3
 8015830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015834:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	8aba      	ldrh	r2, [r7, #20]
 801583a:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 801583c:	68fb      	ldr	r3, [r7, #12]
 801583e:	8afa      	ldrh	r2, [r7, #22]
 8015840:	841a      	strh	r2, [r3, #32]
}
 8015842:	f107 071c 	add.w	r7, r7, #28
 8015846:	46bd      	mov	sp, r7
 8015848:	bc80      	pop	{r7}
 801584a:	4770      	bx	lr
 801584c:	40012c00 	.word	0x40012c00
 8015850:	40013400 	.word	0x40013400
 8015854:	40000400 	.word	0x40000400
 8015858:	40000800 	.word	0x40000800
 801585c:	40000c00 	.word	0x40000c00

08015860 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8015860:	b480      	push	{r7}
 8015862:	b087      	sub	sp, #28
 8015864:	af00      	add	r7, sp, #0
 8015866:	60f8      	str	r0, [r7, #12]
 8015868:	8179      	strh	r1, [r7, #10]
 801586a:	813a      	strh	r2, [r7, #8]
 801586c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 801586e:	f04f 0300 	mov.w	r3, #0
 8015872:	82bb      	strh	r3, [r7, #20]
 8015874:	f04f 0300 	mov.w	r3, #0
 8015878:	82fb      	strh	r3, [r7, #22]
 801587a:	f04f 0300 	mov.w	r3, #0
 801587e:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	8c1b      	ldrh	r3, [r3, #32]
 8015884:	b29b      	uxth	r3, r3
 8015886:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801588a:	b29a      	uxth	r2, r3
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	8b9b      	ldrh	r3, [r3, #28]
 8015894:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	8c1b      	ldrh	r3, [r3, #32]
 801589a:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 801589c:	897b      	ldrh	r3, [r7, #10]
 801589e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80158a2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80158a4:	8abb      	ldrh	r3, [r7, #20]
 80158a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80158aa:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80158ae:	ea4f 5313 	mov.w	r3, r3, lsr #20
 80158b2:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 80158b4:	893b      	ldrh	r3, [r7, #8]
 80158b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80158ba:	b29a      	uxth	r2, r3
 80158bc:	8abb      	ldrh	r3, [r7, #20]
 80158be:	4313      	orrs	r3, r2
 80158c0:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80158c2:	88fb      	ldrh	r3, [r7, #6]
 80158c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80158c8:	b29a      	uxth	r2, r3
 80158ca:	8abb      	ldrh	r3, [r7, #20]
 80158cc:	4313      	orrs	r3, r2
 80158ce:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80158d0:	68fa      	ldr	r2, [r7, #12]
 80158d2:	4b1e      	ldr	r3, [pc, #120]	; (801594c <TI4_Config+0xec>)
 80158d4:	429a      	cmp	r2, r3
 80158d6:	d013      	beq.n	8015900 <TI4_Config+0xa0>
 80158d8:	68fa      	ldr	r2, [r7, #12]
 80158da:	4b1d      	ldr	r3, [pc, #116]	; (8015950 <TI4_Config+0xf0>)
 80158dc:	429a      	cmp	r2, r3
 80158de:	d00f      	beq.n	8015900 <TI4_Config+0xa0>
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80158e6:	d00b      	beq.n	8015900 <TI4_Config+0xa0>
 80158e8:	68fa      	ldr	r2, [r7, #12]
 80158ea:	4b1a      	ldr	r3, [pc, #104]	; (8015954 <TI4_Config+0xf4>)
 80158ec:	429a      	cmp	r2, r3
 80158ee:	d007      	beq.n	8015900 <TI4_Config+0xa0>
 80158f0:	68fa      	ldr	r2, [r7, #12]
 80158f2:	4b19      	ldr	r3, [pc, #100]	; (8015958 <TI4_Config+0xf8>)
 80158f4:	429a      	cmp	r2, r3
 80158f6:	d003      	beq.n	8015900 <TI4_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 80158f8:	68fa      	ldr	r2, [r7, #12]
 80158fa:	4b18      	ldr	r3, [pc, #96]	; (801595c <TI4_Config+0xfc>)
 80158fc:	429a      	cmp	r2, r3
 80158fe:	d10b      	bne.n	8015918 <TI4_Config+0xb8>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8015900:	8afb      	ldrh	r3, [r7, #22]
 8015902:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8015906:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8015908:	8a7a      	ldrh	r2, [r7, #18]
 801590a:	8afb      	ldrh	r3, [r7, #22]
 801590c:	4313      	orrs	r3, r2
 801590e:	b29b      	uxth	r3, r3
 8015910:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8015914:	82fb      	strh	r3, [r7, #22]
 8015916:	e00e      	b.n	8015936 <TI4_Config+0xd6>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8015918:	8afb      	ldrh	r3, [r7, #22]
 801591a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801591e:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8015922:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8015926:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8015928:	897a      	ldrh	r2, [r7, #10]
 801592a:	8afb      	ldrh	r3, [r7, #22]
 801592c:	4313      	orrs	r3, r2
 801592e:	b29b      	uxth	r3, r3
 8015930:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8015934:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8015936:	68fb      	ldr	r3, [r7, #12]
 8015938:	8aba      	ldrh	r2, [r7, #20]
 801593a:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	8afa      	ldrh	r2, [r7, #22]
 8015940:	841a      	strh	r2, [r3, #32]
}
 8015942:	f107 071c 	add.w	r7, r7, #28
 8015946:	46bd      	mov	sp, r7
 8015948:	bc80      	pop	{r7}
 801594a:	4770      	bx	lr
 801594c:	40012c00 	.word	0x40012c00
 8015950:	40013400 	.word	0x40013400
 8015954:	40000400 	.word	0x40000400
 8015958:	40000800 	.word	0x40000800
 801595c:	40000c00 	.word	0x40000c00

08015960 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b082      	sub	sp, #8
 8015964:	af00      	add	r7, sp, #0
 8015966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8015968:	687a      	ldr	r2, [r7, #4]
 801596a:	4b2b      	ldr	r3, [pc, #172]	; (8015a18 <USART_DeInit+0xb8>)
 801596c:	429a      	cmp	r2, r3
 801596e:	d10c      	bne.n	801598a <USART_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8015970:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8015974:	f04f 0101 	mov.w	r1, #1
 8015978:	f7fd ff60 	bl	801383c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 801597c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8015980:	f04f 0100 	mov.w	r1, #0
 8015984:	f7fd ff5a 	bl	801383c <RCC_APB2PeriphResetCmd>
 8015988:	e042      	b.n	8015a10 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART2)
 801598a:	687a      	ldr	r2, [r7, #4]
 801598c:	4b23      	ldr	r3, [pc, #140]	; (8015a1c <USART_DeInit+0xbc>)
 801598e:	429a      	cmp	r2, r3
 8015990:	d10c      	bne.n	80159ac <USART_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8015992:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8015996:	f04f 0101 	mov.w	r1, #1
 801599a:	f7fd ff6f 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 801599e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80159a2:	f04f 0100 	mov.w	r1, #0
 80159a6:	f7fd ff69 	bl	801387c <RCC_APB1PeriphResetCmd>
 80159aa:	e031      	b.n	8015a10 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART3)
 80159ac:	687a      	ldr	r2, [r7, #4]
 80159ae:	4b1c      	ldr	r3, [pc, #112]	; (8015a20 <USART_DeInit+0xc0>)
 80159b0:	429a      	cmp	r2, r3
 80159b2:	d10c      	bne.n	80159ce <USART_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80159b4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80159b8:	f04f 0101 	mov.w	r1, #1
 80159bc:	f7fd ff5e 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80159c0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80159c4:	f04f 0100 	mov.w	r1, #0
 80159c8:	f7fd ff58 	bl	801387c <RCC_APB1PeriphResetCmd>
 80159cc:	e020      	b.n	8015a10 <USART_DeInit+0xb0>
  }    
  else if (USARTx == UART4)
 80159ce:	687a      	ldr	r2, [r7, #4]
 80159d0:	4b14      	ldr	r3, [pc, #80]	; (8015a24 <USART_DeInit+0xc4>)
 80159d2:	429a      	cmp	r2, r3
 80159d4:	d10c      	bne.n	80159f0 <USART_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80159d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80159da:	f04f 0101 	mov.w	r1, #1
 80159de:	f7fd ff4d 	bl	801387c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80159e2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80159e6:	f04f 0100 	mov.w	r1, #0
 80159ea:	f7fd ff47 	bl	801387c <RCC_APB1PeriphResetCmd>
 80159ee:	e00f      	b.n	8015a10 <USART_DeInit+0xb0>
  }    
  else
  {
    if (USARTx == UART5)
 80159f0:	687a      	ldr	r2, [r7, #4]
 80159f2:	4b0d      	ldr	r3, [pc, #52]	; (8015a28 <USART_DeInit+0xc8>)
 80159f4:	429a      	cmp	r2, r3
 80159f6:	d10b      	bne.n	8015a10 <USART_DeInit+0xb0>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80159f8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80159fc:	f04f 0101 	mov.w	r1, #1
 8015a00:	f7fd ff3c 	bl	801387c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8015a04:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8015a08:	f04f 0100 	mov.w	r1, #0
 8015a0c:	f7fd ff36 	bl	801387c <RCC_APB1PeriphResetCmd>
    }
  }
}
 8015a10:	f107 0708 	add.w	r7, r7, #8
 8015a14:	46bd      	mov	sp, r7
 8015a16:	bd80      	pop	{r7, pc}
 8015a18:	40013800 	.word	0x40013800
 8015a1c:	40004400 	.word	0x40004400
 8015a20:	40004800 	.word	0x40004800
 8015a24:	40004c00 	.word	0x40004c00
 8015a28:	40005000 	.word	0x40005000

08015a2c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8015a2c:	b580      	push	{r7, lr}
 8015a2e:	b08c      	sub	sp, #48	; 0x30
 8015a30:	af00      	add	r7, sp, #0
 8015a32:	6078      	str	r0, [r7, #4]
 8015a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8015a36:	f04f 0300 	mov.w	r3, #0
 8015a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015a3c:	f04f 0300 	mov.w	r3, #0
 8015a40:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8015a42:	f04f 0300 	mov.w	r3, #0
 8015a46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8015a48:	f04f 0300 	mov.w	r3, #0
 8015a4c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8015a4e:	f04f 0300 	mov.w	r3, #0
 8015a52:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	8a1b      	ldrh	r3, [r3, #16]
 8015a5c:	b29b      	uxth	r3, r3
 8015a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8015a60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015a62:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8015a66:	4013      	ands	r3, r2
 8015a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8015a6a:	683b      	ldr	r3, [r7, #0]
 8015a6c:	88db      	ldrh	r3, [r3, #6]
 8015a6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015a70:	4313      	orrs	r3, r2
 8015a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8015a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a76:	b29a      	uxth	r2, r3
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	899b      	ldrh	r3, [r3, #12]
 8015a80:	b29b      	uxth	r3, r3
 8015a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8015a84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015a86:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8015a8a:	4013      	ands	r3, r2
 8015a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8015a8e:	683b      	ldr	r3, [r7, #0]
 8015a90:	889a      	ldrh	r2, [r3, #4]
 8015a92:	683b      	ldr	r3, [r7, #0]
 8015a94:	891b      	ldrh	r3, [r3, #8]
 8015a96:	4313      	orrs	r3, r2
 8015a98:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8015a9a:	683b      	ldr	r3, [r7, #0]
 8015a9c:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8015a9e:	4313      	orrs	r3, r2
 8015aa0:	b29b      	uxth	r3, r3
 8015aa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015aa4:	4313      	orrs	r3, r2
 8015aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8015aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015aaa:	b29a      	uxth	r2, r3
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	8a9b      	ldrh	r3, [r3, #20]
 8015ab4:	b29b      	uxth	r3, r3
 8015ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8015ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015aba:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8015abe:	4013      	ands	r3, r2
 8015ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8015ac2:	683b      	ldr	r3, [r7, #0]
 8015ac4:	899b      	ldrh	r3, [r3, #12]
 8015ac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015ac8:	4313      	orrs	r3, r2
 8015aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8015acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ace:	b29a      	uxth	r2, r3
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8015ad4:	f107 0308 	add.w	r3, r7, #8
 8015ad8:	4618      	mov	r0, r3
 8015ada:	f7fd fd91 	bl	8013600 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8015ade:	69fa      	ldr	r2, [r7, #28]
 8015ae0:	4b37      	ldr	r3, [pc, #220]	; (8015bc0 <USART_Init+0x194>)
 8015ae2:	429a      	cmp	r2, r3
 8015ae4:	d102      	bne.n	8015aec <USART_Init+0xc0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8015ae6:	697b      	ldr	r3, [r7, #20]
 8015ae8:	62bb      	str	r3, [r7, #40]	; 0x28
 8015aea:	e001      	b.n	8015af0 <USART_Init+0xc4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8015aec:	693b      	ldr	r3, [r7, #16]
 8015aee:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	899b      	ldrh	r3, [r3, #12]
 8015af4:	b29b      	uxth	r3, r3
 8015af6:	b29b      	uxth	r3, r3
 8015af8:	b21b      	sxth	r3, r3
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	da0f      	bge.n	8015b1e <USART_Init+0xf2>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8015afe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015b00:	4613      	mov	r3, r2
 8015b02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015b06:	189b      	adds	r3, r3, r2
 8015b08:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8015b0c:	189a      	adds	r2, r3, r2
 8015b0e:	683b      	ldr	r3, [r7, #0]
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8015b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8015b1c:	e00e      	b.n	8015b3c <USART_Init+0x110>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8015b1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015b20:	4613      	mov	r3, r2
 8015b22:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015b26:	189b      	adds	r3, r3, r2
 8015b28:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8015b2c:	189a      	adds	r2, r3, r2
 8015b2e:	683b      	ldr	r3, [r7, #0]
 8015b30:	681b      	ldr	r3, [r3, #0]
 8015b32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8015b3a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8015b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b3e:	4b21      	ldr	r3, [pc, #132]	; (8015bc4 <USART_Init+0x198>)
 8015b40:	fba3 1302 	umull	r1, r3, r3, r2
 8015b44:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8015b48:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8015b4c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8015b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b50:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8015b54:	f04f 0264 	mov.w	r2, #100	; 0x64
 8015b58:	fb02 f303 	mul.w	r3, r2, r3
 8015b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b5e:	1ad3      	subs	r3, r2, r3
 8015b60:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	899b      	ldrh	r3, [r3, #12]
 8015b66:	b29b      	uxth	r3, r3
 8015b68:	b29b      	uxth	r3, r3
 8015b6a:	b21b      	sxth	r3, r3
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	da0f      	bge.n	8015b90 <USART_Init+0x164>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8015b70:	6a3b      	ldr	r3, [r7, #32]
 8015b72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8015b76:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8015b7a:	4b12      	ldr	r3, [pc, #72]	; (8015bc4 <USART_Init+0x198>)
 8015b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8015b80:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8015b84:	f003 0307 	and.w	r3, r3, #7
 8015b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015b8a:	4313      	orrs	r3, r2
 8015b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015b8e:	e00e      	b.n	8015bae <USART_Init+0x182>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8015b90:	6a3b      	ldr	r3, [r7, #32]
 8015b92:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8015b96:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8015b9a:	4b0a      	ldr	r3, [pc, #40]	; (8015bc4 <USART_Init+0x198>)
 8015b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8015ba0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8015ba4:	f003 030f 	and.w	r3, r3, #15
 8015ba8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015baa:	4313      	orrs	r3, r2
 8015bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8015bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015bb0:	b29a      	uxth	r2, r3
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	811a      	strh	r2, [r3, #8]
}
 8015bb6:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	bd80      	pop	{r7, pc}
 8015bbe:	bf00      	nop
 8015bc0:	40013800 	.word	0x40013800
 8015bc4:	51eb851f 	.word	0x51eb851f

08015bc8 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8015bc8:	b480      	push	{r7}
 8015bca:	b083      	sub	sp, #12
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8015bd6:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	f04f 0200 	mov.w	r2, #0
 8015bde:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	f04f 0200 	mov.w	r2, #0
 8015be6:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	f04f 0200 	mov.w	r2, #0
 8015bee:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	f04f 020c 	mov.w	r2, #12
 8015bf6:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	f04f 0200 	mov.w	r2, #0
 8015bfe:	819a      	strh	r2, [r3, #12]
}
 8015c00:	f107 070c 	add.w	r7, r7, #12
 8015c04:	46bd      	mov	sp, r7
 8015c06:	bc80      	pop	{r7}
 8015c08:	4770      	bx	lr
 8015c0a:	bf00      	nop

08015c0c <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8015c0c:	b480      	push	{r7}
 8015c0e:	b085      	sub	sp, #20
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	6078      	str	r0, [r7, #4]
 8015c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8015c16:	f04f 0300 	mov.w	r3, #0
 8015c1a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	8a1b      	ldrh	r3, [r3, #16]
 8015c20:	b29b      	uxth	r3, r3
 8015c22:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8015c24:	68fa      	ldr	r2, [r7, #12]
 8015c26:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8015c2a:	4013      	ands	r3, r2
 8015c2c:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8015c2e:	683b      	ldr	r3, [r7, #0]
 8015c30:	881a      	ldrh	r2, [r3, #0]
 8015c32:	683b      	ldr	r3, [r7, #0]
 8015c34:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8015c36:	4313      	orrs	r3, r2
 8015c38:	b29a      	uxth	r2, r3
 8015c3a:	683b      	ldr	r3, [r7, #0]
 8015c3c:	889b      	ldrh	r3, [r3, #4]
 8015c3e:	4313      	orrs	r3, r2
 8015c40:	b29a      	uxth	r2, r3
 8015c42:	683b      	ldr	r3, [r7, #0]
 8015c44:	88db      	ldrh	r3, [r3, #6]
 8015c46:	4313      	orrs	r3, r2
 8015c48:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8015c4a:	68fa      	ldr	r2, [r7, #12]
 8015c4c:	4313      	orrs	r3, r2
 8015c4e:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	b29a      	uxth	r2, r3
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	821a      	strh	r2, [r3, #16]
}
 8015c58:	f107 0714 	add.w	r7, r7, #20
 8015c5c:	46bd      	mov	sp, r7
 8015c5e:	bc80      	pop	{r7}
 8015c60:	4770      	bx	lr
 8015c62:	bf00      	nop

08015c64 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8015c64:	b480      	push	{r7}
 8015c66:	b083      	sub	sp, #12
 8015c68:	af00      	add	r7, sp, #0
 8015c6a:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	f04f 0200 	mov.w	r2, #0
 8015c72:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	f04f 0200 	mov.w	r2, #0
 8015c7a:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	f04f 0200 	mov.w	r2, #0
 8015c82:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	f04f 0200 	mov.w	r2, #0
 8015c8a:	80da      	strh	r2, [r3, #6]
}
 8015c8c:	f107 070c 	add.w	r7, r7, #12
 8015c90:	46bd      	mov	sp, r7
 8015c92:	bc80      	pop	{r7}
 8015c94:	4770      	bx	lr
 8015c96:	bf00      	nop

08015c98 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8015c98:	b480      	push	{r7}
 8015c9a:	b083      	sub	sp, #12
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	6078      	str	r0, [r7, #4]
 8015ca0:	460b      	mov	r3, r1
 8015ca2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8015ca4:	78fb      	ldrb	r3, [r7, #3]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d008      	beq.n	8015cbc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	899b      	ldrh	r3, [r3, #12]
 8015cae:	b29b      	uxth	r3, r3
 8015cb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8015cb4:	b29a      	uxth	r2, r3
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	819a      	strh	r2, [r3, #12]
 8015cba:	e007      	b.n	8015ccc <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	899b      	ldrh	r3, [r3, #12]
 8015cc0:	b29b      	uxth	r3, r3
 8015cc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8015cc6:	b29a      	uxth	r2, r3
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	819a      	strh	r2, [r3, #12]
  }
}
 8015ccc:	f107 070c 	add.w	r7, r7, #12
 8015cd0:	46bd      	mov	sp, r7
 8015cd2:	bc80      	pop	{r7}
 8015cd4:	4770      	bx	lr
 8015cd6:	bf00      	nop

08015cd8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8015cd8:	b480      	push	{r7}
 8015cda:	b087      	sub	sp, #28
 8015cdc:	af00      	add	r7, sp, #0
 8015cde:	6078      	str	r0, [r7, #4]
 8015ce0:	4613      	mov	r3, r2
 8015ce2:	460a      	mov	r2, r1
 8015ce4:	807a      	strh	r2, [r7, #2]
 8015ce6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8015ce8:	f04f 0300 	mov.w	r3, #0
 8015cec:	613b      	str	r3, [r7, #16]
 8015cee:	f04f 0300 	mov.w	r3, #0
 8015cf2:	60fb      	str	r3, [r7, #12]
 8015cf4:	f04f 0300 	mov.w	r3, #0
 8015cf8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8015cfa:	f04f 0300 	mov.w	r3, #0
 8015cfe:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8015d04:	887b      	ldrh	r3, [r7, #2]
 8015d06:	b2db      	uxtb	r3, r3
 8015d08:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8015d0c:	b2db      	uxtb	r3, r3
 8015d0e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8015d10:	887b      	ldrh	r3, [r7, #2]
 8015d12:	f003 031f 	and.w	r3, r3, #31
 8015d16:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	f04f 0201 	mov.w	r2, #1
 8015d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8015d22:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8015d24:	693b      	ldr	r3, [r7, #16]
 8015d26:	2b01      	cmp	r3, #1
 8015d28:	d104      	bne.n	8015d34 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
 8015d2a:	697b      	ldr	r3, [r7, #20]
 8015d2c:	f103 030c 	add.w	r3, r3, #12
 8015d30:	617b      	str	r3, [r7, #20]
 8015d32:	e00b      	b.n	8015d4c <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8015d34:	693b      	ldr	r3, [r7, #16]
 8015d36:	2b02      	cmp	r3, #2
 8015d38:	d104      	bne.n	8015d44 <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
 8015d3a:	697b      	ldr	r3, [r7, #20]
 8015d3c:	f103 0310 	add.w	r3, r3, #16
 8015d40:	617b      	str	r3, [r7, #20]
 8015d42:	e003      	b.n	8015d4c <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8015d44:	697b      	ldr	r3, [r7, #20]
 8015d46:	f103 0314 	add.w	r3, r3, #20
 8015d4a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8015d4c:	787b      	ldrb	r3, [r7, #1]
 8015d4e:	2b00      	cmp	r3, #0
 8015d50:	d006      	beq.n	8015d60 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8015d52:	697b      	ldr	r3, [r7, #20]
 8015d54:	697a      	ldr	r2, [r7, #20]
 8015d56:	6811      	ldr	r1, [r2, #0]
 8015d58:	68ba      	ldr	r2, [r7, #8]
 8015d5a:	430a      	orrs	r2, r1
 8015d5c:	601a      	str	r2, [r3, #0]
 8015d5e:	e007      	b.n	8015d70 <USART_ITConfig+0x98>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8015d60:	697b      	ldr	r3, [r7, #20]
 8015d62:	697a      	ldr	r2, [r7, #20]
 8015d64:	6811      	ldr	r1, [r2, #0]
 8015d66:	68ba      	ldr	r2, [r7, #8]
 8015d68:	ea6f 0202 	mvn.w	r2, r2
 8015d6c:	400a      	ands	r2, r1
 8015d6e:	601a      	str	r2, [r3, #0]
  }
}
 8015d70:	f107 071c 	add.w	r7, r7, #28
 8015d74:	46bd      	mov	sp, r7
 8015d76:	bc80      	pop	{r7}
 8015d78:	4770      	bx	lr
 8015d7a:	bf00      	nop

08015d7c <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8015d7c:	b480      	push	{r7}
 8015d7e:	b083      	sub	sp, #12
 8015d80:	af00      	add	r7, sp, #0
 8015d82:	6078      	str	r0, [r7, #4]
 8015d84:	4613      	mov	r3, r2
 8015d86:	460a      	mov	r2, r1
 8015d88:	807a      	strh	r2, [r7, #2]
 8015d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8015d8c:	787b      	ldrb	r3, [r7, #1]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d008      	beq.n	8015da4 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	8a9b      	ldrh	r3, [r3, #20]
 8015d96:	b29a      	uxth	r2, r3
 8015d98:	887b      	ldrh	r3, [r7, #2]
 8015d9a:	4313      	orrs	r3, r2
 8015d9c:	b29a      	uxth	r2, r3
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	829a      	strh	r2, [r3, #20]
 8015da2:	e00a      	b.n	8015dba <USART_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	8a9b      	ldrh	r3, [r3, #20]
 8015da8:	b29a      	uxth	r2, r3
 8015daa:	887b      	ldrh	r3, [r7, #2]
 8015dac:	ea6f 0303 	mvn.w	r3, r3
 8015db0:	b29b      	uxth	r3, r3
 8015db2:	4013      	ands	r3, r2
 8015db4:	b29a      	uxth	r2, r3
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	829a      	strh	r2, [r3, #20]
  }
}
 8015dba:	f107 070c 	add.w	r7, r7, #12
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	bc80      	pop	{r7}
 8015dc2:	4770      	bx	lr

08015dc4 <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8015dc4:	b480      	push	{r7}
 8015dc6:	b083      	sub	sp, #12
 8015dc8:	af00      	add	r7, sp, #0
 8015dca:	6078      	str	r0, [r7, #4]
 8015dcc:	460b      	mov	r3, r1
 8015dce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	8a1b      	ldrh	r3, [r3, #16]
 8015dd4:	b29b      	uxth	r3, r3
 8015dd6:	f023 030f 	bic.w	r3, r3, #15
 8015dda:	b29a      	uxth	r2, r3
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	8a1b      	ldrh	r3, [r3, #16]
 8015de4:	b29a      	uxth	r2, r3
 8015de6:	78fb      	ldrb	r3, [r7, #3]
 8015de8:	b29b      	uxth	r3, r3
 8015dea:	4313      	orrs	r3, r2
 8015dec:	b29a      	uxth	r2, r3
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	821a      	strh	r2, [r3, #16]
}
 8015df2:	f107 070c 	add.w	r7, r7, #12
 8015df6:	46bd      	mov	sp, r7
 8015df8:	bc80      	pop	{r7}
 8015dfa:	4770      	bx	lr

08015dfc <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8015dfc:	b480      	push	{r7}
 8015dfe:	b083      	sub	sp, #12
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
 8015e04:	460b      	mov	r3, r1
 8015e06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	899b      	ldrh	r3, [r3, #12]
 8015e0c:	b29b      	uxth	r3, r3
 8015e0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015e12:	b29a      	uxth	r2, r3
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	899b      	ldrh	r3, [r3, #12]
 8015e1c:	b29a      	uxth	r2, r3
 8015e1e:	887b      	ldrh	r3, [r7, #2]
 8015e20:	4313      	orrs	r3, r2
 8015e22:	b29a      	uxth	r2, r3
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	819a      	strh	r2, [r3, #12]
}
 8015e28:	f107 070c 	add.w	r7, r7, #12
 8015e2c:	46bd      	mov	sp, r7
 8015e2e:	bc80      	pop	{r7}
 8015e30:	4770      	bx	lr
 8015e32:	bf00      	nop

08015e34 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8015e34:	b480      	push	{r7}
 8015e36:	b083      	sub	sp, #12
 8015e38:	af00      	add	r7, sp, #0
 8015e3a:	6078      	str	r0, [r7, #4]
 8015e3c:	460b      	mov	r3, r1
 8015e3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8015e40:	78fb      	ldrb	r3, [r7, #3]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d008      	beq.n	8015e58 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	899b      	ldrh	r3, [r3, #12]
 8015e4a:	b29b      	uxth	r3, r3
 8015e4c:	f043 0302 	orr.w	r3, r3, #2
 8015e50:	b29a      	uxth	r2, r3
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	819a      	strh	r2, [r3, #12]
 8015e56:	e007      	b.n	8015e68 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	899b      	ldrh	r3, [r3, #12]
 8015e5c:	b29b      	uxth	r3, r3
 8015e5e:	f023 0302 	bic.w	r3, r3, #2
 8015e62:	b29a      	uxth	r2, r3
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	819a      	strh	r2, [r3, #12]
  }
}
 8015e68:	f107 070c 	add.w	r7, r7, #12
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	bc80      	pop	{r7}
 8015e70:	4770      	bx	lr
 8015e72:	bf00      	nop

08015e74 <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8015e74:	b480      	push	{r7}
 8015e76:	b083      	sub	sp, #12
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
 8015e7c:	460b      	mov	r3, r1
 8015e7e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	8a1b      	ldrh	r3, [r3, #16]
 8015e84:	b29b      	uxth	r3, r3
 8015e86:	f023 0320 	bic.w	r3, r3, #32
 8015e8a:	b29a      	uxth	r2, r3
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	8a1b      	ldrh	r3, [r3, #16]
 8015e94:	b29a      	uxth	r2, r3
 8015e96:	887b      	ldrh	r3, [r7, #2]
 8015e98:	4313      	orrs	r3, r2
 8015e9a:	b29a      	uxth	r2, r3
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	821a      	strh	r2, [r3, #16]
}
 8015ea0:	f107 070c 	add.w	r7, r7, #12
 8015ea4:	46bd      	mov	sp, r7
 8015ea6:	bc80      	pop	{r7}
 8015ea8:	4770      	bx	lr
 8015eaa:	bf00      	nop

08015eac <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8015eac:	b480      	push	{r7}
 8015eae:	b083      	sub	sp, #12
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	6078      	str	r0, [r7, #4]
 8015eb4:	460b      	mov	r3, r1
 8015eb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8015eb8:	78fb      	ldrb	r3, [r7, #3]
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d008      	beq.n	8015ed0 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	8a1b      	ldrh	r3, [r3, #16]
 8015ec2:	b29b      	uxth	r3, r3
 8015ec4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015ec8:	b29a      	uxth	r2, r3
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	821a      	strh	r2, [r3, #16]
 8015ece:	e007      	b.n	8015ee0 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	8a1b      	ldrh	r3, [r3, #16]
 8015ed4:	b29b      	uxth	r3, r3
 8015ed6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8015eda:	b29a      	uxth	r2, r3
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	821a      	strh	r2, [r3, #16]
  }
}
 8015ee0:	f107 070c 	add.w	r7, r7, #12
 8015ee4:	46bd      	mov	sp, r7
 8015ee6:	bc80      	pop	{r7}
 8015ee8:	4770      	bx	lr
 8015eea:	bf00      	nop

08015eec <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8015eec:	b480      	push	{r7}
 8015eee:	b083      	sub	sp, #12
 8015ef0:	af00      	add	r7, sp, #0
 8015ef2:	6078      	str	r0, [r7, #4]
 8015ef4:	460b      	mov	r3, r1
 8015ef6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8015ef8:	887b      	ldrh	r3, [r7, #2]
 8015efa:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 8015efe:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 8015f02:	b29a      	uxth	r2, r3
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	809a      	strh	r2, [r3, #4]
}
 8015f08:	f107 070c 	add.w	r7, r7, #12
 8015f0c:	46bd      	mov	sp, r7
 8015f0e:	bc80      	pop	{r7}
 8015f10:	4770      	bx	lr
 8015f12:	bf00      	nop

08015f14 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8015f14:	b480      	push	{r7}
 8015f16:	b083      	sub	sp, #12
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	889b      	ldrh	r3, [r3, #4]
 8015f20:	b29b      	uxth	r3, r3
 8015f22:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 8015f26:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 8015f2a:	b29b      	uxth	r3, r3
}
 8015f2c:	4618      	mov	r0, r3
 8015f2e:	f107 070c 	add.w	r7, r7, #12
 8015f32:	46bd      	mov	sp, r7
 8015f34:	bc80      	pop	{r7}
 8015f36:	4770      	bx	lr

08015f38 <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8015f38:	b480      	push	{r7}
 8015f3a:	b083      	sub	sp, #12
 8015f3c:	af00      	add	r7, sp, #0
 8015f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	899b      	ldrh	r3, [r3, #12]
 8015f44:	b29b      	uxth	r3, r3
 8015f46:	f043 0301 	orr.w	r3, r3, #1
 8015f4a:	b29a      	uxth	r2, r3
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	819a      	strh	r2, [r3, #12]
}
 8015f50:	f107 070c 	add.w	r7, r7, #12
 8015f54:	46bd      	mov	sp, r7
 8015f56:	bc80      	pop	{r7}
 8015f58:	4770      	bx	lr
 8015f5a:	bf00      	nop

08015f5c <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8015f5c:	b480      	push	{r7}
 8015f5e:	b083      	sub	sp, #12
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	6078      	str	r0, [r7, #4]
 8015f64:	460b      	mov	r3, r1
 8015f66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	8b1b      	ldrh	r3, [r3, #24]
 8015f6c:	b29b      	uxth	r3, r3
 8015f6e:	b2db      	uxtb	r3, r3
 8015f70:	b29a      	uxth	r2, r3
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	8b1b      	ldrh	r3, [r3, #24]
 8015f7a:	b29a      	uxth	r2, r3
 8015f7c:	78fb      	ldrb	r3, [r7, #3]
 8015f7e:	b29b      	uxth	r3, r3
 8015f80:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015f84:	b29b      	uxth	r3, r3
 8015f86:	4313      	orrs	r3, r2
 8015f88:	b29a      	uxth	r2, r3
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	831a      	strh	r2, [r3, #24]
}
 8015f8e:	f107 070c 	add.w	r7, r7, #12
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bc80      	pop	{r7}
 8015f96:	4770      	bx	lr

08015f98 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8015f98:	b480      	push	{r7}
 8015f9a:	b083      	sub	sp, #12
 8015f9c:	af00      	add	r7, sp, #0
 8015f9e:	6078      	str	r0, [r7, #4]
 8015fa0:	460b      	mov	r3, r1
 8015fa2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	8b1b      	ldrh	r3, [r3, #24]
 8015fa8:	b29b      	uxth	r3, r3
 8015faa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8015fae:	b29a      	uxth	r2, r3
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	8b1b      	ldrh	r3, [r3, #24]
 8015fb8:	b29a      	uxth	r2, r3
 8015fba:	78fb      	ldrb	r3, [r7, #3]
 8015fbc:	b29b      	uxth	r3, r3
 8015fbe:	4313      	orrs	r3, r2
 8015fc0:	b29a      	uxth	r2, r3
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	831a      	strh	r2, [r3, #24]
}
 8015fc6:	f107 070c 	add.w	r7, r7, #12
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	bc80      	pop	{r7}
 8015fce:	4770      	bx	lr

08015fd0 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8015fd0:	b480      	push	{r7}
 8015fd2:	b083      	sub	sp, #12
 8015fd4:	af00      	add	r7, sp, #0
 8015fd6:	6078      	str	r0, [r7, #4]
 8015fd8:	460b      	mov	r3, r1
 8015fda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8015fdc:	78fb      	ldrb	r3, [r7, #3]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d008      	beq.n	8015ff4 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	8a9b      	ldrh	r3, [r3, #20]
 8015fe6:	b29b      	uxth	r3, r3
 8015fe8:	f043 0320 	orr.w	r3, r3, #32
 8015fec:	b29a      	uxth	r2, r3
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	829a      	strh	r2, [r3, #20]
 8015ff2:	e007      	b.n	8016004 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	8a9b      	ldrh	r3, [r3, #20]
 8015ff8:	b29b      	uxth	r3, r3
 8015ffa:	f023 0320 	bic.w	r3, r3, #32
 8015ffe:	b29a      	uxth	r2, r3
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	829a      	strh	r2, [r3, #20]
  }
}
 8016004:	f107 070c 	add.w	r7, r7, #12
 8016008:	46bd      	mov	sp, r7
 801600a:	bc80      	pop	{r7}
 801600c:	4770      	bx	lr
 801600e:	bf00      	nop

08016010 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8016010:	b480      	push	{r7}
 8016012:	b083      	sub	sp, #12
 8016014:	af00      	add	r7, sp, #0
 8016016:	6078      	str	r0, [r7, #4]
 8016018:	460b      	mov	r3, r1
 801601a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 801601c:	78fb      	ldrb	r3, [r7, #3]
 801601e:	2b00      	cmp	r3, #0
 8016020:	d008      	beq.n	8016034 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	8a9b      	ldrh	r3, [r3, #20]
 8016026:	b29b      	uxth	r3, r3
 8016028:	f043 0310 	orr.w	r3, r3, #16
 801602c:	b29a      	uxth	r2, r3
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	829a      	strh	r2, [r3, #20]
 8016032:	e007      	b.n	8016044 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	8a9b      	ldrh	r3, [r3, #20]
 8016038:	b29b      	uxth	r3, r3
 801603a:	f023 0310 	bic.w	r3, r3, #16
 801603e:	b29a      	uxth	r2, r3
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	829a      	strh	r2, [r3, #20]
  }
}
 8016044:	f107 070c 	add.w	r7, r7, #12
 8016048:	46bd      	mov	sp, r7
 801604a:	bc80      	pop	{r7}
 801604c:	4770      	bx	lr
 801604e:	bf00      	nop

08016050 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8016050:	b480      	push	{r7}
 8016052:	b083      	sub	sp, #12
 8016054:	af00      	add	r7, sp, #0
 8016056:	6078      	str	r0, [r7, #4]
 8016058:	460b      	mov	r3, r1
 801605a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 801605c:	78fb      	ldrb	r3, [r7, #3]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d008      	beq.n	8016074 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	8a9b      	ldrh	r3, [r3, #20]
 8016066:	b29b      	uxth	r3, r3
 8016068:	f043 0308 	orr.w	r3, r3, #8
 801606c:	b29a      	uxth	r2, r3
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	829a      	strh	r2, [r3, #20]
 8016072:	e007      	b.n	8016084 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	8a9b      	ldrh	r3, [r3, #20]
 8016078:	b29b      	uxth	r3, r3
 801607a:	f023 0308 	bic.w	r3, r3, #8
 801607e:	b29a      	uxth	r2, r3
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	829a      	strh	r2, [r3, #20]
  }
}
 8016084:	f107 070c 	add.w	r7, r7, #12
 8016088:	46bd      	mov	sp, r7
 801608a:	bc80      	pop	{r7}
 801608c:	4770      	bx	lr
 801608e:	bf00      	nop

08016090 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8016090:	b480      	push	{r7}
 8016092:	b083      	sub	sp, #12
 8016094:	af00      	add	r7, sp, #0
 8016096:	6078      	str	r0, [r7, #4]
 8016098:	460b      	mov	r3, r1
 801609a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 801609c:	78fb      	ldrb	r3, [r7, #3]
 801609e:	2b00      	cmp	r3, #0
 80160a0:	d00a      	beq.n	80160b8 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	899b      	ldrh	r3, [r3, #12]
 80160a6:	b29b      	uxth	r3, r3
 80160a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80160ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80160b0:	b29a      	uxth	r2, r3
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	819a      	strh	r2, [r3, #12]
 80160b6:	e009      	b.n	80160cc <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	899b      	ldrh	r3, [r3, #12]
 80160bc:	b29b      	uxth	r3, r3
 80160be:	ea4f 4343 	mov.w	r3, r3, lsl #17
 80160c2:	ea4f 4353 	mov.w	r3, r3, lsr #17
 80160c6:	b29a      	uxth	r2, r3
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	819a      	strh	r2, [r3, #12]
  }
}
 80160cc:	f107 070c 	add.w	r7, r7, #12
 80160d0:	46bd      	mov	sp, r7
 80160d2:	bc80      	pop	{r7}
 80160d4:	4770      	bx	lr
 80160d6:	bf00      	nop

080160d8 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80160d8:	b480      	push	{r7}
 80160da:	b083      	sub	sp, #12
 80160dc:	af00      	add	r7, sp, #0
 80160de:	6078      	str	r0, [r7, #4]
 80160e0:	460b      	mov	r3, r1
 80160e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80160e4:	78fb      	ldrb	r3, [r7, #3]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d008      	beq.n	80160fc <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	8a9b      	ldrh	r3, [r3, #20]
 80160ee:	b29b      	uxth	r3, r3
 80160f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80160f4:	b29a      	uxth	r2, r3
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	829a      	strh	r2, [r3, #20]
 80160fa:	e007      	b.n	801610c <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	8a9b      	ldrh	r3, [r3, #20]
 8016100:	b29b      	uxth	r3, r3
 8016102:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016106:	b29a      	uxth	r2, r3
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	829a      	strh	r2, [r3, #20]
  }
}
 801610c:	f107 070c 	add.w	r7, r7, #12
 8016110:	46bd      	mov	sp, r7
 8016112:	bc80      	pop	{r7}
 8016114:	4770      	bx	lr
 8016116:	bf00      	nop

08016118 <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8016118:	b480      	push	{r7}
 801611a:	b083      	sub	sp, #12
 801611c:	af00      	add	r7, sp, #0
 801611e:	6078      	str	r0, [r7, #4]
 8016120:	460b      	mov	r3, r1
 8016122:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	8a9b      	ldrh	r3, [r3, #20]
 8016128:	b29b      	uxth	r3, r3
 801612a:	f023 0304 	bic.w	r3, r3, #4
 801612e:	b29a      	uxth	r2, r3
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	8a9b      	ldrh	r3, [r3, #20]
 8016138:	b29a      	uxth	r2, r3
 801613a:	887b      	ldrh	r3, [r7, #2]
 801613c:	4313      	orrs	r3, r2
 801613e:	b29a      	uxth	r2, r3
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	829a      	strh	r2, [r3, #20]
}
 8016144:	f107 070c 	add.w	r7, r7, #12
 8016148:	46bd      	mov	sp, r7
 801614a:	bc80      	pop	{r7}
 801614c:	4770      	bx	lr
 801614e:	bf00      	nop

08016150 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8016150:	b480      	push	{r7}
 8016152:	b083      	sub	sp, #12
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
 8016158:	460b      	mov	r3, r1
 801615a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 801615c:	78fb      	ldrb	r3, [r7, #3]
 801615e:	2b00      	cmp	r3, #0
 8016160:	d008      	beq.n	8016174 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	8a9b      	ldrh	r3, [r3, #20]
 8016166:	b29b      	uxth	r3, r3
 8016168:	f043 0302 	orr.w	r3, r3, #2
 801616c:	b29a      	uxth	r2, r3
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	829a      	strh	r2, [r3, #20]
 8016172:	e007      	b.n	8016184 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	8a9b      	ldrh	r3, [r3, #20]
 8016178:	b29b      	uxth	r3, r3
 801617a:	f023 0302 	bic.w	r3, r3, #2
 801617e:	b29a      	uxth	r2, r3
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	829a      	strh	r2, [r3, #20]
  }
}
 8016184:	f107 070c 	add.w	r7, r7, #12
 8016188:	46bd      	mov	sp, r7
 801618a:	bc80      	pop	{r7}
 801618c:	4770      	bx	lr
 801618e:	bf00      	nop

08016190 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8016190:	b480      	push	{r7}
 8016192:	b085      	sub	sp, #20
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
 8016198:	460b      	mov	r3, r1
 801619a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 801619c:	f04f 0300 	mov.w	r3, #0
 80161a0:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	881b      	ldrh	r3, [r3, #0]
 80161a6:	b29a      	uxth	r2, r3
 80161a8:	887b      	ldrh	r3, [r7, #2]
 80161aa:	4013      	ands	r3, r2
 80161ac:	b29b      	uxth	r3, r3
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d003      	beq.n	80161ba <USART_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 80161b2:	f04f 0301 	mov.w	r3, #1
 80161b6:	73fb      	strb	r3, [r7, #15]
 80161b8:	e002      	b.n	80161c0 <USART_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 80161ba:	f04f 0300 	mov.w	r3, #0
 80161be:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80161c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80161c2:	4618      	mov	r0, r3
 80161c4:	f107 0714 	add.w	r7, r7, #20
 80161c8:	46bd      	mov	sp, r7
 80161ca:	bc80      	pop	{r7}
 80161cc:	4770      	bx	lr
 80161ce:	bf00      	nop

080161d0 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80161d0:	b480      	push	{r7}
 80161d2:	b083      	sub	sp, #12
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]
 80161d8:	460b      	mov	r3, r1
 80161da:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 80161dc:	887b      	ldrh	r3, [r7, #2]
 80161de:	ea6f 0303 	mvn.w	r3, r3
 80161e2:	b29a      	uxth	r2, r3
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	801a      	strh	r2, [r3, #0]
}
 80161e8:	f107 070c 	add.w	r7, r7, #12
 80161ec:	46bd      	mov	sp, r7
 80161ee:	bc80      	pop	{r7}
 80161f0:	4770      	bx	lr
 80161f2:	bf00      	nop

080161f4 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80161f4:	b480      	push	{r7}
 80161f6:	b087      	sub	sp, #28
 80161f8:	af00      	add	r7, sp, #0
 80161fa:	6078      	str	r0, [r7, #4]
 80161fc:	460b      	mov	r3, r1
 80161fe:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8016200:	f04f 0300 	mov.w	r3, #0
 8016204:	60fb      	str	r3, [r7, #12]
 8016206:	f04f 0300 	mov.w	r3, #0
 801620a:	617b      	str	r3, [r7, #20]
 801620c:	f04f 0300 	mov.w	r3, #0
 8016210:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8016212:	f04f 0300 	mov.w	r3, #0
 8016216:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8016218:	887b      	ldrh	r3, [r7, #2]
 801621a:	b2db      	uxtb	r3, r3
 801621c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8016220:	b2db      	uxtb	r3, r3
 8016222:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8016224:	887b      	ldrh	r3, [r7, #2]
 8016226:	f003 031f 	and.w	r3, r3, #31
 801622a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 801622c:	697b      	ldr	r3, [r7, #20]
 801622e:	f04f 0201 	mov.w	r2, #1
 8016232:	fa02 f303 	lsl.w	r3, r2, r3
 8016236:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8016238:	68bb      	ldr	r3, [r7, #8]
 801623a:	2b01      	cmp	r3, #1
 801623c:	d106      	bne.n	801624c <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	899b      	ldrh	r3, [r3, #12]
 8016242:	b29b      	uxth	r3, r3
 8016244:	697a      	ldr	r2, [r7, #20]
 8016246:	4013      	ands	r3, r2
 8016248:	617b      	str	r3, [r7, #20]
 801624a:	e00f      	b.n	801626c <USART_GetITStatus+0x78>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 801624c:	68bb      	ldr	r3, [r7, #8]
 801624e:	2b02      	cmp	r3, #2
 8016250:	d106      	bne.n	8016260 <USART_GetITStatus+0x6c>
  {
    itmask &= USARTx->CR2;
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	8a1b      	ldrh	r3, [r3, #16]
 8016256:	b29b      	uxth	r3, r3
 8016258:	697a      	ldr	r2, [r7, #20]
 801625a:	4013      	ands	r3, r2
 801625c:	617b      	str	r3, [r7, #20]
 801625e:	e005      	b.n	801626c <USART_GetITStatus+0x78>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	8a9b      	ldrh	r3, [r3, #20]
 8016264:	b29b      	uxth	r3, r3
 8016266:	697a      	ldr	r2, [r7, #20]
 8016268:	4013      	ands	r3, r2
 801626a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 801626c:	887b      	ldrh	r3, [r7, #2]
 801626e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8016272:	b29b      	uxth	r3, r3
 8016274:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	f04f 0201 	mov.w	r2, #1
 801627c:	fa02 f303 	lsl.w	r3, r2, r3
 8016280:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	881b      	ldrh	r3, [r3, #0]
 8016286:	b29b      	uxth	r3, r3
 8016288:	68fa      	ldr	r2, [r7, #12]
 801628a:	4013      	ands	r3, r2
 801628c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d006      	beq.n	80162a2 <USART_GetITStatus+0xae>
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	2b00      	cmp	r3, #0
 8016298:	d003      	beq.n	80162a2 <USART_GetITStatus+0xae>
  {
    bitstatus = SET;
 801629a:	f04f 0301 	mov.w	r3, #1
 801629e:	74fb      	strb	r3, [r7, #19]
 80162a0:	e002      	b.n	80162a8 <USART_GetITStatus+0xb4>
  }
  else
  {
    bitstatus = RESET;
 80162a2:	f04f 0300 	mov.w	r3, #0
 80162a6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80162a8:	7cfb      	ldrb	r3, [r7, #19]
}
 80162aa:	4618      	mov	r0, r3
 80162ac:	f107 071c 	add.w	r7, r7, #28
 80162b0:	46bd      	mov	sp, r7
 80162b2:	bc80      	pop	{r7}
 80162b4:	4770      	bx	lr
 80162b6:	bf00      	nop

080162b8 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80162b8:	b480      	push	{r7}
 80162ba:	b085      	sub	sp, #20
 80162bc:	af00      	add	r7, sp, #0
 80162be:	6078      	str	r0, [r7, #4]
 80162c0:	460b      	mov	r3, r1
 80162c2:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80162c4:	f04f 0300 	mov.w	r3, #0
 80162c8:	81fb      	strh	r3, [r7, #14]
 80162ca:	f04f 0300 	mov.w	r3, #0
 80162ce:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 80162d0:	887b      	ldrh	r3, [r7, #2]
 80162d2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80162d6:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80162d8:	89fb      	ldrh	r3, [r7, #14]
 80162da:	f04f 0201 	mov.w	r2, #1
 80162de:	fa02 f303 	lsl.w	r3, r2, r3
 80162e2:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80162e4:	89bb      	ldrh	r3, [r7, #12]
 80162e6:	ea6f 0303 	mvn.w	r3, r3
 80162ea:	b29a      	uxth	r2, r3
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	801a      	strh	r2, [r3, #0]
}
 80162f0:	f107 0714 	add.w	r7, r7, #20
 80162f4:	46bd      	mov	sp, r7
 80162f6:	bc80      	pop	{r7}
 80162f8:	4770      	bx	lr
 80162fa:	bf00      	nop

080162fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80162fc:	b580      	push	{r7, lr}
 80162fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8016300:	4b15      	ldr	r3, [pc, #84]	; (8016358 <SystemInit+0x5c>)
 8016302:	4a15      	ldr	r2, [pc, #84]	; (8016358 <SystemInit+0x5c>)
 8016304:	6812      	ldr	r2, [r2, #0]
 8016306:	f042 0201 	orr.w	r2, r2, #1
 801630a:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 801630c:	4a12      	ldr	r2, [pc, #72]	; (8016358 <SystemInit+0x5c>)
 801630e:	4b12      	ldr	r3, [pc, #72]	; (8016358 <SystemInit+0x5c>)
 8016310:	6859      	ldr	r1, [r3, #4]
 8016312:	4b12      	ldr	r3, [pc, #72]	; (801635c <SystemInit+0x60>)
 8016314:	400b      	ands	r3, r1
 8016316:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8016318:	4a0f      	ldr	r2, [pc, #60]	; (8016358 <SystemInit+0x5c>)
 801631a:	4b0f      	ldr	r3, [pc, #60]	; (8016358 <SystemInit+0x5c>)
 801631c:	681b      	ldr	r3, [r3, #0]
 801631e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8016322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8016326:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8016328:	4b0b      	ldr	r3, [pc, #44]	; (8016358 <SystemInit+0x5c>)
 801632a:	4a0b      	ldr	r2, [pc, #44]	; (8016358 <SystemInit+0x5c>)
 801632c:	6812      	ldr	r2, [r2, #0]
 801632e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8016332:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8016334:	4b08      	ldr	r3, [pc, #32]	; (8016358 <SystemInit+0x5c>)
 8016336:	4a08      	ldr	r2, [pc, #32]	; (8016358 <SystemInit+0x5c>)
 8016338:	6852      	ldr	r2, [r2, #4]
 801633a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 801633e:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8016340:	4b05      	ldr	r3, [pc, #20]	; (8016358 <SystemInit+0x5c>)
 8016342:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8016346:	609a      	str	r2, [r3, #8]
    
  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8016348:	f000 f87e 	bl	8016448 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 801634c:	4b04      	ldr	r3, [pc, #16]	; (8016360 <SystemInit+0x64>)
 801634e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8016352:	609a      	str	r2, [r3, #8]
#endif 
}
 8016354:	bd80      	pop	{r7, pc}
 8016356:	bf00      	nop
 8016358:	40021000 	.word	0x40021000
 801635c:	f8ff0000 	.word	0xf8ff0000
 8016360:	e000ed00 	.word	0xe000ed00

08016364 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8016364:	b480      	push	{r7}
 8016366:	b085      	sub	sp, #20
 8016368:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 801636a:	f04f 0300 	mov.w	r3, #0
 801636e:	60fb      	str	r3, [r7, #12]
 8016370:	f04f 0300 	mov.w	r3, #0
 8016374:	60bb      	str	r3, [r7, #8]
 8016376:	f04f 0300 	mov.w	r3, #0
 801637a:	607b      	str	r3, [r7, #4]
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 801637c:	4b2d      	ldr	r3, [pc, #180]	; (8016434 <SystemCoreClockUpdate+0xd0>)
 801637e:	685b      	ldr	r3, [r3, #4]
 8016380:	f003 030c 	and.w	r3, r3, #12
 8016384:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8016386:	68fb      	ldr	r3, [r7, #12]
 8016388:	2b04      	cmp	r3, #4
 801638a:	d007      	beq.n	801639c <SystemCoreClockUpdate+0x38>
 801638c:	2b08      	cmp	r3, #8
 801638e:	d009      	beq.n	80163a4 <SystemCoreClockUpdate+0x40>
 8016390:	2b00      	cmp	r3, #0
 8016392:	d135      	bne.n	8016400 <SystemCoreClockUpdate+0x9c>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8016394:	4b28      	ldr	r3, [pc, #160]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 8016396:	4a29      	ldr	r2, [pc, #164]	; (801643c <SystemCoreClockUpdate+0xd8>)
 8016398:	601a      	str	r2, [r3, #0]
      break;
 801639a:	e035      	b.n	8016408 <SystemCoreClockUpdate+0xa4>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 801639c:	4b26      	ldr	r3, [pc, #152]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 801639e:	4a27      	ldr	r2, [pc, #156]	; (801643c <SystemCoreClockUpdate+0xd8>)
 80163a0:	601a      	str	r2, [r3, #0]
      break;
 80163a2:	e031      	b.n	8016408 <SystemCoreClockUpdate+0xa4>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80163a4:	4b23      	ldr	r3, [pc, #140]	; (8016434 <SystemCoreClockUpdate+0xd0>)
 80163a6:	685b      	ldr	r3, [r3, #4]
 80163a8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80163ac:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80163ae:	4b21      	ldr	r3, [pc, #132]	; (8016434 <SystemCoreClockUpdate+0xd0>)
 80163b0:	685b      	ldr	r3, [r3, #4]
 80163b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80163b6:	607b      	str	r3, [r7, #4]
      
      pllmull = ( pllmull >> 18) + 2;
 80163b8:	68bb      	ldr	r3, [r7, #8]
 80163ba:	ea4f 4393 	mov.w	r3, r3, lsr #18
 80163be:	f103 0302 	add.w	r3, r3, #2
 80163c2:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d106      	bne.n	80163d8 <SystemCoreClockUpdate+0x74>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80163ca:	68bb      	ldr	r3, [r7, #8]
 80163cc:	4a1c      	ldr	r2, [pc, #112]	; (8016440 <SystemCoreClockUpdate+0xdc>)
 80163ce:	fb02 f203 	mul.w	r2, r2, r3
 80163d2:	4b19      	ldr	r3, [pc, #100]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 80163d4:	601a      	str	r2, [r3, #0]
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
        }
      }
      break;
 80163d6:	e017      	b.n	8016408 <SystemCoreClockUpdate+0xa4>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80163d8:	4b16      	ldr	r3, [pc, #88]	; (8016434 <SystemCoreClockUpdate+0xd0>)
 80163da:	685b      	ldr	r3, [r3, #4]
 80163dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d006      	beq.n	80163f2 <SystemCoreClockUpdate+0x8e>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80163e4:	68bb      	ldr	r3, [r7, #8]
 80163e6:	4a16      	ldr	r2, [pc, #88]	; (8016440 <SystemCoreClockUpdate+0xdc>)
 80163e8:	fb02 f203 	mul.w	r2, r2, r3
 80163ec:	4b12      	ldr	r3, [pc, #72]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 80163ee:	601a      	str	r2, [r3, #0]
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
        }
      }
      break;
 80163f0:	e00a      	b.n	8016408 <SystemCoreClockUpdate+0xa4>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	4a11      	ldr	r2, [pc, #68]	; (801643c <SystemCoreClockUpdate+0xd8>)
 80163f6:	fb02 f203 	mul.w	r2, r2, r3
 80163fa:	4b0f      	ldr	r3, [pc, #60]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 80163fc:	601a      	str	r2, [r3, #0]
        }
      }
      break;
 80163fe:	e003      	b.n	8016408 <SystemCoreClockUpdate+0xa4>

    default:
      SystemCoreClock = HSI_VALUE;
 8016400:	4b0d      	ldr	r3, [pc, #52]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 8016402:	4a0e      	ldr	r2, [pc, #56]	; (801643c <SystemCoreClockUpdate+0xd8>)
 8016404:	601a      	str	r2, [r3, #0]
      break;
 8016406:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8016408:	4b0a      	ldr	r3, [pc, #40]	; (8016434 <SystemCoreClockUpdate+0xd0>)
 801640a:	685b      	ldr	r3, [r3, #4]
 801640c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016410:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8016414:	4a0b      	ldr	r2, [pc, #44]	; (8016444 <SystemCoreClockUpdate+0xe0>)
 8016416:	5cd3      	ldrb	r3, [r2, r3]
 8016418:	b2db      	uxtb	r3, r3
 801641a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 801641c:	4b06      	ldr	r3, [pc, #24]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 801641e:	681a      	ldr	r2, [r3, #0]
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	fa22 f203 	lsr.w	r2, r2, r3
 8016426:	4b04      	ldr	r3, [pc, #16]	; (8016438 <SystemCoreClockUpdate+0xd4>)
 8016428:	601a      	str	r2, [r3, #0]
}
 801642a:	f107 0714 	add.w	r7, r7, #20
 801642e:	46bd      	mov	sp, r7
 8016430:	bc80      	pop	{r7}
 8016432:	4770      	bx	lr
 8016434:	40021000 	.word	0x40021000
 8016438:	20000238 	.word	0x20000238
 801643c:	007a1200 	.word	0x007a1200
 8016440:	003d0900 	.word	0x003d0900
 8016444:	2000023c 	.word	0x2000023c

08016448 <SetSysClock>:

// Set system clock to 72 (HSE) or 64 (HSI) MHz
static void SetSysClock(void)
{
 8016448:	b580      	push	{r7, lr}
 801644a:	b084      	sub	sp, #16
 801644c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0, HSIStatus = 0;
 801644e:	f04f 0300 	mov.w	r3, #0
 8016452:	60fb      	str	r3, [r7, #12]
 8016454:	f04f 0300 	mov.w	r3, #0
 8016458:	60bb      	str	r3, [r7, #8]
 801645a:	f04f 0300 	mov.w	r3, #0
 801645e:	607b      	str	r3, [r7, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8016460:	4b71      	ldr	r3, [pc, #452]	; (8016628 <SetSysClock+0x1e0>)
 8016462:	4a71      	ldr	r2, [pc, #452]	; (8016628 <SetSysClock+0x1e0>)
 8016464:	6812      	ldr	r2, [r2, #0]
 8016466:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801646a:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 801646c:	4b6e      	ldr	r3, [pc, #440]	; (8016628 <SetSysClock+0x1e0>)
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8016474:	60bb      	str	r3, [r7, #8]
    StartUpCounter++;  
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	f103 0301 	add.w	r3, r3, #1
 801647c:	60fb      	str	r3, [r7, #12]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 801647e:	68bb      	ldr	r3, [r7, #8]
 8016480:	2b00      	cmp	r3, #0
 8016482:	d103      	bne.n	801648c <SetSysClock+0x44>
 8016484:	68fb      	ldr	r3, [r7, #12]
 8016486:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 801648a:	d1ef      	bne.n	801646c <SetSysClock+0x24>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 801648c:	4b66      	ldr	r3, [pc, #408]	; (8016628 <SetSysClock+0x1e0>)
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8016494:	2b00      	cmp	r3, #0
 8016496:	d003      	beq.n	80164a0 <SetSysClock+0x58>
  {
    HSEStatus = (uint32_t)0x01;
 8016498:	f04f 0301 	mov.w	r3, #1
 801649c:	60bb      	str	r3, [r7, #8]
 801649e:	e002      	b.n	80164a6 <SetSysClock+0x5e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80164a0:	f04f 0300 	mov.w	r3, #0
 80164a4:	60bb      	str	r3, [r7, #8]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80164a6:	68bb      	ldr	r3, [r7, #8]
 80164a8:	2b01      	cmp	r3, #1
 80164aa:	d14c      	bne.n	8016546 <SetSysClock+0xfe>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80164ac:	4b5f      	ldr	r3, [pc, #380]	; (801662c <SetSysClock+0x1e4>)
 80164ae:	4a5f      	ldr	r2, [pc, #380]	; (801662c <SetSysClock+0x1e4>)
 80164b0:	6812      	ldr	r2, [r2, #0]
 80164b2:	f042 0210 	orr.w	r2, r2, #16
 80164b6:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80164b8:	4b5c      	ldr	r3, [pc, #368]	; (801662c <SetSysClock+0x1e4>)
 80164ba:	4a5c      	ldr	r2, [pc, #368]	; (801662c <SetSysClock+0x1e4>)
 80164bc:	6812      	ldr	r2, [r2, #0]
 80164be:	f022 0203 	bic.w	r2, r2, #3
 80164c2:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80164c4:	4b59      	ldr	r3, [pc, #356]	; (801662c <SetSysClock+0x1e4>)
 80164c6:	4a59      	ldr	r2, [pc, #356]	; (801662c <SetSysClock+0x1e4>)
 80164c8:	6812      	ldr	r2, [r2, #0]
 80164ca:	f042 0202 	orr.w	r2, r2, #2
 80164ce:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80164d0:	4b55      	ldr	r3, [pc, #340]	; (8016628 <SetSysClock+0x1e0>)
 80164d2:	4a55      	ldr	r2, [pc, #340]	; (8016628 <SetSysClock+0x1e0>)
 80164d4:	6852      	ldr	r2, [r2, #4]
 80164d6:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80164d8:	4b53      	ldr	r3, [pc, #332]	; (8016628 <SetSysClock+0x1e0>)
 80164da:	4a53      	ldr	r2, [pc, #332]	; (8016628 <SetSysClock+0x1e0>)
 80164dc:	6852      	ldr	r2, [r2, #4]
 80164de:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80164e0:	4b51      	ldr	r3, [pc, #324]	; (8016628 <SetSysClock+0x1e0>)
 80164e2:	4a51      	ldr	r2, [pc, #324]	; (8016628 <SetSysClock+0x1e0>)
 80164e4:	6852      	ldr	r2, [r2, #4]
 80164e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80164ea:	605a      	str	r2, [r3, #4]

    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80164ec:	4b4e      	ldr	r3, [pc, #312]	; (8016628 <SetSysClock+0x1e0>)
 80164ee:	4a4e      	ldr	r2, [pc, #312]	; (8016628 <SetSysClock+0x1e0>)
 80164f0:	6852      	ldr	r2, [r2, #4]
 80164f2:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80164f6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80164f8:	4b4b      	ldr	r3, [pc, #300]	; (8016628 <SetSysClock+0x1e0>)
 80164fa:	4a4b      	ldr	r2, [pc, #300]	; (8016628 <SetSysClock+0x1e0>)
 80164fc:	6852      	ldr	r2, [r2, #4]
 80164fe:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8016502:	605a      	str	r2, [r3, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8016504:	4b48      	ldr	r3, [pc, #288]	; (8016628 <SetSysClock+0x1e0>)
 8016506:	4a48      	ldr	r2, [pc, #288]	; (8016628 <SetSysClock+0x1e0>)
 8016508:	6812      	ldr	r2, [r2, #0]
 801650a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 801650e:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8016510:	bf00      	nop
 8016512:	4b45      	ldr	r3, [pc, #276]	; (8016628 <SetSysClock+0x1e0>)
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801651a:	2b00      	cmp	r3, #0
 801651c:	d0f9      	beq.n	8016512 <SetSysClock+0xca>
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 801651e:	4b42      	ldr	r3, [pc, #264]	; (8016628 <SetSysClock+0x1e0>)
 8016520:	4a41      	ldr	r2, [pc, #260]	; (8016628 <SetSysClock+0x1e0>)
 8016522:	6852      	ldr	r2, [r2, #4]
 8016524:	f022 0203 	bic.w	r2, r2, #3
 8016528:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 801652a:	4b3f      	ldr	r3, [pc, #252]	; (8016628 <SetSysClock+0x1e0>)
 801652c:	4a3e      	ldr	r2, [pc, #248]	; (8016628 <SetSysClock+0x1e0>)
 801652e:	6852      	ldr	r2, [r2, #4]
 8016530:	f042 0202 	orr.w	r2, r2, #2
 8016534:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08);
 8016536:	bf00      	nop
 8016538:	4b3b      	ldr	r3, [pc, #236]	; (8016628 <SetSysClock+0x1e0>)
 801653a:	685b      	ldr	r3, [r3, #4]
 801653c:	f003 030c 	and.w	r3, r3, #12
 8016540:	2b08      	cmp	r3, #8
 8016542:	d1f9      	bne.n	8016538 <SetSysClock+0xf0>
 8016544:	e06c      	b.n	8016620 <SetSysClock+0x1d8>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error */
    /* Enable HSI */
    RCC->CR |= ((uint32_t)RCC_CR_HSION);
 8016546:	4b38      	ldr	r3, [pc, #224]	; (8016628 <SetSysClock+0x1e0>)
 8016548:	4a37      	ldr	r2, [pc, #220]	; (8016628 <SetSysClock+0x1e0>)
 801654a:	6812      	ldr	r2, [r2, #0]
 801654c:	f042 0201 	orr.w	r2, r2, #1
 8016550:	601a      	str	r2, [r3, #0]
    StartUpCounter = 0;
 8016552:	f04f 0300 	mov.w	r3, #0
 8016556:	60fb      	str	r3, [r7, #12]
    do {
      HSIStatus = RCC->CR & RCC_CR_HSIRDY;
 8016558:	4b33      	ldr	r3, [pc, #204]	; (8016628 <SetSysClock+0x1e0>)
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	f003 0302 	and.w	r3, r3, #2
 8016560:	607b      	str	r3, [r7, #4]
      StartUpCounter++;
 8016562:	68fb      	ldr	r3, [r7, #12]
 8016564:	f103 0301 	add.w	r3, r3, #1
 8016568:	60fb      	str	r3, [r7, #12]
    } while((HSIStatus == 0) && (StartUpCounter != 0x0500));
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	2b00      	cmp	r3, #0
 801656e:	d103      	bne.n	8016578 <SetSysClock+0x130>
 8016570:	68fb      	ldr	r3, [r7, #12]
 8016572:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8016576:	d1ef      	bne.n	8016558 <SetSysClock+0x110>

    /* If that was successfull, we configure the PLL to use HSI as entry clock and to generate a system clock frequency of 64 MHz */
    if ((RCC->CR & RCC_CR_HSIRDY) != RESET) {
 8016578:	4b2b      	ldr	r3, [pc, #172]	; (8016628 <SetSysClock+0x1e0>)
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	f003 0302 	and.w	r3, r3, #2
 8016580:	2b00      	cmp	r3, #0
 8016582:	d04d      	beq.n	8016620 <SetSysClock+0x1d8>
      /* Enable Prefetch Buffer */
      FLASH->ACR |= FLASH_ACR_PRFTBE;
 8016584:	4b29      	ldr	r3, [pc, #164]	; (801662c <SetSysClock+0x1e4>)
 8016586:	4a29      	ldr	r2, [pc, #164]	; (801662c <SetSysClock+0x1e4>)
 8016588:	6812      	ldr	r2, [r2, #0]
 801658a:	f042 0210 	orr.w	r2, r2, #16
 801658e:	601a      	str	r2, [r3, #0]
 
      /* Flash 2 wait state */
      FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8016590:	4b26      	ldr	r3, [pc, #152]	; (801662c <SetSysClock+0x1e4>)
 8016592:	4a26      	ldr	r2, [pc, #152]	; (801662c <SetSysClock+0x1e4>)
 8016594:	6812      	ldr	r2, [r2, #0]
 8016596:	f022 0203 	bic.w	r2, r2, #3
 801659a:	601a      	str	r2, [r3, #0]
      FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;
 801659c:	4b23      	ldr	r3, [pc, #140]	; (801662c <SetSysClock+0x1e4>)
 801659e:	4a23      	ldr	r2, [pc, #140]	; (801662c <SetSysClock+0x1e4>)
 80165a0:	6812      	ldr	r2, [r2, #0]
 80165a2:	f042 0202 	orr.w	r2, r2, #2
 80165a6:	601a      	str	r2, [r3, #0]
 
      /* HCLK = SYSCLK */
      RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80165a8:	4b1f      	ldr	r3, [pc, #124]	; (8016628 <SetSysClock+0x1e0>)
 80165aa:	4a1f      	ldr	r2, [pc, #124]	; (8016628 <SetSysClock+0x1e0>)
 80165ac:	6852      	ldr	r2, [r2, #4]
 80165ae:	605a      	str	r2, [r3, #4]
 
      /* PCLK2 = HCLK */
      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80165b0:	4b1d      	ldr	r3, [pc, #116]	; (8016628 <SetSysClock+0x1e0>)
 80165b2:	4a1d      	ldr	r2, [pc, #116]	; (8016628 <SetSysClock+0x1e0>)
 80165b4:	6852      	ldr	r2, [r2, #4]
 80165b6:	605a      	str	r2, [r3, #4]
 
      /* PCLK1 = HCLK */
      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80165b8:	4b1b      	ldr	r3, [pc, #108]	; (8016628 <SetSysClock+0x1e0>)
 80165ba:	4a1b      	ldr	r2, [pc, #108]	; (8016628 <SetSysClock+0x1e0>)
 80165bc:	6852      	ldr	r2, [r2, #4]
 80165be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80165c2:	605a      	str	r2, [r3, #4]
 
      /*  PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz */
 
      /* Set Bits to 0 */
      RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80165c4:	4b18      	ldr	r3, [pc, #96]	; (8016628 <SetSysClock+0x1e0>)
 80165c6:	4a18      	ldr	r2, [pc, #96]	; (8016628 <SetSysClock+0x1e0>)
 80165c8:	6852      	ldr	r2, [r2, #4]
 80165ca:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80165ce:	605a      	str	r2, [r3, #4]
      /* Set Bits to 1 */
      RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL16);
 80165d0:	4b15      	ldr	r3, [pc, #84]	; (8016628 <SetSysClock+0x1e0>)
 80165d2:	4a15      	ldr	r2, [pc, #84]	; (8016628 <SetSysClock+0x1e0>)
 80165d4:	6852      	ldr	r2, [r2, #4]
 80165d6:	f442 1260 	orr.w	r2, r2, #3670016	; 0x380000
 80165da:	605a      	str	r2, [r3, #4]
 
      /* Enable PLL */
      RCC->CR |= RCC_CR_PLLON;
 80165dc:	4b12      	ldr	r3, [pc, #72]	; (8016628 <SetSysClock+0x1e0>)
 80165de:	4a12      	ldr	r2, [pc, #72]	; (8016628 <SetSysClock+0x1e0>)
 80165e0:	6812      	ldr	r2, [r2, #0]
 80165e2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80165e6:	601a      	str	r2, [r3, #0]
 
      /* Wait till PLL is ready */
      while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80165e8:	bf00      	nop
 80165ea:	4b0f      	ldr	r3, [pc, #60]	; (8016628 <SetSysClock+0x1e0>)
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	d0f9      	beq.n	80165ea <SetSysClock+0x1a2>
 
      /* Select PLL as system clock source */
      RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80165f6:	4b0c      	ldr	r3, [pc, #48]	; (8016628 <SetSysClock+0x1e0>)
 80165f8:	4a0b      	ldr	r2, [pc, #44]	; (8016628 <SetSysClock+0x1e0>)
 80165fa:	6852      	ldr	r2, [r2, #4]
 80165fc:	f022 0203 	bic.w	r2, r2, #3
 8016600:	605a      	str	r2, [r3, #4]
      RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8016602:	4b09      	ldr	r3, [pc, #36]	; (8016628 <SetSysClock+0x1e0>)
 8016604:	4a08      	ldr	r2, [pc, #32]	; (8016628 <SetSysClock+0x1e0>)
 8016606:	6852      	ldr	r2, [r2, #4]
 8016608:	f042 0202 	orr.w	r2, r2, #2
 801660c:	605a      	str	r2, [r3, #4]
 
      /* Wait till PLL is used as system clock source */
      while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08);
 801660e:	bf00      	nop
 8016610:	4b05      	ldr	r3, [pc, #20]	; (8016628 <SetSysClock+0x1e0>)
 8016612:	685b      	ldr	r3, [r3, #4]
 8016614:	f003 030c 	and.w	r3, r3, #12
 8016618:	2b08      	cmp	r3, #8
 801661a:	d1f9      	bne.n	8016610 <SetSysClock+0x1c8>
      SystemCoreClockUpdate();
 801661c:	f7ff fea2 	bl	8016364 <SystemCoreClockUpdate>
    }
  }
}
 8016620:	f107 0710 	add.w	r7, r7, #16
 8016624:	46bd      	mov	sp, r7
 8016626:	bd80      	pop	{r7, pc}
 8016628:	40021000 	.word	0x40021000
 801662c:	40022000 	.word	0x40022000

08016630 <cosf>:
 8016630:	f640 73d8 	movw	r3, #4056	; 0xfd8
 8016634:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8016638:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 801663c:	4601      	mov	r1, r0
 801663e:	429a      	cmp	r2, r3
 8016640:	b500      	push	{lr}
 8016642:	b083      	sub	sp, #12
 8016644:	dd15      	ble.n	8016672 <cosf+0x42>
 8016646:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801664a:	db03      	blt.n	8016654 <cosf+0x24>
 801664c:	f002 fb12 	bl	8018c74 <__aeabi_fsub>
 8016650:	b003      	add	sp, #12
 8016652:	bd00      	pop	{pc}
 8016654:	4669      	mov	r1, sp
 8016656:	f000 fda1 	bl	801719c <__ieee754_rem_pio2f>
 801665a:	f000 0203 	and.w	r2, r0, #3
 801665e:	9800      	ldr	r0, [sp, #0]
 8016660:	2a01      	cmp	r2, #1
 8016662:	d010      	beq.n	8016686 <cosf+0x56>
 8016664:	2a02      	cmp	r2, #2
 8016666:	d008      	beq.n	801667a <cosf+0x4a>
 8016668:	b99a      	cbnz	r2, 8016692 <cosf+0x62>
 801666a:	9901      	ldr	r1, [sp, #4]
 801666c:	f000 ff90 	bl	8017590 <__kernel_cosf>
 8016670:	e7ee      	b.n	8016650 <cosf+0x20>
 8016672:	2100      	movs	r1, #0
 8016674:	f000 ff8c 	bl	8017590 <__kernel_cosf>
 8016678:	e7ea      	b.n	8016650 <cosf+0x20>
 801667a:	9901      	ldr	r1, [sp, #4]
 801667c:	f000 ff88 	bl	8017590 <__kernel_cosf>
 8016680:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8016684:	e7e4      	b.n	8016650 <cosf+0x20>
 8016686:	9901      	ldr	r1, [sp, #4]
 8016688:	f001 fb8a 	bl	8017da0 <__kernel_sinf>
 801668c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8016690:	e7de      	b.n	8016650 <cosf+0x20>
 8016692:	2201      	movs	r2, #1
 8016694:	9901      	ldr	r1, [sp, #4]
 8016696:	f001 fb83 	bl	8017da0 <__kernel_sinf>
 801669a:	e7d9      	b.n	8016650 <cosf+0x20>

0801669c <sinf>:
 801669c:	f640 73d8 	movw	r3, #4056	; 0xfd8
 80166a0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80166a4:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 80166a8:	4601      	mov	r1, r0
 80166aa:	429a      	cmp	r2, r3
 80166ac:	b500      	push	{lr}
 80166ae:	b083      	sub	sp, #12
 80166b0:	dd16      	ble.n	80166e0 <sinf+0x44>
 80166b2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80166b6:	db03      	blt.n	80166c0 <sinf+0x24>
 80166b8:	f002 fadc 	bl	8018c74 <__aeabi_fsub>
 80166bc:	b003      	add	sp, #12
 80166be:	bd00      	pop	{pc}
 80166c0:	4669      	mov	r1, sp
 80166c2:	f000 fd6b 	bl	801719c <__ieee754_rem_pio2f>
 80166c6:	f000 0003 	and.w	r0, r0, #3
 80166ca:	2801      	cmp	r0, #1
 80166cc:	d015      	beq.n	80166fa <sinf+0x5e>
 80166ce:	2802      	cmp	r0, #2
 80166d0:	d00b      	beq.n	80166ea <sinf+0x4e>
 80166d2:	b9b8      	cbnz	r0, 8016704 <sinf+0x68>
 80166d4:	9800      	ldr	r0, [sp, #0]
 80166d6:	2201      	movs	r2, #1
 80166d8:	9901      	ldr	r1, [sp, #4]
 80166da:	f001 fb61 	bl	8017da0 <__kernel_sinf>
 80166de:	e7ed      	b.n	80166bc <sinf+0x20>
 80166e0:	2100      	movs	r1, #0
 80166e2:	2200      	movs	r2, #0
 80166e4:	f001 fb5c 	bl	8017da0 <__kernel_sinf>
 80166e8:	e7e8      	b.n	80166bc <sinf+0x20>
 80166ea:	9800      	ldr	r0, [sp, #0]
 80166ec:	2201      	movs	r2, #1
 80166ee:	9901      	ldr	r1, [sp, #4]
 80166f0:	f001 fb56 	bl	8017da0 <__kernel_sinf>
 80166f4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80166f8:	e7e0      	b.n	80166bc <sinf+0x20>
 80166fa:	9800      	ldr	r0, [sp, #0]
 80166fc:	9901      	ldr	r1, [sp, #4]
 80166fe:	f000 ff47 	bl	8017590 <__kernel_cosf>
 8016702:	e7db      	b.n	80166bc <sinf+0x20>
 8016704:	9800      	ldr	r0, [sp, #0]
 8016706:	9901      	ldr	r1, [sp, #4]
 8016708:	f000 ff42 	bl	8017590 <__kernel_cosf>
 801670c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8016710:	e7d4      	b.n	80166bc <sinf+0x20>
 8016712:	bf00      	nop

08016714 <log>:
 8016714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016718:	b08a      	sub	sp, #40	; 0x28
 801671a:	4604      	mov	r4, r0
 801671c:	460d      	mov	r5, r1
 801671e:	f000 f913 	bl	8016948 <__ieee754_log>
 8016722:	f240 284c 	movw	r8, #588	; 0x24c
 8016726:	f2c2 0800 	movt	r8, #8192	; 0x2000
 801672a:	f998 3000 	ldrsb.w	r3, [r8]
 801672e:	3301      	adds	r3, #1
 8016730:	4606      	mov	r6, r0
 8016732:	460f      	mov	r7, r1
 8016734:	d00b      	beq.n	801674e <log+0x3a>
 8016736:	4620      	mov	r0, r4
 8016738:	4629      	mov	r1, r5
 801673a:	f001 fbb1 	bl	8017ea0 <__fpclassifyd>
 801673e:	b130      	cbz	r0, 801674e <log+0x3a>
 8016740:	4620      	mov	r0, r4
 8016742:	4629      	mov	r1, r5
 8016744:	2200      	movs	r2, #0
 8016746:	2300      	movs	r3, #0
 8016748:	f002 fa0e 	bl	8018b68 <__aeabi_dcmpgt>
 801674c:	b120      	cbz	r0, 8016758 <log+0x44>
 801674e:	4630      	mov	r0, r6
 8016750:	4639      	mov	r1, r7
 8016752:	b00a      	add	sp, #40	; 0x28
 8016754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016758:	f898 6000 	ldrb.w	r6, [r8]
 801675c:	f24c 2368 	movw	r3, #49768	; 0xc268
 8016760:	f6c0 0301 	movt	r3, #2049	; 0x801
 8016764:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8016768:	9301      	str	r3, [sp, #4]
 801676a:	2300      	movs	r3, #0
 801676c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8016770:	9308      	str	r3, [sp, #32]
 8016772:	bb66      	cbnz	r6, 80167ce <log+0xba>
 8016774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016778:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801677c:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8016780:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016784:	4620      	mov	r0, r4
 8016786:	4629      	mov	r1, r5
 8016788:	2200      	movs	r2, #0
 801678a:	2300      	movs	r3, #0
 801678c:	f002 f9c4 	bl	8018b18 <__aeabi_dcmpeq>
 8016790:	b160      	cbz	r0, 80167ac <log+0x98>
 8016792:	2302      	movs	r3, #2
 8016794:	9300      	str	r3, [sp, #0]
 8016796:	429e      	cmp	r6, r3
 8016798:	d025      	beq.n	80167e6 <log+0xd2>
 801679a:	4668      	mov	r0, sp
 801679c:	f001 fba8 	bl	8017ef0 <matherr>
 80167a0:	b308      	cbz	r0, 80167e6 <log+0xd2>
 80167a2:	9b08      	ldr	r3, [sp, #32]
 80167a4:	bb23      	cbnz	r3, 80167f0 <log+0xdc>
 80167a6:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80167aa:	e7d0      	b.n	801674e <log+0x3a>
 80167ac:	2301      	movs	r3, #1
 80167ae:	2e02      	cmp	r6, #2
 80167b0:	9300      	str	r3, [sp, #0]
 80167b2:	d013      	beq.n	80167dc <log+0xc8>
 80167b4:	4668      	mov	r0, sp
 80167b6:	f001 fb9b 	bl	8017ef0 <matherr>
 80167ba:	b178      	cbz	r0, 80167dc <log+0xc8>
 80167bc:	f24c 206c 	movw	r0, #49772	; 0xc26c
 80167c0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80167c4:	f001 fb96 	bl	8017ef4 <nan>
 80167c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80167cc:	e7e9      	b.n	80167a2 <log+0x8e>
 80167ce:	2300      	movs	r3, #0
 80167d0:	2200      	movs	r2, #0
 80167d2:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80167d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80167da:	e7d3      	b.n	8016784 <log+0x70>
 80167dc:	f002 fd8e 	bl	80192fc <__errno>
 80167e0:	2321      	movs	r3, #33	; 0x21
 80167e2:	6003      	str	r3, [r0, #0]
 80167e4:	e7ea      	b.n	80167bc <log+0xa8>
 80167e6:	f002 fd89 	bl	80192fc <__errno>
 80167ea:	2322      	movs	r3, #34	; 0x22
 80167ec:	6003      	str	r3, [r0, #0]
 80167ee:	e7d8      	b.n	80167a2 <log+0x8e>
 80167f0:	f002 fd84 	bl	80192fc <__errno>
 80167f4:	9b08      	ldr	r3, [sp, #32]
 80167f6:	6003      	str	r3, [r0, #0]
 80167f8:	e7d5      	b.n	80167a6 <log+0x92>
 80167fa:	bf00      	nop

080167fc <asinf>:
 80167fc:	b570      	push	{r4, r5, r6, lr}
 80167fe:	b08a      	sub	sp, #40	; 0x28
 8016800:	4606      	mov	r6, r0
 8016802:	f000 fa99 	bl	8016d38 <__ieee754_asinf>
 8016806:	f240 244c 	movw	r4, #588	; 0x24c
 801680a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801680e:	f994 3000 	ldrsb.w	r3, [r4]
 8016812:	3301      	adds	r3, #1
 8016814:	4605      	mov	r5, r0
 8016816:	d003      	beq.n	8016820 <asinf+0x24>
 8016818:	4630      	mov	r0, r6
 801681a:	f001 fcdb 	bl	80181d4 <__fpclassifyf>
 801681e:	b910      	cbnz	r0, 8016826 <asinf+0x2a>
 8016820:	4628      	mov	r0, r5
 8016822:	b00a      	add	sp, #40	; 0x28
 8016824:	bd70      	pop	{r4, r5, r6, pc}
 8016826:	4630      	mov	r0, r6
 8016828:	f001 fc88 	bl	801813c <fabsf>
 801682c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8016830:	f002 fce6 	bl	8019200 <__aeabi_fcmpgt>
 8016834:	2800      	cmp	r0, #0
 8016836:	d0f3      	beq.n	8016820 <asinf+0x24>
 8016838:	f24c 2370 	movw	r3, #49776	; 0xc270
 801683c:	4630      	mov	r0, r6
 801683e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8016842:	9301      	str	r3, [sp, #4]
 8016844:	2301      	movs	r3, #1
 8016846:	9300      	str	r3, [sp, #0]
 8016848:	2300      	movs	r3, #0
 801684a:	9308      	str	r3, [sp, #32]
 801684c:	f001 fea8 	bl	80185a0 <__aeabi_f2d>
 8016850:	4602      	mov	r2, r0
 8016852:	f24c 206c 	movw	r0, #49772	; 0xc26c
 8016856:	f6c0 0001 	movt	r0, #2049	; 0x801
 801685a:	460b      	mov	r3, r1
 801685c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016860:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016864:	f001 fb46 	bl	8017ef4 <nan>
 8016868:	f994 3000 	ldrsb.w	r3, [r4]
 801686c:	2b02      	cmp	r3, #2
 801686e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016872:	d00b      	beq.n	801688c <asinf+0x90>
 8016874:	4668      	mov	r0, sp
 8016876:	f001 fb3b 	bl	8017ef0 <matherr>
 801687a:	b138      	cbz	r0, 801688c <asinf+0x90>
 801687c:	9b08      	ldr	r3, [sp, #32]
 801687e:	b953      	cbnz	r3, 8016896 <asinf+0x9a>
 8016880:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016884:	f002 f9a2 	bl	8018bcc <__aeabi_d2f>
 8016888:	4605      	mov	r5, r0
 801688a:	e7c9      	b.n	8016820 <asinf+0x24>
 801688c:	f002 fd36 	bl	80192fc <__errno>
 8016890:	2321      	movs	r3, #33	; 0x21
 8016892:	6003      	str	r3, [r0, #0]
 8016894:	e7f2      	b.n	801687c <asinf+0x80>
 8016896:	f002 fd31 	bl	80192fc <__errno>
 801689a:	9b08      	ldr	r3, [sp, #32]
 801689c:	6003      	str	r3, [r0, #0]
 801689e:	e7ef      	b.n	8016880 <asinf+0x84>

080168a0 <atan2f>:
 80168a0:	f000 bbd6 	b.w	8017050 <__ieee754_atan2f>

080168a4 <sqrtf>:
 80168a4:	b570      	push	{r4, r5, r6, lr}
 80168a6:	b08a      	sub	sp, #40	; 0x28
 80168a8:	4605      	mov	r5, r0
 80168aa:	f000 fe1d 	bl	80174e8 <__ieee754_sqrtf>
 80168ae:	f240 244c 	movw	r4, #588	; 0x24c
 80168b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80168b6:	f994 3000 	ldrsb.w	r3, [r4]
 80168ba:	3301      	adds	r3, #1
 80168bc:	4606      	mov	r6, r0
 80168be:	d008      	beq.n	80168d2 <sqrtf+0x2e>
 80168c0:	4628      	mov	r0, r5
 80168c2:	f001 fc87 	bl	80181d4 <__fpclassifyf>
 80168c6:	b120      	cbz	r0, 80168d2 <sqrtf+0x2e>
 80168c8:	4628      	mov	r0, r5
 80168ca:	2100      	movs	r1, #0
 80168cc:	f002 fc7a 	bl	80191c4 <__aeabi_fcmplt>
 80168d0:	b910      	cbnz	r0, 80168d8 <sqrtf+0x34>
 80168d2:	4630      	mov	r0, r6
 80168d4:	b00a      	add	sp, #40	; 0x28
 80168d6:	bd70      	pop	{r4, r5, r6, pc}
 80168d8:	f24c 2378 	movw	r3, #49784	; 0xc278
 80168dc:	4628      	mov	r0, r5
 80168de:	f6c0 0301 	movt	r3, #2049	; 0x801
 80168e2:	9301      	str	r3, [sp, #4]
 80168e4:	2301      	movs	r3, #1
 80168e6:	9300      	str	r3, [sp, #0]
 80168e8:	2300      	movs	r3, #0
 80168ea:	9308      	str	r3, [sp, #32]
 80168ec:	f001 fe58 	bl	80185a0 <__aeabi_f2d>
 80168f0:	7824      	ldrb	r4, [r4, #0]
 80168f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80168f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80168fa:	b97c      	cbnz	r4, 801691c <sqrtf+0x78>
 80168fc:	2200      	movs	r2, #0
 80168fe:	2300      	movs	r3, #0
 8016900:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016904:	4668      	mov	r0, sp
 8016906:	f001 faf3 	bl	8017ef0 <matherr>
 801690a:	b188      	cbz	r0, 8016930 <sqrtf+0x8c>
 801690c:	9b08      	ldr	r3, [sp, #32]
 801690e:	b9a3      	cbnz	r3, 801693a <sqrtf+0x96>
 8016910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016914:	f002 f95a 	bl	8018bcc <__aeabi_d2f>
 8016918:	4606      	mov	r6, r0
 801691a:	e7da      	b.n	80168d2 <sqrtf+0x2e>
 801691c:	2000      	movs	r0, #0
 801691e:	2100      	movs	r1, #0
 8016920:	4602      	mov	r2, r0
 8016922:	460b      	mov	r3, r1
 8016924:	f001 ffba 	bl	801889c <__aeabi_ddiv>
 8016928:	2c02      	cmp	r4, #2
 801692a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801692e:	d1e9      	bne.n	8016904 <sqrtf+0x60>
 8016930:	f002 fce4 	bl	80192fc <__errno>
 8016934:	2321      	movs	r3, #33	; 0x21
 8016936:	6003      	str	r3, [r0, #0]
 8016938:	e7e8      	b.n	801690c <sqrtf+0x68>
 801693a:	f002 fcdf 	bl	80192fc <__errno>
 801693e:	9b08      	ldr	r3, [sp, #32]
 8016940:	6003      	str	r3, [r0, #0]
 8016942:	e7e5      	b.n	8016910 <sqrtf+0x6c>
 8016944:	0000      	movs	r0, r0
	...

08016948 <__ieee754_log>:
 8016948:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801694c:	4602      	mov	r2, r0
 801694e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016952:	460b      	mov	r3, r1
 8016954:	b087      	sub	sp, #28
 8016956:	4604      	mov	r4, r0
 8016958:	460d      	mov	r5, r1
 801695a:	460e      	mov	r6, r1
 801695c:	da62      	bge.n	8016a24 <__ieee754_log+0xdc>
 801695e:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8016962:	4305      	orrs	r5, r0
 8016964:	f000 80fe 	beq.w	8016b64 <__ieee754_log+0x21c>
 8016968:	2900      	cmp	r1, #0
 801696a:	f2c0 817d 	blt.w	8016c68 <__ieee754_log+0x320>
 801696e:	2300      	movs	r3, #0
 8016970:	2200      	movs	r2, #0
 8016972:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8016976:	f06f 0735 	mvn.w	r7, #53	; 0x35
 801697a:	f001 fe65 	bl	8018648 <__aeabi_dmul>
 801697e:	460d      	mov	r5, r1
 8016980:	460b      	mov	r3, r1
 8016982:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016986:	4602      	mov	r2, r0
 8016988:	f6c7 71ef 	movt	r1, #32751	; 0x7fef
 801698c:	428d      	cmp	r5, r1
 801698e:	dc50      	bgt.n	8016a32 <__ieee754_log+0xea>
 8016990:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 8016994:	2300      	movs	r3, #0
 8016996:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 801699a:	4610      	mov	r0, r2
 801699c:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 80169a0:	2200      	movs	r2, #0
 80169a2:	f604 7464 	addw	r4, r4, #3940	; 0xf64
 80169a6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80169aa:	f404 1480 	and.w	r4, r4, #1048576	; 0x100000
 80169ae:	152d      	asrs	r5, r5, #20
 80169b0:	f084 5e7f 	eor.w	lr, r4, #1069547520	; 0x3fc00000
 80169b4:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80169b8:	f48e 1e40 	eor.w	lr, lr, #3145728	; 0x300000
 80169bc:	19ef      	adds	r7, r5, r7
 80169be:	ea4e 0106 	orr.w	r1, lr, r6
 80169c2:	eb07 5814 	add.w	r8, r7, r4, lsr #20
 80169c6:	f001 fc8b 	bl	80182e0 <__aeabi_dsub>
 80169ca:	1cb3      	adds	r3, r6, #2
 80169cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80169d0:	2200      	movs	r2, #0
 80169d2:	2b02      	cmp	r3, #2
 80169d4:	4682      	mov	sl, r0
 80169d6:	468b      	mov	fp, r1
 80169d8:	dc32      	bgt.n	8016a40 <__ieee754_log+0xf8>
 80169da:	2300      	movs	r3, #0
 80169dc:	f002 f89c 	bl	8018b18 <__aeabi_dcmpeq>
 80169e0:	2800      	cmp	r0, #0
 80169e2:	f000 80c8 	beq.w	8016b76 <__ieee754_log+0x22e>
 80169e6:	2000      	movs	r0, #0
 80169e8:	2100      	movs	r1, #0
 80169ea:	f1b8 0f00 	cmp.w	r8, #0
 80169ee:	d024      	beq.n	8016a3a <__ieee754_log+0xf2>
 80169f0:	4640      	mov	r0, r8
 80169f2:	f001 fdc3 	bl	801857c <__aeabi_i2d>
 80169f6:	a3a0      	add	r3, pc, #640	; (adr r3, 8016c78 <__ieee754_log+0x330>)
 80169f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169fc:	4606      	mov	r6, r0
 80169fe:	460f      	mov	r7, r1
 8016a00:	f001 fe22 	bl	8018648 <__aeabi_dmul>
 8016a04:	a39e      	add	r3, pc, #632	; (adr r3, 8016c80 <__ieee754_log+0x338>)
 8016a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a0a:	4604      	mov	r4, r0
 8016a0c:	460d      	mov	r5, r1
 8016a0e:	4630      	mov	r0, r6
 8016a10:	4639      	mov	r1, r7
 8016a12:	f001 fe19 	bl	8018648 <__aeabi_dmul>
 8016a16:	4602      	mov	r2, r0
 8016a18:	460b      	mov	r3, r1
 8016a1a:	4620      	mov	r0, r4
 8016a1c:	4629      	mov	r1, r5
 8016a1e:	f001 fc61 	bl	80182e4 <__adddf3>
 8016a22:	e00a      	b.n	8016a3a <__ieee754_log+0xf2>
 8016a24:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016a28:	2700      	movs	r7, #0
 8016a2a:	f6c7 71ef 	movt	r1, #32751	; 0x7fef
 8016a2e:	428d      	cmp	r5, r1
 8016a30:	ddae      	ble.n	8016990 <__ieee754_log+0x48>
 8016a32:	4610      	mov	r0, r2
 8016a34:	4619      	mov	r1, r3
 8016a36:	f001 fc55 	bl	80182e4 <__adddf3>
 8016a3a:	b007      	add	sp, #28
 8016a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016a44:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 8016a48:	f001 fc4c 	bl	80182e4 <__adddf3>
 8016a4c:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 8016a50:	3651      	adds	r6, #81	; 0x51
 8016a52:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 8016a56:	4337      	orrs	r7, r6
 8016a58:	4602      	mov	r2, r0
 8016a5a:	460b      	mov	r3, r1
 8016a5c:	4650      	mov	r0, sl
 8016a5e:	4659      	mov	r1, fp
 8016a60:	f001 ff1c 	bl	801889c <__aeabi_ddiv>
 8016a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016a68:	4640      	mov	r0, r8
 8016a6a:	f001 fd87 	bl	801857c <__aeabi_i2d>
 8016a6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016a72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016a76:	4602      	mov	r2, r0
 8016a78:	460b      	mov	r3, r1
 8016a7a:	f001 fde5 	bl	8018648 <__aeabi_dmul>
 8016a7e:	4602      	mov	r2, r0
 8016a80:	460b      	mov	r3, r1
 8016a82:	e9cd 0100 	strd	r0, r1, [sp]
 8016a86:	f001 fddf 	bl	8018648 <__aeabi_dmul>
 8016a8a:	a37f      	add	r3, pc, #508	; (adr r3, 8016c88 <__ieee754_log+0x340>)
 8016a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a90:	4604      	mov	r4, r0
 8016a92:	460d      	mov	r5, r1
 8016a94:	f001 fdd8 	bl	8018648 <__aeabi_dmul>
 8016a98:	a37d      	add	r3, pc, #500	; (adr r3, 8016c90 <__ieee754_log+0x348>)
 8016a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a9e:	f001 fc21 	bl	80182e4 <__adddf3>
 8016aa2:	4622      	mov	r2, r4
 8016aa4:	462b      	mov	r3, r5
 8016aa6:	f001 fdcf 	bl	8018648 <__aeabi_dmul>
 8016aaa:	a37b      	add	r3, pc, #492	; (adr r3, 8016c98 <__ieee754_log+0x350>)
 8016aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ab0:	f001 fc18 	bl	80182e4 <__adddf3>
 8016ab4:	4622      	mov	r2, r4
 8016ab6:	462b      	mov	r3, r5
 8016ab8:	f001 fdc6 	bl	8018648 <__aeabi_dmul>
 8016abc:	a378      	add	r3, pc, #480	; (adr r3, 8016ca0 <__ieee754_log+0x358>)
 8016abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ac2:	f001 fc0f 	bl	80182e4 <__adddf3>
 8016ac6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016aca:	f001 fdbd 	bl	8018648 <__aeabi_dmul>
 8016ace:	a376      	add	r3, pc, #472	; (adr r3, 8016ca8 <__ieee754_log+0x360>)
 8016ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ad4:	e9cd 0100 	strd	r0, r1, [sp]
 8016ad8:	4620      	mov	r0, r4
 8016ada:	4629      	mov	r1, r5
 8016adc:	f001 fdb4 	bl	8018648 <__aeabi_dmul>
 8016ae0:	a373      	add	r3, pc, #460	; (adr r3, 8016cb0 <__ieee754_log+0x368>)
 8016ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ae6:	f001 fbfd 	bl	80182e4 <__adddf3>
 8016aea:	4622      	mov	r2, r4
 8016aec:	462b      	mov	r3, r5
 8016aee:	f001 fdab 	bl	8018648 <__aeabi_dmul>
 8016af2:	a371      	add	r3, pc, #452	; (adr r3, 8016cb8 <__ieee754_log+0x370>)
 8016af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016af8:	f001 fbf4 	bl	80182e4 <__adddf3>
 8016afc:	4622      	mov	r2, r4
 8016afe:	462b      	mov	r3, r5
 8016b00:	f001 fda2 	bl	8018648 <__aeabi_dmul>
 8016b04:	4602      	mov	r2, r0
 8016b06:	460b      	mov	r3, r1
 8016b08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b0c:	f001 fbea 	bl	80182e4 <__adddf3>
 8016b10:	2f00      	cmp	r7, #0
 8016b12:	4604      	mov	r4, r0
 8016b14:	460d      	mov	r5, r1
 8016b16:	dd58      	ble.n	8016bca <__ieee754_log+0x282>
 8016b18:	2300      	movs	r3, #0
 8016b1a:	2200      	movs	r2, #0
 8016b1c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8016b20:	4650      	mov	r0, sl
 8016b22:	4659      	mov	r1, fp
 8016b24:	f001 fd90 	bl	8018648 <__aeabi_dmul>
 8016b28:	4652      	mov	r2, sl
 8016b2a:	465b      	mov	r3, fp
 8016b2c:	f001 fd8c 	bl	8018648 <__aeabi_dmul>
 8016b30:	4606      	mov	r6, r0
 8016b32:	460f      	mov	r7, r1
 8016b34:	f1b8 0f00 	cmp.w	r8, #0
 8016b38:	d163      	bne.n	8016c02 <__ieee754_log+0x2ba>
 8016b3a:	4622      	mov	r2, r4
 8016b3c:	462b      	mov	r3, r5
 8016b3e:	f001 fbd1 	bl	80182e4 <__adddf3>
 8016b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016b46:	f001 fd7f 	bl	8018648 <__aeabi_dmul>
 8016b4a:	4602      	mov	r2, r0
 8016b4c:	460b      	mov	r3, r1
 8016b4e:	4630      	mov	r0, r6
 8016b50:	4639      	mov	r1, r7
 8016b52:	f001 fbc5 	bl	80182e0 <__aeabi_dsub>
 8016b56:	4602      	mov	r2, r0
 8016b58:	460b      	mov	r3, r1
 8016b5a:	4650      	mov	r0, sl
 8016b5c:	4659      	mov	r1, fp
 8016b5e:	f001 fbbf 	bl	80182e0 <__aeabi_dsub>
 8016b62:	e76a      	b.n	8016a3a <__ieee754_log+0xf2>
 8016b64:	2100      	movs	r1, #0
 8016b66:	2000      	movs	r0, #0
 8016b68:	2200      	movs	r2, #0
 8016b6a:	2300      	movs	r3, #0
 8016b6c:	f2cc 3150 	movt	r1, #50000	; 0xc350
 8016b70:	f001 fe94 	bl	801889c <__aeabi_ddiv>
 8016b74:	e761      	b.n	8016a3a <__ieee754_log+0xf2>
 8016b76:	4652      	mov	r2, sl
 8016b78:	465b      	mov	r3, fp
 8016b7a:	4650      	mov	r0, sl
 8016b7c:	4659      	mov	r1, fp
 8016b7e:	f001 fd63 	bl	8018648 <__aeabi_dmul>
 8016b82:	a34f      	add	r3, pc, #316	; (adr r3, 8016cc0 <__ieee754_log+0x378>)
 8016b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b88:	4604      	mov	r4, r0
 8016b8a:	460d      	mov	r5, r1
 8016b8c:	4650      	mov	r0, sl
 8016b8e:	4659      	mov	r1, fp
 8016b90:	f001 fd5a 	bl	8018648 <__aeabi_dmul>
 8016b94:	460b      	mov	r3, r1
 8016b96:	2100      	movs	r1, #0
 8016b98:	4602      	mov	r2, r0
 8016b9a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8016b9e:	2000      	movs	r0, #0
 8016ba0:	f001 fb9e 	bl	80182e0 <__aeabi_dsub>
 8016ba4:	4602      	mov	r2, r0
 8016ba6:	460b      	mov	r3, r1
 8016ba8:	4620      	mov	r0, r4
 8016baa:	4629      	mov	r1, r5
 8016bac:	f001 fd4c 	bl	8018648 <__aeabi_dmul>
 8016bb0:	4604      	mov	r4, r0
 8016bb2:	460d      	mov	r5, r1
 8016bb4:	f1b8 0f00 	cmp.w	r8, #0
 8016bb8:	f040 8086 	bne.w	8016cc8 <__ieee754_log+0x380>
 8016bbc:	4650      	mov	r0, sl
 8016bbe:	4659      	mov	r1, fp
 8016bc0:	4622      	mov	r2, r4
 8016bc2:	462b      	mov	r3, r5
 8016bc4:	f001 fb8c 	bl	80182e0 <__aeabi_dsub>
 8016bc8:	e737      	b.n	8016a3a <__ieee754_log+0xf2>
 8016bca:	f1b8 0f00 	cmp.w	r8, #0
 8016bce:	f000 809f 	beq.w	8016d10 <__ieee754_log+0x3c8>
 8016bd2:	a329      	add	r3, pc, #164	; (adr r3, 8016c78 <__ieee754_log+0x330>)
 8016bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016bdc:	f001 fd34 	bl	8018648 <__aeabi_dmul>
 8016be0:	4622      	mov	r2, r4
 8016be2:	462b      	mov	r3, r5
 8016be4:	4606      	mov	r6, r0
 8016be6:	460f      	mov	r7, r1
 8016be8:	4650      	mov	r0, sl
 8016bea:	4659      	mov	r1, fp
 8016bec:	f001 fb78 	bl	80182e0 <__aeabi_dsub>
 8016bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016bf4:	f001 fd28 	bl	8018648 <__aeabi_dmul>
 8016bf8:	4604      	mov	r4, r0
 8016bfa:	460d      	mov	r5, r1
 8016bfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016c00:	e070      	b.n	8016ce4 <__ieee754_log+0x39c>
 8016c02:	a31d      	add	r3, pc, #116	; (adr r3, 8016c78 <__ieee754_log+0x330>)
 8016c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016c0c:	f001 fd1c 	bl	8018648 <__aeabi_dmul>
 8016c10:	4622      	mov	r2, r4
 8016c12:	462b      	mov	r3, r5
 8016c14:	4680      	mov	r8, r0
 8016c16:	4689      	mov	r9, r1
 8016c18:	4630      	mov	r0, r6
 8016c1a:	4639      	mov	r1, r7
 8016c1c:	f001 fb62 	bl	80182e4 <__adddf3>
 8016c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c24:	f001 fd10 	bl	8018648 <__aeabi_dmul>
 8016c28:	a315      	add	r3, pc, #84	; (adr r3, 8016c80 <__ieee754_log+0x338>)
 8016c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c2e:	4604      	mov	r4, r0
 8016c30:	460d      	mov	r5, r1
 8016c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016c36:	f001 fd07 	bl	8018648 <__aeabi_dmul>
 8016c3a:	4602      	mov	r2, r0
 8016c3c:	460b      	mov	r3, r1
 8016c3e:	4620      	mov	r0, r4
 8016c40:	4629      	mov	r1, r5
 8016c42:	f001 fb4f 	bl	80182e4 <__adddf3>
 8016c46:	4602      	mov	r2, r0
 8016c48:	460b      	mov	r3, r1
 8016c4a:	4630      	mov	r0, r6
 8016c4c:	4639      	mov	r1, r7
 8016c4e:	f001 fb47 	bl	80182e0 <__aeabi_dsub>
 8016c52:	4652      	mov	r2, sl
 8016c54:	465b      	mov	r3, fp
 8016c56:	f001 fb43 	bl	80182e0 <__aeabi_dsub>
 8016c5a:	4602      	mov	r2, r0
 8016c5c:	460b      	mov	r3, r1
 8016c5e:	4640      	mov	r0, r8
 8016c60:	4649      	mov	r1, r9
 8016c62:	f001 fb3d 	bl	80182e0 <__aeabi_dsub>
 8016c66:	e6e8      	b.n	8016a3a <__ieee754_log+0xf2>
 8016c68:	f001 fb3a 	bl	80182e0 <__aeabi_dsub>
 8016c6c:	2200      	movs	r2, #0
 8016c6e:	2300      	movs	r3, #0
 8016c70:	f001 fe14 	bl	801889c <__aeabi_ddiv>
 8016c74:	e6e1      	b.n	8016a3a <__ieee754_log+0xf2>
 8016c76:	bf00      	nop
 8016c78:	fee00000 	.word	0xfee00000
 8016c7c:	3fe62e42 	.word	0x3fe62e42
 8016c80:	35793c76 	.word	0x35793c76
 8016c84:	3dea39ef 	.word	0x3dea39ef
 8016c88:	df3e5244 	.word	0xdf3e5244
 8016c8c:	3fc2f112 	.word	0x3fc2f112
 8016c90:	96cb03de 	.word	0x96cb03de
 8016c94:	3fc74664 	.word	0x3fc74664
 8016c98:	94229359 	.word	0x94229359
 8016c9c:	3fd24924 	.word	0x3fd24924
 8016ca0:	55555593 	.word	0x55555593
 8016ca4:	3fe55555 	.word	0x3fe55555
 8016ca8:	d078c69f 	.word	0xd078c69f
 8016cac:	3fc39a09 	.word	0x3fc39a09
 8016cb0:	1d8e78af 	.word	0x1d8e78af
 8016cb4:	3fcc71c5 	.word	0x3fcc71c5
 8016cb8:	9997fa04 	.word	0x9997fa04
 8016cbc:	3fd99999 	.word	0x3fd99999
 8016cc0:	55555555 	.word	0x55555555
 8016cc4:	3fd55555 	.word	0x3fd55555
 8016cc8:	4640      	mov	r0, r8
 8016cca:	f001 fc57 	bl	801857c <__aeabi_i2d>
 8016cce:	a316      	add	r3, pc, #88	; (adr r3, 8016d28 <__ieee754_log+0x3e0>)
 8016cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cd4:	4680      	mov	r8, r0
 8016cd6:	4689      	mov	r9, r1
 8016cd8:	f001 fcb6 	bl	8018648 <__aeabi_dmul>
 8016cdc:	4606      	mov	r6, r0
 8016cde:	460f      	mov	r7, r1
 8016ce0:	4640      	mov	r0, r8
 8016ce2:	4649      	mov	r1, r9
 8016ce4:	a312      	add	r3, pc, #72	; (adr r3, 8016d30 <__ieee754_log+0x3e8>)
 8016ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cea:	f001 fcad 	bl	8018648 <__aeabi_dmul>
 8016cee:	4602      	mov	r2, r0
 8016cf0:	460b      	mov	r3, r1
 8016cf2:	4620      	mov	r0, r4
 8016cf4:	4629      	mov	r1, r5
 8016cf6:	f001 faf3 	bl	80182e0 <__aeabi_dsub>
 8016cfa:	4652      	mov	r2, sl
 8016cfc:	465b      	mov	r3, fp
 8016cfe:	f001 faef 	bl	80182e0 <__aeabi_dsub>
 8016d02:	4602      	mov	r2, r0
 8016d04:	460b      	mov	r3, r1
 8016d06:	4630      	mov	r0, r6
 8016d08:	4639      	mov	r1, r7
 8016d0a:	f001 fae9 	bl	80182e0 <__aeabi_dsub>
 8016d0e:	e694      	b.n	8016a3a <__ieee754_log+0xf2>
 8016d10:	4622      	mov	r2, r4
 8016d12:	462b      	mov	r3, r5
 8016d14:	4650      	mov	r0, sl
 8016d16:	4659      	mov	r1, fp
 8016d18:	f001 fae2 	bl	80182e0 <__aeabi_dsub>
 8016d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016d20:	f001 fc92 	bl	8018648 <__aeabi_dmul>
 8016d24:	e717      	b.n	8016b56 <__ieee754_log+0x20e>
 8016d26:	bf00      	nop
 8016d28:	fee00000 	.word	0xfee00000
 8016d2c:	3fe62e42 	.word	0x3fe62e42
 8016d30:	35793c76 	.word	0x35793c76
 8016d34:	3dea39ef 	.word	0x3dea39ef

08016d38 <__ieee754_asinf>:
 8016d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d3c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8016d40:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8016d44:	4604      	mov	r4, r0
 8016d46:	4606      	mov	r6, r0
 8016d48:	f000 80fd 	beq.w	8016f46 <__ieee754_asinf+0x20e>
 8016d4c:	f300 80d5 	bgt.w	8016efa <__ieee754_asinf+0x1c2>
 8016d50:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8016d54:	da10      	bge.n	8016d78 <__ieee754_asinf+0x40>
 8016d56:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 8016d5a:	f280 810a 	bge.w	8016f72 <__ieee754_asinf+0x23a>
 8016d5e:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 8016d62:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8016d66:	f001 ff87 	bl	8018c78 <__addsf3>
 8016d6a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8016d6e:	f002 fa47 	bl	8019200 <__aeabi_fcmpgt>
 8016d72:	2800      	cmp	r0, #0
 8016d74:	f040 80c8 	bne.w	8016f08 <__ieee754_asinf+0x1d0>
 8016d78:	4620      	mov	r0, r4
 8016d7a:	f001 f9df 	bl	801813c <fabsf>
 8016d7e:	4601      	mov	r1, r0
 8016d80:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8016d84:	f001 ff76 	bl	8018c74 <__aeabi_fsub>
 8016d88:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8016d8c:	f002 f87c 	bl	8018e88 <__aeabi_fmul>
 8016d90:	f64e 7108 	movw	r1, #61192	; 0xef08
 8016d94:	f6c3 0111 	movt	r1, #14353	; 0x3811
 8016d98:	4604      	mov	r4, r0
 8016d9a:	f002 f875 	bl	8018e88 <__aeabi_fmul>
 8016d9e:	f647 7104 	movw	r1, #32516	; 0x7f04
 8016da2:	f6c3 214f 	movt	r1, #14927	; 0x3a4f
 8016da6:	f001 ff67 	bl	8018c78 <__addsf3>
 8016daa:	4621      	mov	r1, r4
 8016dac:	f002 f86c 	bl	8018e88 <__aeabi_fmul>
 8016db0:	f241 1146 	movw	r1, #4422	; 0x1146
 8016db4:	f6c3 5124 	movt	r1, #15652	; 0x3d24
 8016db8:	f001 ff5c 	bl	8018c74 <__aeabi_fsub>
 8016dbc:	4621      	mov	r1, r4
 8016dbe:	f002 f863 	bl	8018e88 <__aeabi_fmul>
 8016dc2:	f640 21a8 	movw	r1, #2728	; 0xaa8
 8016dc6:	f6c3 614e 	movt	r1, #15950	; 0x3e4e
 8016dca:	f001 ff55 	bl	8018c78 <__addsf3>
 8016dce:	4621      	mov	r1, r4
 8016dd0:	f002 f85a 	bl	8018e88 <__aeabi_fmul>
 8016dd4:	f24b 0190 	movw	r1, #45200	; 0xb090
 8016dd8:	f6c3 61a6 	movt	r1, #16038	; 0x3ea6
 8016ddc:	f001 ff4a 	bl	8018c74 <__aeabi_fsub>
 8016de0:	4621      	mov	r1, r4
 8016de2:	f002 f851 	bl	8018e88 <__aeabi_fmul>
 8016de6:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8016dea:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8016dee:	f001 ff43 	bl	8018c78 <__addsf3>
 8016df2:	4621      	mov	r1, r4
 8016df4:	f002 f848 	bl	8018e88 <__aeabi_fmul>
 8016df8:	f24c 612e 	movw	r1, #50734	; 0xc62e
 8016dfc:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 8016e00:	4681      	mov	r9, r0
 8016e02:	4620      	mov	r0, r4
 8016e04:	f002 f840 	bl	8018e88 <__aeabi_fmul>
 8016e08:	f243 3161 	movw	r1, #13153	; 0x3361
 8016e0c:	f6c3 7130 	movt	r1, #16176	; 0x3f30
 8016e10:	f001 ff30 	bl	8018c74 <__aeabi_fsub>
 8016e14:	4621      	mov	r1, r4
 8016e16:	f002 f837 	bl	8018e88 <__aeabi_fmul>
 8016e1a:	f245 712d 	movw	r1, #22317	; 0x572d
 8016e1e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8016e22:	f001 ff29 	bl	8018c78 <__addsf3>
 8016e26:	4621      	mov	r1, r4
 8016e28:	f002 f82e 	bl	8018e88 <__aeabi_fmul>
 8016e2c:	f24d 1139 	movw	r1, #53561	; 0xd139
 8016e30:	f2c4 0119 	movt	r1, #16409	; 0x4019
 8016e34:	f001 ff1e 	bl	8018c74 <__aeabi_fsub>
 8016e38:	4621      	mov	r1, r4
 8016e3a:	f002 f825 	bl	8018e88 <__aeabi_fmul>
 8016e3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8016e42:	f001 ff19 	bl	8018c78 <__addsf3>
 8016e46:	4680      	mov	r8, r0
 8016e48:	4620      	mov	r0, r4
 8016e4a:	f000 fb4d 	bl	80174e8 <__ieee754_sqrtf>
 8016e4e:	f649 1399 	movw	r3, #39321	; 0x9999
 8016e52:	f6c3 7379 	movt	r3, #16249	; 0x3f79
 8016e56:	429d      	cmp	r5, r3
 8016e58:	4607      	mov	r7, r0
 8016e5a:	dc58      	bgt.n	8016f0e <__ieee754_asinf+0x1d6>
 8016e5c:	4601      	mov	r1, r0
 8016e5e:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 8016e62:	f001 ff09 	bl	8018c78 <__addsf3>
 8016e66:	4641      	mov	r1, r8
 8016e68:	f025 050f 	bic.w	r5, r5, #15
 8016e6c:	4682      	mov	sl, r0
 8016e6e:	4648      	mov	r0, r9
 8016e70:	f002 f8be 	bl	8018ff0 <__aeabi_fdiv>
 8016e74:	4601      	mov	r1, r0
 8016e76:	4650      	mov	r0, sl
 8016e78:	f002 f806 	bl	8018e88 <__aeabi_fmul>
 8016e7c:	4629      	mov	r1, r5
 8016e7e:	4680      	mov	r8, r0
 8016e80:	4628      	mov	r0, r5
 8016e82:	f002 f801 	bl	8018e88 <__aeabi_fmul>
 8016e86:	4601      	mov	r1, r0
 8016e88:	4620      	mov	r0, r4
 8016e8a:	f001 fef3 	bl	8018c74 <__aeabi_fsub>
 8016e8e:	4629      	mov	r1, r5
 8016e90:	4604      	mov	r4, r0
 8016e92:	4638      	mov	r0, r7
 8016e94:	f001 fef0 	bl	8018c78 <__addsf3>
 8016e98:	4601      	mov	r1, r0
 8016e9a:	4620      	mov	r0, r4
 8016e9c:	f002 f8a8 	bl	8018ff0 <__aeabi_fdiv>
 8016ea0:	4601      	mov	r1, r0
 8016ea2:	f001 fee9 	bl	8018c78 <__addsf3>
 8016ea6:	4601      	mov	r1, r0
 8016ea8:	f64b 502e 	movw	r0, #48430	; 0xbd2e
 8016eac:	f2cb 303b 	movt	r0, #45883	; 0xb33b
 8016eb0:	f001 fee0 	bl	8018c74 <__aeabi_fsub>
 8016eb4:	4601      	mov	r1, r0
 8016eb6:	4640      	mov	r0, r8
 8016eb8:	f001 fedc 	bl	8018c74 <__aeabi_fsub>
 8016ebc:	4629      	mov	r1, r5
 8016ebe:	4604      	mov	r4, r0
 8016ec0:	4628      	mov	r0, r5
 8016ec2:	f001 fed9 	bl	8018c78 <__addsf3>
 8016ec6:	4601      	mov	r1, r0
 8016ec8:	f640 70db 	movw	r0, #4059	; 0xfdb
 8016ecc:	f6c3 7049 	movt	r0, #16201	; 0x3f49
 8016ed0:	f001 fed0 	bl	8018c74 <__aeabi_fsub>
 8016ed4:	4601      	mov	r1, r0
 8016ed6:	4620      	mov	r0, r4
 8016ed8:	f001 fecc 	bl	8018c74 <__aeabi_fsub>
 8016edc:	4601      	mov	r1, r0
 8016ede:	f640 70db 	movw	r0, #4059	; 0xfdb
 8016ee2:	f6c3 7049 	movt	r0, #16201	; 0x3f49
 8016ee6:	f001 fec5 	bl	8018c74 <__aeabi_fsub>
 8016eea:	2e00      	cmp	r6, #0
 8016eec:	bfd4      	ite	le
 8016eee:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 8016ef2:	4604      	movgt	r4, r0
 8016ef4:	4620      	mov	r0, r4
 8016ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016efa:	4601      	mov	r1, r0
 8016efc:	f001 feba 	bl	8018c74 <__aeabi_fsub>
 8016f00:	4601      	mov	r1, r0
 8016f02:	f002 f875 	bl	8018ff0 <__aeabi_fdiv>
 8016f06:	4604      	mov	r4, r0
 8016f08:	4620      	mov	r0, r4
 8016f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f0e:	4641      	mov	r1, r8
 8016f10:	4648      	mov	r0, r9
 8016f12:	f002 f86d 	bl	8018ff0 <__aeabi_fdiv>
 8016f16:	4601      	mov	r1, r0
 8016f18:	4638      	mov	r0, r7
 8016f1a:	f001 ffb5 	bl	8018e88 <__aeabi_fmul>
 8016f1e:	4639      	mov	r1, r7
 8016f20:	f001 feaa 	bl	8018c78 <__addsf3>
 8016f24:	4601      	mov	r1, r0
 8016f26:	f001 fea7 	bl	8018c78 <__addsf3>
 8016f2a:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8016f2e:	f2c3 313b 	movt	r1, #13115	; 0x333b
 8016f32:	f001 fea1 	bl	8018c78 <__addsf3>
 8016f36:	4601      	mov	r1, r0
 8016f38:	f640 70db 	movw	r0, #4059	; 0xfdb
 8016f3c:	f6c3 70c9 	movt	r0, #16329	; 0x3fc9
 8016f40:	f001 fe98 	bl	8018c74 <__aeabi_fsub>
 8016f44:	e7d1      	b.n	8016eea <__ieee754_asinf+0x1b2>
 8016f46:	f640 71db 	movw	r1, #4059	; 0xfdb
 8016f4a:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 8016f4e:	f001 ff9b 	bl	8018e88 <__aeabi_fmul>
 8016f52:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8016f56:	f2cb 313b 	movt	r1, #45883	; 0xb33b
 8016f5a:	4605      	mov	r5, r0
 8016f5c:	4620      	mov	r0, r4
 8016f5e:	f001 ff93 	bl	8018e88 <__aeabi_fmul>
 8016f62:	4601      	mov	r1, r0
 8016f64:	4628      	mov	r0, r5
 8016f66:	f001 fe87 	bl	8018c78 <__addsf3>
 8016f6a:	4604      	mov	r4, r0
 8016f6c:	4620      	mov	r0, r4
 8016f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f72:	4601      	mov	r1, r0
 8016f74:	f001 ff88 	bl	8018e88 <__aeabi_fmul>
 8016f78:	f64e 7108 	movw	r1, #61192	; 0xef08
 8016f7c:	f6c3 0111 	movt	r1, #14353	; 0x3811
 8016f80:	4605      	mov	r5, r0
 8016f82:	f001 ff81 	bl	8018e88 <__aeabi_fmul>
 8016f86:	f647 7104 	movw	r1, #32516	; 0x7f04
 8016f8a:	f6c3 214f 	movt	r1, #14927	; 0x3a4f
 8016f8e:	f001 fe73 	bl	8018c78 <__addsf3>
 8016f92:	4629      	mov	r1, r5
 8016f94:	f001 ff78 	bl	8018e88 <__aeabi_fmul>
 8016f98:	f241 1146 	movw	r1, #4422	; 0x1146
 8016f9c:	f6c3 5124 	movt	r1, #15652	; 0x3d24
 8016fa0:	f001 fe68 	bl	8018c74 <__aeabi_fsub>
 8016fa4:	4629      	mov	r1, r5
 8016fa6:	f001 ff6f 	bl	8018e88 <__aeabi_fmul>
 8016faa:	f640 21a8 	movw	r1, #2728	; 0xaa8
 8016fae:	f6c3 614e 	movt	r1, #15950	; 0x3e4e
 8016fb2:	f001 fe61 	bl	8018c78 <__addsf3>
 8016fb6:	4629      	mov	r1, r5
 8016fb8:	f001 ff66 	bl	8018e88 <__aeabi_fmul>
 8016fbc:	f24b 0190 	movw	r1, #45200	; 0xb090
 8016fc0:	f6c3 61a6 	movt	r1, #16038	; 0x3ea6
 8016fc4:	f001 fe56 	bl	8018c74 <__aeabi_fsub>
 8016fc8:	4629      	mov	r1, r5
 8016fca:	f001 ff5d 	bl	8018e88 <__aeabi_fmul>
 8016fce:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8016fd2:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8016fd6:	f001 fe4f 	bl	8018c78 <__addsf3>
 8016fda:	4629      	mov	r1, r5
 8016fdc:	f001 ff54 	bl	8018e88 <__aeabi_fmul>
 8016fe0:	f24c 612e 	movw	r1, #50734	; 0xc62e
 8016fe4:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 8016fe8:	4606      	mov	r6, r0
 8016fea:	4628      	mov	r0, r5
 8016fec:	f001 ff4c 	bl	8018e88 <__aeabi_fmul>
 8016ff0:	f243 3161 	movw	r1, #13153	; 0x3361
 8016ff4:	f6c3 7130 	movt	r1, #16176	; 0x3f30
 8016ff8:	f001 fe3c 	bl	8018c74 <__aeabi_fsub>
 8016ffc:	4629      	mov	r1, r5
 8016ffe:	f001 ff43 	bl	8018e88 <__aeabi_fmul>
 8017002:	f245 712d 	movw	r1, #22317	; 0x572d
 8017006:	f2c4 0101 	movt	r1, #16385	; 0x4001
 801700a:	f001 fe35 	bl	8018c78 <__addsf3>
 801700e:	4629      	mov	r1, r5
 8017010:	f001 ff3a 	bl	8018e88 <__aeabi_fmul>
 8017014:	f24d 1139 	movw	r1, #53561	; 0xd139
 8017018:	f2c4 0119 	movt	r1, #16409	; 0x4019
 801701c:	f001 fe2a 	bl	8018c74 <__aeabi_fsub>
 8017020:	4629      	mov	r1, r5
 8017022:	f001 ff31 	bl	8018e88 <__aeabi_fmul>
 8017026:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801702a:	f001 fe25 	bl	8018c78 <__addsf3>
 801702e:	4601      	mov	r1, r0
 8017030:	4630      	mov	r0, r6
 8017032:	f001 ffdd 	bl	8018ff0 <__aeabi_fdiv>
 8017036:	4601      	mov	r1, r0
 8017038:	4620      	mov	r0, r4
 801703a:	f001 ff25 	bl	8018e88 <__aeabi_fmul>
 801703e:	4601      	mov	r1, r0
 8017040:	4620      	mov	r0, r4
 8017042:	f001 fe19 	bl	8018c78 <__addsf3>
 8017046:	4604      	mov	r4, r0
 8017048:	4620      	mov	r0, r4
 801704a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801704e:	bf00      	nop

08017050 <__ieee754_atan2f>:
 8017050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017052:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8017056:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 801705a:	4603      	mov	r3, r0
 801705c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8017060:	bfd8      	it	le
 8017062:	f1b6 4fff 	cmple.w	r6, #2139095040	; 0x7f800000
 8017066:	4605      	mov	r5, r0
 8017068:	dc45      	bgt.n	80170f6 <__ieee754_atan2f+0xa6>
 801706a:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 801706e:	d04c      	beq.n	801710a <__ieee754_atan2f+0xba>
 8017070:	178f      	asrs	r7, r1, #30
 8017072:	f007 0702 	and.w	r7, r7, #2
 8017076:	ea47 77d0 	orr.w	r7, r7, r0, lsr #31
 801707a:	b94c      	cbnz	r4, 8017090 <__ieee754_atan2f+0x40>
 801707c:	2f02      	cmp	r7, #2
 801707e:	d03f      	beq.n	8017100 <__ieee754_atan2f+0xb0>
 8017080:	2f03      	cmp	r7, #3
 8017082:	d103      	bne.n	801708c <__ieee754_atan2f+0x3c>
 8017084:	f640 73db 	movw	r3, #4059	; 0xfdb
 8017088:	f2cc 0349 	movt	r3, #49225	; 0xc049
 801708c:	4618      	mov	r0, r3
 801708e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017090:	b336      	cbz	r6, 80170e0 <__ieee754_atan2f+0x90>
 8017092:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8017096:	d055      	beq.n	8017144 <__ieee754_atan2f+0xf4>
 8017098:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801709c:	d020      	beq.n	80170e0 <__ieee754_atan2f+0x90>
 801709e:	1ba4      	subs	r4, r4, r6
 80170a0:	15e4      	asrs	r4, r4, #23
 80170a2:	2c3c      	cmp	r4, #60	; 0x3c
 80170a4:	bfc4      	itt	gt
 80170a6:	f640 70db 	movwgt	r0, #4059	; 0xfdb
 80170aa:	f6c3 70c9 	movtgt	r0, #16329	; 0x3fc9
 80170ae:	dd30      	ble.n	8017112 <__ieee754_atan2f+0xc2>
 80170b0:	2f01      	cmp	r7, #1
 80170b2:	bf08      	it	eq
 80170b4:	f100 4300 	addeq.w	r3, r0, #2147483648	; 0x80000000
 80170b8:	d0e8      	beq.n	801708c <__ieee754_atan2f+0x3c>
 80170ba:	2f02      	cmp	r7, #2
 80170bc:	d033      	beq.n	8017126 <__ieee754_atan2f+0xd6>
 80170be:	4603      	mov	r3, r0
 80170c0:	2f00      	cmp	r7, #0
 80170c2:	d0e3      	beq.n	801708c <__ieee754_atan2f+0x3c>
 80170c4:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 80170c8:	f2c3 31bb 	movt	r1, #13243	; 0x33bb
 80170cc:	f001 fdd4 	bl	8018c78 <__addsf3>
 80170d0:	f640 71db 	movw	r1, #4059	; 0xfdb
 80170d4:	f2c4 0149 	movt	r1, #16457	; 0x4049
 80170d8:	f001 fdcc 	bl	8018c74 <__aeabi_fsub>
 80170dc:	4603      	mov	r3, r0
 80170de:	e7d5      	b.n	801708c <__ieee754_atan2f+0x3c>
 80170e0:	2d00      	cmp	r5, #0
 80170e2:	f640 73db 	movw	r3, #4059	; 0xfdb
 80170e6:	bfb8      	it	lt
 80170e8:	f6cb 73c9 	movtlt	r3, #49097	; 0xbfc9
 80170ec:	dbce      	blt.n	801708c <__ieee754_atan2f+0x3c>
 80170ee:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 80170f2:	4618      	mov	r0, r3
 80170f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170f6:	f001 fdbf 	bl	8018c78 <__addsf3>
 80170fa:	4603      	mov	r3, r0
 80170fc:	4618      	mov	r0, r3
 80170fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017100:	f640 73db 	movw	r3, #4059	; 0xfdb
 8017104:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8017108:	e7c0      	b.n	801708c <__ieee754_atan2f+0x3c>
 801710a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801710e:	f000 bef7 	b.w	8017f00 <atanf>
 8017112:	f114 0f3c 	cmn.w	r4, #60	; 0x3c
 8017116:	bfac      	ite	ge
 8017118:	2400      	movge	r4, #0
 801711a:	2401      	movlt	r4, #1
 801711c:	ea14 74d1 	ands.w	r4, r4, r1, lsr #31
 8017120:	d01d      	beq.n	801715e <__ieee754_atan2f+0x10e>
 8017122:	2000      	movs	r0, #0
 8017124:	e7c4      	b.n	80170b0 <__ieee754_atan2f+0x60>
 8017126:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 801712a:	f2c3 31bb 	movt	r1, #13243	; 0x33bb
 801712e:	f001 fda3 	bl	8018c78 <__addsf3>
 8017132:	4601      	mov	r1, r0
 8017134:	f640 70db 	movw	r0, #4059	; 0xfdb
 8017138:	f2c4 0049 	movt	r0, #16457	; 0x4049
 801713c:	f001 fd9a 	bl	8018c74 <__aeabi_fsub>
 8017140:	4603      	mov	r3, r0
 8017142:	e7a3      	b.n	801708c <__ieee754_atan2f+0x3c>
 8017144:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8017148:	d010      	beq.n	801716c <__ieee754_atan2f+0x11c>
 801714a:	2f02      	cmp	r7, #2
 801714c:	d0d8      	beq.n	8017100 <__ieee754_atan2f+0xb0>
 801714e:	2f03      	cmp	r7, #3
 8017150:	d098      	beq.n	8017084 <__ieee754_atan2f+0x34>
 8017152:	2300      	movs	r3, #0
 8017154:	2f01      	cmp	r7, #1
 8017156:	d199      	bne.n	801708c <__ieee754_atan2f+0x3c>
 8017158:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801715c:	e796      	b.n	801708c <__ieee754_atan2f+0x3c>
 801715e:	f001 ff47 	bl	8018ff0 <__aeabi_fdiv>
 8017162:	f000 ffeb 	bl	801813c <fabsf>
 8017166:	f000 fecb 	bl	8017f00 <atanf>
 801716a:	e7a1      	b.n	80170b0 <__ieee754_atan2f+0x60>
 801716c:	2f02      	cmp	r7, #2
 801716e:	d00b      	beq.n	8017188 <__ieee754_atan2f+0x138>
 8017170:	2f03      	cmp	r7, #3
 8017172:	d00e      	beq.n	8017192 <__ieee754_atan2f+0x142>
 8017174:	2f01      	cmp	r7, #1
 8017176:	f640 73db 	movw	r3, #4059	; 0xfdb
 801717a:	bf18      	it	ne
 801717c:	f6c3 7349 	movtne	r3, #16201	; 0x3f49
 8017180:	d184      	bne.n	801708c <__ieee754_atan2f+0x3c>
 8017182:	f6cb 7349 	movt	r3, #48969	; 0xbf49
 8017186:	e781      	b.n	801708c <__ieee754_atan2f+0x3c>
 8017188:	f64c 33e4 	movw	r3, #52196	; 0xcbe4
 801718c:	f2c4 0316 	movt	r3, #16406	; 0x4016
 8017190:	e77c      	b.n	801708c <__ieee754_atan2f+0x3c>
 8017192:	f64c 33e4 	movw	r3, #52196	; 0xcbe4
 8017196:	f2cc 0316 	movt	r3, #49174	; 0xc016
 801719a:	e777      	b.n	801708c <__ieee754_atan2f+0x3c>

0801719c <__ieee754_rem_pio2f>:
 801719c:	f640 73d8 	movw	r3, #4056	; 0xfd8
 80171a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171a4:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 80171a8:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80171ac:	b089      	sub	sp, #36	; 0x24
 80171ae:	429c      	cmp	r4, r3
 80171b0:	4606      	mov	r6, r0
 80171b2:	460d      	mov	r5, r1
 80171b4:	f340 8088 	ble.w	80172c8 <__ieee754_rem_pio2f+0x12c>
 80171b8:	f64c 33e3 	movw	r3, #52195	; 0xcbe3
 80171bc:	f2c4 0316 	movt	r3, #16406	; 0x4016
 80171c0:	429c      	cmp	r4, r3
 80171c2:	dc25      	bgt.n	8017210 <__ieee754_rem_pio2f+0x74>
 80171c4:	2800      	cmp	r0, #0
 80171c6:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 80171ca:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 80171ce:	f340 814d 	ble.w	801746c <__ieee754_rem_pio2f+0x2d0>
 80171d2:	f001 fd4f 	bl	8018c74 <__aeabi_fsub>
 80171d6:	f44f 637d 	mov.w	r3, #4048	; 0xfd0
 80171da:	f024 040f 	bic.w	r4, r4, #15
 80171de:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 80171e2:	429c      	cmp	r4, r3
 80171e4:	4606      	mov	r6, r0
 80171e6:	d07e      	beq.n	80172e6 <__ieee754_rem_pio2f+0x14a>
 80171e8:	f244 4143 	movw	r1, #17475	; 0x4443
 80171ec:	2701      	movs	r7, #1
 80171ee:	f2c3 7135 	movt	r1, #14133	; 0x3735
 80171f2:	f001 fd3f 	bl	8018c74 <__aeabi_fsub>
 80171f6:	4601      	mov	r1, r0
 80171f8:	6028      	str	r0, [r5, #0]
 80171fa:	4630      	mov	r0, r6
 80171fc:	f001 fd3a 	bl	8018c74 <__aeabi_fsub>
 8017200:	f244 4143 	movw	r1, #17475	; 0x4443
 8017204:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8017208:	f001 fd34 	bl	8018c74 <__aeabi_fsub>
 801720c:	6068      	str	r0, [r5, #4]
 801720e:	e05f      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 8017210:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 8017214:	f2c4 3349 	movt	r3, #17225	; 0x4349
 8017218:	429c      	cmp	r4, r3
 801721a:	dd7f      	ble.n	801731c <__ieee754_rem_pio2f+0x180>
 801721c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8017220:	da5a      	bge.n	80172d8 <__ieee754_rem_pio2f+0x13c>
 8017222:	ea4f 59e4 	mov.w	r9, r4, asr #23
 8017226:	f1a9 0986 	sub.w	r9, r9, #134	; 0x86
 801722a:	eba4 54c9 	sub.w	r4, r4, r9, lsl #23
 801722e:	4620      	mov	r0, r4
 8017230:	f001 fff0 	bl	8019214 <__aeabi_f2iz>
 8017234:	f001 fdd4 	bl	8018de0 <__aeabi_i2f>
 8017238:	4603      	mov	r3, r0
 801723a:	4601      	mov	r1, r0
 801723c:	4620      	mov	r0, r4
 801723e:	9305      	str	r3, [sp, #20]
 8017240:	f001 fd18 	bl	8018c74 <__aeabi_fsub>
 8017244:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8017248:	f001 fe1e 	bl	8018e88 <__aeabi_fmul>
 801724c:	4607      	mov	r7, r0
 801724e:	f001 ffe1 	bl	8019214 <__aeabi_f2iz>
 8017252:	f001 fdc5 	bl	8018de0 <__aeabi_i2f>
 8017256:	4601      	mov	r1, r0
 8017258:	4604      	mov	r4, r0
 801725a:	4638      	mov	r0, r7
 801725c:	9406      	str	r4, [sp, #24]
 801725e:	f001 fd09 	bl	8018c74 <__aeabi_fsub>
 8017262:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8017266:	f001 fe0f 	bl	8018e88 <__aeabi_fmul>
 801726a:	2100      	movs	r1, #0
 801726c:	2703      	movs	r7, #3
 801726e:	9007      	str	r0, [sp, #28]
 8017270:	f001 ff9e 	bl	80191b0 <__aeabi_fcmpeq>
 8017274:	b188      	cbz	r0, 801729a <__ieee754_rem_pio2f+0xfe>
 8017276:	2703      	movs	r7, #3
 8017278:	4620      	mov	r0, r4
 801727a:	2100      	movs	r1, #0
 801727c:	f10d 0818 	add.w	r8, sp, #24
 8017280:	3f01      	subs	r7, #1
 8017282:	f001 ff95 	bl	80191b0 <__aeabi_fcmpeq>
 8017286:	b140      	cbz	r0, 801729a <__ieee754_rem_pio2f+0xfe>
 8017288:	f858 4d04 	ldr.w	r4, [r8, #-4]!
 801728c:	2100      	movs	r1, #0
 801728e:	3f01      	subs	r7, #1
 8017290:	4620      	mov	r0, r4
 8017292:	f001 ff8d 	bl	80191b0 <__aeabi_fcmpeq>
 8017296:	2800      	cmp	r0, #0
 8017298:	d1f6      	bne.n	8017288 <__ieee754_rem_pio2f+0xec>
 801729a:	2302      	movs	r3, #2
 801729c:	9300      	str	r3, [sp, #0]
 801729e:	4b91      	ldr	r3, [pc, #580]	; (80174e4 <__ieee754_rem_pio2f+0x348>)
 80172a0:	a805      	add	r0, sp, #20
 80172a2:	4629      	mov	r1, r5
 80172a4:	464a      	mov	r2, r9
 80172a6:	9301      	str	r3, [sp, #4]
 80172a8:	463b      	mov	r3, r7
 80172aa:	f000 fa4d 	bl	8017748 <__kernel_rem_pio2f>
 80172ae:	2e00      	cmp	r6, #0
 80172b0:	4607      	mov	r7, r0
 80172b2:	da0d      	bge.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80172b4:	682a      	ldr	r2, [r5, #0]
 80172b6:	4247      	negs	r7, r0
 80172b8:	686b      	ldr	r3, [r5, #4]
 80172ba:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 80172be:	602a      	str	r2, [r5, #0]
 80172c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80172c4:	606b      	str	r3, [r5, #4]
 80172c6:	e003      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80172c8:	2700      	movs	r7, #0
 80172ca:	6028      	str	r0, [r5, #0]
 80172cc:	2300      	movs	r3, #0
 80172ce:	604b      	str	r3, [r1, #4]
 80172d0:	4638      	mov	r0, r7
 80172d2:	b009      	add	sp, #36	; 0x24
 80172d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80172d8:	4601      	mov	r1, r0
 80172da:	2700      	movs	r7, #0
 80172dc:	f001 fcca 	bl	8018c74 <__aeabi_fsub>
 80172e0:	6068      	str	r0, [r5, #4]
 80172e2:	6028      	str	r0, [r5, #0]
 80172e4:	e7f4      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80172e6:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 80172ea:	2701      	movs	r7, #1
 80172ec:	f2c3 7135 	movt	r1, #14133	; 0x3735
 80172f0:	f001 fcc0 	bl	8018c74 <__aeabi_fsub>
 80172f4:	f24a 3108 	movw	r1, #41736	; 0xa308
 80172f8:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80172fc:	4604      	mov	r4, r0
 80172fe:	f001 fcb9 	bl	8018c74 <__aeabi_fsub>
 8017302:	4601      	mov	r1, r0
 8017304:	6028      	str	r0, [r5, #0]
 8017306:	4620      	mov	r0, r4
 8017308:	f001 fcb4 	bl	8018c74 <__aeabi_fsub>
 801730c:	f24a 3108 	movw	r1, #41736	; 0xa308
 8017310:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 8017314:	f001 fcae 	bl	8018c74 <__aeabi_fsub>
 8017318:	6068      	str	r0, [r5, #4]
 801731a:	e7d9      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 801731c:	f000 ff0e 	bl	801813c <fabsf>
 8017320:	f64f 1184 	movw	r1, #63876	; 0xf984
 8017324:	f6c3 7122 	movt	r1, #16162	; 0x3f22
 8017328:	4680      	mov	r8, r0
 801732a:	f001 fdad 	bl	8018e88 <__aeabi_fmul>
 801732e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8017332:	f001 fca1 	bl	8018c78 <__addsf3>
 8017336:	f001 ff6d 	bl	8019214 <__aeabi_f2iz>
 801733a:	4607      	mov	r7, r0
 801733c:	f001 fd50 	bl	8018de0 <__aeabi_i2f>
 8017340:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8017344:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 8017348:	4683      	mov	fp, r0
 801734a:	f001 fd9d 	bl	8018e88 <__aeabi_fmul>
 801734e:	4601      	mov	r1, r0
 8017350:	4640      	mov	r0, r8
 8017352:	f001 fc8f 	bl	8018c74 <__aeabi_fsub>
 8017356:	f244 4143 	movw	r1, #17475	; 0x4443
 801735a:	f2c3 7135 	movt	r1, #14133	; 0x3735
 801735e:	4681      	mov	r9, r0
 8017360:	4658      	mov	r0, fp
 8017362:	f001 fd91 	bl	8018e88 <__aeabi_fmul>
 8017366:	2f1f      	cmp	r7, #31
 8017368:	4682      	mov	sl, r0
 801736a:	4648      	mov	r0, r9
 801736c:	dc23      	bgt.n	80173b6 <__ieee754_rem_pio2f+0x21a>
 801736e:	f64b 5374 	movw	r3, #48500	; 0xbd74
 8017372:	1e79      	subs	r1, r7, #1
 8017374:	f6c0 0301 	movt	r3, #2049	; 0x801
 8017378:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 801737c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017380:	429a      	cmp	r2, r3
 8017382:	d018      	beq.n	80173b6 <__ieee754_rem_pio2f+0x21a>
 8017384:	4651      	mov	r1, sl
 8017386:	f001 fc75 	bl	8018c74 <__aeabi_fsub>
 801738a:	4680      	mov	r8, r0
 801738c:	f8c5 8000 	str.w	r8, [r5]
 8017390:	4641      	mov	r1, r8
 8017392:	4648      	mov	r0, r9
 8017394:	f001 fc6e 	bl	8018c74 <__aeabi_fsub>
 8017398:	4651      	mov	r1, sl
 801739a:	f001 fc6b 	bl	8018c74 <__aeabi_fsub>
 801739e:	2e00      	cmp	r6, #0
 80173a0:	6068      	str	r0, [r5, #4]
 80173a2:	da95      	bge.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80173a4:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
 80173a8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80173ac:	f8c5 8000 	str.w	r8, [r5]
 80173b0:	427f      	negs	r7, r7
 80173b2:	6068      	str	r0, [r5, #4]
 80173b4:	e78c      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80173b6:	4651      	mov	r1, sl
 80173b8:	f001 fc5c 	bl	8018c74 <__aeabi_fsub>
 80173bc:	15e3      	asrs	r3, r4, #23
 80173be:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80173c2:	4680      	mov	r8, r0
 80173c4:	1a9a      	subs	r2, r3, r2
 80173c6:	2a08      	cmp	r2, #8
 80173c8:	dde0      	ble.n	801738c <__ieee754_rem_pio2f+0x1f0>
 80173ca:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 80173ce:	4658      	mov	r0, fp
 80173d0:	f2c3 7135 	movt	r1, #14133	; 0x3735
 80173d4:	9303      	str	r3, [sp, #12]
 80173d6:	f001 fd57 	bl	8018e88 <__aeabi_fmul>
 80173da:	4680      	mov	r8, r0
 80173dc:	4648      	mov	r0, r9
 80173de:	4641      	mov	r1, r8
 80173e0:	f001 fc48 	bl	8018c74 <__aeabi_fsub>
 80173e4:	4604      	mov	r4, r0
 80173e6:	4648      	mov	r0, r9
 80173e8:	4621      	mov	r1, r4
 80173ea:	f001 fc43 	bl	8018c74 <__aeabi_fsub>
 80173ee:	4641      	mov	r1, r8
 80173f0:	f001 fc40 	bl	8018c74 <__aeabi_fsub>
 80173f4:	f24a 3108 	movw	r1, #41736	; 0xa308
 80173f8:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80173fc:	4680      	mov	r8, r0
 80173fe:	4658      	mov	r0, fp
 8017400:	f001 fd42 	bl	8018e88 <__aeabi_fmul>
 8017404:	4641      	mov	r1, r8
 8017406:	f001 fc35 	bl	8018c74 <__aeabi_fsub>
 801740a:	4682      	mov	sl, r0
 801740c:	4620      	mov	r0, r4
 801740e:	4651      	mov	r1, sl
 8017410:	f001 fc30 	bl	8018c74 <__aeabi_fsub>
 8017414:	9b03      	ldr	r3, [sp, #12]
 8017416:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 801741a:	4680      	mov	r8, r0
 801741c:	1a9b      	subs	r3, r3, r2
 801741e:	2b19      	cmp	r3, #25
 8017420:	bfdc      	itt	le
 8017422:	6028      	strle	r0, [r5, #0]
 8017424:	46a1      	movle	r9, r4
 8017426:	ddb3      	ble.n	8017390 <__ieee754_rem_pio2f+0x1f4>
 8017428:	f44f 4123 	mov.w	r1, #41728	; 0xa300
 801742c:	4658      	mov	r0, fp
 801742e:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 8017432:	f001 fd29 	bl	8018e88 <__aeabi_fmul>
 8017436:	4680      	mov	r8, r0
 8017438:	4620      	mov	r0, r4
 801743a:	4641      	mov	r1, r8
 801743c:	f001 fc1a 	bl	8018c74 <__aeabi_fsub>
 8017440:	4681      	mov	r9, r0
 8017442:	4620      	mov	r0, r4
 8017444:	4649      	mov	r1, r9
 8017446:	f001 fc15 	bl	8018c74 <__aeabi_fsub>
 801744a:	4641      	mov	r1, r8
 801744c:	f001 fc12 	bl	8018c74 <__aeabi_fsub>
 8017450:	f243 1132 	movw	r1, #12594	; 0x3132
 8017454:	f2c2 418d 	movt	r1, #9357	; 0x248d
 8017458:	4604      	mov	r4, r0
 801745a:	4658      	mov	r0, fp
 801745c:	f001 fd14 	bl	8018e88 <__aeabi_fmul>
 8017460:	4621      	mov	r1, r4
 8017462:	f001 fc07 	bl	8018c74 <__aeabi_fsub>
 8017466:	4682      	mov	sl, r0
 8017468:	4648      	mov	r0, r9
 801746a:	e78b      	b.n	8017384 <__ieee754_rem_pio2f+0x1e8>
 801746c:	f001 fc04 	bl	8018c78 <__addsf3>
 8017470:	f44f 637d 	mov.w	r3, #4048	; 0xfd0
 8017474:	f024 040f 	bic.w	r4, r4, #15
 8017478:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 801747c:	429c      	cmp	r4, r3
 801747e:	4606      	mov	r6, r0
 8017480:	d014      	beq.n	80174ac <__ieee754_rem_pio2f+0x310>
 8017482:	f244 4143 	movw	r1, #17475	; 0x4443
 8017486:	f04f 37ff 	mov.w	r7, #4294967295
 801748a:	f2c3 7135 	movt	r1, #14133	; 0x3735
 801748e:	f001 fbf3 	bl	8018c78 <__addsf3>
 8017492:	4601      	mov	r1, r0
 8017494:	6028      	str	r0, [r5, #0]
 8017496:	4630      	mov	r0, r6
 8017498:	f001 fbec 	bl	8018c74 <__aeabi_fsub>
 801749c:	f244 4143 	movw	r1, #17475	; 0x4443
 80174a0:	f2c3 7135 	movt	r1, #14133	; 0x3735
 80174a4:	f001 fbe8 	bl	8018c78 <__addsf3>
 80174a8:	6068      	str	r0, [r5, #4]
 80174aa:	e711      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80174ac:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 80174b0:	f04f 37ff 	mov.w	r7, #4294967295
 80174b4:	f2c3 7135 	movt	r1, #14133	; 0x3735
 80174b8:	f001 fbde 	bl	8018c78 <__addsf3>
 80174bc:	f24a 3108 	movw	r1, #41736	; 0xa308
 80174c0:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80174c4:	4604      	mov	r4, r0
 80174c6:	f001 fbd7 	bl	8018c78 <__addsf3>
 80174ca:	4601      	mov	r1, r0
 80174cc:	6028      	str	r0, [r5, #0]
 80174ce:	4620      	mov	r0, r4
 80174d0:	f001 fbd0 	bl	8018c74 <__aeabi_fsub>
 80174d4:	f24a 3108 	movw	r1, #41736	; 0xa308
 80174d8:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80174dc:	f001 fbcc 	bl	8018c78 <__addsf3>
 80174e0:	6068      	str	r0, [r5, #4]
 80174e2:	e6f5      	b.n	80172d0 <__ieee754_rem_pio2f+0x134>
 80174e4:	0801bdf4 	.word	0x0801bdf4

080174e8 <__ieee754_sqrtf>:
 80174e8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80174ec:	4603      	mov	r3, r0
 80174ee:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80174f2:	b570      	push	{r4, r5, r6, lr}
 80174f4:	4604      	mov	r4, r0
 80174f6:	d237      	bcs.n	8017568 <__ieee754_sqrtf+0x80>
 80174f8:	b3a2      	cbz	r2, 8017564 <__ieee754_sqrtf+0x7c>
 80174fa:	2800      	cmp	r0, #0
 80174fc:	db3e      	blt.n	801757c <__ieee754_sqrtf+0x94>
 80174fe:	15c4      	asrs	r4, r0, #23
 8017500:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8017504:	d209      	bcs.n	801751a <__ieee754_sqrtf+0x32>
 8017506:	f410 0200 	ands.w	r2, r0, #8388608	; 0x800000
 801750a:	d13f      	bne.n	801758c <__ieee754_sqrtf+0xa4>
 801750c:	005b      	lsls	r3, r3, #1
 801750e:	3201      	adds	r2, #1
 8017510:	0219      	lsls	r1, r3, #8
 8017512:	d5fb      	bpl.n	801750c <__ieee754_sqrtf+0x24>
 8017514:	f1c2 0201 	rsb	r2, r2, #1
 8017518:	18a4      	adds	r4, r4, r2
 801751a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801751e:	3c7f      	subs	r4, #127	; 0x7f
 8017520:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8017524:	07e2      	lsls	r2, r4, #31
 8017526:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801752a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801752e:	bf48      	it	mi
 8017530:	005b      	lslmi	r3, r3, #1
 8017532:	2600      	movs	r6, #0
 8017534:	1060      	asrs	r0, r4, #1
 8017536:	2119      	movs	r1, #25
 8017538:	005b      	lsls	r3, r3, #1
 801753a:	4635      	mov	r5, r6
 801753c:	18ac      	adds	r4, r5, r2
 801753e:	429c      	cmp	r4, r3
 8017540:	bfde      	ittt	le
 8017542:	ebc4 0303 	rsble	r3, r4, r3
 8017546:	18a5      	addle	r5, r4, r2
 8017548:	18b6      	addle	r6, r6, r2
 801754a:	0852      	lsrs	r2, r2, #1
 801754c:	005b      	lsls	r3, r3, #1
 801754e:	3901      	subs	r1, #1
 8017550:	d1f4      	bne.n	801753c <__ieee754_sqrtf+0x54>
 8017552:	b113      	cbz	r3, 801755a <__ieee754_sqrtf+0x72>
 8017554:	f006 0301 	and.w	r3, r6, #1
 8017558:	18f6      	adds	r6, r6, r3
 801755a:	1076      	asrs	r6, r6, #1
 801755c:	f106 567c 	add.w	r6, r6, #1056964608	; 0x3f000000
 8017560:	eb06 54c0 	add.w	r4, r6, r0, lsl #23
 8017564:	4620      	mov	r0, r4
 8017566:	bd70      	pop	{r4, r5, r6, pc}
 8017568:	4601      	mov	r1, r0
 801756a:	f001 fc8d 	bl	8018e88 <__aeabi_fmul>
 801756e:	4601      	mov	r1, r0
 8017570:	4620      	mov	r0, r4
 8017572:	f001 fb81 	bl	8018c78 <__addsf3>
 8017576:	4604      	mov	r4, r0
 8017578:	4620      	mov	r0, r4
 801757a:	bd70      	pop	{r4, r5, r6, pc}
 801757c:	4601      	mov	r1, r0
 801757e:	f001 fb79 	bl	8018c74 <__aeabi_fsub>
 8017582:	4601      	mov	r1, r0
 8017584:	f001 fd34 	bl	8018ff0 <__aeabi_fdiv>
 8017588:	4604      	mov	r4, r0
 801758a:	e7eb      	b.n	8017564 <__ieee754_sqrtf+0x7c>
 801758c:	2201      	movs	r2, #1
 801758e:	e7c3      	b.n	8017518 <__ieee754_sqrtf+0x30>

08017590 <__kernel_cosf>:
 8017590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017594:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8017598:	f1b6 5f48 	cmp.w	r6, #838860800	; 0x32000000
 801759c:	4605      	mov	r5, r0
 801759e:	460f      	mov	r7, r1
 80175a0:	da5b      	bge.n	801765a <__kernel_cosf+0xca>
 80175a2:	f001 fe37 	bl	8019214 <__aeabi_f2iz>
 80175a6:	2800      	cmp	r0, #0
 80175a8:	f000 80ca 	beq.w	8017740 <__kernel_cosf+0x1b0>
 80175ac:	4629      	mov	r1, r5
 80175ae:	4628      	mov	r0, r5
 80175b0:	f001 fc6a 	bl	8018e88 <__aeabi_fmul>
 80175b4:	f24d 714e 	movw	r1, #55118	; 0xd74e
 80175b8:	f6ca 5147 	movt	r1, #44359	; 0xad47
 80175bc:	4604      	mov	r4, r0
 80175be:	f001 fc63 	bl	8018e88 <__aeabi_fmul>
 80175c2:	f247 41f6 	movw	r1, #29942	; 0x74f6
 80175c6:	f2c3 110f 	movt	r1, #12559	; 0x310f
 80175ca:	f001 fb55 	bl	8018c78 <__addsf3>
 80175ce:	4621      	mov	r1, r4
 80175d0:	f001 fc5a 	bl	8018e88 <__aeabi_fmul>
 80175d4:	f24f 217c 	movw	r1, #62076	; 0xf27c
 80175d8:	f2c3 4193 	movt	r1, #13459	; 0x3493
 80175dc:	f001 fb4a 	bl	8018c74 <__aeabi_fsub>
 80175e0:	4621      	mov	r1, r4
 80175e2:	f001 fc51 	bl	8018e88 <__aeabi_fmul>
 80175e6:	f640 5101 	movw	r1, #3329	; 0xd01
 80175ea:	f2c3 71d0 	movt	r1, #14288	; 0x37d0
 80175ee:	f001 fb43 	bl	8018c78 <__addsf3>
 80175f2:	4621      	mov	r1, r4
 80175f4:	f001 fc48 	bl	8018e88 <__aeabi_fmul>
 80175f8:	f640 3161 	movw	r1, #2913	; 0xb61
 80175fc:	f6c3 21b6 	movt	r1, #15030	; 0x3ab6
 8017600:	f001 fb38 	bl	8018c74 <__aeabi_fsub>
 8017604:	4621      	mov	r1, r4
 8017606:	f001 fc3f 	bl	8018e88 <__aeabi_fmul>
 801760a:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 801760e:	f6c3 512a 	movt	r1, #15658	; 0x3d2a
 8017612:	f001 fb31 	bl	8018c78 <__addsf3>
 8017616:	4621      	mov	r1, r4
 8017618:	f001 fc36 	bl	8018e88 <__aeabi_fmul>
 801761c:	4680      	mov	r8, r0
 801761e:	4620      	mov	r0, r4
 8017620:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8017624:	f001 fc30 	bl	8018e88 <__aeabi_fmul>
 8017628:	4641      	mov	r1, r8
 801762a:	4606      	mov	r6, r0
 801762c:	4620      	mov	r0, r4
 801762e:	f001 fc2b 	bl	8018e88 <__aeabi_fmul>
 8017632:	4639      	mov	r1, r7
 8017634:	4604      	mov	r4, r0
 8017636:	4628      	mov	r0, r5
 8017638:	f001 fc26 	bl	8018e88 <__aeabi_fmul>
 801763c:	4601      	mov	r1, r0
 801763e:	4620      	mov	r0, r4
 8017640:	f001 fb18 	bl	8018c74 <__aeabi_fsub>
 8017644:	4601      	mov	r1, r0
 8017646:	4630      	mov	r0, r6
 8017648:	f001 fb14 	bl	8018c74 <__aeabi_fsub>
 801764c:	4601      	mov	r1, r0
 801764e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8017652:	f001 fb0f 	bl	8018c74 <__aeabi_fsub>
 8017656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801765a:	4601      	mov	r1, r0
 801765c:	f001 fc14 	bl	8018e88 <__aeabi_fmul>
 8017660:	f24d 714e 	movw	r1, #55118	; 0xd74e
 8017664:	f6ca 5147 	movt	r1, #44359	; 0xad47
 8017668:	4604      	mov	r4, r0
 801766a:	f001 fc0d 	bl	8018e88 <__aeabi_fmul>
 801766e:	f247 41f6 	movw	r1, #29942	; 0x74f6
 8017672:	f2c3 110f 	movt	r1, #12559	; 0x310f
 8017676:	f001 faff 	bl	8018c78 <__addsf3>
 801767a:	4621      	mov	r1, r4
 801767c:	f001 fc04 	bl	8018e88 <__aeabi_fmul>
 8017680:	f24f 217c 	movw	r1, #62076	; 0xf27c
 8017684:	f2c3 4193 	movt	r1, #13459	; 0x3493
 8017688:	f001 faf4 	bl	8018c74 <__aeabi_fsub>
 801768c:	4621      	mov	r1, r4
 801768e:	f001 fbfb 	bl	8018e88 <__aeabi_fmul>
 8017692:	f640 5101 	movw	r1, #3329	; 0xd01
 8017696:	f2c3 71d0 	movt	r1, #14288	; 0x37d0
 801769a:	f001 faed 	bl	8018c78 <__addsf3>
 801769e:	4621      	mov	r1, r4
 80176a0:	f001 fbf2 	bl	8018e88 <__aeabi_fmul>
 80176a4:	f640 3161 	movw	r1, #2913	; 0xb61
 80176a8:	f6c3 21b6 	movt	r1, #15030	; 0x3ab6
 80176ac:	f001 fae2 	bl	8018c74 <__aeabi_fsub>
 80176b0:	4621      	mov	r1, r4
 80176b2:	f001 fbe9 	bl	8018e88 <__aeabi_fmul>
 80176b6:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 80176ba:	f6c3 512a 	movt	r1, #15658	; 0x3d2a
 80176be:	f001 fadb 	bl	8018c78 <__addsf3>
 80176c2:	4621      	mov	r1, r4
 80176c4:	f001 fbe0 	bl	8018e88 <__aeabi_fmul>
 80176c8:	f649 1399 	movw	r3, #39321	; 0x9999
 80176cc:	f6c3 6399 	movt	r3, #16025	; 0x3e99
 80176d0:	429e      	cmp	r6, r3
 80176d2:	4680      	mov	r8, r0
 80176d4:	dda3      	ble.n	801761e <__kernel_cosf+0x8e>
 80176d6:	2300      	movs	r3, #0
 80176d8:	f6c3 7348 	movt	r3, #16200	; 0x3f48
 80176dc:	429e      	cmp	r6, r3
 80176de:	dc27      	bgt.n	8017730 <__kernel_cosf+0x1a0>
 80176e0:	f106 467f 	add.w	r6, r6, #4278190080	; 0xff000000
 80176e4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80176e8:	4631      	mov	r1, r6
 80176ea:	f001 fac3 	bl	8018c74 <__aeabi_fsub>
 80176ee:	4681      	mov	r9, r0
 80176f0:	4620      	mov	r0, r4
 80176f2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80176f6:	f001 fbc7 	bl	8018e88 <__aeabi_fmul>
 80176fa:	4631      	mov	r1, r6
 80176fc:	f001 faba 	bl	8018c74 <__aeabi_fsub>
 8017700:	4641      	mov	r1, r8
 8017702:	4606      	mov	r6, r0
 8017704:	4620      	mov	r0, r4
 8017706:	f001 fbbf 	bl	8018e88 <__aeabi_fmul>
 801770a:	4639      	mov	r1, r7
 801770c:	4604      	mov	r4, r0
 801770e:	4628      	mov	r0, r5
 8017710:	f001 fbba 	bl	8018e88 <__aeabi_fmul>
 8017714:	4601      	mov	r1, r0
 8017716:	4620      	mov	r0, r4
 8017718:	f001 faac 	bl	8018c74 <__aeabi_fsub>
 801771c:	4601      	mov	r1, r0
 801771e:	4630      	mov	r0, r6
 8017720:	f001 faa8 	bl	8018c74 <__aeabi_fsub>
 8017724:	4601      	mov	r1, r0
 8017726:	4648      	mov	r0, r9
 8017728:	f001 faa4 	bl	8018c74 <__aeabi_fsub>
 801772c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017730:	f04f 0900 	mov.w	r9, #0
 8017734:	2600      	movs	r6, #0
 8017736:	f6c3 7938 	movt	r9, #16184	; 0x3f38
 801773a:	f6c3 6690 	movt	r6, #16016	; 0x3e90
 801773e:	e7d7      	b.n	80176f0 <__kernel_cosf+0x160>
 8017740:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8017744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017748 <__kernel_rem_pio2f>:
 8017748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801774c:	b0df      	sub	sp, #380	; 0x17c
 801774e:	1d15      	adds	r5, r2, #4
 8017750:	1ed4      	subs	r4, r2, #3
 8017752:	bf58      	it	pl
 8017754:	4625      	movpl	r5, r4
 8017756:	930b      	str	r3, [sp, #44]	; 0x2c
 8017758:	f24c 140c 	movw	r4, #49420	; 0xc10c
 801775c:	3b01      	subs	r3, #1
 801775e:	9303      	str	r3, [sp, #12]
 8017760:	f6c0 0401 	movt	r4, #2049	; 0x801
 8017764:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8017766:	10ed      	asrs	r5, r5, #3
 8017768:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 801776c:	950c      	str	r5, [sp, #48]	; 0x30
 801776e:	4606      	mov	r6, r0
 8017770:	9109      	str	r1, [sp, #36]	; 0x24
 8017772:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8017776:	43eb      	mvns	r3, r5
 8017778:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801777c:	9307      	str	r3, [sp, #28]
 801777e:	9408      	str	r4, [sp, #32]
 8017780:	9a08      	ldr	r2, [sp, #32]
 8017782:	9c03      	ldr	r4, [sp, #12]
 8017784:	1b2f      	subs	r7, r5, r4
 8017786:	18a5      	adds	r5, r4, r2
 8017788:	d415      	bmi.n	80177b6 <__kernel_rem_pio2f+0x6e>
 801778a:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 801778c:	197d      	adds	r5, r7, r5
 801778e:	3501      	adds	r5, #1
 8017790:	f04f 0800 	mov.w	r8, #0
 8017794:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8017798:	ac22      	add	r4, sp, #136	; 0x88
 801779a:	2000      	movs	r0, #0
 801779c:	2f00      	cmp	r7, #0
 801779e:	db03      	blt.n	80177a8 <__kernel_rem_pio2f+0x60>
 80177a0:	f859 0008 	ldr.w	r0, [r9, r8]
 80177a4:	f001 fb1c 	bl	8018de0 <__aeabi_i2f>
 80177a8:	3701      	adds	r7, #1
 80177aa:	f844 0008 	str.w	r0, [r4, r8]
 80177ae:	42af      	cmp	r7, r5
 80177b0:	f108 0804 	add.w	r8, r8, #4
 80177b4:	d1f1      	bne.n	801779a <__kernel_rem_pio2f+0x52>
 80177b6:	9b08      	ldr	r3, [sp, #32]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	f2c0 82de 	blt.w	8017d7a <__kernel_rem_pio2f+0x632>
 80177be:	9b08      	ldr	r3, [sp, #32]
 80177c0:	a84a      	add	r0, sp, #296	; 0x128
 80177c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80177c4:	ad49      	add	r5, sp, #292	; 0x124
 80177c6:	009b      	lsls	r3, r3, #2
 80177c8:	9302      	str	r3, [sp, #8]
 80177ca:	18c7      	adds	r7, r0, r3
 80177cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80177d0:	9a03      	ldr	r2, [sp, #12]
 80177d2:	2a00      	cmp	r2, #0
 80177d4:	f2c0 8208 	blt.w	8017be8 <__kernel_rem_pio2f+0x4a0>
 80177d8:	ab22      	add	r3, sp, #136	; 0x88
 80177da:	f04f 0800 	mov.w	r8, #0
 80177de:	eb03 0a84 	add.w	sl, r3, r4, lsl #2
 80177e2:	f04f 0900 	mov.w	r9, #0
 80177e6:	f856 0008 	ldr.w	r0, [r6, r8]
 80177ea:	f108 0804 	add.w	r8, r8, #4
 80177ee:	f85a 1d04 	ldr.w	r1, [sl, #-4]!
 80177f2:	f001 fb49 	bl	8018e88 <__aeabi_fmul>
 80177f6:	4601      	mov	r1, r0
 80177f8:	4648      	mov	r0, r9
 80177fa:	f001 fa3d 	bl	8018c78 <__addsf3>
 80177fe:	45d8      	cmp	r8, fp
 8017800:	4681      	mov	r9, r0
 8017802:	d1f0      	bne.n	80177e6 <__kernel_rem_pio2f+0x9e>
 8017804:	f845 9f04 	str.w	r9, [r5, #4]!
 8017808:	3401      	adds	r4, #1
 801780a:	42bd      	cmp	r5, r7
 801780c:	d1e0      	bne.n	80177d0 <__kernel_rem_pio2f+0x88>
 801780e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017812:	ac0e      	add	r4, sp, #56	; 0x38
 8017814:	9a02      	ldr	r2, [sp, #8]
 8017816:	18a4      	adds	r4, r4, r2
 8017818:	940d      	str	r4, [sp, #52]	; 0x34
 801781a:	ea4f 0488 	mov.w	r4, r8, lsl #2
 801781e:	a85e      	add	r0, sp, #376	; 0x178
 8017820:	1903      	adds	r3, r0, r4
 8017822:	f1b8 0f00 	cmp.w	r8, #0
 8017826:	9402      	str	r4, [sp, #8]
 8017828:	f853 ac50 	ldr.w	sl, [r3, #-80]
 801782c:	dd22      	ble.n	8017874 <__kernel_rem_pio2f+0x12c>
 801782e:	9a02      	ldr	r2, [sp, #8]
 8017830:	ac0d      	add	r4, sp, #52	; 0x34
 8017832:	ab4a      	add	r3, sp, #296	; 0x128
 8017834:	189d      	adds	r5, r3, r2
 8017836:	18a7      	adds	r7, r4, r2
 8017838:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 801783c:	4650      	mov	r0, sl
 801783e:	f001 fb23 	bl	8018e88 <__aeabi_fmul>
 8017842:	f001 fce7 	bl	8019214 <__aeabi_f2iz>
 8017846:	f001 facb 	bl	8018de0 <__aeabi_i2f>
 801784a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801784e:	4681      	mov	r9, r0
 8017850:	f001 fb1a 	bl	8018e88 <__aeabi_fmul>
 8017854:	4601      	mov	r1, r0
 8017856:	4650      	mov	r0, sl
 8017858:	f001 fa0c 	bl	8018c74 <__aeabi_fsub>
 801785c:	f001 fcda 	bl	8019214 <__aeabi_f2iz>
 8017860:	4649      	mov	r1, r9
 8017862:	f844 0f04 	str.w	r0, [r4, #4]!
 8017866:	f855 0d04 	ldr.w	r0, [r5, #-4]!
 801786a:	f001 fa05 	bl	8018c78 <__addsf3>
 801786e:	42bc      	cmp	r4, r7
 8017870:	4682      	mov	sl, r0
 8017872:	d1e1      	bne.n	8017838 <__kernel_rem_pio2f+0xf0>
 8017874:	9907      	ldr	r1, [sp, #28]
 8017876:	4650      	mov	r0, sl
 8017878:	f000 fcc6 	bl	8018208 <scalbnf>
 801787c:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8017880:	4604      	mov	r4, r0
 8017882:	f001 fb01 	bl	8018e88 <__aeabi_fmul>
 8017886:	f000 fc5d 	bl	8018144 <floorf>
 801788a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801788e:	f001 fafb 	bl	8018e88 <__aeabi_fmul>
 8017892:	4601      	mov	r1, r0
 8017894:	4620      	mov	r0, r4
 8017896:	f001 f9ed 	bl	8018c74 <__aeabi_fsub>
 801789a:	4604      	mov	r4, r0
 801789c:	f001 fcba 	bl	8019214 <__aeabi_f2iz>
 80178a0:	4605      	mov	r5, r0
 80178a2:	f001 fa9d 	bl	8018de0 <__aeabi_i2f>
 80178a6:	4601      	mov	r1, r0
 80178a8:	4620      	mov	r0, r4
 80178aa:	f001 f9e3 	bl	8018c74 <__aeabi_fsub>
 80178ae:	9a07      	ldr	r2, [sp, #28]
 80178b0:	2a00      	cmp	r2, #0
 80178b2:	4607      	mov	r7, r0
 80178b4:	f340 8173 	ble.w	8017b9e <__kernel_rem_pio2f+0x456>
 80178b8:	9b07      	ldr	r3, [sp, #28]
 80178ba:	f108 32ff 	add.w	r2, r8, #4294967295
 80178be:	ac0e      	add	r4, sp, #56	; 0x38
 80178c0:	f1c3 0108 	rsb	r1, r3, #8
 80178c4:	f1c3 0007 	rsb	r0, r3, #7
 80178c8:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 80178cc:	fa43 f401 	asr.w	r4, r3, r1
 80178d0:	192d      	adds	r5, r5, r4
 80178d2:	fa04 f101 	lsl.w	r1, r4, r1
 80178d6:	1a5b      	subs	r3, r3, r1
 80178d8:	a90e      	add	r1, sp, #56	; 0x38
 80178da:	fa43 fa00 	asr.w	sl, r3, r0
 80178de:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80178e2:	f1ba 0f00 	cmp.w	sl, #0
 80178e6:	dd30      	ble.n	801794a <__kernel_rem_pio2f+0x202>
 80178e8:	3501      	adds	r5, #1
 80178ea:	f1b8 0f00 	cmp.w	r8, #0
 80178ee:	f340 8179 	ble.w	8017be4 <__kernel_rem_pio2f+0x49c>
 80178f2:	9c02      	ldr	r4, [sp, #8]
 80178f4:	ab0e      	add	r3, sp, #56	; 0x38
 80178f6:	1919      	adds	r1, r3, r4
 80178f8:	2400      	movs	r4, #0
 80178fa:	e007      	b.n	801790c <__kernel_rem_pio2f+0x1c4>
 80178fc:	b122      	cbz	r2, 8017908 <__kernel_rem_pio2f+0x1c0>
 80178fe:	2401      	movs	r4, #1
 8017900:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8017904:	f843 2c04 	str.w	r2, [r3, #-4]
 8017908:	428b      	cmp	r3, r1
 801790a:	d00a      	beq.n	8017922 <__kernel_rem_pio2f+0x1da>
 801790c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017910:	2c00      	cmp	r4, #0
 8017912:	d0f3      	beq.n	80178fc <__kernel_rem_pio2f+0x1b4>
 8017914:	2401      	movs	r4, #1
 8017916:	428b      	cmp	r3, r1
 8017918:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 801791c:	f843 2c04 	str.w	r2, [r3, #-4]
 8017920:	d1f4      	bne.n	801790c <__kernel_rem_pio2f+0x1c4>
 8017922:	9a07      	ldr	r2, [sp, #28]
 8017924:	2a00      	cmp	r2, #0
 8017926:	dd0d      	ble.n	8017944 <__kernel_rem_pio2f+0x1fc>
 8017928:	2a01      	cmp	r2, #1
 801792a:	f000 8141 	beq.w	8017bb0 <__kernel_rem_pio2f+0x468>
 801792e:	2a02      	cmp	r2, #2
 8017930:	d108      	bne.n	8017944 <__kernel_rem_pio2f+0x1fc>
 8017932:	f108 33ff 	add.w	r3, r8, #4294967295
 8017936:	a90e      	add	r1, sp, #56	; 0x38
 8017938:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 801793c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8017940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017944:	f1ba 0f02 	cmp.w	sl, #2
 8017948:	d078      	beq.n	8017a3c <__kernel_rem_pio2f+0x2f4>
 801794a:	4638      	mov	r0, r7
 801794c:	2100      	movs	r1, #0
 801794e:	f001 fc2f 	bl	80191b0 <__aeabi_fcmpeq>
 8017952:	2800      	cmp	r0, #0
 8017954:	f000 808c 	beq.w	8017a70 <__kernel_rem_pio2f+0x328>
 8017958:	9a08      	ldr	r2, [sp, #32]
 801795a:	f108 30ff 	add.w	r0, r8, #4294967295
 801795e:	4282      	cmp	r2, r0
 8017960:	dc0d      	bgt.n	801797e <__kernel_rem_pio2f+0x236>
 8017962:	9c02      	ldr	r4, [sp, #8]
 8017964:	a90e      	add	r1, sp, #56	; 0x38
 8017966:	2200      	movs	r2, #0
 8017968:	190b      	adds	r3, r1, r4
 801796a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801796c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017970:	42a3      	cmp	r3, r4
 8017972:	ea42 0201 	orr.w	r2, r2, r1
 8017976:	d1f9      	bne.n	801796c <__kernel_rem_pio2f+0x224>
 8017978:	2a00      	cmp	r2, #0
 801797a:	f040 81e7 	bne.w	8017d4c <__kernel_rem_pio2f+0x604>
 801797e:	9b08      	ldr	r3, [sp, #32]
 8017980:	ac0e      	add	r4, sp, #56	; 0x38
 8017982:	1e5a      	subs	r2, r3, #1
 8017984:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 8017988:	2b00      	cmp	r3, #0
 801798a:	f040 81f4 	bne.w	8017d76 <__kernel_rem_pio2f+0x62e>
 801798e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017992:	2301      	movs	r3, #1
 8017994:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8017998:	3301      	adds	r3, #1
 801799a:	2900      	cmp	r1, #0
 801799c:	d0fa      	beq.n	8017994 <__kernel_rem_pio2f+0x24c>
 801799e:	4443      	add	r3, r8
 80179a0:	f108 0201 	add.w	r2, r8, #1
 80179a4:	429a      	cmp	r2, r3
 80179a6:	930a      	str	r3, [sp, #40]	; 0x28
 80179a8:	dc45      	bgt.n	8017a36 <__kernel_rem_pio2f+0x2ee>
 80179aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80179ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80179ae:	ebc8 0a04 	rsb	sl, r8, r4
 80179b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80179b4:	eb08 0103 	add.w	r1, r8, r3
 80179b8:	9802      	ldr	r0, [sp, #8]
 80179ba:	eb04 0308 	add.w	r3, r4, r8
 80179be:	9c03      	ldr	r4, [sp, #12]
 80179c0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80179c4:	f8cd a014 	str.w	sl, [sp, #20]
 80179c8:	18a2      	adds	r2, r4, r2
 80179ca:	ac22      	add	r4, sp, #136	; 0x88
 80179cc:	9406      	str	r4, [sp, #24]
 80179ce:	1c55      	adds	r5, r2, #1
 80179d0:	9c69      	ldr	r4, [sp, #420]	; 0x1a4
 80179d2:	9a06      	ldr	r2, [sp, #24]
 80179d4:	eb04 0881 	add.w	r8, r4, r1, lsl #2
 80179d8:	ac4a      	add	r4, sp, #296	; 0x128
 80179da:	1824      	adds	r4, r4, r0
 80179dc:	9402      	str	r4, [sp, #8]
 80179de:	2400      	movs	r4, #0
 80179e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80179e4:	9304      	str	r3, [sp, #16]
 80179e6:	f858 0f04 	ldr.w	r0, [r8, #4]!
 80179ea:	f04f 0900 	mov.w	r9, #0
 80179ee:	f001 f9f7 	bl	8018de0 <__aeabi_i2f>
 80179f2:	9a03      	ldr	r2, [sp, #12]
 80179f4:	9b04      	ldr	r3, [sp, #16]
 80179f6:	2a00      	cmp	r2, #0
 80179f8:	5118      	str	r0, [r3, r4]
 80179fa:	db13      	blt.n	8017a24 <__kernel_rem_pio2f+0x2dc>
 80179fc:	9b06      	ldr	r3, [sp, #24]
 80179fe:	f04f 0a00 	mov.w	sl, #0
 8017a02:	eb03 0785 	add.w	r7, r3, r5, lsl #2
 8017a06:	f856 000a 	ldr.w	r0, [r6, sl]
 8017a0a:	f10a 0a04 	add.w	sl, sl, #4
 8017a0e:	f857 1d04 	ldr.w	r1, [r7, #-4]!
 8017a12:	f001 fa39 	bl	8018e88 <__aeabi_fmul>
 8017a16:	4601      	mov	r1, r0
 8017a18:	4648      	mov	r0, r9
 8017a1a:	f001 f92d 	bl	8018c78 <__addsf3>
 8017a1e:	45da      	cmp	sl, fp
 8017a20:	4681      	mov	r9, r0
 8017a22:	d1f0      	bne.n	8017a06 <__kernel_rem_pio2f+0x2be>
 8017a24:	9b05      	ldr	r3, [sp, #20]
 8017a26:	3404      	adds	r4, #4
 8017a28:	9a02      	ldr	r2, [sp, #8]
 8017a2a:	3501      	adds	r5, #1
 8017a2c:	429c      	cmp	r4, r3
 8017a2e:	f842 9f04 	str.w	r9, [r2, #4]!
 8017a32:	9202      	str	r2, [sp, #8]
 8017a34:	d1d7      	bne.n	80179e6 <__kernel_rem_pio2f+0x29e>
 8017a36:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8017a3a:	e6ee      	b.n	801781a <__kernel_rem_pio2f+0xd2>
 8017a3c:	4639      	mov	r1, r7
 8017a3e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8017a42:	f001 f917 	bl	8018c74 <__aeabi_fsub>
 8017a46:	4607      	mov	r7, r0
 8017a48:	2c00      	cmp	r4, #0
 8017a4a:	f43f af7e 	beq.w	801794a <__kernel_rem_pio2f+0x202>
 8017a4e:	9907      	ldr	r1, [sp, #28]
 8017a50:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8017a54:	f000 fbd8 	bl	8018208 <scalbnf>
 8017a58:	4601      	mov	r1, r0
 8017a5a:	4638      	mov	r0, r7
 8017a5c:	f001 f90a 	bl	8018c74 <__aeabi_fsub>
 8017a60:	2100      	movs	r1, #0
 8017a62:	4607      	mov	r7, r0
 8017a64:	4638      	mov	r0, r7
 8017a66:	f001 fba3 	bl	80191b0 <__aeabi_fcmpeq>
 8017a6a:	2800      	cmp	r0, #0
 8017a6c:	f47f af74 	bne.w	8017958 <__kernel_rem_pio2f+0x210>
 8017a70:	9b07      	ldr	r3, [sp, #28]
 8017a72:	4638      	mov	r0, r7
 8017a74:	9502      	str	r5, [sp, #8]
 8017a76:	4654      	mov	r4, sl
 8017a78:	4259      	negs	r1, r3
 8017a7a:	f000 fbc5 	bl	8018208 <scalbnf>
 8017a7e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8017a82:	4605      	mov	r5, r0
 8017a84:	f001 fbb2 	bl	80191ec <__aeabi_fcmpge>
 8017a88:	2800      	cmp	r0, #0
 8017a8a:	f000 817c 	beq.w	8017d86 <__kernel_rem_pio2f+0x63e>
 8017a8e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8017a92:	4628      	mov	r0, r5
 8017a94:	f001 f9f8 	bl	8018e88 <__aeabi_fmul>
 8017a98:	9a07      	ldr	r2, [sp, #28]
 8017a9a:	3208      	adds	r2, #8
 8017a9c:	9207      	str	r2, [sp, #28]
 8017a9e:	f001 fbb9 	bl	8019214 <__aeabi_f2iz>
 8017aa2:	f001 f99d 	bl	8018de0 <__aeabi_i2f>
 8017aa6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8017aaa:	4606      	mov	r6, r0
 8017aac:	f001 f9ec 	bl	8018e88 <__aeabi_fmul>
 8017ab0:	4601      	mov	r1, r0
 8017ab2:	4628      	mov	r0, r5
 8017ab4:	f001 f8de 	bl	8018c74 <__aeabi_fsub>
 8017ab8:	f001 fbac 	bl	8019214 <__aeabi_f2iz>
 8017abc:	ab0e      	add	r3, sp, #56	; 0x38
 8017abe:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8017ac2:	4630      	mov	r0, r6
 8017ac4:	f001 fba6 	bl	8019214 <__aeabi_f2iz>
 8017ac8:	f108 0801 	add.w	r8, r8, #1
 8017acc:	a90e      	add	r1, sp, #56	; 0x38
 8017ace:	f841 0028 	str.w	r0, [r1, r8, lsl #2]
 8017ad2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8017ad6:	9907      	ldr	r1, [sp, #28]
 8017ad8:	f000 fb96 	bl	8018208 <scalbnf>
 8017adc:	f1b8 0f00 	cmp.w	r8, #0
 8017ae0:	4605      	mov	r5, r0
 8017ae2:	db53      	blt.n	8017b8c <__kernel_rem_pio2f+0x444>
 8017ae4:	ebc8 7788 	rsb	r7, r8, r8, lsl #30
 8017ae8:	ea4f 0688 	mov.w	r6, r8, lsl #2
 8017aec:	ab0e      	add	r3, sp, #56	; 0x38
 8017aee:	a84a      	add	r0, sp, #296	; 0x128
 8017af0:	00bf      	lsls	r7, r7, #2
 8017af2:	eb03 0906 	add.w	r9, r3, r6
 8017af6:	3f04      	subs	r7, #4
 8017af8:	1986      	adds	r6, r0, r6
 8017afa:	f04f 0b00 	mov.w	fp, #0
 8017afe:	f859 000b 	ldr.w	r0, [r9, fp]
 8017b02:	f001 f96d 	bl	8018de0 <__aeabi_i2f>
 8017b06:	4629      	mov	r1, r5
 8017b08:	f001 f9be 	bl	8018e88 <__aeabi_fmul>
 8017b0c:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8017b10:	f846 000b 	str.w	r0, [r6, fp]
 8017b14:	4628      	mov	r0, r5
 8017b16:	f001 f9b7 	bl	8018e88 <__aeabi_fmul>
 8017b1a:	f1ab 0b04 	sub.w	fp, fp, #4
 8017b1e:	45bb      	cmp	fp, r7
 8017b20:	4605      	mov	r5, r0
 8017b22:	d1ec      	bne.n	8017afe <__kernel_rem_pio2f+0x3b6>
 8017b24:	4f9d      	ldr	r7, [pc, #628]	; (8017d9c <__kernel_rem_pio2f+0x654>)
 8017b26:	f108 0b01 	add.w	fp, r8, #1
 8017b2a:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017b2e:	2500      	movs	r5, #0
 8017b30:	f8cd 800c 	str.w	r8, [sp, #12]
 8017b34:	9404      	str	r4, [sp, #16]
 8017b36:	f1ba 0f00 	cmp.w	sl, #0
 8017b3a:	f2c0 8105 	blt.w	8017d48 <__kernel_rem_pio2f+0x600>
 8017b3e:	2d00      	cmp	r5, #0
 8017b40:	f2c0 8102 	blt.w	8017d48 <__kernel_rem_pio2f+0x600>
 8017b44:	f04f 0900 	mov.w	r9, #0
 8017b48:	2400      	movs	r4, #0
 8017b4a:	46c8      	mov	r8, r9
 8017b4c:	e001      	b.n	8017b52 <__kernel_rem_pio2f+0x40a>
 8017b4e:	45a8      	cmp	r8, r5
 8017b50:	dc10      	bgt.n	8017b74 <__kernel_rem_pio2f+0x42c>
 8017b52:	f856 1009 	ldr.w	r1, [r6, r9]
 8017b56:	f108 0801 	add.w	r8, r8, #1
 8017b5a:	f857 0009 	ldr.w	r0, [r7, r9]
 8017b5e:	f109 0904 	add.w	r9, r9, #4
 8017b62:	f001 f991 	bl	8018e88 <__aeabi_fmul>
 8017b66:	4601      	mov	r1, r0
 8017b68:	4620      	mov	r0, r4
 8017b6a:	f001 f885 	bl	8018c78 <__addsf3>
 8017b6e:	45c2      	cmp	sl, r8
 8017b70:	4604      	mov	r4, r0
 8017b72:	daec      	bge.n	8017b4e <__kernel_rem_pio2f+0x406>
 8017b74:	a95e      	add	r1, sp, #376	; 0x178
 8017b76:	3e04      	subs	r6, #4
 8017b78:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8017b7c:	3501      	adds	r5, #1
 8017b7e:	455d      	cmp	r5, fp
 8017b80:	f843 4ca0 	str.w	r4, [r3, #-160]
 8017b84:	d1d7      	bne.n	8017b36 <__kernel_rem_pio2f+0x3ee>
 8017b86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8017b8a:	9c04      	ldr	r4, [sp, #16]
 8017b8c:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 8017b8e:	2a03      	cmp	r2, #3
 8017b90:	d843      	bhi.n	8017c1a <__kernel_rem_pio2f+0x4d2>
 8017b92:	e8df f012 	tbh	[pc, r2, lsl #1]
 8017b96:	00c4      	.short	0x00c4
 8017b98:	00980098 	.word	0x00980098
 8017b9c:	0048      	.short	0x0048
 8017b9e:	d111      	bne.n	8017bc4 <__kernel_rem_pio2f+0x47c>
 8017ba0:	f108 33ff 	add.w	r3, r8, #4294967295
 8017ba4:	aa0e      	add	r2, sp, #56	; 0x38
 8017ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017baa:	ea4f 2a23 	mov.w	sl, r3, asr #8
 8017bae:	e698      	b.n	80178e2 <__kernel_rem_pio2f+0x19a>
 8017bb0:	f108 33ff 	add.w	r3, r8, #4294967295
 8017bb4:	a80e      	add	r0, sp, #56	; 0x38
 8017bb6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8017bba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8017bbe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8017bc2:	e6bf      	b.n	8017944 <__kernel_rem_pio2f+0x1fc>
 8017bc4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8017bc8:	f04f 0a00 	mov.w	sl, #0
 8017bcc:	f001 fb0e 	bl	80191ec <__aeabi_fcmpge>
 8017bd0:	2800      	cmp	r0, #0
 8017bd2:	f43f aeba 	beq.w	801794a <__kernel_rem_pio2f+0x202>
 8017bd6:	3501      	adds	r5, #1
 8017bd8:	f1b8 0f00 	cmp.w	r8, #0
 8017bdc:	f04f 0a02 	mov.w	sl, #2
 8017be0:	f73f ae87 	bgt.w	80178f2 <__kernel_rem_pio2f+0x1aa>
 8017be4:	2400      	movs	r4, #0
 8017be6:	e69c      	b.n	8017922 <__kernel_rem_pio2f+0x1da>
 8017be8:	f04f 0900 	mov.w	r9, #0
 8017bec:	3401      	adds	r4, #1
 8017bee:	f845 9f04 	str.w	r9, [r5, #4]!
 8017bf2:	42bd      	cmp	r5, r7
 8017bf4:	f47f adec 	bne.w	80177d0 <__kernel_rem_pio2f+0x88>
 8017bf8:	e609      	b.n	801780e <__kernel_rem_pio2f+0xc6>
 8017bfa:	2000      	movs	r0, #0
 8017bfc:	2c00      	cmp	r4, #0
 8017bfe:	d05b      	beq.n	8017cb8 <__kernel_rem_pio2f+0x570>
 8017c00:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8017c02:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8017c06:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8017c08:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 8017c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017c0e:	6098      	str	r0, [r3, #8]
 8017c10:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8017c12:	6022      	str	r2, [r4, #0]
 8017c14:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8017c18:	6063      	str	r3, [r4, #4]
 8017c1a:	9a02      	ldr	r2, [sp, #8]
 8017c1c:	f002 0007 	and.w	r0, r2, #7
 8017c20:	b05f      	add	sp, #380	; 0x17c
 8017c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c26:	f1b8 0f00 	cmp.w	r8, #0
 8017c2a:	dde6      	ble.n	8017bfa <__kernel_rem_pio2f+0x4b2>
 8017c2c:	f108 35ff 	add.w	r5, r8, #4294967295
 8017c30:	af36      	add	r7, sp, #216	; 0xd8
 8017c32:	aa35      	add	r2, sp, #212	; 0xd4
 8017c34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017c38:	462e      	mov	r6, r5
 8017c3a:	f856 b904 	ldr.w	fp, [r6], #-4
 8017c3e:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8017c42:	4658      	mov	r0, fp
 8017c44:	9201      	str	r2, [sp, #4]
 8017c46:	4651      	mov	r1, sl
 8017c48:	f001 f816 	bl	8018c78 <__addsf3>
 8017c4c:	4681      	mov	r9, r0
 8017c4e:	4658      	mov	r0, fp
 8017c50:	4649      	mov	r1, r9
 8017c52:	f001 f80f 	bl	8018c74 <__aeabi_fsub>
 8017c56:	4601      	mov	r1, r0
 8017c58:	4650      	mov	r0, sl
 8017c5a:	f001 f80d 	bl	8018c78 <__addsf3>
 8017c5e:	9a01      	ldr	r2, [sp, #4]
 8017c60:	f8c6 9004 	str.w	r9, [r6, #4]
 8017c64:	4296      	cmp	r6, r2
 8017c66:	60b0      	str	r0, [r6, #8]
 8017c68:	d1e7      	bne.n	8017c3a <__kernel_rem_pio2f+0x4f2>
 8017c6a:	f1b8 0f01 	cmp.w	r8, #1
 8017c6e:	ddc4      	ble.n	8017bfa <__kernel_rem_pio2f+0x4b2>
 8017c70:	f855 a904 	ldr.w	sl, [r5], #-4
 8017c74:	f8d5 9008 	ldr.w	r9, [r5, #8]
 8017c78:	4650      	mov	r0, sl
 8017c7a:	4649      	mov	r1, r9
 8017c7c:	f000 fffc 	bl	8018c78 <__addsf3>
 8017c80:	4606      	mov	r6, r0
 8017c82:	4650      	mov	r0, sl
 8017c84:	4631      	mov	r1, r6
 8017c86:	f000 fff5 	bl	8018c74 <__aeabi_fsub>
 8017c8a:	4601      	mov	r1, r0
 8017c8c:	4648      	mov	r0, r9
 8017c8e:	f000 fff3 	bl	8018c78 <__addsf3>
 8017c92:	42bd      	cmp	r5, r7
 8017c94:	606e      	str	r6, [r5, #4]
 8017c96:	60a8      	str	r0, [r5, #8]
 8017c98:	d1ea      	bne.n	8017c70 <__kernel_rem_pio2f+0x528>
 8017c9a:	f108 0801 	add.w	r8, r8, #1
 8017c9e:	f105 0608 	add.w	r6, r5, #8
 8017ca2:	2000      	movs	r0, #0
 8017ca4:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 8017ca8:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 8017cac:	f000 ffe4 	bl	8018c78 <__addsf3>
 8017cb0:	42b5      	cmp	r5, r6
 8017cb2:	d1f9      	bne.n	8017ca8 <__kernel_rem_pio2f+0x560>
 8017cb4:	2c00      	cmp	r4, #0
 8017cb6:	d1a3      	bne.n	8017c00 <__kernel_rem_pio2f+0x4b8>
 8017cb8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8017cba:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8017cbc:	60a0      	str	r0, [r4, #8]
 8017cbe:	6023      	str	r3, [r4, #0]
 8017cc0:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8017cc2:	6063      	str	r3, [r4, #4]
 8017cc4:	e7a9      	b.n	8017c1a <__kernel_rem_pio2f+0x4d2>
 8017cc6:	2000      	movs	r0, #0
 8017cc8:	f1b8 0f00 	cmp.w	r8, #0
 8017ccc:	db0b      	blt.n	8017ce6 <__kernel_rem_pio2f+0x59e>
 8017cce:	f108 0501 	add.w	r5, r8, #1
 8017cd2:	ae36      	add	r6, sp, #216	; 0xd8
 8017cd4:	2000      	movs	r0, #0
 8017cd6:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8017cda:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 8017cde:	f000 ffcb 	bl	8018c78 <__addsf3>
 8017ce2:	42b5      	cmp	r5, r6
 8017ce4:	d1f9      	bne.n	8017cda <__kernel_rem_pio2f+0x592>
 8017ce6:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8017cea:	b904      	cbnz	r4, 8017cee <__kernel_rem_pio2f+0x5a6>
 8017cec:	4603      	mov	r3, r0
 8017cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017cf0:	4601      	mov	r1, r0
 8017cf2:	9836      	ldr	r0, [sp, #216]	; 0xd8
 8017cf4:	6013      	str	r3, [r2, #0]
 8017cf6:	f000 ffbd 	bl	8018c74 <__aeabi_fsub>
 8017cfa:	f1b8 0f00 	cmp.w	r8, #0
 8017cfe:	dd08      	ble.n	8017d12 <__kernel_rem_pio2f+0x5ca>
 8017d00:	ad36      	add	r5, sp, #216	; 0xd8
 8017d02:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 8017d06:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8017d0a:	f000 ffb5 	bl	8018c78 <__addsf3>
 8017d0e:	4545      	cmp	r5, r8
 8017d10:	d1f9      	bne.n	8017d06 <__kernel_rem_pio2f+0x5be>
 8017d12:	b10c      	cbz	r4, 8017d18 <__kernel_rem_pio2f+0x5d0>
 8017d14:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8017d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d1a:	6058      	str	r0, [r3, #4]
 8017d1c:	e77d      	b.n	8017c1a <__kernel_rem_pio2f+0x4d2>
 8017d1e:	f1b8 0f00 	cmp.w	r8, #0
 8017d22:	db39      	blt.n	8017d98 <__kernel_rem_pio2f+0x650>
 8017d24:	f108 0501 	add.w	r5, r8, #1
 8017d28:	ae36      	add	r6, sp, #216	; 0xd8
 8017d2a:	2000      	movs	r0, #0
 8017d2c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8017d30:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 8017d34:	f000 ffa0 	bl	8018c78 <__addsf3>
 8017d38:	42b5      	cmp	r5, r6
 8017d3a:	d1f9      	bne.n	8017d30 <__kernel_rem_pio2f+0x5e8>
 8017d3c:	b10c      	cbz	r4, 8017d42 <__kernel_rem_pio2f+0x5fa>
 8017d3e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8017d42:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8017d44:	6020      	str	r0, [r4, #0]
 8017d46:	e768      	b.n	8017c1a <__kernel_rem_pio2f+0x4d2>
 8017d48:	2400      	movs	r4, #0
 8017d4a:	e713      	b.n	8017b74 <__kernel_rem_pio2f+0x42c>
 8017d4c:	a90e      	add	r1, sp, #56	; 0x38
 8017d4e:	9a07      	ldr	r2, [sp, #28]
 8017d50:	9502      	str	r5, [sp, #8]
 8017d52:	4654      	mov	r4, sl
 8017d54:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 8017d58:	3a08      	subs	r2, #8
 8017d5a:	9207      	str	r2, [sp, #28]
 8017d5c:	b9d3      	cbnz	r3, 8017d94 <__kernel_rem_pio2f+0x64c>
 8017d5e:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 8017d62:	4680      	mov	r8, r0
 8017d64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017d68:	f108 38ff 	add.w	r8, r8, #4294967295
 8017d6c:	3a08      	subs	r2, #8
 8017d6e:	2900      	cmp	r1, #0
 8017d70:	d0f8      	beq.n	8017d64 <__kernel_rem_pio2f+0x61c>
 8017d72:	9207      	str	r2, [sp, #28]
 8017d74:	e6ad      	b.n	8017ad2 <__kernel_rem_pio2f+0x38a>
 8017d76:	2301      	movs	r3, #1
 8017d78:	e611      	b.n	801799e <__kernel_rem_pio2f+0x256>
 8017d7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8017d7c:	009c      	lsls	r4, r3, #2
 8017d7e:	9402      	str	r4, [sp, #8]
 8017d80:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8017d84:	e543      	b.n	801780e <__kernel_rem_pio2f+0xc6>
 8017d86:	4628      	mov	r0, r5
 8017d88:	f001 fa44 	bl	8019214 <__aeabi_f2iz>
 8017d8c:	aa0e      	add	r2, sp, #56	; 0x38
 8017d8e:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8017d92:	e69e      	b.n	8017ad2 <__kernel_rem_pio2f+0x38a>
 8017d94:	4680      	mov	r8, r0
 8017d96:	e69c      	b.n	8017ad2 <__kernel_rem_pio2f+0x38a>
 8017d98:	2000      	movs	r0, #0
 8017d9a:	e7cf      	b.n	8017d3c <__kernel_rem_pio2f+0x5f4>
 8017d9c:	0801c118 	.word	0x0801c118

08017da0 <__kernel_sinf>:
 8017da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017da4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8017da8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8017dac:	4604      	mov	r4, r0
 8017dae:	460f      	mov	r7, r1
 8017db0:	4690      	mov	r8, r2
 8017db2:	da03      	bge.n	8017dbc <__kernel_sinf+0x1c>
 8017db4:	f001 fa2e 	bl	8019214 <__aeabi_f2iz>
 8017db8:	2800      	cmp	r0, #0
 8017dba:	d059      	beq.n	8017e70 <__kernel_sinf+0xd0>
 8017dbc:	4621      	mov	r1, r4
 8017dbe:	4620      	mov	r0, r4
 8017dc0:	f001 f862 	bl	8018e88 <__aeabi_fmul>
 8017dc4:	4621      	mov	r1, r4
 8017dc6:	4605      	mov	r5, r0
 8017dc8:	f001 f85e 	bl	8018e88 <__aeabi_fmul>
 8017dcc:	f64c 11d3 	movw	r1, #51667	; 0xc9d3
 8017dd0:	f6c2 712e 	movt	r1, #12078	; 0x2f2e
 8017dd4:	4606      	mov	r6, r0
 8017dd6:	4628      	mov	r0, r5
 8017dd8:	f001 f856 	bl	8018e88 <__aeabi_fmul>
 8017ddc:	f642 7134 	movw	r1, #12084	; 0x2f34
 8017de0:	f2c3 21d7 	movt	r1, #13015	; 0x32d7
 8017de4:	f000 ff46 	bl	8018c74 <__aeabi_fsub>
 8017de8:	4629      	mov	r1, r5
 8017dea:	f001 f84d 	bl	8018e88 <__aeabi_fmul>
 8017dee:	f64e 711b 	movw	r1, #61211	; 0xef1b
 8017df2:	f2c3 6138 	movt	r1, #13880	; 0x3638
 8017df6:	f000 ff3f 	bl	8018c78 <__addsf3>
 8017dfa:	4629      	mov	r1, r5
 8017dfc:	f001 f844 	bl	8018e88 <__aeabi_fmul>
 8017e00:	f640 5101 	movw	r1, #3329	; 0xd01
 8017e04:	f6c3 1150 	movt	r1, #14672	; 0x3950
 8017e08:	f000 ff34 	bl	8018c74 <__aeabi_fsub>
 8017e0c:	4629      	mov	r1, r5
 8017e0e:	f001 f83b 	bl	8018e88 <__aeabi_fmul>
 8017e12:	f648 0189 	movw	r1, #34953	; 0x8889
 8017e16:	f6c3 4108 	movt	r1, #15368	; 0x3c08
 8017e1a:	f000 ff2d 	bl	8018c78 <__addsf3>
 8017e1e:	4681      	mov	r9, r0
 8017e20:	f1b8 0f00 	cmp.w	r8, #0
 8017e24:	d027      	beq.n	8017e76 <__kernel_sinf+0xd6>
 8017e26:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8017e2a:	4638      	mov	r0, r7
 8017e2c:	f001 f82c 	bl	8018e88 <__aeabi_fmul>
 8017e30:	4649      	mov	r1, r9
 8017e32:	4680      	mov	r8, r0
 8017e34:	4630      	mov	r0, r6
 8017e36:	f001 f827 	bl	8018e88 <__aeabi_fmul>
 8017e3a:	4601      	mov	r1, r0
 8017e3c:	4640      	mov	r0, r8
 8017e3e:	f000 ff19 	bl	8018c74 <__aeabi_fsub>
 8017e42:	4629      	mov	r1, r5
 8017e44:	f001 f820 	bl	8018e88 <__aeabi_fmul>
 8017e48:	4639      	mov	r1, r7
 8017e4a:	f000 ff13 	bl	8018c74 <__aeabi_fsub>
 8017e4e:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8017e52:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8017e56:	4605      	mov	r5, r0
 8017e58:	4630      	mov	r0, r6
 8017e5a:	f001 f815 	bl	8018e88 <__aeabi_fmul>
 8017e5e:	4601      	mov	r1, r0
 8017e60:	4628      	mov	r0, r5
 8017e62:	f000 ff09 	bl	8018c78 <__addsf3>
 8017e66:	4601      	mov	r1, r0
 8017e68:	4620      	mov	r0, r4
 8017e6a:	f000 ff03 	bl	8018c74 <__aeabi_fsub>
 8017e6e:	4604      	mov	r4, r0
 8017e70:	4620      	mov	r0, r4
 8017e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017e76:	4601      	mov	r1, r0
 8017e78:	4628      	mov	r0, r5
 8017e7a:	f001 f805 	bl	8018e88 <__aeabi_fmul>
 8017e7e:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8017e82:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8017e86:	f000 fef5 	bl	8018c74 <__aeabi_fsub>
 8017e8a:	4631      	mov	r1, r6
 8017e8c:	f000 fffc 	bl	8018e88 <__aeabi_fmul>
 8017e90:	4601      	mov	r1, r0
 8017e92:	4620      	mov	r0, r4
 8017e94:	f000 fef0 	bl	8018c78 <__addsf3>
 8017e98:	4604      	mov	r4, r0
 8017e9a:	4620      	mov	r0, r4
 8017e9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017ea0 <__fpclassifyd>:
 8017ea0:	ea50 0201 	orrs.w	r2, r0, r1
 8017ea4:	d101      	bne.n	8017eaa <__fpclassifyd+0xa>
 8017ea6:	2002      	movs	r0, #2
 8017ea8:	4770      	bx	lr
 8017eaa:	f1d0 0201 	rsbs	r2, r0, #1
 8017eae:	bf38      	it	cc
 8017eb0:	2200      	movcc	r2, #0
 8017eb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8017eb6:	bf08      	it	eq
 8017eb8:	2800      	cmpeq	r0, #0
 8017eba:	d0f4      	beq.n	8017ea6 <__fpclassifyd+0x6>
 8017ebc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017ec0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017ec4:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8017ec8:	f6c7 71df 	movt	r1, #32735	; 0x7fdf
 8017ecc:	4288      	cmp	r0, r1
 8017ece:	d801      	bhi.n	8017ed4 <__fpclassifyd+0x34>
 8017ed0:	2004      	movs	r0, #4
 8017ed2:	4770      	bx	lr
 8017ed4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8017ed8:	d201      	bcs.n	8017ede <__fpclassifyd+0x3e>
 8017eda:	2003      	movs	r0, #3
 8017edc:	4770      	bx	lr
 8017ede:	2000      	movs	r0, #0
 8017ee0:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8017ee4:	4283      	cmp	r3, r0
 8017ee6:	bf14      	ite	ne
 8017ee8:	2000      	movne	r0, #0
 8017eea:	f002 0001 	andeq.w	r0, r2, #1
 8017eee:	4770      	bx	lr

08017ef0 <matherr>:
 8017ef0:	2000      	movs	r0, #0
 8017ef2:	4770      	bx	lr

08017ef4 <nan>:
 8017ef4:	2100      	movs	r1, #0
 8017ef6:	2000      	movs	r0, #0
 8017ef8:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8017efc:	4770      	bx	lr
 8017efe:	bf00      	nop

08017f00 <atanf>:
 8017f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f04:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8017f08:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8017f0c:	4604      	mov	r4, r0
 8017f0e:	4606      	mov	r6, r0
 8017f10:	db0e      	blt.n	8017f30 <atanf+0x30>
 8017f12:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8017f16:	f300 80a4 	bgt.w	8018062 <atanf+0x162>
 8017f1a:	2800      	cmp	r0, #0
 8017f1c:	f640 74db 	movw	r4, #4059	; 0xfdb
 8017f20:	bfc8      	it	gt
 8017f22:	f6c3 74c9 	movtgt	r4, #16329	; 0x3fc9
 8017f26:	f340 80cf 	ble.w	80180c8 <atanf+0x1c8>
 8017f2a:	4620      	mov	r0, r4
 8017f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017f34:	f6c3 63df 	movt	r3, #16095	; 0x3edf
 8017f38:	429d      	cmp	r5, r3
 8017f3a:	f300 80a9 	bgt.w	8018090 <atanf+0x190>
 8017f3e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8017f42:	f2c0 8095 	blt.w	8018070 <atanf+0x170>
 8017f46:	f04f 37ff 	mov.w	r7, #4294967295
 8017f4a:	4621      	mov	r1, r4
 8017f4c:	4620      	mov	r0, r4
 8017f4e:	f000 ff9b 	bl	8018e88 <__aeabi_fmul>
 8017f52:	4601      	mov	r1, r0
 8017f54:	4680      	mov	r8, r0
 8017f56:	f000 ff97 	bl	8018e88 <__aeabi_fmul>
 8017f5a:	f646 11d7 	movw	r1, #27095	; 0x69d7
 8017f5e:	f6c3 4185 	movt	r1, #15493	; 0x3c85
 8017f62:	4605      	mov	r5, r0
 8017f64:	f000 ff90 	bl	8018e88 <__aeabi_fmul>
 8017f68:	f64d 2159 	movw	r1, #55897	; 0xda59
 8017f6c:	f6c3 514b 	movt	r1, #15691	; 0x3d4b
 8017f70:	f000 fe82 	bl	8018c78 <__addsf3>
 8017f74:	4629      	mov	r1, r5
 8017f76:	f000 ff87 	bl	8018e88 <__aeabi_fmul>
 8017f7a:	f646 3135 	movw	r1, #27445	; 0x6b35
 8017f7e:	f6c3 5188 	movt	r1, #15752	; 0x3d88
 8017f82:	f000 fe79 	bl	8018c78 <__addsf3>
 8017f86:	4629      	mov	r1, r5
 8017f88:	f000 ff7e 	bl	8018e88 <__aeabi_fmul>
 8017f8c:	f642 616e 	movw	r1, #11886	; 0x2e6e
 8017f90:	f6c3 51ba 	movt	r1, #15802	; 0x3dba
 8017f94:	f000 fe70 	bl	8018c78 <__addsf3>
 8017f98:	4629      	mov	r1, r5
 8017f9a:	f000 ff75 	bl	8018e88 <__aeabi_fmul>
 8017f9e:	f644 1125 	movw	r1, #18725	; 0x4925
 8017fa2:	f6c3 6112 	movt	r1, #15890	; 0x3e12
 8017fa6:	f000 fe67 	bl	8018c78 <__addsf3>
 8017faa:	4629      	mov	r1, r5
 8017fac:	f000 ff6c 	bl	8018e88 <__aeabi_fmul>
 8017fb0:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8017fb4:	f6c3 61aa 	movt	r1, #16042	; 0x3eaa
 8017fb8:	f000 fe5e 	bl	8018c78 <__addsf3>
 8017fbc:	4641      	mov	r1, r8
 8017fbe:	f000 ff63 	bl	8018e88 <__aeabi_fmul>
 8017fc2:	f24a 2121 	movw	r1, #41505	; 0xa221
 8017fc6:	f6cb 5115 	movt	r1, #48405	; 0xbd15
 8017fca:	4680      	mov	r8, r0
 8017fcc:	4628      	mov	r0, r5
 8017fce:	f000 ff5b 	bl	8018e88 <__aeabi_fmul>
 8017fd2:	f24f 116b 	movw	r1, #61803	; 0xf16b
 8017fd6:	f6c3 516e 	movt	r1, #15726	; 0x3d6e
 8017fda:	f000 fe4b 	bl	8018c74 <__aeabi_fsub>
 8017fde:	4629      	mov	r1, r5
 8017fe0:	f000 ff52 	bl	8018e88 <__aeabi_fmul>
 8017fe4:	f248 7195 	movw	r1, #34709	; 0x8795
 8017fe8:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 8017fec:	f000 fe42 	bl	8018c74 <__aeabi_fsub>
 8017ff0:	4629      	mov	r1, r5
 8017ff2:	f000 ff49 	bl	8018e88 <__aeabi_fmul>
 8017ff6:	f648 6138 	movw	r1, #36408	; 0x8e38
 8017ffa:	f6c3 51e3 	movt	r1, #15843	; 0x3de3
 8017ffe:	f000 fe39 	bl	8018c74 <__aeabi_fsub>
 8018002:	4629      	mov	r1, r5
 8018004:	f000 ff40 	bl	8018e88 <__aeabi_fmul>
 8018008:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 801800c:	f6c3 614c 	movt	r1, #15948	; 0x3e4c
 8018010:	f000 fe30 	bl	8018c74 <__aeabi_fsub>
 8018014:	4629      	mov	r1, r5
 8018016:	f000 ff37 	bl	8018e88 <__aeabi_fmul>
 801801a:	1c7b      	adds	r3, r7, #1
 801801c:	4601      	mov	r1, r0
 801801e:	d056      	beq.n	80180ce <atanf+0x1ce>
 8018020:	f24c 1544 	movw	r5, #49476	; 0xc144
 8018024:	4640      	mov	r0, r8
 8018026:	f000 fe27 	bl	8018c78 <__addsf3>
 801802a:	f6c0 0501 	movt	r5, #2049	; 0x801
 801802e:	4621      	mov	r1, r4
 8018030:	f000 ff2a 	bl	8018e88 <__aeabi_fmul>
 8018034:	eb05 0387 	add.w	r3, r5, r7, lsl #2
 8018038:	6919      	ldr	r1, [r3, #16]
 801803a:	f000 fe1b 	bl	8018c74 <__aeabi_fsub>
 801803e:	4621      	mov	r1, r4
 8018040:	f000 fe18 	bl	8018c74 <__aeabi_fsub>
 8018044:	4601      	mov	r1, r0
 8018046:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
 801804a:	f000 fe13 	bl	8018c74 <__aeabi_fsub>
 801804e:	2e00      	cmp	r6, #0
 8018050:	bfb8      	it	lt
 8018052:	f100 4400 	addlt.w	r4, r0, #2147483648	; 0x80000000
 8018056:	f6ff af68 	blt.w	8017f2a <atanf+0x2a>
 801805a:	4604      	mov	r4, r0
 801805c:	4620      	mov	r0, r4
 801805e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018062:	4601      	mov	r1, r0
 8018064:	f000 fe08 	bl	8018c78 <__addsf3>
 8018068:	4604      	mov	r4, r0
 801806a:	4620      	mov	r0, r4
 801806c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018070:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 8018074:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8018078:	f000 fdfe 	bl	8018c78 <__addsf3>
 801807c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8018080:	f001 f8be 	bl	8019200 <__aeabi_fcmpgt>
 8018084:	2800      	cmp	r0, #0
 8018086:	f43f af5e 	beq.w	8017f46 <atanf+0x46>
 801808a:	4620      	mov	r0, r4
 801808c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018090:	f000 f854 	bl	801813c <fabsf>
 8018094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018098:	f6c3 7397 	movt	r3, #16279	; 0x3f97
 801809c:	429d      	cmp	r5, r3
 801809e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80180a2:	4604      	mov	r4, r0
 80180a4:	dc1f      	bgt.n	80180e6 <atanf+0x1e6>
 80180a6:	f6c3 732f 	movt	r3, #16175	; 0x3f2f
 80180aa:	429d      	cmp	r5, r3
 80180ac:	dc3d      	bgt.n	801812a <atanf+0x22a>
 80180ae:	4601      	mov	r1, r0
 80180b0:	2700      	movs	r7, #0
 80180b2:	f000 fde1 	bl	8018c78 <__addsf3>
 80180b6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80180ba:	f000 fddb 	bl	8018c74 <__aeabi_fsub>
 80180be:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80180c2:	4605      	mov	r5, r0
 80180c4:	4620      	mov	r0, r4
 80180c6:	e01f      	b.n	8018108 <atanf+0x208>
 80180c8:	f6cb 74c9 	movt	r4, #49097	; 0xbfc9
 80180cc:	e72d      	b.n	8017f2a <atanf+0x2a>
 80180ce:	4640      	mov	r0, r8
 80180d0:	f000 fdd2 	bl	8018c78 <__addsf3>
 80180d4:	4621      	mov	r1, r4
 80180d6:	f000 fed7 	bl	8018e88 <__aeabi_fmul>
 80180da:	4601      	mov	r1, r0
 80180dc:	4620      	mov	r0, r4
 80180de:	f000 fdc9 	bl	8018c74 <__aeabi_fsub>
 80180e2:	4604      	mov	r4, r0
 80180e4:	e721      	b.n	8017f2a <atanf+0x2a>
 80180e6:	f2c4 031b 	movt	r3, #16411	; 0x401b
 80180ea:	429d      	cmp	r5, r3
 80180ec:	dc14      	bgt.n	8018118 <atanf+0x218>
 80180ee:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80180f2:	2702      	movs	r7, #2
 80180f4:	f000 fdbe 	bl	8018c74 <__aeabi_fsub>
 80180f8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80180fc:	4605      	mov	r5, r0
 80180fe:	4620      	mov	r0, r4
 8018100:	f000 fec2 	bl	8018e88 <__aeabi_fmul>
 8018104:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8018108:	f000 fdb6 	bl	8018c78 <__addsf3>
 801810c:	4601      	mov	r1, r0
 801810e:	4628      	mov	r0, r5
 8018110:	f000 ff6e 	bl	8018ff0 <__aeabi_fdiv>
 8018114:	4604      	mov	r4, r0
 8018116:	e718      	b.n	8017f4a <atanf+0x4a>
 8018118:	2000      	movs	r0, #0
 801811a:	4621      	mov	r1, r4
 801811c:	f6cb 7080 	movt	r0, #49024	; 0xbf80
 8018120:	2703      	movs	r7, #3
 8018122:	f000 ff65 	bl	8018ff0 <__aeabi_fdiv>
 8018126:	4604      	mov	r4, r0
 8018128:	e70f      	b.n	8017f4a <atanf+0x4a>
 801812a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801812e:	2701      	movs	r7, #1
 8018130:	f000 fda0 	bl	8018c74 <__aeabi_fsub>
 8018134:	4605      	mov	r5, r0
 8018136:	4620      	mov	r0, r4
 8018138:	e7e4      	b.n	8018104 <atanf+0x204>
 801813a:	bf00      	nop

0801813c <fabsf>:
 801813c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018140:	4770      	bx	lr
 8018142:	bf00      	nop

08018144 <floorf>:
 8018144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018146:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 801814a:	4601      	mov	r1, r0
 801814c:	4604      	mov	r4, r0
 801814e:	0df5      	lsrs	r5, r6, #23
 8018150:	3d7f      	subs	r5, #127	; 0x7f
 8018152:	2d16      	cmp	r5, #22
 8018154:	dc20      	bgt.n	8018198 <floorf+0x54>
 8018156:	2d00      	cmp	r5, #0
 8018158:	4607      	mov	r7, r0
 801815a:	db25      	blt.n	80181a8 <floorf+0x64>
 801815c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018160:	f2c0 037f 	movt	r3, #127	; 0x7f
 8018164:	fa43 f605 	asr.w	r6, r3, r5
 8018168:	4206      	tst	r6, r0
 801816a:	d013      	beq.n	8018194 <floorf+0x50>
 801816c:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 8018170:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8018174:	f000 fd80 	bl	8018c78 <__addsf3>
 8018178:	2100      	movs	r1, #0
 801817a:	f001 f841 	bl	8019200 <__aeabi_fcmpgt>
 801817e:	b140      	cbz	r0, 8018192 <floorf+0x4e>
 8018180:	2c00      	cmp	r4, #0
 8018182:	bfbe      	ittt	lt
 8018184:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8018188:	fa43 f505 	asrlt.w	r5, r3, r5
 801818c:	1967      	addlt	r7, r4, r5
 801818e:	ea27 0406 	bic.w	r4, r7, r6
 8018192:	4621      	mov	r1, r4
 8018194:	4608      	mov	r0, r1
 8018196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018198:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 801819c:	d3fa      	bcc.n	8018194 <floorf+0x50>
 801819e:	f000 fd6b 	bl	8018c78 <__addsf3>
 80181a2:	4601      	mov	r1, r0
 80181a4:	4608      	mov	r0, r1
 80181a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80181a8:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 80181ac:	f2c7 1149 	movt	r1, #29001	; 0x7149
 80181b0:	f000 fd62 	bl	8018c78 <__addsf3>
 80181b4:	2100      	movs	r1, #0
 80181b6:	f001 f823 	bl	8019200 <__aeabi_fcmpgt>
 80181ba:	2800      	cmp	r0, #0
 80181bc:	d0e9      	beq.n	8018192 <floorf+0x4e>
 80181be:	2c00      	cmp	r4, #0
 80181c0:	db01      	blt.n	80181c6 <floorf+0x82>
 80181c2:	2400      	movs	r4, #0
 80181c4:	e7e5      	b.n	8018192 <floorf+0x4e>
 80181c6:	2300      	movs	r3, #0
 80181c8:	f6cb 7380 	movt	r3, #49024	; 0xbf80
 80181cc:	2e00      	cmp	r6, #0
 80181ce:	bf18      	it	ne
 80181d0:	461c      	movne	r4, r3
 80181d2:	e7de      	b.n	8018192 <floorf+0x4e>

080181d4 <__fpclassifyf>:
 80181d4:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
 80181d8:	d101      	bne.n	80181de <__fpclassifyf+0xa>
 80181da:	2002      	movs	r0, #2
 80181dc:	4770      	bx	lr
 80181de:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 80181e2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 80181e6:	d201      	bcs.n	80181ec <__fpclassifyf+0x18>
 80181e8:	2004      	movs	r0, #4
 80181ea:	4770      	bx	lr
 80181ec:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80181f0:	1e42      	subs	r2, r0, #1
 80181f2:	f2c0 037f 	movt	r3, #127	; 0x7f
 80181f6:	429a      	cmp	r2, r3
 80181f8:	d801      	bhi.n	80181fe <__fpclassifyf+0x2a>
 80181fa:	2003      	movs	r0, #3
 80181fc:	4770      	bx	lr
 80181fe:	f1b0 43ff 	subs.w	r3, r0, #2139095040	; 0x7f800000
 8018202:	4258      	negs	r0, r3
 8018204:	4158      	adcs	r0, r3
 8018206:	4770      	bx	lr

08018208 <scalbnf>:
 8018208:	b538      	push	{r3, r4, r5, lr}
 801820a:	f030 4400 	bics.w	r4, r0, #2147483648	; 0x80000000
 801820e:	4603      	mov	r3, r0
 8018210:	4602      	mov	r2, r0
 8018212:	460d      	mov	r5, r1
 8018214:	d011      	beq.n	801823a <scalbnf+0x32>
 8018216:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801821a:	d210      	bcs.n	801823e <scalbnf+0x36>
 801821c:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8018220:	d313      	bcc.n	801824a <scalbnf+0x42>
 8018222:	0de4      	lsrs	r4, r4, #23
 8018224:	1964      	adds	r4, r4, r5
 8018226:	2cfe      	cmp	r4, #254	; 0xfe
 8018228:	bfc8      	it	gt
 801822a:	4619      	movgt	r1, r3
 801822c:	dc33      	bgt.n	8018296 <scalbnf+0x8e>
 801822e:	2c00      	cmp	r4, #0
 8018230:	dd1b      	ble.n	801826a <scalbnf+0x62>
 8018232:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8018236:	ea42 53c4 	orr.w	r3, r2, r4, lsl #23
 801823a:	4618      	mov	r0, r3
 801823c:	bd38      	pop	{r3, r4, r5, pc}
 801823e:	4601      	mov	r1, r0
 8018240:	f000 fd1a 	bl	8018c78 <__addsf3>
 8018244:	4603      	mov	r3, r0
 8018246:	4618      	mov	r0, r3
 8018248:	bd38      	pop	{r3, r4, r5, pc}
 801824a:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 801824e:	f000 fe1b 	bl	8018e88 <__aeabi_fmul>
 8018252:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 8018256:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 801825a:	4295      	cmp	r5, r2
 801825c:	4603      	mov	r3, r0
 801825e:	db12      	blt.n	8018286 <scalbnf+0x7e>
 8018260:	f3c0 54c7 	ubfx	r4, r0, #23, #8
 8018264:	4602      	mov	r2, r0
 8018266:	3c19      	subs	r4, #25
 8018268:	e7dc      	b.n	8018224 <scalbnf+0x1c>
 801826a:	f114 0f16 	cmn.w	r4, #22
 801826e:	da20      	bge.n	80182b2 <scalbnf+0xaa>
 8018270:	f24c 3250 	movw	r2, #50000	; 0xc350
 8018274:	4619      	mov	r1, r3
 8018276:	4295      	cmp	r5, r2
 8018278:	dc0d      	bgt.n	8018296 <scalbnf+0x8e>
 801827a:	f244 2060 	movw	r0, #16992	; 0x4260
 801827e:	f6c0 50a2 	movt	r0, #3490	; 0xda2
 8018282:	f000 f823 	bl	80182cc <copysignf>
 8018286:	f244 2160 	movw	r1, #16992	; 0x4260
 801828a:	f6c0 51a2 	movt	r1, #3490	; 0xda2
 801828e:	f000 fdfb 	bl	8018e88 <__aeabi_fmul>
 8018292:	4603      	mov	r3, r0
 8018294:	e7d1      	b.n	801823a <scalbnf+0x32>
 8018296:	f24f 20ca 	movw	r0, #62154	; 0xf2ca
 801829a:	f2c7 1049 	movt	r0, #29001	; 0x7149
 801829e:	f000 f815 	bl	80182cc <copysignf>
 80182a2:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 80182a6:	f2c7 1149 	movt	r1, #29001	; 0x7149
 80182aa:	f000 fded 	bl	8018e88 <__aeabi_fmul>
 80182ae:	4603      	mov	r3, r0
 80182b0:	e7c3      	b.n	801823a <scalbnf+0x32>
 80182b2:	f104 0019 	add.w	r0, r4, #25
 80182b6:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80182ba:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 80182be:	ea42 50c0 	orr.w	r0, r2, r0, lsl #23
 80182c2:	f000 fde1 	bl	8018e88 <__aeabi_fmul>
 80182c6:	4603      	mov	r3, r0
 80182c8:	e7b7      	b.n	801823a <scalbnf+0x32>
 80182ca:	bf00      	nop

080182cc <copysignf>:
 80182cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80182d0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80182d4:	4308      	orrs	r0, r1
 80182d6:	4770      	bx	lr

080182d8 <__aeabi_drsub>:
 80182d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80182dc:	e002      	b.n	80182e4 <__adddf3>
 80182de:	bf00      	nop

080182e0 <__aeabi_dsub>:
 80182e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080182e4 <__adddf3>:
 80182e4:	b530      	push	{r4, r5, lr}
 80182e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80182ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80182ee:	ea94 0f05 	teq	r4, r5
 80182f2:	bf08      	it	eq
 80182f4:	ea90 0f02 	teqeq	r0, r2
 80182f8:	bf1f      	itttt	ne
 80182fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80182fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8018302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8018306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 801830a:	f000 80e2 	beq.w	80184d2 <__adddf3+0x1ee>
 801830e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8018312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8018316:	bfb8      	it	lt
 8018318:	426d      	neglt	r5, r5
 801831a:	dd0c      	ble.n	8018336 <__adddf3+0x52>
 801831c:	442c      	add	r4, r5
 801831e:	ea80 0202 	eor.w	r2, r0, r2
 8018322:	ea81 0303 	eor.w	r3, r1, r3
 8018326:	ea82 0000 	eor.w	r0, r2, r0
 801832a:	ea83 0101 	eor.w	r1, r3, r1
 801832e:	ea80 0202 	eor.w	r2, r0, r2
 8018332:	ea81 0303 	eor.w	r3, r1, r3
 8018336:	2d36      	cmp	r5, #54	; 0x36
 8018338:	bf88      	it	hi
 801833a:	bd30      	pophi	{r4, r5, pc}
 801833c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8018344:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8018348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 801834c:	d002      	beq.n	8018354 <__adddf3+0x70>
 801834e:	4240      	negs	r0, r0
 8018350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8018354:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8018358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 801835c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8018360:	d002      	beq.n	8018368 <__adddf3+0x84>
 8018362:	4252      	negs	r2, r2
 8018364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8018368:	ea94 0f05 	teq	r4, r5
 801836c:	f000 80a7 	beq.w	80184be <__adddf3+0x1da>
 8018370:	f1a4 0401 	sub.w	r4, r4, #1
 8018374:	f1d5 0e20 	rsbs	lr, r5, #32
 8018378:	db0d      	blt.n	8018396 <__adddf3+0xb2>
 801837a:	fa02 fc0e 	lsl.w	ip, r2, lr
 801837e:	fa22 f205 	lsr.w	r2, r2, r5
 8018382:	1880      	adds	r0, r0, r2
 8018384:	f141 0100 	adc.w	r1, r1, #0
 8018388:	fa03 f20e 	lsl.w	r2, r3, lr
 801838c:	1880      	adds	r0, r0, r2
 801838e:	fa43 f305 	asr.w	r3, r3, r5
 8018392:	4159      	adcs	r1, r3
 8018394:	e00e      	b.n	80183b4 <__adddf3+0xd0>
 8018396:	f1a5 0520 	sub.w	r5, r5, #32
 801839a:	f10e 0e20 	add.w	lr, lr, #32
 801839e:	2a01      	cmp	r2, #1
 80183a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80183a4:	bf28      	it	cs
 80183a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80183aa:	fa43 f305 	asr.w	r3, r3, r5
 80183ae:	18c0      	adds	r0, r0, r3
 80183b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80183b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80183b8:	d507      	bpl.n	80183ca <__adddf3+0xe6>
 80183ba:	f04f 0e00 	mov.w	lr, #0
 80183be:	f1dc 0c00 	rsbs	ip, ip, #0
 80183c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80183c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80183ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80183ce:	d31b      	bcc.n	8018408 <__adddf3+0x124>
 80183d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80183d4:	d30c      	bcc.n	80183f0 <__adddf3+0x10c>
 80183d6:	0849      	lsrs	r1, r1, #1
 80183d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80183dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80183e0:	f104 0401 	add.w	r4, r4, #1
 80183e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80183e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80183ec:	f080 809a 	bcs.w	8018524 <__adddf3+0x240>
 80183f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80183f4:	bf08      	it	eq
 80183f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80183fa:	f150 0000 	adcs.w	r0, r0, #0
 80183fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8018402:	ea41 0105 	orr.w	r1, r1, r5
 8018406:	bd30      	pop	{r4, r5, pc}
 8018408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 801840c:	4140      	adcs	r0, r0
 801840e:	eb41 0101 	adc.w	r1, r1, r1
 8018412:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8018416:	f1a4 0401 	sub.w	r4, r4, #1
 801841a:	d1e9      	bne.n	80183f0 <__adddf3+0x10c>
 801841c:	f091 0f00 	teq	r1, #0
 8018420:	bf04      	itt	eq
 8018422:	4601      	moveq	r1, r0
 8018424:	2000      	moveq	r0, #0
 8018426:	fab1 f381 	clz	r3, r1
 801842a:	bf08      	it	eq
 801842c:	3320      	addeq	r3, #32
 801842e:	f1a3 030b 	sub.w	r3, r3, #11
 8018432:	f1b3 0220 	subs.w	r2, r3, #32
 8018436:	da0c      	bge.n	8018452 <__adddf3+0x16e>
 8018438:	320c      	adds	r2, #12
 801843a:	dd08      	ble.n	801844e <__adddf3+0x16a>
 801843c:	f102 0c14 	add.w	ip, r2, #20
 8018440:	f1c2 020c 	rsb	r2, r2, #12
 8018444:	fa01 f00c 	lsl.w	r0, r1, ip
 8018448:	fa21 f102 	lsr.w	r1, r1, r2
 801844c:	e00c      	b.n	8018468 <__adddf3+0x184>
 801844e:	f102 0214 	add.w	r2, r2, #20
 8018452:	bfd8      	it	le
 8018454:	f1c2 0c20 	rsble	ip, r2, #32
 8018458:	fa01 f102 	lsl.w	r1, r1, r2
 801845c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8018460:	bfdc      	itt	le
 8018462:	ea41 010c 	orrle.w	r1, r1, ip
 8018466:	4090      	lslle	r0, r2
 8018468:	1ae4      	subs	r4, r4, r3
 801846a:	bfa2      	ittt	ge
 801846c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8018470:	4329      	orrge	r1, r5
 8018472:	bd30      	popge	{r4, r5, pc}
 8018474:	ea6f 0404 	mvn.w	r4, r4
 8018478:	3c1f      	subs	r4, #31
 801847a:	da1c      	bge.n	80184b6 <__adddf3+0x1d2>
 801847c:	340c      	adds	r4, #12
 801847e:	dc0e      	bgt.n	801849e <__adddf3+0x1ba>
 8018480:	f104 0414 	add.w	r4, r4, #20
 8018484:	f1c4 0220 	rsb	r2, r4, #32
 8018488:	fa20 f004 	lsr.w	r0, r0, r4
 801848c:	fa01 f302 	lsl.w	r3, r1, r2
 8018490:	ea40 0003 	orr.w	r0, r0, r3
 8018494:	fa21 f304 	lsr.w	r3, r1, r4
 8018498:	ea45 0103 	orr.w	r1, r5, r3
 801849c:	bd30      	pop	{r4, r5, pc}
 801849e:	f1c4 040c 	rsb	r4, r4, #12
 80184a2:	f1c4 0220 	rsb	r2, r4, #32
 80184a6:	fa20 f002 	lsr.w	r0, r0, r2
 80184aa:	fa01 f304 	lsl.w	r3, r1, r4
 80184ae:	ea40 0003 	orr.w	r0, r0, r3
 80184b2:	4629      	mov	r1, r5
 80184b4:	bd30      	pop	{r4, r5, pc}
 80184b6:	fa21 f004 	lsr.w	r0, r1, r4
 80184ba:	4629      	mov	r1, r5
 80184bc:	bd30      	pop	{r4, r5, pc}
 80184be:	f094 0f00 	teq	r4, #0
 80184c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80184c6:	bf06      	itte	eq
 80184c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80184cc:	3401      	addeq	r4, #1
 80184ce:	3d01      	subne	r5, #1
 80184d0:	e74e      	b.n	8018370 <__adddf3+0x8c>
 80184d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80184d6:	bf18      	it	ne
 80184d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80184dc:	d029      	beq.n	8018532 <__adddf3+0x24e>
 80184de:	ea94 0f05 	teq	r4, r5
 80184e2:	bf08      	it	eq
 80184e4:	ea90 0f02 	teqeq	r0, r2
 80184e8:	d005      	beq.n	80184f6 <__adddf3+0x212>
 80184ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80184ee:	bf04      	itt	eq
 80184f0:	4619      	moveq	r1, r3
 80184f2:	4610      	moveq	r0, r2
 80184f4:	bd30      	pop	{r4, r5, pc}
 80184f6:	ea91 0f03 	teq	r1, r3
 80184fa:	bf1e      	ittt	ne
 80184fc:	2100      	movne	r1, #0
 80184fe:	2000      	movne	r0, #0
 8018500:	bd30      	popne	{r4, r5, pc}
 8018502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8018506:	d105      	bne.n	8018514 <__adddf3+0x230>
 8018508:	0040      	lsls	r0, r0, #1
 801850a:	4149      	adcs	r1, r1
 801850c:	bf28      	it	cs
 801850e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8018512:	bd30      	pop	{r4, r5, pc}
 8018514:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8018518:	bf3c      	itt	cc
 801851a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 801851e:	bd30      	popcc	{r4, r5, pc}
 8018520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8018524:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8018528:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801852c:	f04f 0000 	mov.w	r0, #0
 8018530:	bd30      	pop	{r4, r5, pc}
 8018532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8018536:	bf1a      	itte	ne
 8018538:	4619      	movne	r1, r3
 801853a:	4610      	movne	r0, r2
 801853c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8018540:	bf1c      	itt	ne
 8018542:	460b      	movne	r3, r1
 8018544:	4602      	movne	r2, r0
 8018546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 801854a:	bf06      	itte	eq
 801854c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8018550:	ea91 0f03 	teqeq	r1, r3
 8018554:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8018558:	bd30      	pop	{r4, r5, pc}
 801855a:	bf00      	nop

0801855c <__aeabi_ui2d>:
 801855c:	f090 0f00 	teq	r0, #0
 8018560:	bf04      	itt	eq
 8018562:	2100      	moveq	r1, #0
 8018564:	4770      	bxeq	lr
 8018566:	b530      	push	{r4, r5, lr}
 8018568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801856c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018570:	f04f 0500 	mov.w	r5, #0
 8018574:	f04f 0100 	mov.w	r1, #0
 8018578:	e750      	b.n	801841c <__adddf3+0x138>
 801857a:	bf00      	nop

0801857c <__aeabi_i2d>:
 801857c:	f090 0f00 	teq	r0, #0
 8018580:	bf04      	itt	eq
 8018582:	2100      	moveq	r1, #0
 8018584:	4770      	bxeq	lr
 8018586:	b530      	push	{r4, r5, lr}
 8018588:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801858c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018590:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8018594:	bf48      	it	mi
 8018596:	4240      	negmi	r0, r0
 8018598:	f04f 0100 	mov.w	r1, #0
 801859c:	e73e      	b.n	801841c <__adddf3+0x138>
 801859e:	bf00      	nop

080185a0 <__aeabi_f2d>:
 80185a0:	0042      	lsls	r2, r0, #1
 80185a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80185a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80185aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80185ae:	bf1f      	itttt	ne
 80185b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80185b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80185b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80185bc:	4770      	bxne	lr
 80185be:	f092 0f00 	teq	r2, #0
 80185c2:	bf14      	ite	ne
 80185c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80185c8:	4770      	bxeq	lr
 80185ca:	b530      	push	{r4, r5, lr}
 80185cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80185d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80185d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80185d8:	e720      	b.n	801841c <__adddf3+0x138>
 80185da:	bf00      	nop

080185dc <__aeabi_ul2d>:
 80185dc:	ea50 0201 	orrs.w	r2, r0, r1
 80185e0:	bf08      	it	eq
 80185e2:	4770      	bxeq	lr
 80185e4:	b530      	push	{r4, r5, lr}
 80185e6:	f04f 0500 	mov.w	r5, #0
 80185ea:	e00a      	b.n	8018602 <__aeabi_l2d+0x16>

080185ec <__aeabi_l2d>:
 80185ec:	ea50 0201 	orrs.w	r2, r0, r1
 80185f0:	bf08      	it	eq
 80185f2:	4770      	bxeq	lr
 80185f4:	b530      	push	{r4, r5, lr}
 80185f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80185fa:	d502      	bpl.n	8018602 <__aeabi_l2d+0x16>
 80185fc:	4240      	negs	r0, r0
 80185fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8018602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8018606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801860a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 801860e:	f43f aedc 	beq.w	80183ca <__adddf3+0xe6>
 8018612:	f04f 0203 	mov.w	r2, #3
 8018616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801861a:	bf18      	it	ne
 801861c:	3203      	addne	r2, #3
 801861e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8018622:	bf18      	it	ne
 8018624:	3203      	addne	r2, #3
 8018626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 801862a:	f1c2 0320 	rsb	r3, r2, #32
 801862e:	fa00 fc03 	lsl.w	ip, r0, r3
 8018632:	fa20 f002 	lsr.w	r0, r0, r2
 8018636:	fa01 fe03 	lsl.w	lr, r1, r3
 801863a:	ea40 000e 	orr.w	r0, r0, lr
 801863e:	fa21 f102 	lsr.w	r1, r1, r2
 8018642:	4414      	add	r4, r2
 8018644:	e6c1      	b.n	80183ca <__adddf3+0xe6>
 8018646:	bf00      	nop

08018648 <__aeabi_dmul>:
 8018648:	b570      	push	{r4, r5, r6, lr}
 801864a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 801864e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8018652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8018656:	bf1d      	ittte	ne
 8018658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 801865c:	ea94 0f0c 	teqne	r4, ip
 8018660:	ea95 0f0c 	teqne	r5, ip
 8018664:	f000 f8de 	bleq	8018824 <__aeabi_dmul+0x1dc>
 8018668:	442c      	add	r4, r5
 801866a:	ea81 0603 	eor.w	r6, r1, r3
 801866e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8018672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8018676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 801867a:	bf18      	it	ne
 801867c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8018680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018688:	d038      	beq.n	80186fc <__aeabi_dmul+0xb4>
 801868a:	fba0 ce02 	umull	ip, lr, r0, r2
 801868e:	f04f 0500 	mov.w	r5, #0
 8018692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8018696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 801869a:	fbe0 e503 	umlal	lr, r5, r0, r3
 801869e:	f04f 0600 	mov.w	r6, #0
 80186a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80186a6:	f09c 0f00 	teq	ip, #0
 80186aa:	bf18      	it	ne
 80186ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80186b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80186b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80186b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80186bc:	d204      	bcs.n	80186c8 <__aeabi_dmul+0x80>
 80186be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80186c2:	416d      	adcs	r5, r5
 80186c4:	eb46 0606 	adc.w	r6, r6, r6
 80186c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80186cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80186d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80186d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80186d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80186dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80186e0:	bf88      	it	hi
 80186e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80186e6:	d81e      	bhi.n	8018726 <__aeabi_dmul+0xde>
 80186e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80186ec:	bf08      	it	eq
 80186ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80186f2:	f150 0000 	adcs.w	r0, r0, #0
 80186f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80186fa:	bd70      	pop	{r4, r5, r6, pc}
 80186fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8018700:	ea46 0101 	orr.w	r1, r6, r1
 8018704:	ea40 0002 	orr.w	r0, r0, r2
 8018708:	ea81 0103 	eor.w	r1, r1, r3
 801870c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8018710:	bfc2      	ittt	gt
 8018712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8018716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 801871a:	bd70      	popgt	{r4, r5, r6, pc}
 801871c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018720:	f04f 0e00 	mov.w	lr, #0
 8018724:	3c01      	subs	r4, #1
 8018726:	f300 80ab 	bgt.w	8018880 <__aeabi_dmul+0x238>
 801872a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 801872e:	bfde      	ittt	le
 8018730:	2000      	movle	r0, #0
 8018732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8018736:	bd70      	pople	{r4, r5, r6, pc}
 8018738:	f1c4 0400 	rsb	r4, r4, #0
 801873c:	3c20      	subs	r4, #32
 801873e:	da35      	bge.n	80187ac <__aeabi_dmul+0x164>
 8018740:	340c      	adds	r4, #12
 8018742:	dc1b      	bgt.n	801877c <__aeabi_dmul+0x134>
 8018744:	f104 0414 	add.w	r4, r4, #20
 8018748:	f1c4 0520 	rsb	r5, r4, #32
 801874c:	fa00 f305 	lsl.w	r3, r0, r5
 8018750:	fa20 f004 	lsr.w	r0, r0, r4
 8018754:	fa01 f205 	lsl.w	r2, r1, r5
 8018758:	ea40 0002 	orr.w	r0, r0, r2
 801875c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8018760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8018768:	fa21 f604 	lsr.w	r6, r1, r4
 801876c:	eb42 0106 	adc.w	r1, r2, r6
 8018770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8018774:	bf08      	it	eq
 8018776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801877a:	bd70      	pop	{r4, r5, r6, pc}
 801877c:	f1c4 040c 	rsb	r4, r4, #12
 8018780:	f1c4 0520 	rsb	r5, r4, #32
 8018784:	fa00 f304 	lsl.w	r3, r0, r4
 8018788:	fa20 f005 	lsr.w	r0, r0, r5
 801878c:	fa01 f204 	lsl.w	r2, r1, r4
 8018790:	ea40 0002 	orr.w	r0, r0, r2
 8018794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 801879c:	f141 0100 	adc.w	r1, r1, #0
 80187a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80187a4:	bf08      	it	eq
 80187a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80187aa:	bd70      	pop	{r4, r5, r6, pc}
 80187ac:	f1c4 0520 	rsb	r5, r4, #32
 80187b0:	fa00 f205 	lsl.w	r2, r0, r5
 80187b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80187b8:	fa20 f304 	lsr.w	r3, r0, r4
 80187bc:	fa01 f205 	lsl.w	r2, r1, r5
 80187c0:	ea43 0302 	orr.w	r3, r3, r2
 80187c4:	fa21 f004 	lsr.w	r0, r1, r4
 80187c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80187cc:	fa21 f204 	lsr.w	r2, r1, r4
 80187d0:	ea20 0002 	bic.w	r0, r0, r2
 80187d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80187d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80187dc:	bf08      	it	eq
 80187de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80187e2:	bd70      	pop	{r4, r5, r6, pc}
 80187e4:	f094 0f00 	teq	r4, #0
 80187e8:	d10f      	bne.n	801880a <__aeabi_dmul+0x1c2>
 80187ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80187ee:	0040      	lsls	r0, r0, #1
 80187f0:	eb41 0101 	adc.w	r1, r1, r1
 80187f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80187f8:	bf08      	it	eq
 80187fa:	3c01      	subeq	r4, #1
 80187fc:	d0f7      	beq.n	80187ee <__aeabi_dmul+0x1a6>
 80187fe:	ea41 0106 	orr.w	r1, r1, r6
 8018802:	f095 0f00 	teq	r5, #0
 8018806:	bf18      	it	ne
 8018808:	4770      	bxne	lr
 801880a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 801880e:	0052      	lsls	r2, r2, #1
 8018810:	eb43 0303 	adc.w	r3, r3, r3
 8018814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8018818:	bf08      	it	eq
 801881a:	3d01      	subeq	r5, #1
 801881c:	d0f7      	beq.n	801880e <__aeabi_dmul+0x1c6>
 801881e:	ea43 0306 	orr.w	r3, r3, r6
 8018822:	4770      	bx	lr
 8018824:	ea94 0f0c 	teq	r4, ip
 8018828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 801882c:	bf18      	it	ne
 801882e:	ea95 0f0c 	teqne	r5, ip
 8018832:	d00c      	beq.n	801884e <__aeabi_dmul+0x206>
 8018834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018838:	bf18      	it	ne
 801883a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801883e:	d1d1      	bne.n	80187e4 <__aeabi_dmul+0x19c>
 8018840:	ea81 0103 	eor.w	r1, r1, r3
 8018844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018848:	f04f 0000 	mov.w	r0, #0
 801884c:	bd70      	pop	{r4, r5, r6, pc}
 801884e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018852:	bf06      	itte	eq
 8018854:	4610      	moveq	r0, r2
 8018856:	4619      	moveq	r1, r3
 8018858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801885c:	d019      	beq.n	8018892 <__aeabi_dmul+0x24a>
 801885e:	ea94 0f0c 	teq	r4, ip
 8018862:	d102      	bne.n	801886a <__aeabi_dmul+0x222>
 8018864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8018868:	d113      	bne.n	8018892 <__aeabi_dmul+0x24a>
 801886a:	ea95 0f0c 	teq	r5, ip
 801886e:	d105      	bne.n	801887c <__aeabi_dmul+0x234>
 8018870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8018874:	bf1c      	itt	ne
 8018876:	4610      	movne	r0, r2
 8018878:	4619      	movne	r1, r3
 801887a:	d10a      	bne.n	8018892 <__aeabi_dmul+0x24a>
 801887c:	ea81 0103 	eor.w	r1, r1, r3
 8018880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8018888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801888c:	f04f 0000 	mov.w	r0, #0
 8018890:	bd70      	pop	{r4, r5, r6, pc}
 8018892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8018896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 801889a:	bd70      	pop	{r4, r5, r6, pc}

0801889c <__aeabi_ddiv>:
 801889c:	b570      	push	{r4, r5, r6, lr}
 801889e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80188a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80188a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80188aa:	bf1d      	ittte	ne
 80188ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80188b0:	ea94 0f0c 	teqne	r4, ip
 80188b4:	ea95 0f0c 	teqne	r5, ip
 80188b8:	f000 f8a7 	bleq	8018a0a <__aeabi_ddiv+0x16e>
 80188bc:	eba4 0405 	sub.w	r4, r4, r5
 80188c0:	ea81 0e03 	eor.w	lr, r1, r3
 80188c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80188c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80188cc:	f000 8088 	beq.w	80189e0 <__aeabi_ddiv+0x144>
 80188d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80188d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80188d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80188dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80188e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80188e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80188e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80188ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80188f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80188f4:	429d      	cmp	r5, r3
 80188f6:	bf08      	it	eq
 80188f8:	4296      	cmpeq	r6, r2
 80188fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80188fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8018902:	d202      	bcs.n	801890a <__aeabi_ddiv+0x6e>
 8018904:	085b      	lsrs	r3, r3, #1
 8018906:	ea4f 0232 	mov.w	r2, r2, rrx
 801890a:	1ab6      	subs	r6, r6, r2
 801890c:	eb65 0503 	sbc.w	r5, r5, r3
 8018910:	085b      	lsrs	r3, r3, #1
 8018912:	ea4f 0232 	mov.w	r2, r2, rrx
 8018916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 801891a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 801891e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018926:	bf22      	ittt	cs
 8018928:	1ab6      	subcs	r6, r6, r2
 801892a:	4675      	movcs	r5, lr
 801892c:	ea40 000c 	orrcs.w	r0, r0, ip
 8018930:	085b      	lsrs	r3, r3, #1
 8018932:	ea4f 0232 	mov.w	r2, r2, rrx
 8018936:	ebb6 0e02 	subs.w	lr, r6, r2
 801893a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801893e:	bf22      	ittt	cs
 8018940:	1ab6      	subcs	r6, r6, r2
 8018942:	4675      	movcs	r5, lr
 8018944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8018948:	085b      	lsrs	r3, r3, #1
 801894a:	ea4f 0232 	mov.w	r2, r2, rrx
 801894e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018956:	bf22      	ittt	cs
 8018958:	1ab6      	subcs	r6, r6, r2
 801895a:	4675      	movcs	r5, lr
 801895c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8018960:	085b      	lsrs	r3, r3, #1
 8018962:	ea4f 0232 	mov.w	r2, r2, rrx
 8018966:	ebb6 0e02 	subs.w	lr, r6, r2
 801896a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801896e:	bf22      	ittt	cs
 8018970:	1ab6      	subcs	r6, r6, r2
 8018972:	4675      	movcs	r5, lr
 8018974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8018978:	ea55 0e06 	orrs.w	lr, r5, r6
 801897c:	d018      	beq.n	80189b0 <__aeabi_ddiv+0x114>
 801897e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8018982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8018986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801898a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801898e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8018992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8018996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801899a:	d1c0      	bne.n	801891e <__aeabi_ddiv+0x82>
 801899c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80189a0:	d10b      	bne.n	80189ba <__aeabi_ddiv+0x11e>
 80189a2:	ea41 0100 	orr.w	r1, r1, r0
 80189a6:	f04f 0000 	mov.w	r0, #0
 80189aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80189ae:	e7b6      	b.n	801891e <__aeabi_ddiv+0x82>
 80189b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80189b4:	bf04      	itt	eq
 80189b6:	4301      	orreq	r1, r0
 80189b8:	2000      	moveq	r0, #0
 80189ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80189be:	bf88      	it	hi
 80189c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80189c4:	f63f aeaf 	bhi.w	8018726 <__aeabi_dmul+0xde>
 80189c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80189cc:	bf04      	itt	eq
 80189ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80189d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80189d6:	f150 0000 	adcs.w	r0, r0, #0
 80189da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80189de:	bd70      	pop	{r4, r5, r6, pc}
 80189e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80189e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80189e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80189ec:	bfc2      	ittt	gt
 80189ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80189f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80189f6:	bd70      	popgt	{r4, r5, r6, pc}
 80189f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80189fc:	f04f 0e00 	mov.w	lr, #0
 8018a00:	3c01      	subs	r4, #1
 8018a02:	e690      	b.n	8018726 <__aeabi_dmul+0xde>
 8018a04:	ea45 0e06 	orr.w	lr, r5, r6
 8018a08:	e68d      	b.n	8018726 <__aeabi_dmul+0xde>
 8018a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8018a0e:	ea94 0f0c 	teq	r4, ip
 8018a12:	bf08      	it	eq
 8018a14:	ea95 0f0c 	teqeq	r5, ip
 8018a18:	f43f af3b 	beq.w	8018892 <__aeabi_dmul+0x24a>
 8018a1c:	ea94 0f0c 	teq	r4, ip
 8018a20:	d10a      	bne.n	8018a38 <__aeabi_ddiv+0x19c>
 8018a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8018a26:	f47f af34 	bne.w	8018892 <__aeabi_dmul+0x24a>
 8018a2a:	ea95 0f0c 	teq	r5, ip
 8018a2e:	f47f af25 	bne.w	801887c <__aeabi_dmul+0x234>
 8018a32:	4610      	mov	r0, r2
 8018a34:	4619      	mov	r1, r3
 8018a36:	e72c      	b.n	8018892 <__aeabi_dmul+0x24a>
 8018a38:	ea95 0f0c 	teq	r5, ip
 8018a3c:	d106      	bne.n	8018a4c <__aeabi_ddiv+0x1b0>
 8018a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8018a42:	f43f aefd 	beq.w	8018840 <__aeabi_dmul+0x1f8>
 8018a46:	4610      	mov	r0, r2
 8018a48:	4619      	mov	r1, r3
 8018a4a:	e722      	b.n	8018892 <__aeabi_dmul+0x24a>
 8018a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018a50:	bf18      	it	ne
 8018a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018a56:	f47f aec5 	bne.w	80187e4 <__aeabi_dmul+0x19c>
 8018a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8018a5e:	f47f af0d 	bne.w	801887c <__aeabi_dmul+0x234>
 8018a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8018a66:	f47f aeeb 	bne.w	8018840 <__aeabi_dmul+0x1f8>
 8018a6a:	e712      	b.n	8018892 <__aeabi_dmul+0x24a>

08018a6c <__gedf2>:
 8018a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8018a70:	e006      	b.n	8018a80 <__cmpdf2+0x4>
 8018a72:	bf00      	nop

08018a74 <__ledf2>:
 8018a74:	f04f 0c01 	mov.w	ip, #1
 8018a78:	e002      	b.n	8018a80 <__cmpdf2+0x4>
 8018a7a:	bf00      	nop

08018a7c <__cmpdf2>:
 8018a7c:	f04f 0c01 	mov.w	ip, #1
 8018a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8018a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018a90:	bf18      	it	ne
 8018a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8018a96:	d01b      	beq.n	8018ad0 <__cmpdf2+0x54>
 8018a98:	b001      	add	sp, #4
 8018a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8018a9e:	bf0c      	ite	eq
 8018aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8018aa4:	ea91 0f03 	teqne	r1, r3
 8018aa8:	bf02      	ittt	eq
 8018aaa:	ea90 0f02 	teqeq	r0, r2
 8018aae:	2000      	moveq	r0, #0
 8018ab0:	4770      	bxeq	lr
 8018ab2:	f110 0f00 	cmn.w	r0, #0
 8018ab6:	ea91 0f03 	teq	r1, r3
 8018aba:	bf58      	it	pl
 8018abc:	4299      	cmppl	r1, r3
 8018abe:	bf08      	it	eq
 8018ac0:	4290      	cmpeq	r0, r2
 8018ac2:	bf2c      	ite	cs
 8018ac4:	17d8      	asrcs	r0, r3, #31
 8018ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8018aca:	f040 0001 	orr.w	r0, r0, #1
 8018ace:	4770      	bx	lr
 8018ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018ad8:	d102      	bne.n	8018ae0 <__cmpdf2+0x64>
 8018ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8018ade:	d107      	bne.n	8018af0 <__cmpdf2+0x74>
 8018ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018ae8:	d1d6      	bne.n	8018a98 <__cmpdf2+0x1c>
 8018aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8018aee:	d0d3      	beq.n	8018a98 <__cmpdf2+0x1c>
 8018af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8018af4:	4770      	bx	lr
 8018af6:	bf00      	nop

08018af8 <__aeabi_cdrcmple>:
 8018af8:	4684      	mov	ip, r0
 8018afa:	4610      	mov	r0, r2
 8018afc:	4662      	mov	r2, ip
 8018afe:	468c      	mov	ip, r1
 8018b00:	4619      	mov	r1, r3
 8018b02:	4663      	mov	r3, ip
 8018b04:	e000      	b.n	8018b08 <__aeabi_cdcmpeq>
 8018b06:	bf00      	nop

08018b08 <__aeabi_cdcmpeq>:
 8018b08:	b501      	push	{r0, lr}
 8018b0a:	f7ff ffb7 	bl	8018a7c <__cmpdf2>
 8018b0e:	2800      	cmp	r0, #0
 8018b10:	bf48      	it	mi
 8018b12:	f110 0f00 	cmnmi.w	r0, #0
 8018b16:	bd01      	pop	{r0, pc}

08018b18 <__aeabi_dcmpeq>:
 8018b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018b1c:	f7ff fff4 	bl	8018b08 <__aeabi_cdcmpeq>
 8018b20:	bf0c      	ite	eq
 8018b22:	2001      	moveq	r0, #1
 8018b24:	2000      	movne	r0, #0
 8018b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8018b2a:	bf00      	nop

08018b2c <__aeabi_dcmplt>:
 8018b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018b30:	f7ff ffea 	bl	8018b08 <__aeabi_cdcmpeq>
 8018b34:	bf34      	ite	cc
 8018b36:	2001      	movcc	r0, #1
 8018b38:	2000      	movcs	r0, #0
 8018b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8018b3e:	bf00      	nop

08018b40 <__aeabi_dcmple>:
 8018b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018b44:	f7ff ffe0 	bl	8018b08 <__aeabi_cdcmpeq>
 8018b48:	bf94      	ite	ls
 8018b4a:	2001      	movls	r0, #1
 8018b4c:	2000      	movhi	r0, #0
 8018b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8018b52:	bf00      	nop

08018b54 <__aeabi_dcmpge>:
 8018b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018b58:	f7ff ffce 	bl	8018af8 <__aeabi_cdrcmple>
 8018b5c:	bf94      	ite	ls
 8018b5e:	2001      	movls	r0, #1
 8018b60:	2000      	movhi	r0, #0
 8018b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8018b66:	bf00      	nop

08018b68 <__aeabi_dcmpgt>:
 8018b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018b6c:	f7ff ffc4 	bl	8018af8 <__aeabi_cdrcmple>
 8018b70:	bf34      	ite	cc
 8018b72:	2001      	movcc	r0, #1
 8018b74:	2000      	movcs	r0, #0
 8018b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8018b7a:	bf00      	nop

08018b7c <__aeabi_d2iz>:
 8018b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8018b84:	d215      	bcs.n	8018bb2 <__aeabi_d2iz+0x36>
 8018b86:	d511      	bpl.n	8018bac <__aeabi_d2iz+0x30>
 8018b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8018b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8018b90:	d912      	bls.n	8018bb8 <__aeabi_d2iz+0x3c>
 8018b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8018b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018ba2:	fa23 f002 	lsr.w	r0, r3, r2
 8018ba6:	bf18      	it	ne
 8018ba8:	4240      	negne	r0, r0
 8018baa:	4770      	bx	lr
 8018bac:	f04f 0000 	mov.w	r0, #0
 8018bb0:	4770      	bx	lr
 8018bb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8018bb6:	d105      	bne.n	8018bc4 <__aeabi_d2iz+0x48>
 8018bb8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8018bbc:	bf08      	it	eq
 8018bbe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8018bc2:	4770      	bx	lr
 8018bc4:	f04f 0000 	mov.w	r0, #0
 8018bc8:	4770      	bx	lr
 8018bca:	bf00      	nop

08018bcc <__aeabi_d2f>:
 8018bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8018bd4:	bf24      	itt	cs
 8018bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8018bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8018bde:	d90d      	bls.n	8018bfc <__aeabi_d2f+0x30>
 8018be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8018be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8018be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8018bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8018bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8018bf4:	bf08      	it	eq
 8018bf6:	f020 0001 	biceq.w	r0, r0, #1
 8018bfa:	4770      	bx	lr
 8018bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8018c00:	d121      	bne.n	8018c46 <__aeabi_d2f+0x7a>
 8018c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8018c06:	bfbc      	itt	lt
 8018c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8018c0c:	4770      	bxlt	lr
 8018c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8018c16:	f1c2 0218 	rsb	r2, r2, #24
 8018c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8018c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8018c22:	fa20 f002 	lsr.w	r0, r0, r2
 8018c26:	bf18      	it	ne
 8018c28:	f040 0001 	orrne.w	r0, r0, #1
 8018c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8018c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8018c38:	ea40 000c 	orr.w	r0, r0, ip
 8018c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8018c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018c44:	e7cc      	b.n	8018be0 <__aeabi_d2f+0x14>
 8018c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8018c4a:	d107      	bne.n	8018c5c <__aeabi_d2f+0x90>
 8018c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8018c50:	bf1e      	ittt	ne
 8018c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8018c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8018c5a:	4770      	bxne	lr
 8018c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8018c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8018c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018c68:	4770      	bx	lr
 8018c6a:	bf00      	nop

08018c6c <__aeabi_frsub>:
 8018c6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8018c70:	e002      	b.n	8018c78 <__addsf3>
 8018c72:	bf00      	nop

08018c74 <__aeabi_fsub>:
 8018c74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08018c78 <__addsf3>:
 8018c78:	0042      	lsls	r2, r0, #1
 8018c7a:	bf1f      	itttt	ne
 8018c7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8018c80:	ea92 0f03 	teqne	r2, r3
 8018c84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8018c88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8018c8c:	d06a      	beq.n	8018d64 <__addsf3+0xec>
 8018c8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8018c92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8018c96:	bfc1      	itttt	gt
 8018c98:	18d2      	addgt	r2, r2, r3
 8018c9a:	4041      	eorgt	r1, r0
 8018c9c:	4048      	eorgt	r0, r1
 8018c9e:	4041      	eorgt	r1, r0
 8018ca0:	bfb8      	it	lt
 8018ca2:	425b      	neglt	r3, r3
 8018ca4:	2b19      	cmp	r3, #25
 8018ca6:	bf88      	it	hi
 8018ca8:	4770      	bxhi	lr
 8018caa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8018cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018cb2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8018cb6:	bf18      	it	ne
 8018cb8:	4240      	negne	r0, r0
 8018cba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018cbe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8018cc2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8018cc6:	bf18      	it	ne
 8018cc8:	4249      	negne	r1, r1
 8018cca:	ea92 0f03 	teq	r2, r3
 8018cce:	d03f      	beq.n	8018d50 <__addsf3+0xd8>
 8018cd0:	f1a2 0201 	sub.w	r2, r2, #1
 8018cd4:	fa41 fc03 	asr.w	ip, r1, r3
 8018cd8:	eb10 000c 	adds.w	r0, r0, ip
 8018cdc:	f1c3 0320 	rsb	r3, r3, #32
 8018ce0:	fa01 f103 	lsl.w	r1, r1, r3
 8018ce4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8018ce8:	d502      	bpl.n	8018cf0 <__addsf3+0x78>
 8018cea:	4249      	negs	r1, r1
 8018cec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8018cf0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8018cf4:	d313      	bcc.n	8018d1e <__addsf3+0xa6>
 8018cf6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8018cfa:	d306      	bcc.n	8018d0a <__addsf3+0x92>
 8018cfc:	0840      	lsrs	r0, r0, #1
 8018cfe:	ea4f 0131 	mov.w	r1, r1, rrx
 8018d02:	f102 0201 	add.w	r2, r2, #1
 8018d06:	2afe      	cmp	r2, #254	; 0xfe
 8018d08:	d251      	bcs.n	8018dae <__addsf3+0x136>
 8018d0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8018d0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8018d12:	bf08      	it	eq
 8018d14:	f020 0001 	biceq.w	r0, r0, #1
 8018d18:	ea40 0003 	orr.w	r0, r0, r3
 8018d1c:	4770      	bx	lr
 8018d1e:	0049      	lsls	r1, r1, #1
 8018d20:	eb40 0000 	adc.w	r0, r0, r0
 8018d24:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8018d28:	f1a2 0201 	sub.w	r2, r2, #1
 8018d2c:	d1ed      	bne.n	8018d0a <__addsf3+0x92>
 8018d2e:	fab0 fc80 	clz	ip, r0
 8018d32:	f1ac 0c08 	sub.w	ip, ip, #8
 8018d36:	ebb2 020c 	subs.w	r2, r2, ip
 8018d3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8018d3e:	bfaa      	itet	ge
 8018d40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8018d44:	4252      	neglt	r2, r2
 8018d46:	4318      	orrge	r0, r3
 8018d48:	bfbc      	itt	lt
 8018d4a:	40d0      	lsrlt	r0, r2
 8018d4c:	4318      	orrlt	r0, r3
 8018d4e:	4770      	bx	lr
 8018d50:	f092 0f00 	teq	r2, #0
 8018d54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8018d58:	bf06      	itte	eq
 8018d5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8018d5e:	3201      	addeq	r2, #1
 8018d60:	3b01      	subne	r3, #1
 8018d62:	e7b5      	b.n	8018cd0 <__addsf3+0x58>
 8018d64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8018d68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8018d6c:	bf18      	it	ne
 8018d6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8018d72:	d021      	beq.n	8018db8 <__addsf3+0x140>
 8018d74:	ea92 0f03 	teq	r2, r3
 8018d78:	d004      	beq.n	8018d84 <__addsf3+0x10c>
 8018d7a:	f092 0f00 	teq	r2, #0
 8018d7e:	bf08      	it	eq
 8018d80:	4608      	moveq	r0, r1
 8018d82:	4770      	bx	lr
 8018d84:	ea90 0f01 	teq	r0, r1
 8018d88:	bf1c      	itt	ne
 8018d8a:	2000      	movne	r0, #0
 8018d8c:	4770      	bxne	lr
 8018d8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8018d92:	d104      	bne.n	8018d9e <__addsf3+0x126>
 8018d94:	0040      	lsls	r0, r0, #1
 8018d96:	bf28      	it	cs
 8018d98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8018d9c:	4770      	bx	lr
 8018d9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8018da2:	bf3c      	itt	cc
 8018da4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8018da8:	4770      	bxcc	lr
 8018daa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8018dae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8018db2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018db6:	4770      	bx	lr
 8018db8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8018dbc:	bf16      	itet	ne
 8018dbe:	4608      	movne	r0, r1
 8018dc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8018dc4:	4601      	movne	r1, r0
 8018dc6:	0242      	lsls	r2, r0, #9
 8018dc8:	bf06      	itte	eq
 8018dca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8018dce:	ea90 0f01 	teqeq	r0, r1
 8018dd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8018dd6:	4770      	bx	lr

08018dd8 <__aeabi_ui2f>:
 8018dd8:	f04f 0300 	mov.w	r3, #0
 8018ddc:	e004      	b.n	8018de8 <__aeabi_i2f+0x8>
 8018dde:	bf00      	nop

08018de0 <__aeabi_i2f>:
 8018de0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8018de4:	bf48      	it	mi
 8018de6:	4240      	negmi	r0, r0
 8018de8:	ea5f 0c00 	movs.w	ip, r0
 8018dec:	bf08      	it	eq
 8018dee:	4770      	bxeq	lr
 8018df0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8018df4:	4601      	mov	r1, r0
 8018df6:	f04f 0000 	mov.w	r0, #0
 8018dfa:	e01c      	b.n	8018e36 <__aeabi_l2f+0x2a>

08018dfc <__aeabi_ul2f>:
 8018dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8018e00:	bf08      	it	eq
 8018e02:	4770      	bxeq	lr
 8018e04:	f04f 0300 	mov.w	r3, #0
 8018e08:	e00a      	b.n	8018e20 <__aeabi_l2f+0x14>
 8018e0a:	bf00      	nop

08018e0c <__aeabi_l2f>:
 8018e0c:	ea50 0201 	orrs.w	r2, r0, r1
 8018e10:	bf08      	it	eq
 8018e12:	4770      	bxeq	lr
 8018e14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8018e18:	d502      	bpl.n	8018e20 <__aeabi_l2f+0x14>
 8018e1a:	4240      	negs	r0, r0
 8018e1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8018e20:	ea5f 0c01 	movs.w	ip, r1
 8018e24:	bf02      	ittt	eq
 8018e26:	4684      	moveq	ip, r0
 8018e28:	4601      	moveq	r1, r0
 8018e2a:	2000      	moveq	r0, #0
 8018e2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8018e30:	bf08      	it	eq
 8018e32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8018e36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8018e3a:	fabc f28c 	clz	r2, ip
 8018e3e:	3a08      	subs	r2, #8
 8018e40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8018e44:	db10      	blt.n	8018e68 <__aeabi_l2f+0x5c>
 8018e46:	fa01 fc02 	lsl.w	ip, r1, r2
 8018e4a:	4463      	add	r3, ip
 8018e4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8018e50:	f1c2 0220 	rsb	r2, r2, #32
 8018e54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8018e58:	fa20 f202 	lsr.w	r2, r0, r2
 8018e5c:	eb43 0002 	adc.w	r0, r3, r2
 8018e60:	bf08      	it	eq
 8018e62:	f020 0001 	biceq.w	r0, r0, #1
 8018e66:	4770      	bx	lr
 8018e68:	f102 0220 	add.w	r2, r2, #32
 8018e6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8018e70:	f1c2 0220 	rsb	r2, r2, #32
 8018e74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8018e78:	fa21 f202 	lsr.w	r2, r1, r2
 8018e7c:	eb43 0002 	adc.w	r0, r3, r2
 8018e80:	bf08      	it	eq
 8018e82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8018e86:	4770      	bx	lr

08018e88 <__aeabi_fmul>:
 8018e88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8018e8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8018e90:	bf1e      	ittt	ne
 8018e92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8018e96:	ea92 0f0c 	teqne	r2, ip
 8018e9a:	ea93 0f0c 	teqne	r3, ip
 8018e9e:	d06f      	beq.n	8018f80 <__aeabi_fmul+0xf8>
 8018ea0:	441a      	add	r2, r3
 8018ea2:	ea80 0c01 	eor.w	ip, r0, r1
 8018ea6:	0240      	lsls	r0, r0, #9
 8018ea8:	bf18      	it	ne
 8018eaa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8018eae:	d01e      	beq.n	8018eee <__aeabi_fmul+0x66>
 8018eb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8018eb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8018eb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8018ebc:	fba0 3101 	umull	r3, r1, r0, r1
 8018ec0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8018ec4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8018ec8:	bf3e      	ittt	cc
 8018eca:	0049      	lslcc	r1, r1, #1
 8018ecc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8018ed0:	005b      	lslcc	r3, r3, #1
 8018ed2:	ea40 0001 	orr.w	r0, r0, r1
 8018ed6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8018eda:	2afd      	cmp	r2, #253	; 0xfd
 8018edc:	d81d      	bhi.n	8018f1a <__aeabi_fmul+0x92>
 8018ede:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8018ee2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8018ee6:	bf08      	it	eq
 8018ee8:	f020 0001 	biceq.w	r0, r0, #1
 8018eec:	4770      	bx	lr
 8018eee:	f090 0f00 	teq	r0, #0
 8018ef2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8018ef6:	bf08      	it	eq
 8018ef8:	0249      	lsleq	r1, r1, #9
 8018efa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8018efe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8018f02:	3a7f      	subs	r2, #127	; 0x7f
 8018f04:	bfc2      	ittt	gt
 8018f06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8018f0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8018f0e:	4770      	bxgt	lr
 8018f10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018f14:	f04f 0300 	mov.w	r3, #0
 8018f18:	3a01      	subs	r2, #1
 8018f1a:	dc5d      	bgt.n	8018fd8 <__aeabi_fmul+0x150>
 8018f1c:	f112 0f19 	cmn.w	r2, #25
 8018f20:	bfdc      	itt	le
 8018f22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8018f26:	4770      	bxle	lr
 8018f28:	f1c2 0200 	rsb	r2, r2, #0
 8018f2c:	0041      	lsls	r1, r0, #1
 8018f2e:	fa21 f102 	lsr.w	r1, r1, r2
 8018f32:	f1c2 0220 	rsb	r2, r2, #32
 8018f36:	fa00 fc02 	lsl.w	ip, r0, r2
 8018f3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8018f3e:	f140 0000 	adc.w	r0, r0, #0
 8018f42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8018f46:	bf08      	it	eq
 8018f48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8018f4c:	4770      	bx	lr
 8018f4e:	f092 0f00 	teq	r2, #0
 8018f52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8018f56:	bf02      	ittt	eq
 8018f58:	0040      	lsleq	r0, r0, #1
 8018f5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8018f5e:	3a01      	subeq	r2, #1
 8018f60:	d0f9      	beq.n	8018f56 <__aeabi_fmul+0xce>
 8018f62:	ea40 000c 	orr.w	r0, r0, ip
 8018f66:	f093 0f00 	teq	r3, #0
 8018f6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8018f6e:	bf02      	ittt	eq
 8018f70:	0049      	lsleq	r1, r1, #1
 8018f72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8018f76:	3b01      	subeq	r3, #1
 8018f78:	d0f9      	beq.n	8018f6e <__aeabi_fmul+0xe6>
 8018f7a:	ea41 010c 	orr.w	r1, r1, ip
 8018f7e:	e78f      	b.n	8018ea0 <__aeabi_fmul+0x18>
 8018f80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8018f84:	ea92 0f0c 	teq	r2, ip
 8018f88:	bf18      	it	ne
 8018f8a:	ea93 0f0c 	teqne	r3, ip
 8018f8e:	d00a      	beq.n	8018fa6 <__aeabi_fmul+0x11e>
 8018f90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8018f94:	bf18      	it	ne
 8018f96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8018f9a:	d1d8      	bne.n	8018f4e <__aeabi_fmul+0xc6>
 8018f9c:	ea80 0001 	eor.w	r0, r0, r1
 8018fa0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8018fa4:	4770      	bx	lr
 8018fa6:	f090 0f00 	teq	r0, #0
 8018faa:	bf17      	itett	ne
 8018fac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8018fb0:	4608      	moveq	r0, r1
 8018fb2:	f091 0f00 	teqne	r1, #0
 8018fb6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8018fba:	d014      	beq.n	8018fe6 <__aeabi_fmul+0x15e>
 8018fbc:	ea92 0f0c 	teq	r2, ip
 8018fc0:	d101      	bne.n	8018fc6 <__aeabi_fmul+0x13e>
 8018fc2:	0242      	lsls	r2, r0, #9
 8018fc4:	d10f      	bne.n	8018fe6 <__aeabi_fmul+0x15e>
 8018fc6:	ea93 0f0c 	teq	r3, ip
 8018fca:	d103      	bne.n	8018fd4 <__aeabi_fmul+0x14c>
 8018fcc:	024b      	lsls	r3, r1, #9
 8018fce:	bf18      	it	ne
 8018fd0:	4608      	movne	r0, r1
 8018fd2:	d108      	bne.n	8018fe6 <__aeabi_fmul+0x15e>
 8018fd4:	ea80 0001 	eor.w	r0, r0, r1
 8018fd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8018fdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8018fe0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8018fe4:	4770      	bx	lr
 8018fe6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8018fea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8018fee:	4770      	bx	lr

08018ff0 <__aeabi_fdiv>:
 8018ff0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8018ff4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8018ff8:	bf1e      	ittt	ne
 8018ffa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8018ffe:	ea92 0f0c 	teqne	r2, ip
 8019002:	ea93 0f0c 	teqne	r3, ip
 8019006:	d069      	beq.n	80190dc <__aeabi_fdiv+0xec>
 8019008:	eba2 0203 	sub.w	r2, r2, r3
 801900c:	ea80 0c01 	eor.w	ip, r0, r1
 8019010:	0249      	lsls	r1, r1, #9
 8019012:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8019016:	d037      	beq.n	8019088 <__aeabi_fdiv+0x98>
 8019018:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801901c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8019020:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8019024:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8019028:	428b      	cmp	r3, r1
 801902a:	bf38      	it	cc
 801902c:	005b      	lslcc	r3, r3, #1
 801902e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8019032:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8019036:	428b      	cmp	r3, r1
 8019038:	bf24      	itt	cs
 801903a:	1a5b      	subcs	r3, r3, r1
 801903c:	ea40 000c 	orrcs.w	r0, r0, ip
 8019040:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8019044:	bf24      	itt	cs
 8019046:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 801904a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 801904e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8019052:	bf24      	itt	cs
 8019054:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8019058:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 801905c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8019060:	bf24      	itt	cs
 8019062:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8019066:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 801906a:	011b      	lsls	r3, r3, #4
 801906c:	bf18      	it	ne
 801906e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8019072:	d1e0      	bne.n	8019036 <__aeabi_fdiv+0x46>
 8019074:	2afd      	cmp	r2, #253	; 0xfd
 8019076:	f63f af50 	bhi.w	8018f1a <__aeabi_fmul+0x92>
 801907a:	428b      	cmp	r3, r1
 801907c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8019080:	bf08      	it	eq
 8019082:	f020 0001 	biceq.w	r0, r0, #1
 8019086:	4770      	bx	lr
 8019088:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 801908c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8019090:	327f      	adds	r2, #127	; 0x7f
 8019092:	bfc2      	ittt	gt
 8019094:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8019098:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 801909c:	4770      	bxgt	lr
 801909e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80190a2:	f04f 0300 	mov.w	r3, #0
 80190a6:	3a01      	subs	r2, #1
 80190a8:	e737      	b.n	8018f1a <__aeabi_fmul+0x92>
 80190aa:	f092 0f00 	teq	r2, #0
 80190ae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80190b2:	bf02      	ittt	eq
 80190b4:	0040      	lsleq	r0, r0, #1
 80190b6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80190ba:	3a01      	subeq	r2, #1
 80190bc:	d0f9      	beq.n	80190b2 <__aeabi_fdiv+0xc2>
 80190be:	ea40 000c 	orr.w	r0, r0, ip
 80190c2:	f093 0f00 	teq	r3, #0
 80190c6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80190ca:	bf02      	ittt	eq
 80190cc:	0049      	lsleq	r1, r1, #1
 80190ce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80190d2:	3b01      	subeq	r3, #1
 80190d4:	d0f9      	beq.n	80190ca <__aeabi_fdiv+0xda>
 80190d6:	ea41 010c 	orr.w	r1, r1, ip
 80190da:	e795      	b.n	8019008 <__aeabi_fdiv+0x18>
 80190dc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80190e0:	ea92 0f0c 	teq	r2, ip
 80190e4:	d108      	bne.n	80190f8 <__aeabi_fdiv+0x108>
 80190e6:	0242      	lsls	r2, r0, #9
 80190e8:	f47f af7d 	bne.w	8018fe6 <__aeabi_fmul+0x15e>
 80190ec:	ea93 0f0c 	teq	r3, ip
 80190f0:	f47f af70 	bne.w	8018fd4 <__aeabi_fmul+0x14c>
 80190f4:	4608      	mov	r0, r1
 80190f6:	e776      	b.n	8018fe6 <__aeabi_fmul+0x15e>
 80190f8:	ea93 0f0c 	teq	r3, ip
 80190fc:	d104      	bne.n	8019108 <__aeabi_fdiv+0x118>
 80190fe:	024b      	lsls	r3, r1, #9
 8019100:	f43f af4c 	beq.w	8018f9c <__aeabi_fmul+0x114>
 8019104:	4608      	mov	r0, r1
 8019106:	e76e      	b.n	8018fe6 <__aeabi_fmul+0x15e>
 8019108:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 801910c:	bf18      	it	ne
 801910e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8019112:	d1ca      	bne.n	80190aa <__aeabi_fdiv+0xba>
 8019114:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8019118:	f47f af5c 	bne.w	8018fd4 <__aeabi_fmul+0x14c>
 801911c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8019120:	f47f af3c 	bne.w	8018f9c <__aeabi_fmul+0x114>
 8019124:	e75f      	b.n	8018fe6 <__aeabi_fmul+0x15e>
 8019126:	bf00      	nop

08019128 <__gesf2>:
 8019128:	f04f 3cff 	mov.w	ip, #4294967295
 801912c:	e006      	b.n	801913c <__cmpsf2+0x4>
 801912e:	bf00      	nop

08019130 <__lesf2>:
 8019130:	f04f 0c01 	mov.w	ip, #1
 8019134:	e002      	b.n	801913c <__cmpsf2+0x4>
 8019136:	bf00      	nop

08019138 <__cmpsf2>:
 8019138:	f04f 0c01 	mov.w	ip, #1
 801913c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8019140:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8019144:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8019148:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 801914c:	bf18      	it	ne
 801914e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8019152:	d011      	beq.n	8019178 <__cmpsf2+0x40>
 8019154:	b001      	add	sp, #4
 8019156:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 801915a:	bf18      	it	ne
 801915c:	ea90 0f01 	teqne	r0, r1
 8019160:	bf58      	it	pl
 8019162:	ebb2 0003 	subspl.w	r0, r2, r3
 8019166:	bf88      	it	hi
 8019168:	17c8      	asrhi	r0, r1, #31
 801916a:	bf38      	it	cc
 801916c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8019170:	bf18      	it	ne
 8019172:	f040 0001 	orrne.w	r0, r0, #1
 8019176:	4770      	bx	lr
 8019178:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 801917c:	d102      	bne.n	8019184 <__cmpsf2+0x4c>
 801917e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8019182:	d105      	bne.n	8019190 <__cmpsf2+0x58>
 8019184:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8019188:	d1e4      	bne.n	8019154 <__cmpsf2+0x1c>
 801918a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 801918e:	d0e1      	beq.n	8019154 <__cmpsf2+0x1c>
 8019190:	f85d 0b04 	ldr.w	r0, [sp], #4
 8019194:	4770      	bx	lr
 8019196:	bf00      	nop

08019198 <__aeabi_cfrcmple>:
 8019198:	4684      	mov	ip, r0
 801919a:	4608      	mov	r0, r1
 801919c:	4661      	mov	r1, ip
 801919e:	e7ff      	b.n	80191a0 <__aeabi_cfcmpeq>

080191a0 <__aeabi_cfcmpeq>:
 80191a0:	b50f      	push	{r0, r1, r2, r3, lr}
 80191a2:	f7ff ffc9 	bl	8019138 <__cmpsf2>
 80191a6:	2800      	cmp	r0, #0
 80191a8:	bf48      	it	mi
 80191aa:	f110 0f00 	cmnmi.w	r0, #0
 80191ae:	bd0f      	pop	{r0, r1, r2, r3, pc}

080191b0 <__aeabi_fcmpeq>:
 80191b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80191b4:	f7ff fff4 	bl	80191a0 <__aeabi_cfcmpeq>
 80191b8:	bf0c      	ite	eq
 80191ba:	2001      	moveq	r0, #1
 80191bc:	2000      	movne	r0, #0
 80191be:	f85d fb08 	ldr.w	pc, [sp], #8
 80191c2:	bf00      	nop

080191c4 <__aeabi_fcmplt>:
 80191c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80191c8:	f7ff ffea 	bl	80191a0 <__aeabi_cfcmpeq>
 80191cc:	bf34      	ite	cc
 80191ce:	2001      	movcc	r0, #1
 80191d0:	2000      	movcs	r0, #0
 80191d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80191d6:	bf00      	nop

080191d8 <__aeabi_fcmple>:
 80191d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80191dc:	f7ff ffe0 	bl	80191a0 <__aeabi_cfcmpeq>
 80191e0:	bf94      	ite	ls
 80191e2:	2001      	movls	r0, #1
 80191e4:	2000      	movhi	r0, #0
 80191e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80191ea:	bf00      	nop

080191ec <__aeabi_fcmpge>:
 80191ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80191f0:	f7ff ffd2 	bl	8019198 <__aeabi_cfrcmple>
 80191f4:	bf94      	ite	ls
 80191f6:	2001      	movls	r0, #1
 80191f8:	2000      	movhi	r0, #0
 80191fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80191fe:	bf00      	nop

08019200 <__aeabi_fcmpgt>:
 8019200:	f84d ed08 	str.w	lr, [sp, #-8]!
 8019204:	f7ff ffc8 	bl	8019198 <__aeabi_cfrcmple>
 8019208:	bf34      	ite	cc
 801920a:	2001      	movcc	r0, #1
 801920c:	2000      	movcs	r0, #0
 801920e:	f85d fb08 	ldr.w	pc, [sp], #8
 8019212:	bf00      	nop

08019214 <__aeabi_f2iz>:
 8019214:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8019218:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 801921c:	d30f      	bcc.n	801923e <__aeabi_f2iz+0x2a>
 801921e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8019222:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8019226:	d90d      	bls.n	8019244 <__aeabi_f2iz+0x30>
 8019228:	ea4f 2300 	mov.w	r3, r0, lsl #8
 801922c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8019230:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8019234:	fa23 f002 	lsr.w	r0, r3, r2
 8019238:	bf18      	it	ne
 801923a:	4240      	negne	r0, r0
 801923c:	4770      	bx	lr
 801923e:	f04f 0000 	mov.w	r0, #0
 8019242:	4770      	bx	lr
 8019244:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8019248:	d101      	bne.n	801924e <__aeabi_f2iz+0x3a>
 801924a:	0242      	lsls	r2, r0, #9
 801924c:	d105      	bne.n	801925a <__aeabi_f2iz+0x46>
 801924e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8019252:	bf08      	it	eq
 8019254:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8019258:	4770      	bx	lr
 801925a:	f04f 0000 	mov.w	r0, #0
 801925e:	4770      	bx	lr

08019260 <__aeabi_f2uiz>:
 8019260:	0042      	lsls	r2, r0, #1
 8019262:	d20e      	bcs.n	8019282 <__aeabi_f2uiz+0x22>
 8019264:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8019268:	d30b      	bcc.n	8019282 <__aeabi_f2uiz+0x22>
 801926a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 801926e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8019272:	d409      	bmi.n	8019288 <__aeabi_f2uiz+0x28>
 8019274:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8019278:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801927c:	fa23 f002 	lsr.w	r0, r3, r2
 8019280:	4770      	bx	lr
 8019282:	f04f 0000 	mov.w	r0, #0
 8019286:	4770      	bx	lr
 8019288:	f112 0f61 	cmn.w	r2, #97	; 0x61
 801928c:	d101      	bne.n	8019292 <__aeabi_f2uiz+0x32>
 801928e:	0242      	lsls	r2, r0, #9
 8019290:	d102      	bne.n	8019298 <__aeabi_f2uiz+0x38>
 8019292:	f04f 30ff 	mov.w	r0, #4294967295
 8019296:	4770      	bx	lr
 8019298:	f04f 0000 	mov.w	r0, #0
 801929c:	4770      	bx	lr
 801929e:	bf00      	nop

080192a0 <atoi>:
 80192a0:	2100      	movs	r1, #0
 80192a2:	220a      	movs	r2, #10
 80192a4:	f000 bbae 	b.w	8019a04 <strtol>

080192a8 <_atoi_r>:
 80192a8:	2200      	movs	r2, #0
 80192aa:	230a      	movs	r3, #10
 80192ac:	f000 bb08 	b.w	80198c0 <_strtol_r>

080192b0 <bsearch>:
 80192b0:	2a00      	cmp	r2, #0
 80192b2:	bf18      	it	ne
 80192b4:	2b00      	cmpne	r3, #0
 80192b6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192ba:	4698      	mov	r8, r3
 80192bc:	4681      	mov	r9, r0
 80192be:	468a      	mov	sl, r1
 80192c0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80192c4:	bf14      	ite	ne
 80192c6:	2500      	movne	r5, #0
 80192c8:	2501      	moveq	r5, #1
 80192ca:	bf18      	it	ne
 80192cc:	4616      	movne	r6, r2
 80192ce:	d105      	bne.n	80192dc <bsearch+0x2c>
 80192d0:	e010      	b.n	80192f4 <bsearch+0x44>
 80192d2:	f104 0501 	add.w	r5, r4, #1
 80192d6:	d00e      	beq.n	80192f6 <bsearch+0x46>
 80192d8:	42b5      	cmp	r5, r6
 80192da:	d20b      	bcs.n	80192f4 <bsearch+0x44>
 80192dc:	1974      	adds	r4, r6, r5
 80192de:	4648      	mov	r0, r9
 80192e0:	0864      	lsrs	r4, r4, #1
 80192e2:	fb08 a704 	mla	r7, r8, r4, sl
 80192e6:	4639      	mov	r1, r7
 80192e8:	47d8      	blx	fp
 80192ea:	2800      	cmp	r0, #0
 80192ec:	daf1      	bge.n	80192d2 <bsearch+0x22>
 80192ee:	4626      	mov	r6, r4
 80192f0:	42b5      	cmp	r5, r6
 80192f2:	d3f3      	bcc.n	80192dc <bsearch+0x2c>
 80192f4:	2700      	movs	r7, #0
 80192f6:	4638      	mov	r0, r7
 80192f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080192fc <__errno>:
 80192fc:	f240 2354 	movw	r3, #596	; 0x254
 8019300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019304:	6818      	ldr	r0, [r3, #0]
 8019306:	4770      	bx	lr

08019308 <__libc_init_array>:
 8019308:	b570      	push	{r4, r5, r6, lr}
 801930a:	f24c 269c 	movw	r6, #49820	; 0xc29c
 801930e:	f24c 259c 	movw	r5, #49820	; 0xc29c
 8019312:	f6c0 0601 	movt	r6, #2049	; 0x801
 8019316:	f6c0 0501 	movt	r5, #2049	; 0x801
 801931a:	1b76      	subs	r6, r6, r5
 801931c:	10b6      	asrs	r6, r6, #2
 801931e:	d007      	beq.n	8019330 <__libc_init_array+0x28>
 8019320:	3d04      	subs	r5, #4
 8019322:	2400      	movs	r4, #0
 8019324:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8019328:	3401      	adds	r4, #1
 801932a:	4798      	blx	r3
 801932c:	42a6      	cmp	r6, r4
 801932e:	d1f9      	bne.n	8019324 <__libc_init_array+0x1c>
 8019330:	f24c 26a0 	movw	r6, #49824	; 0xc2a0
 8019334:	f24c 259c 	movw	r5, #49820	; 0xc29c
 8019338:	f6c0 0601 	movt	r6, #2049	; 0x801
 801933c:	f6c0 0501 	movt	r5, #2049	; 0x801
 8019340:	1b76      	subs	r6, r6, r5
 8019342:	f002 ff9f 	bl	801c284 <_init>
 8019346:	10b6      	asrs	r6, r6, #2
 8019348:	d008      	beq.n	801935c <__libc_init_array+0x54>
 801934a:	3d04      	subs	r5, #4
 801934c:	2400      	movs	r4, #0
 801934e:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8019352:	3401      	adds	r4, #1
 8019354:	4798      	blx	r3
 8019356:	42a6      	cmp	r6, r4
 8019358:	d1f9      	bne.n	801934e <__libc_init_array+0x46>
 801935a:	bd70      	pop	{r4, r5, r6, pc}
 801935c:	bd70      	pop	{r4, r5, r6, pc}
 801935e:	bf00      	nop

08019360 <memcpy>:
 8019360:	2a03      	cmp	r2, #3
 8019362:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8019366:	d809      	bhi.n	801937c <memcpy+0x1c>
 8019368:	b12a      	cbz	r2, 8019376 <memcpy+0x16>
 801936a:	2300      	movs	r3, #0
 801936c:	5ccc      	ldrb	r4, [r1, r3]
 801936e:	54c4      	strb	r4, [r0, r3]
 8019370:	3301      	adds	r3, #1
 8019372:	4293      	cmp	r3, r2
 8019374:	d1fa      	bne.n	801936c <memcpy+0xc>
 8019376:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801937a:	4770      	bx	lr
 801937c:	0783      	lsls	r3, r0, #30
 801937e:	4402      	add	r2, r0
 8019380:	d00e      	beq.n	80193a0 <memcpy+0x40>
 8019382:	1c44      	adds	r4, r0, #1
 8019384:	1c4d      	adds	r5, r1, #1
 8019386:	f815 7c01 	ldrb.w	r7, [r5, #-1]
 801938a:	f004 0603 	and.w	r6, r4, #3
 801938e:	4623      	mov	r3, r4
 8019390:	3401      	adds	r4, #1
 8019392:	4629      	mov	r1, r5
 8019394:	3501      	adds	r5, #1
 8019396:	f804 7c02 	strb.w	r7, [r4, #-2]
 801939a:	2e00      	cmp	r6, #0
 801939c:	d1f3      	bne.n	8019386 <memcpy+0x26>
 801939e:	e000      	b.n	80193a2 <memcpy+0x42>
 80193a0:	4603      	mov	r3, r0
 80193a2:	f011 0403 	ands.w	r4, r1, #3
 80193a6:	d06d      	beq.n	8019484 <memcpy+0x124>
 80193a8:	1ad7      	subs	r7, r2, r3
 80193aa:	1b0d      	subs	r5, r1, r4
 80193ac:	2f03      	cmp	r7, #3
 80193ae:	682e      	ldr	r6, [r5, #0]
 80193b0:	dd19      	ble.n	80193e6 <memcpy+0x86>
 80193b2:	f1c4 0c04 	rsb	ip, r4, #4
 80193b6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80193ba:	1d1c      	adds	r4, r3, #4
 80193bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80193c0:	f855 7f04 	ldr.w	r7, [r5, #4]!
 80193c4:	ebc4 0902 	rsb	r9, r4, r2
 80193c8:	4623      	mov	r3, r4
 80193ca:	3104      	adds	r1, #4
 80193cc:	3404      	adds	r4, #4
 80193ce:	f1b9 0f03 	cmp.w	r9, #3
 80193d2:	fa26 fa08 	lsr.w	sl, r6, r8
 80193d6:	fa07 fb0c 	lsl.w	fp, r7, ip
 80193da:	463e      	mov	r6, r7
 80193dc:	ea4b 070a 	orr.w	r7, fp, sl
 80193e0:	f844 7c08 	str.w	r7, [r4, #-8]
 80193e4:	dcec      	bgt.n	80193c0 <memcpy+0x60>
 80193e6:	429a      	cmp	r2, r3
 80193e8:	d9c5      	bls.n	8019376 <memcpy+0x16>
 80193ea:	3301      	adds	r3, #1
 80193ec:	3101      	adds	r1, #1
 80193ee:	3201      	adds	r2, #1
 80193f0:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 80193f4:	3301      	adds	r3, #1
 80193f6:	3101      	adds	r1, #1
 80193f8:	4293      	cmp	r3, r2
 80193fa:	f803 4c02 	strb.w	r4, [r3, #-2]
 80193fe:	d1f7      	bne.n	80193f0 <memcpy+0x90>
 8019400:	e7b9      	b.n	8019376 <memcpy+0x16>
 8019402:	680c      	ldr	r4, [r1, #0]
 8019404:	3340      	adds	r3, #64	; 0x40
 8019406:	3140      	adds	r1, #64	; 0x40
 8019408:	f843 4c40 	str.w	r4, [r3, #-64]
 801940c:	f851 4c3c 	ldr.w	r4, [r1, #-60]
 8019410:	f843 4c3c 	str.w	r4, [r3, #-60]
 8019414:	f851 4c38 	ldr.w	r4, [r1, #-56]
 8019418:	f843 4c38 	str.w	r4, [r3, #-56]
 801941c:	f851 4c34 	ldr.w	r4, [r1, #-52]
 8019420:	f843 4c34 	str.w	r4, [r3, #-52]
 8019424:	f851 4c30 	ldr.w	r4, [r1, #-48]
 8019428:	f843 4c30 	str.w	r4, [r3, #-48]
 801942c:	f851 4c2c 	ldr.w	r4, [r1, #-44]
 8019430:	f843 4c2c 	str.w	r4, [r3, #-44]
 8019434:	f851 4c28 	ldr.w	r4, [r1, #-40]
 8019438:	f843 4c28 	str.w	r4, [r3, #-40]
 801943c:	f851 4c24 	ldr.w	r4, [r1, #-36]
 8019440:	f843 4c24 	str.w	r4, [r3, #-36]
 8019444:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8019448:	f843 4c20 	str.w	r4, [r3, #-32]
 801944c:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8019450:	f843 4c1c 	str.w	r4, [r3, #-28]
 8019454:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8019458:	f843 4c18 	str.w	r4, [r3, #-24]
 801945c:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8019460:	f843 4c14 	str.w	r4, [r3, #-20]
 8019464:	f851 4c10 	ldr.w	r4, [r1, #-16]
 8019468:	f843 4c10 	str.w	r4, [r3, #-16]
 801946c:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 8019470:	f843 4c0c 	str.w	r4, [r3, #-12]
 8019474:	f851 4c08 	ldr.w	r4, [r1, #-8]
 8019478:	f843 4c08 	str.w	r4, [r3, #-8]
 801947c:	f851 4c04 	ldr.w	r4, [r1, #-4]
 8019480:	f843 4c04 	str.w	r4, [r3, #-4]
 8019484:	1ad4      	subs	r4, r2, r3
 8019486:	2c3f      	cmp	r4, #63	; 0x3f
 8019488:	dcbb      	bgt.n	8019402 <memcpy+0xa2>
 801948a:	e011      	b.n	80194b0 <memcpy+0x150>
 801948c:	680c      	ldr	r4, [r1, #0]
 801948e:	3310      	adds	r3, #16
 8019490:	3110      	adds	r1, #16
 8019492:	f843 4c10 	str.w	r4, [r3, #-16]
 8019496:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 801949a:	f843 4c0c 	str.w	r4, [r3, #-12]
 801949e:	f851 4c08 	ldr.w	r4, [r1, #-8]
 80194a2:	f843 4c08 	str.w	r4, [r3, #-8]
 80194a6:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80194aa:	f843 4c04 	str.w	r4, [r3, #-4]
 80194ae:	1ad4      	subs	r4, r2, r3
 80194b0:	2c0f      	cmp	r4, #15
 80194b2:	dceb      	bgt.n	801948c <memcpy+0x12c>
 80194b4:	2c03      	cmp	r4, #3
 80194b6:	dd96      	ble.n	80193e6 <memcpy+0x86>
 80194b8:	1d1c      	adds	r4, r3, #4
 80194ba:	1d0d      	adds	r5, r1, #4
 80194bc:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80194c0:	1b16      	subs	r6, r2, r4
 80194c2:	4623      	mov	r3, r4
 80194c4:	4629      	mov	r1, r5
 80194c6:	3404      	adds	r4, #4
 80194c8:	3504      	adds	r5, #4
 80194ca:	2e03      	cmp	r6, #3
 80194cc:	f844 7c08 	str.w	r7, [r4, #-8]
 80194d0:	dcf4      	bgt.n	80194bc <memcpy+0x15c>
 80194d2:	e788      	b.n	80193e6 <memcpy+0x86>

080194d4 <memset>:
 80194d4:	2a03      	cmp	r2, #3
 80194d6:	b2c9      	uxtb	r1, r1
 80194d8:	b470      	push	{r4, r5, r6}
 80194da:	d808      	bhi.n	80194ee <memset+0x1a>
 80194dc:	b12a      	cbz	r2, 80194ea <memset+0x16>
 80194de:	4603      	mov	r3, r0
 80194e0:	1812      	adds	r2, r2, r0
 80194e2:	f803 1b01 	strb.w	r1, [r3], #1
 80194e6:	4293      	cmp	r3, r2
 80194e8:	d1fb      	bne.n	80194e2 <memset+0xe>
 80194ea:	bc70      	pop	{r4, r5, r6}
 80194ec:	4770      	bx	lr
 80194ee:	0783      	lsls	r3, r0, #30
 80194f0:	4402      	add	r2, r0
 80194f2:	d009      	beq.n	8019508 <memset+0x34>
 80194f4:	1c44      	adds	r4, r0, #1
 80194f6:	f004 0503 	and.w	r5, r4, #3
 80194fa:	4623      	mov	r3, r4
 80194fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019500:	3401      	adds	r4, #1
 8019502:	2d00      	cmp	r5, #0
 8019504:	d1f7      	bne.n	80194f6 <memset+0x22>
 8019506:	e000      	b.n	801950a <memset+0x36>
 8019508:	4603      	mov	r3, r0
 801950a:	1ad5      	subs	r5, r2, r3
 801950c:	eb01 2401 	add.w	r4, r1, r1, lsl #8
 8019510:	2d3f      	cmp	r5, #63	; 0x3f
 8019512:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 8019516:	dd2c      	ble.n	8019572 <memset+0x9e>
 8019518:	601c      	str	r4, [r3, #0]
 801951a:	3340      	adds	r3, #64	; 0x40
 801951c:	1ad5      	subs	r5, r2, r3
 801951e:	f843 4c3c 	str.w	r4, [r3, #-60]
 8019522:	2d3f      	cmp	r5, #63	; 0x3f
 8019524:	f843 4c38 	str.w	r4, [r3, #-56]
 8019528:	f843 4c34 	str.w	r4, [r3, #-52]
 801952c:	f843 4c30 	str.w	r4, [r3, #-48]
 8019530:	f843 4c2c 	str.w	r4, [r3, #-44]
 8019534:	f843 4c28 	str.w	r4, [r3, #-40]
 8019538:	f843 4c24 	str.w	r4, [r3, #-36]
 801953c:	f843 4c20 	str.w	r4, [r3, #-32]
 8019540:	f843 4c1c 	str.w	r4, [r3, #-28]
 8019544:	f843 4c18 	str.w	r4, [r3, #-24]
 8019548:	f843 4c14 	str.w	r4, [r3, #-20]
 801954c:	f843 4c10 	str.w	r4, [r3, #-16]
 8019550:	f843 4c0c 	str.w	r4, [r3, #-12]
 8019554:	f843 4c08 	str.w	r4, [r3, #-8]
 8019558:	f843 4c04 	str.w	r4, [r3, #-4]
 801955c:	dcdc      	bgt.n	8019518 <memset+0x44>
 801955e:	e008      	b.n	8019572 <memset+0x9e>
 8019560:	601c      	str	r4, [r3, #0]
 8019562:	3310      	adds	r3, #16
 8019564:	1ad5      	subs	r5, r2, r3
 8019566:	f843 4c0c 	str.w	r4, [r3, #-12]
 801956a:	f843 4c08 	str.w	r4, [r3, #-8]
 801956e:	f843 4c04 	str.w	r4, [r3, #-4]
 8019572:	2d0f      	cmp	r5, #15
 8019574:	dcf4      	bgt.n	8019560 <memset+0x8c>
 8019576:	2d03      	cmp	r5, #3
 8019578:	dd08      	ble.n	801958c <memset+0xb8>
 801957a:	1d1d      	adds	r5, r3, #4
 801957c:	1b56      	subs	r6, r2, r5
 801957e:	f845 4c04 	str.w	r4, [r5, #-4]
 8019582:	2e03      	cmp	r6, #3
 8019584:	462b      	mov	r3, r5
 8019586:	f105 0504 	add.w	r5, r5, #4
 801958a:	dcf7      	bgt.n	801957c <memset+0xa8>
 801958c:	429a      	cmp	r2, r3
 801958e:	d9ac      	bls.n	80194ea <memset+0x16>
 8019590:	3301      	adds	r3, #1
 8019592:	3201      	adds	r2, #1
 8019594:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019598:	3301      	adds	r3, #1
 801959a:	4293      	cmp	r3, r2
 801959c:	d1fa      	bne.n	8019594 <memset+0xc0>
 801959e:	e7a4      	b.n	80194ea <memset+0x16>

080195a0 <strcat>:
 80195a0:	0783      	lsls	r3, r0, #30
 80195a2:	b570      	push	{r4, r5, r6, lr}
 80195a4:	4606      	mov	r6, r0
 80195a6:	d114      	bne.n	80195d2 <strcat+0x32>
 80195a8:	6803      	ldr	r3, [r0, #0]
 80195aa:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80195ae:	ea22 0303 	bic.w	r3, r2, r3
 80195b2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80195b6:	d10c      	bne.n	80195d2 <strcat+0x32>
 80195b8:	1d03      	adds	r3, r0, #4
 80195ba:	461a      	mov	r2, r3
 80195bc:	f853 4b04 	ldr.w	r4, [r3], #4
 80195c0:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 80195c4:	ea25 0404 	bic.w	r4, r5, r4
 80195c8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 80195cc:	d0f5      	beq.n	80195ba <strcat+0x1a>
 80195ce:	4610      	mov	r0, r2
 80195d0:	e000      	b.n	80195d4 <strcat+0x34>
 80195d2:	4630      	mov	r0, r6
 80195d4:	7803      	ldrb	r3, [r0, #0]
 80195d6:	b12b      	cbz	r3, 80195e4 <strcat+0x44>
 80195d8:	1c43      	adds	r3, r0, #1
 80195da:	4618      	mov	r0, r3
 80195dc:	3301      	adds	r3, #1
 80195de:	7804      	ldrb	r4, [r0, #0]
 80195e0:	2c00      	cmp	r4, #0
 80195e2:	d1fa      	bne.n	80195da <strcat+0x3a>
 80195e4:	f000 f882 	bl	80196ec <strcpy>
 80195e8:	4630      	mov	r0, r6
 80195ea:	bd70      	pop	{r4, r5, r6, pc}

080195ec <strchr>:
 80195ec:	b2c9      	uxtb	r1, r1
 80195ee:	b4f0      	push	{r4, r5, r6, r7}
 80195f0:	2900      	cmp	r1, #0
 80195f2:	d04b      	beq.n	801968c <strchr+0xa0>
 80195f4:	0783      	lsls	r3, r0, #30
 80195f6:	d00f      	beq.n	8019618 <strchr+0x2c>
 80195f8:	7803      	ldrb	r3, [r0, #0]
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d073      	beq.n	80196e6 <strchr+0xfa>
 80195fe:	4299      	cmp	r1, r3
 8019600:	d042      	beq.n	8019688 <strchr+0x9c>
 8019602:	1c43      	adds	r3, r0, #1
 8019604:	e005      	b.n	8019612 <strchr+0x26>
 8019606:	f813 2b01 	ldrb.w	r2, [r3], #1
 801960a:	2a00      	cmp	r2, #0
 801960c:	d03b      	beq.n	8019686 <strchr+0x9a>
 801960e:	4291      	cmp	r1, r2
 8019610:	d03a      	beq.n	8019688 <strchr+0x9c>
 8019612:	079a      	lsls	r2, r3, #30
 8019614:	4618      	mov	r0, r3
 8019616:	d1f6      	bne.n	8019606 <strchr+0x1a>
 8019618:	6803      	ldr	r3, [r0, #0]
 801961a:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 801961e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8019622:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8019626:	ea22 0203 	bic.w	r2, r2, r3
 801962a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801962e:	d11c      	bne.n	801966a <strchr+0x7e>
 8019630:	407b      	eors	r3, r7
 8019632:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8019636:	ea22 0303 	bic.w	r3, r2, r3
 801963a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 801963e:	d114      	bne.n	801966a <strchr+0x7e>
 8019640:	1d02      	adds	r2, r0, #4
 8019642:	e002      	b.n	801964a <strchr+0x5e>
 8019644:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8019648:	d10f      	bne.n	801966a <strchr+0x7e>
 801964a:	4610      	mov	r0, r2
 801964c:	f852 3b04 	ldr.w	r3, [r2], #4
 8019650:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 8019654:	ea87 0403 	eor.w	r4, r7, r3
 8019658:	ea26 0303 	bic.w	r3, r6, r3
 801965c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8019660:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8019664:	ea25 0404 	bic.w	r4, r5, r4
 8019668:	d0ec      	beq.n	8019644 <strchr+0x58>
 801966a:	7803      	ldrb	r3, [r0, #0]
 801966c:	2b00      	cmp	r3, #0
 801966e:	d03a      	beq.n	80196e6 <strchr+0xfa>
 8019670:	4299      	cmp	r1, r3
 8019672:	d009      	beq.n	8019688 <strchr+0x9c>
 8019674:	1c43      	adds	r3, r0, #1
 8019676:	e001      	b.n	801967c <strchr+0x90>
 8019678:	4291      	cmp	r1, r2
 801967a:	d005      	beq.n	8019688 <strchr+0x9c>
 801967c:	4618      	mov	r0, r3
 801967e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019682:	2a00      	cmp	r2, #0
 8019684:	d1f8      	bne.n	8019678 <strchr+0x8c>
 8019686:	4610      	mov	r0, r2
 8019688:	bcf0      	pop	{r4, r5, r6, r7}
 801968a:	4770      	bx	lr
 801968c:	0781      	lsls	r1, r0, #30
 801968e:	d00d      	beq.n	80196ac <strchr+0xc0>
 8019690:	7803      	ldrb	r3, [r0, #0]
 8019692:	2b00      	cmp	r3, #0
 8019694:	d0f8      	beq.n	8019688 <strchr+0x9c>
 8019696:	1c43      	adds	r3, r0, #1
 8019698:	e002      	b.n	80196a0 <strchr+0xb4>
 801969a:	7802      	ldrb	r2, [r0, #0]
 801969c:	2a00      	cmp	r2, #0
 801969e:	d0f3      	beq.n	8019688 <strchr+0x9c>
 80196a0:	f013 0f03 	tst.w	r3, #3
 80196a4:	4618      	mov	r0, r3
 80196a6:	f103 0301 	add.w	r3, r3, #1
 80196aa:	d1f6      	bne.n	801969a <strchr+0xae>
 80196ac:	6803      	ldr	r3, [r0, #0]
 80196ae:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80196b2:	ea22 0303 	bic.w	r3, r2, r3
 80196b6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80196ba:	d10a      	bne.n	80196d2 <strchr+0xe6>
 80196bc:	1d02      	adds	r2, r0, #4
 80196be:	4610      	mov	r0, r2
 80196c0:	f852 1b04 	ldr.w	r1, [r2], #4
 80196c4:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 80196c8:	ea24 0101 	bic.w	r1, r4, r1
 80196cc:	f011 3f80 	tst.w	r1, #2155905152	; 0x80808080
 80196d0:	d0f5      	beq.n	80196be <strchr+0xd2>
 80196d2:	7803      	ldrb	r3, [r0, #0]
 80196d4:	2b00      	cmp	r3, #0
 80196d6:	d0d7      	beq.n	8019688 <strchr+0x9c>
 80196d8:	1c43      	adds	r3, r0, #1
 80196da:	4618      	mov	r0, r3
 80196dc:	3301      	adds	r3, #1
 80196de:	7802      	ldrb	r2, [r0, #0]
 80196e0:	2a00      	cmp	r2, #0
 80196e2:	d1fa      	bne.n	80196da <strchr+0xee>
 80196e4:	e7d0      	b.n	8019688 <strchr+0x9c>
 80196e6:	4618      	mov	r0, r3
 80196e8:	e7ce      	b.n	8019688 <strchr+0x9c>
 80196ea:	bf00      	nop

080196ec <strcpy>:
 80196ec:	ea80 0201 	eor.w	r2, r0, r1
 80196f0:	4684      	mov	ip, r0
 80196f2:	f012 0f03 	tst.w	r2, #3
 80196f6:	d14f      	bne.n	8019798 <strcpy+0xac>
 80196f8:	f011 0f03 	tst.w	r1, #3
 80196fc:	d132      	bne.n	8019764 <strcpy+0x78>
 80196fe:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8019702:	f011 0f04 	tst.w	r1, #4
 8019706:	f851 3b04 	ldr.w	r3, [r1], #4
 801970a:	d00b      	beq.n	8019724 <strcpy+0x38>
 801970c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8019710:	439a      	bics	r2, r3
 8019712:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8019716:	bf04      	itt	eq
 8019718:	f84c 3b04 	streq.w	r3, [ip], #4
 801971c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8019720:	d116      	bne.n	8019750 <strcpy+0x64>
 8019722:	bf00      	nop
 8019724:	f851 4b04 	ldr.w	r4, [r1], #4
 8019728:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 801972c:	439a      	bics	r2, r3
 801972e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8019732:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8019736:	d10b      	bne.n	8019750 <strcpy+0x64>
 8019738:	f84c 3b04 	str.w	r3, [ip], #4
 801973c:	43a2      	bics	r2, r4
 801973e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8019742:	bf04      	itt	eq
 8019744:	f851 3b04 	ldreq.w	r3, [r1], #4
 8019748:	f84c 4b04 	streq.w	r4, [ip], #4
 801974c:	d0ea      	beq.n	8019724 <strcpy+0x38>
 801974e:	4623      	mov	r3, r4
 8019750:	f80c 3b01 	strb.w	r3, [ip], #1
 8019754:	f013 0fff 	tst.w	r3, #255	; 0xff
 8019758:	ea4f 2333 	mov.w	r3, r3, ror #8
 801975c:	d1f8      	bne.n	8019750 <strcpy+0x64>
 801975e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019762:	4770      	bx	lr
 8019764:	f011 0f01 	tst.w	r1, #1
 8019768:	d006      	beq.n	8019778 <strcpy+0x8c>
 801976a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801976e:	f80c 2b01 	strb.w	r2, [ip], #1
 8019772:	2a00      	cmp	r2, #0
 8019774:	bf08      	it	eq
 8019776:	4770      	bxeq	lr
 8019778:	f011 0f02 	tst.w	r1, #2
 801977c:	d0bf      	beq.n	80196fe <strcpy+0x12>
 801977e:	f831 2b02 	ldrh.w	r2, [r1], #2
 8019782:	f012 0fff 	tst.w	r2, #255	; 0xff
 8019786:	bf16      	itet	ne
 8019788:	f82c 2b02 	strhne.w	r2, [ip], #2
 801978c:	f88c 2000 	strbeq.w	r2, [ip]
 8019790:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8019794:	d1b3      	bne.n	80196fe <strcpy+0x12>
 8019796:	4770      	bx	lr
 8019798:	f811 2b01 	ldrb.w	r2, [r1], #1
 801979c:	f80c 2b01 	strb.w	r2, [ip], #1
 80197a0:	2a00      	cmp	r2, #0
 80197a2:	d1f9      	bne.n	8019798 <strcpy+0xac>
 80197a4:	4770      	bx	lr
 80197a6:	bf00      	nop

080197a8 <strlen>:
 80197a8:	f020 0103 	bic.w	r1, r0, #3
 80197ac:	f010 0003 	ands.w	r0, r0, #3
 80197b0:	f1c0 0000 	rsb	r0, r0, #0
 80197b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80197b8:	f100 0c04 	add.w	ip, r0, #4
 80197bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80197c0:	f06f 0200 	mvn.w	r2, #0
 80197c4:	bf1c      	itt	ne
 80197c6:	fa22 f20c 	lsrne.w	r2, r2, ip
 80197ca:	4313      	orrne	r3, r2
 80197cc:	f04f 0c01 	mov.w	ip, #1
 80197d0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80197d4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80197d8:	eba3 020c 	sub.w	r2, r3, ip
 80197dc:	ea22 0203 	bic.w	r2, r2, r3
 80197e0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80197e4:	bf04      	itt	eq
 80197e6:	f851 3b04 	ldreq.w	r3, [r1], #4
 80197ea:	3004      	addeq	r0, #4
 80197ec:	d0f4      	beq.n	80197d8 <strlen+0x30>
 80197ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80197f2:	bf1f      	itttt	ne
 80197f4:	3001      	addne	r0, #1
 80197f6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80197fa:	3001      	addne	r0, #1
 80197fc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8019800:	bf18      	it	ne
 8019802:	3001      	addne	r0, #1
 8019804:	4770      	bx	lr
 8019806:	bf00      	nop

08019808 <strncasecmp>:
 8019808:	b4f0      	push	{r4, r5, r6, r7}
 801980a:	b322      	cbz	r2, 8019856 <strncasecmp+0x4e>
 801980c:	f240 2350 	movw	r3, #592	; 0x250
 8019810:	4607      	mov	r7, r0
 8019812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019816:	681e      	ldr	r6, [r3, #0]
 8019818:	e002      	b.n	8019820 <strncasecmp+0x18>
 801981a:	b1d3      	cbz	r3, 8019852 <strncasecmp+0x4a>
 801981c:	3a01      	subs	r2, #1
 801981e:	d018      	beq.n	8019852 <strncasecmp+0x4a>
 8019820:	f817 3b01 	ldrb.w	r3, [r7], #1
 8019824:	f811 5b01 	ldrb.w	r5, [r1], #1
 8019828:	18f0      	adds	r0, r6, r3
 801982a:	461c      	mov	r4, r3
 801982c:	7840      	ldrb	r0, [r0, #1]
 801982e:	f000 0003 	and.w	r0, r0, #3
 8019832:	2801      	cmp	r0, #1
 8019834:	eb06 0005 	add.w	r0, r6, r5
 8019838:	bf08      	it	eq
 801983a:	f103 0420 	addeq.w	r4, r3, #32
 801983e:	462b      	mov	r3, r5
 8019840:	7840      	ldrb	r0, [r0, #1]
 8019842:	f000 0003 	and.w	r0, r0, #3
 8019846:	2801      	cmp	r0, #1
 8019848:	bf08      	it	eq
 801984a:	f105 0320 	addeq.w	r3, r5, #32
 801984e:	1ae0      	subs	r0, r4, r3
 8019850:	d0e3      	beq.n	801981a <strncasecmp+0x12>
 8019852:	bcf0      	pop	{r4, r5, r6, r7}
 8019854:	4770      	bx	lr
 8019856:	4610      	mov	r0, r2
 8019858:	e7fb      	b.n	8019852 <strncasecmp+0x4a>
 801985a:	bf00      	nop

0801985c <strncpy>:
 801985c:	ea41 0300 	orr.w	r3, r1, r0
 8019860:	f013 0f03 	tst.w	r3, #3
 8019864:	4603      	mov	r3, r0
 8019866:	b470      	push	{r4, r5, r6}
 8019868:	d025      	beq.n	80198b6 <strncpy+0x5a>
 801986a:	b1aa      	cbz	r2, 8019898 <strncpy+0x3c>
 801986c:	780c      	ldrb	r4, [r1, #0]
 801986e:	3a01      	subs	r2, #1
 8019870:	f803 4b01 	strb.w	r4, [r3], #1
 8019874:	b14c      	cbz	r4, 801988a <strncpy+0x2e>
 8019876:	461c      	mov	r4, r3
 8019878:	b172      	cbz	r2, 8019898 <strncpy+0x3c>
 801987a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 801987e:	3a01      	subs	r2, #1
 8019880:	f804 5b01 	strb.w	r5, [r4], #1
 8019884:	4623      	mov	r3, r4
 8019886:	2d00      	cmp	r5, #0
 8019888:	d1f6      	bne.n	8019878 <strncpy+0x1c>
 801988a:	b12a      	cbz	r2, 8019898 <strncpy+0x3c>
 801988c:	189a      	adds	r2, r3, r2
 801988e:	2100      	movs	r1, #0
 8019890:	f803 1b01 	strb.w	r1, [r3], #1
 8019894:	4293      	cmp	r3, r2
 8019896:	d1fb      	bne.n	8019890 <strncpy+0x34>
 8019898:	bc70      	pop	{r4, r5, r6}
 801989a:	4770      	bx	lr
 801989c:	460e      	mov	r6, r1
 801989e:	f851 4b04 	ldr.w	r4, [r1], #4
 80198a2:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 80198a6:	ea25 0504 	bic.w	r5, r5, r4
 80198aa:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80198ae:	d105      	bne.n	80198bc <strncpy+0x60>
 80198b0:	3a04      	subs	r2, #4
 80198b2:	f843 4b04 	str.w	r4, [r3], #4
 80198b6:	2a03      	cmp	r2, #3
 80198b8:	d8f0      	bhi.n	801989c <strncpy+0x40>
 80198ba:	e7d6      	b.n	801986a <strncpy+0xe>
 80198bc:	4631      	mov	r1, r6
 80198be:	e7d4      	b.n	801986a <strncpy+0xe>

080198c0 <_strtol_r>:
 80198c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198c4:	f240 2450 	movw	r4, #592	; 0x250
 80198c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80198cc:	b085      	sub	sp, #20
 80198ce:	4699      	mov	r9, r3
 80198d0:	460b      	mov	r3, r1
 80198d2:	f8d4 8000 	ldr.w	r8, [r4]
 80198d6:	9102      	str	r1, [sp, #8]
 80198d8:	9003      	str	r0, [sp, #12]
 80198da:	461c      	mov	r4, r3
 80198dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80198e0:	eb08 0105 	add.w	r1, r8, r5
 80198e4:	4623      	mov	r3, r4
 80198e6:	7849      	ldrb	r1, [r1, #1]
 80198e8:	f001 0108 	and.w	r1, r1, #8
 80198ec:	b2c9      	uxtb	r1, r1
 80198ee:	2900      	cmp	r1, #0
 80198f0:	d1f3      	bne.n	80198da <_strtol_r+0x1a>
 80198f2:	2d2d      	cmp	r5, #45	; 0x2d
 80198f4:	d07b      	beq.n	80199ee <_strtol_r+0x12e>
 80198f6:	2d2b      	cmp	r5, #43	; 0x2b
 80198f8:	bf05      	ittet	eq
 80198fa:	4624      	moveq	r4, r4
 80198fc:	460b      	moveq	r3, r1
 80198fe:	460b      	movne	r3, r1
 8019900:	f814 5b01 	ldrbeq.w	r5, [r4], #1
 8019904:	f039 0110 	bics.w	r1, r9, #16
 8019908:	d112      	bne.n	8019930 <_strtol_r+0x70>
 801990a:	f1d9 0001 	rsbs	r0, r9, #1
 801990e:	bf38      	it	cc
 8019910:	2000      	movcc	r0, #0
 8019912:	2d30      	cmp	r5, #48	; 0x30
 8019914:	d004      	beq.n	8019920 <_strtol_r+0x60>
 8019916:	b158      	cbz	r0, 8019930 <_strtol_r+0x70>
 8019918:	f04f 090a 	mov.w	r9, #10
 801991c:	46cb      	mov	fp, r9
 801991e:	e008      	b.n	8019932 <_strtol_r+0x72>
 8019920:	7821      	ldrb	r1, [r4, #0]
 8019922:	f001 01df 	and.w	r1, r1, #223	; 0xdf
 8019926:	2958      	cmp	r1, #88	; 0x58
 8019928:	d065      	beq.n	80199f6 <_strtol_r+0x136>
 801992a:	b108      	cbz	r0, 8019930 <_strtol_r+0x70>
 801992c:	f04f 0908 	mov.w	r9, #8
 8019930:	46cb      	mov	fp, r9
 8019932:	2b00      	cmp	r3, #0
 8019934:	4659      	mov	r1, fp
 8019936:	bf0c      	ite	eq
 8019938:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000
 801993c:	f04f 4600 	movne.w	r6, #2147483648	; 0x80000000
 8019940:	e88d 000c 	stmia.w	sp, {r2, r3}
 8019944:	4630      	mov	r0, r6
 8019946:	2700      	movs	r7, #0
 8019948:	f000 f998 	bl	8019c7c <__aeabi_uidivmod>
 801994c:	4630      	mov	r0, r6
 801994e:	468a      	mov	sl, r1
 8019950:	4659      	mov	r1, fp
 8019952:	f000 f865 	bl	8019a20 <__aeabi_uidiv>
 8019956:	46bc      	mov	ip, r7
 8019958:	e89d 000c 	ldmia.w	sp, {r2, r3}
 801995c:	e016      	b.n	801998c <_strtol_r+0xcc>
 801995e:	3d30      	subs	r5, #48	; 0x30
 8019960:	45a9      	cmp	r9, r5
 8019962:	dd25      	ble.n	80199b0 <_strtol_r+0xf0>
 8019964:	4584      	cmp	ip, r0
 8019966:	bf94      	ite	ls
 8019968:	2100      	movls	r1, #0
 801996a:	2101      	movhi	r1, #1
 801996c:	ea51 77d7 	orrs.w	r7, r1, r7, lsr #31
 8019970:	d129      	bne.n	80199c6 <_strtol_r+0x106>
 8019972:	4555      	cmp	r5, sl
 8019974:	bfd4      	ite	le
 8019976:	2100      	movle	r1, #0
 8019978:	2101      	movgt	r1, #1
 801997a:	4584      	cmp	ip, r0
 801997c:	bf18      	it	ne
 801997e:	2100      	movne	r1, #0
 8019980:	bb09      	cbnz	r1, 80199c6 <_strtol_r+0x106>
 8019982:	fb0b 5c0c 	mla	ip, fp, ip, r5
 8019986:	2701      	movs	r7, #1
 8019988:	f814 5b01 	ldrb.w	r5, [r4], #1
 801998c:	eb08 0105 	add.w	r1, r8, r5
 8019990:	7849      	ldrb	r1, [r1, #1]
 8019992:	f001 0604 	and.w	r6, r1, #4
 8019996:	b2f6      	uxtb	r6, r6
 8019998:	2e00      	cmp	r6, #0
 801999a:	d1e0      	bne.n	801995e <_strtol_r+0x9e>
 801999c:	f011 0103 	ands.w	r1, r1, #3
 80199a0:	d006      	beq.n	80199b0 <_strtol_r+0xf0>
 80199a2:	2901      	cmp	r1, #1
 80199a4:	bf14      	ite	ne
 80199a6:	2157      	movne	r1, #87	; 0x57
 80199a8:	2137      	moveq	r1, #55	; 0x37
 80199aa:	1a6d      	subs	r5, r5, r1
 80199ac:	45a9      	cmp	r9, r5
 80199ae:	dcd9      	bgt.n	8019964 <_strtol_r+0xa4>
 80199b0:	1c79      	adds	r1, r7, #1
 80199b2:	d00b      	beq.n	80199cc <_strtol_r+0x10c>
 80199b4:	b9c3      	cbnz	r3, 80199e8 <_strtol_r+0x128>
 80199b6:	4660      	mov	r0, ip
 80199b8:	b112      	cbz	r2, 80199c0 <_strtol_r+0x100>
 80199ba:	b997      	cbnz	r7, 80199e2 <_strtol_r+0x122>
 80199bc:	9b02      	ldr	r3, [sp, #8]
 80199be:	6013      	str	r3, [r2, #0]
 80199c0:	b005      	add	sp, #20
 80199c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199c6:	f04f 37ff 	mov.w	r7, #4294967295
 80199ca:	e7dd      	b.n	8019988 <_strtol_r+0xc8>
 80199cc:	9903      	ldr	r1, [sp, #12]
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	bf0c      	ite	eq
 80199d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80199d6:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 80199da:	2322      	movs	r3, #34	; 0x22
 80199dc:	600b      	str	r3, [r1, #0]
 80199de:	2a00      	cmp	r2, #0
 80199e0:	d0ee      	beq.n	80199c0 <_strtol_r+0x100>
 80199e2:	3c01      	subs	r4, #1
 80199e4:	9402      	str	r4, [sp, #8]
 80199e6:	e7e9      	b.n	80199bc <_strtol_r+0xfc>
 80199e8:	f1cc 0c00 	rsb	ip, ip, #0
 80199ec:	e7e3      	b.n	80199b6 <_strtol_r+0xf6>
 80199ee:	f814 5b01 	ldrb.w	r5, [r4], #1
 80199f2:	2301      	movs	r3, #1
 80199f4:	e786      	b.n	8019904 <_strtol_r+0x44>
 80199f6:	f04f 0910 	mov.w	r9, #16
 80199fa:	7865      	ldrb	r5, [r4, #1]
 80199fc:	46cb      	mov	fp, r9
 80199fe:	3402      	adds	r4, #2
 8019a00:	e797      	b.n	8019932 <_strtol_r+0x72>
 8019a02:	bf00      	nop

08019a04 <strtol>:
 8019a04:	b430      	push	{r4, r5}
 8019a06:	f240 2454 	movw	r4, #596	; 0x254
 8019a0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8019a0e:	460d      	mov	r5, r1
 8019a10:	4613      	mov	r3, r2
 8019a12:	4601      	mov	r1, r0
 8019a14:	462a      	mov	r2, r5
 8019a16:	6820      	ldr	r0, [r4, #0]
 8019a18:	bc30      	pop	{r4, r5}
 8019a1a:	f7ff bf51 	b.w	80198c0 <_strtol_r>
 8019a1e:	bf00      	nop

08019a20 <__aeabi_uidiv>:
 8019a20:	1e4a      	subs	r2, r1, #1
 8019a22:	bf08      	it	eq
 8019a24:	4770      	bxeq	lr
 8019a26:	f0c0 8124 	bcc.w	8019c72 <__aeabi_uidiv+0x252>
 8019a2a:	4288      	cmp	r0, r1
 8019a2c:	f240 8116 	bls.w	8019c5c <__aeabi_uidiv+0x23c>
 8019a30:	4211      	tst	r1, r2
 8019a32:	f000 8117 	beq.w	8019c64 <__aeabi_uidiv+0x244>
 8019a36:	fab0 f380 	clz	r3, r0
 8019a3a:	fab1 f281 	clz	r2, r1
 8019a3e:	eba2 0303 	sub.w	r3, r2, r3
 8019a42:	f1c3 031f 	rsb	r3, r3, #31
 8019a46:	a204      	add	r2, pc, #16	; (adr r2, 8019a58 <__aeabi_uidiv+0x38>)
 8019a48:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8019a4c:	f04f 0200 	mov.w	r2, #0
 8019a50:	469f      	mov	pc, r3
 8019a52:	bf00      	nop
 8019a54:	f3af 8000 	nop.w
 8019a58:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8019a5c:	bf00      	nop
 8019a5e:	eb42 0202 	adc.w	r2, r2, r2
 8019a62:	bf28      	it	cs
 8019a64:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8019a68:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8019a6c:	bf00      	nop
 8019a6e:	eb42 0202 	adc.w	r2, r2, r2
 8019a72:	bf28      	it	cs
 8019a74:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8019a78:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8019a7c:	bf00      	nop
 8019a7e:	eb42 0202 	adc.w	r2, r2, r2
 8019a82:	bf28      	it	cs
 8019a84:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8019a88:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8019a8c:	bf00      	nop
 8019a8e:	eb42 0202 	adc.w	r2, r2, r2
 8019a92:	bf28      	it	cs
 8019a94:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8019a98:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8019a9c:	bf00      	nop
 8019a9e:	eb42 0202 	adc.w	r2, r2, r2
 8019aa2:	bf28      	it	cs
 8019aa4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8019aa8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8019aac:	bf00      	nop
 8019aae:	eb42 0202 	adc.w	r2, r2, r2
 8019ab2:	bf28      	it	cs
 8019ab4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8019ab8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8019abc:	bf00      	nop
 8019abe:	eb42 0202 	adc.w	r2, r2, r2
 8019ac2:	bf28      	it	cs
 8019ac4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8019ac8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8019acc:	bf00      	nop
 8019ace:	eb42 0202 	adc.w	r2, r2, r2
 8019ad2:	bf28      	it	cs
 8019ad4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8019ad8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8019adc:	bf00      	nop
 8019ade:	eb42 0202 	adc.w	r2, r2, r2
 8019ae2:	bf28      	it	cs
 8019ae4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8019ae8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8019aec:	bf00      	nop
 8019aee:	eb42 0202 	adc.w	r2, r2, r2
 8019af2:	bf28      	it	cs
 8019af4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8019af8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8019afc:	bf00      	nop
 8019afe:	eb42 0202 	adc.w	r2, r2, r2
 8019b02:	bf28      	it	cs
 8019b04:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8019b08:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8019b0c:	bf00      	nop
 8019b0e:	eb42 0202 	adc.w	r2, r2, r2
 8019b12:	bf28      	it	cs
 8019b14:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8019b18:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8019b1c:	bf00      	nop
 8019b1e:	eb42 0202 	adc.w	r2, r2, r2
 8019b22:	bf28      	it	cs
 8019b24:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8019b28:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8019b2c:	bf00      	nop
 8019b2e:	eb42 0202 	adc.w	r2, r2, r2
 8019b32:	bf28      	it	cs
 8019b34:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8019b38:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8019b3c:	bf00      	nop
 8019b3e:	eb42 0202 	adc.w	r2, r2, r2
 8019b42:	bf28      	it	cs
 8019b44:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8019b48:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8019b4c:	bf00      	nop
 8019b4e:	eb42 0202 	adc.w	r2, r2, r2
 8019b52:	bf28      	it	cs
 8019b54:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8019b58:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8019b5c:	bf00      	nop
 8019b5e:	eb42 0202 	adc.w	r2, r2, r2
 8019b62:	bf28      	it	cs
 8019b64:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8019b68:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8019b6c:	bf00      	nop
 8019b6e:	eb42 0202 	adc.w	r2, r2, r2
 8019b72:	bf28      	it	cs
 8019b74:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8019b78:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 8019b7c:	bf00      	nop
 8019b7e:	eb42 0202 	adc.w	r2, r2, r2
 8019b82:	bf28      	it	cs
 8019b84:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8019b88:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8019b8c:	bf00      	nop
 8019b8e:	eb42 0202 	adc.w	r2, r2, r2
 8019b92:	bf28      	it	cs
 8019b94:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8019b98:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8019b9c:	bf00      	nop
 8019b9e:	eb42 0202 	adc.w	r2, r2, r2
 8019ba2:	bf28      	it	cs
 8019ba4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8019ba8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8019bac:	bf00      	nop
 8019bae:	eb42 0202 	adc.w	r2, r2, r2
 8019bb2:	bf28      	it	cs
 8019bb4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8019bb8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8019bbc:	bf00      	nop
 8019bbe:	eb42 0202 	adc.w	r2, r2, r2
 8019bc2:	bf28      	it	cs
 8019bc4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8019bc8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8019bcc:	bf00      	nop
 8019bce:	eb42 0202 	adc.w	r2, r2, r2
 8019bd2:	bf28      	it	cs
 8019bd4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8019bd8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8019bdc:	bf00      	nop
 8019bde:	eb42 0202 	adc.w	r2, r2, r2
 8019be2:	bf28      	it	cs
 8019be4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8019be8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8019bec:	bf00      	nop
 8019bee:	eb42 0202 	adc.w	r2, r2, r2
 8019bf2:	bf28      	it	cs
 8019bf4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8019bf8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8019bfc:	bf00      	nop
 8019bfe:	eb42 0202 	adc.w	r2, r2, r2
 8019c02:	bf28      	it	cs
 8019c04:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8019c08:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8019c0c:	bf00      	nop
 8019c0e:	eb42 0202 	adc.w	r2, r2, r2
 8019c12:	bf28      	it	cs
 8019c14:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8019c18:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8019c1c:	bf00      	nop
 8019c1e:	eb42 0202 	adc.w	r2, r2, r2
 8019c22:	bf28      	it	cs
 8019c24:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8019c28:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8019c2c:	bf00      	nop
 8019c2e:	eb42 0202 	adc.w	r2, r2, r2
 8019c32:	bf28      	it	cs
 8019c34:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8019c38:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 8019c3c:	bf00      	nop
 8019c3e:	eb42 0202 	adc.w	r2, r2, r2
 8019c42:	bf28      	it	cs
 8019c44:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8019c48:	ebb0 0f01 	cmp.w	r0, r1
 8019c4c:	bf00      	nop
 8019c4e:	eb42 0202 	adc.w	r2, r2, r2
 8019c52:	bf28      	it	cs
 8019c54:	eba0 0001 	subcs.w	r0, r0, r1
 8019c58:	4610      	mov	r0, r2
 8019c5a:	4770      	bx	lr
 8019c5c:	bf0c      	ite	eq
 8019c5e:	2001      	moveq	r0, #1
 8019c60:	2000      	movne	r0, #0
 8019c62:	4770      	bx	lr
 8019c64:	fab1 f281 	clz	r2, r1
 8019c68:	f1c2 021f 	rsb	r2, r2, #31
 8019c6c:	fa20 f002 	lsr.w	r0, r0, r2
 8019c70:	4770      	bx	lr
 8019c72:	b108      	cbz	r0, 8019c78 <__aeabi_uidiv+0x258>
 8019c74:	f04f 30ff 	mov.w	r0, #4294967295
 8019c78:	f000 b80e 	b.w	8019c98 <__aeabi_idiv0>

08019c7c <__aeabi_uidivmod>:
 8019c7c:	2900      	cmp	r1, #0
 8019c7e:	d0f8      	beq.n	8019c72 <__aeabi_uidiv+0x252>
 8019c80:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8019c84:	f7ff fecc 	bl	8019a20 <__aeabi_uidiv>
 8019c88:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8019c8c:	fb02 f300 	mul.w	r3, r2, r0
 8019c90:	eba1 0103 	sub.w	r1, r1, r3
 8019c94:	4770      	bx	lr
 8019c96:	bf00      	nop

08019c98 <__aeabi_idiv0>:
 8019c98:	4770      	bx	lr
 8019c9a:	bf00      	nop

08019c9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	ldr	r0, =0x20004FF0              // HJI - TC bootloader entry on reset mod
 8019c9c:	481d      	ldr	r0, [pc, #116]	; (8019d14 <Reboot_Loader+0x2c>)
	ldr	r1, =0xDEADBEEF              // HJI - TC bootloader entry on reset mod
 8019c9e:	491e      	ldr	r1, [pc, #120]	; (8019d18 <Reboot_Loader+0x30>)
	ldr	r2, [r0, #0]                 // HJI - TC bootloader entry on reset mod
 8019ca0:	6802      	ldr	r2, [r0, #0]
	str	r0, [r0, #0]                 // HJI - TC bootloader entry on reset mod
 8019ca2:	6000      	str	r0, [r0, #0]
	cmp	r2, r1                       // HJI - TC bootloader entry on reset mod
 8019ca4:	428a      	cmp	r2, r1
	beq	Reboot_Loader                // HJI - TC bootloader entry on reset mod
 8019ca6:	f000 801f 	beq.w	8019ce8 <Reboot_Loader>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8019caa:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8019cac:	f000 b804 	b.w	8019cb8 <LoopCopyDataInit>

08019cb0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8019cb0:	4b1a      	ldr	r3, [pc, #104]	; (8019d1c <Reboot_Loader+0x34>)
	ldr	r3, [r3, r1]
 8019cb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8019cb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8019cb6:	3104      	adds	r1, #4

08019cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8019cb8:	4819      	ldr	r0, [pc, #100]	; (8019d20 <Reboot_Loader+0x38>)
	ldr	r3, =_edata
 8019cba:	4b1a      	ldr	r3, [pc, #104]	; (8019d24 <Reboot_Loader+0x3c>)
	adds	r2, r0, r1
 8019cbc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8019cbe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8019cc0:	f4ff aff6 	bcc.w	8019cb0 <CopyDataInit>
	ldr	r2, =_sbss
 8019cc4:	4a18      	ldr	r2, [pc, #96]	; (8019d28 <Reboot_Loader+0x40>)
	b	LoopFillZerobss
 8019cc6:	f000 b803 	b.w	8019cd0 <LoopFillZerobss>

08019cca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8019cca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8019ccc:	f842 3b04 	str.w	r3, [r2], #4

08019cd0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8019cd0:	4b16      	ldr	r3, [pc, #88]	; (8019d2c <Reboot_Loader+0x44>)
	cmp	r2, r3
 8019cd2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8019cd4:	f4ff aff9 	bcc.w	8019cca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8019cd8:	f7fc fb10 	bl	80162fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8019cdc:	f7ff fb14 	bl	8019308 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8019ce0:	f7f0 facc 	bl	800a27c <main>

08019ce4 <LoopForever>:
/* Atollic update, branch LoopForever */
LoopForever:
    b LoopForever
 8019ce4:	f7ff bffe 	b.w	8019ce4 <LoopForever>

08019ce8 <Reboot_Loader>:
.equ	GPIOB_BRR,	    0x40010C14   // HJI - TC bootloader entry on reset mod
.equ	AFIO_MAPR,	    0x40010004   // HJI - TC bootloader entry on reset mod

Reboot_Loader:                       // HJI - TC bootloader entry on reset mod
	    // RCC Enable GPIOB+AFIO     // HJI - TC bootloader entry on reset mod
	    ldr	r6, =RCC_APB2ENR         // HJI - TC bootloader entry on reset mod
 8019ce8:	4e11      	ldr	r6, [pc, #68]	; (8019d30 <Reboot_Loader+0x48>)
	    ldr	r0, =GPIO_AFIO_MASK      // HJI - TC bootloader entry on reset mod
 8019cea:	4812      	ldr	r0, [pc, #72]	; (8019d34 <Reboot_Loader+0x4c>)
	    str	R0, [r6];                // HJI - TC bootloader entry on reset mod
 8019cec:	6030      	str	r0, [r6, #0]
        
        // MAPR pt1                  // HJI - TC bootloader entry on reset mod
        ldr     r0, =AFIO_MAPR       // HJI - TC bootloader entry on reset mod
 8019cee:	4812      	ldr	r0, [pc, #72]	; (8019d38 <Reboot_Loader+0x50>)
        ldr     r1, [r0]             // HJI - TC bootloader entry on reset mod
 8019cf0:	6801      	ldr	r1, [r0, #0]
        bic     r1, r1, #0x0F000000  // HJI - TC bootloader entry on reset mod
 8019cf2:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
        str     r1, [r0]             // HJI - TC bootloader entry on reset mod
 8019cf6:	6001      	str	r1, [r0, #0]
        
        // MAPR pt2                  // HJI - TC bootloader entry on reset mod
        lsls    r1, r0, #9           // HJI - TC bootloader entry on reset mod
 8019cf8:	0241      	lsls	r1, r0, #9
        str     r1, [r0]             // HJI - TC bootloader entry on reset mod
 8019cfa:	6001      	str	r1, [r0, #0]
        
        // BRR                       // HJI - TC bootloader entry on reset mod
        ldr     r4, =GPIOB_BRR       // HJI - TC bootloader entry on reset mod
 8019cfc:	4c0f      	ldr	r4, [pc, #60]	; (8019d3c <Reboot_Loader+0x54>)
        movs    r0, #0x18            // HJI - TC bootloader entry on reset mod
 8019cfe:	2018      	movs	r0, #24
        str     r0, [r4]             // HJI - TC bootloader entry on reset mod
 8019d00:	6020      	str	r0, [r4, #0]
        
        // CRL                       // HJI - TC bootloader entry on reset mod
        ldr     r1, =GPIOB_CRL       // HJI - TC bootloader entry on reset mod
 8019d02:	490f      	ldr	r1, [pc, #60]	; (8019d40 <Reboot_Loader+0x58>)
        ldr     r0, =0x44433444      // HJI - TC bootloader entry on reset mod
 8019d04:	480f      	ldr	r0, [pc, #60]	; (8019d44 <Reboot_Loader+0x5c>)
        str     r0, [r1]             // HJI - TC bootloader entry on reset mod
 8019d06:	6008      	str	r0, [r1, #0]
        
        // Reboot to ROM             // HJI - TC bootloader entry on reset mod
        ldr     r0, =0x1FFFF000      // HJI - TC bootloader entry on reset mod
 8019d08:	480f      	ldr	r0, [pc, #60]	; (8019d48 <Reboot_Loader+0x60>)
        ldr     sp,[r0, #0]          // HJI - TC bootloader entry on reset mod
 8019d0a:	f8d0 d000 	ldr.w	sp, [r0]
        ldr     r0,[r0, #4]          // HJI - TC bootloader entry on reset mod
 8019d0e:	6840      	ldr	r0, [r0, #4]
        bx      r0                   // HJI - TC bootloader entry on reset mod
 8019d10:	4700      	bx	r0
 8019d12:	0000      	.short	0x0000

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	ldr	r0, =0x20004FF0              // HJI - TC bootloader entry on reset mod
 8019d14:	20004ff0 	.word	0x20004ff0
	ldr	r1, =0xDEADBEEF              // HJI - TC bootloader entry on reset mod
 8019d18:	deadbeef 	.word	0xdeadbeef
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8019d1c:	0801c2a4 	.word	0x0801c2a4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8019d20:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8019d24:	20000348 	.word	0x20000348
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8019d28:	20000348 	.word	0x20000348
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8019d2c:	20001350 	.word	0x20001350
.equ	GPIOB_BRR,	    0x40010C14   // HJI - TC bootloader entry on reset mod
.equ	AFIO_MAPR,	    0x40010004   // HJI - TC bootloader entry on reset mod

Reboot_Loader:                       // HJI - TC bootloader entry on reset mod
	    // RCC Enable GPIOB+AFIO     // HJI - TC bootloader entry on reset mod
	    ldr	r6, =RCC_APB2ENR         // HJI - TC bootloader entry on reset mod
 8019d30:	40021018 	.word	0x40021018
	    ldr	r0, =GPIO_AFIO_MASK      // HJI - TC bootloader entry on reset mod
 8019d34:	00000009 	.word	0x00000009
	    str	R0, [r6];                // HJI - TC bootloader entry on reset mod
        
        // MAPR pt1                  // HJI - TC bootloader entry on reset mod
        ldr     r0, =AFIO_MAPR       // HJI - TC bootloader entry on reset mod
 8019d38:	40010004 	.word	0x40010004
        // MAPR pt2                  // HJI - TC bootloader entry on reset mod
        lsls    r1, r0, #9           // HJI - TC bootloader entry on reset mod
        str     r1, [r0]             // HJI - TC bootloader entry on reset mod
        
        // BRR                       // HJI - TC bootloader entry on reset mod
        ldr     r4, =GPIOB_BRR       // HJI - TC bootloader entry on reset mod
 8019d3c:	40010c14 	.word	0x40010c14
        movs    r0, #0x18            // HJI - TC bootloader entry on reset mod
        str     r0, [r4]             // HJI - TC bootloader entry on reset mod
        
        // CRL                       // HJI - TC bootloader entry on reset mod
        ldr     r1, =GPIOB_CRL       // HJI - TC bootloader entry on reset mod
 8019d40:	40010c00 	.word	0x40010c00
        ldr     r0, =0x44433444      // HJI - TC bootloader entry on reset mod
 8019d44:	44433444 	.word	0x44433444
        str     r0, [r1]             // HJI - TC bootloader entry on reset mod
        
        // Reboot to ROM             // HJI - TC bootloader entry on reset mod
        ldr     r0, =0x1FFFF000      // HJI - TC bootloader entry on reset mod
 8019d48:	1ffff000 	.word	0x1ffff000

08019d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8019d4c:	f7ff bffe 	b.w	8019d4c <ADC1_2_IRQHandler>
 8019d50:	00495254 	.word	0x00495254
 8019d54:	44415551 	.word	0x44415551
 8019d58:	00000050 	.word	0x00000050
 8019d5c:	44415551 	.word	0x44415551
 8019d60:	00000058 	.word	0x00000058
 8019d64:	00004942 	.word	0x00004942
 8019d68:	424d4947 	.word	0x424d4947
 8019d6c:	00004c41 	.word	0x00004c41
 8019d70:	00003659 	.word	0x00003659
 8019d74:	36584548 	.word	0x36584548
 8019d78:	00000000 	.word	0x00000000
 8019d7c:	49594c46 	.word	0x49594c46
 8019d80:	575f474e 	.word	0x575f474e
 8019d84:	00474e49 	.word	0x00474e49
 8019d88:	00003459 	.word	0x00003459
 8019d8c:	36584548 	.word	0x36584548
 8019d90:	00000058 	.word	0x00000058
 8019d94:	4f54434f 	.word	0x4f54434f
 8019d98:	00003858 	.word	0x00003858
 8019d9c:	4f54434f 	.word	0x4f54434f
 8019da0:	54414c46 	.word	0x54414c46
 8019da4:	00000050 	.word	0x00000050
 8019da8:	4f54434f 	.word	0x4f54434f
 8019dac:	54414c46 	.word	0x54414c46
 8019db0:	00000058 	.word	0x00000058
 8019db4:	50524941 	.word	0x50524941
 8019db8:	454e414c 	.word	0x454e414c
 8019dbc:	00000000 	.word	0x00000000
 8019dc0:	494c4548 	.word	0x494c4548
 8019dc4:	3032315f 	.word	0x3032315f
 8019dc8:	5043435f 	.word	0x5043435f
 8019dcc:	0000004d 	.word	0x0000004d
 8019dd0:	494c4548 	.word	0x494c4548
 8019dd4:	5f30395f 	.word	0x5f30395f
 8019dd8:	00474544 	.word	0x00474544
 8019ddc:	49415456 	.word	0x49415456
 8019de0:	0000344c 	.word	0x0000344c
 8019de4:	54535543 	.word	0x54535543
 8019de8:	00004d4f 	.word	0x00004d4f

08019dec <mixerNames>:
 8019dec:	08019d50 08019d54 08019d5c 08019d64     P...T...\...d...
 8019dfc:	08019d68 08019d70 08019d74 08019d7c     h...p...t...|...
 8019e0c:	08019d88 08019d8c 08019d94 08019d9c     ................
 8019e1c:	08019da8 08019db4 08019dc0 08019dd0     ................
 8019e2c:	08019ddc 08019de4 00000000 004d5050     ............PPM.
 8019e3c:	54414256 00000000 4c464e49 54484749     VBAT....INFLIGHT
 8019e4c:	4343415f 4c41435f 00000000 4b455053     _ACC_CAL....SPEK
 8019e5c:	4d555254 00000000 4f544f4d 54535f52     TRUM....MOTOR_ST
 8019e6c:	0000504f 56524553 49545f4f 0000544c     OP..SERVO_TILT..
 8019e7c:	4f525947 4f4d535f 4948544f 0000474e     GYRO_SMOOTHING..
 8019e8c:	5f44454c 474e4952 00000000 00535047     LED_RING....GPS.
 8019e9c:	4c494146 45464153 00000000 414e4f53     FAILSAFE....SONA
 8019eac:	00000052 454c4554 5254454d 00000059     R...TELEMETRY...
 8019ebc:	45574f50 54454d52 00005245 49524156     POWERMETER..VARI
 8019ecc:	0000004f                                O...

08019ed0 <featureNames>:
 8019ed0:	08019e38 08019e3c 08019e44 08019e58     8...<...D...X...
 8019ee0:	08019e64 08019e70 08019e7c 08019e8c     d...p...|.......
 8019ef0:	08019e98 08019e9c 08019ea8 08019eb0     ................
 8019f00:	08019ebc 08019ec8 00000000 00434341     ............ACC.
 8019f10:	4f524142 00000000 0047414d              BARO....MAG.

08019f1c <sensorNames>:
 8019f1c:	08019f0c 08019f10 08019f18 08019ea8     ................
 8019f2c:	08019e98 00000000 00000000 4c584441     ............ADXL
 8019f3c:	00353433 3655504d 00303530 38414d4d     345.MPU6050.MMA8
 8019f4c:	00783534                                45x.

08019f50 <accNames>:
 8019f50:	08019f34 08019f38 08019f40 08019f48     4...8...@...H...
 8019f60:	00000000 00787561 74616566 5f657275     ....aux.feature_
 8019f70:	656d616e 78756120 67616c66 20726f20     name auxflag or 
 8019f80:	6e616c62 6f66206b 696c2072 00007473     blank for list..
 8019f90:	78696d63 00000000 69736564 63206e67     cmix....design c
 8019fa0:	6f747375 696d206d 00726578 61666564     ustom mixer.defa
 8019fb0:	73746c75 00000000 65736572 6f742074     ults....reset to
 8019fc0:	66656420 746c7561 6e612073 65722064      defaults and re
 8019fd0:	746f6f62 00000000 706d7564 00000000     boot....dump....
 8019fe0:	6e697270 6f632074 6769666e 62617275     print configurab
 8019ff0:	7320656c 69747465 2073676e 61206e69     le settings in a
 801a000:	73617020 6c626174 6f662065 00006d72      pastable form..
 801a010:	74697865 00000000 74616566 00657275     exit....feature.
 801a020:	7473696c 20726f20 6c61762d 20726f20     list or -val or 
 801a030:	006c6176 706c6568 00000000 00633269     val.help....i2c.
 801a040:	20633269 20737562 6c6f6f74 00000000     i2c bus tool....
 801a050:	0070616d 7070616d 20676e69 7220666f     map.mapping of r
 801a060:	68632063 656e6e61 726f206c 00726564     c channel order.
 801a070:	6578696d 00000072 6578696d 616e2072     mixer...mixer na
 801a080:	6f20656d 696c2072 00007473 666f7270     me or list..prof
 801a090:	00656c69 65646e69 30282078 206f7420     ile.index (0 to 
 801a0a0:	00002932 65766173 00000000 65766173     2)..save....save
 801a0b0:	646e6120 62657220 00746f6f 00746573      and reboot.set.
 801a0c0:	656d616e 6c61763d 6f206575 6c622072     name=value or bl
 801a0d0:	206b6e61 2a20726f 726f6620 73696c20     ank or * for lis
 801a0e0:	00000074 74617473 00007375 776f6873     t...status..show
 801a0f0:	73797320 206d6574 74617473 00007375      system status..
 801a100:	73726576 006e6f69                       version.

0801a108 <cmdTable>:
 801a108:	08019f64 08019f68 08000b7d 08019f90     d...h...}.......
 801a118:	08019f98 08000c21 08019fac 08019fb8     ....!...........
 801a128:	080010c1 08019fd8 08019fe0 080010fd     ................
 801a138:	0801a010 08019f34 080013f5 0801a018     ....4...........
 801a148:	0801a020 08001441 0801a034 08019f34      ...A...4...4...
 801a158:	080015d1 0801a03c 0801a040 0800106d     ....<...@...m...
 801a168:	0801a050 0801a054 08001645 0801a070     P...T...E...p...
 801a178:	0801a078 08001775 0801a08c 0801a094     x...u...........
 801a188:	08001881 0801a0a4 0801a0ac 080018ed     ................
 801a198:	0801a0bc 0801a0c0 08001aa5 0801a0e4     ................
 801a1a8:	0801a0ec 08001cc1 0801a100 08019f34     ............4...
 801a1b8:	08001df9 706f6f6c 656d6974 00000000     ....looptime....
 801a1c8:	7264696d 00000063 746e696d 746f7268     midrc...minthrot
 801a1d8:	00656c74 7478616d 746f7268 00656c74     tle.maxthrottle.
 801a1e8:	636e696d 616d6d6f 0000646e 636e696d     mincommand..minc
 801a1f8:	6b636568 00000000 6378616d 6b636568     heck....maxcheck
 801a208:	00000000 61746572 64656472 6d72615f     ....retarded_arm
 801a218:	00000000 6f746f6d 77705f72 61725f6d     ....motor_pwm_ra
 801a228:	00006574 76726573 77705f6f 61725f6d     te..servo_pwm_ra
 801a238:	00006574 69726573 625f6c61 72647561     te..serial_baudr
 801a248:	00657461 5f737067 64756162 65746172     ate.gps_baudrate
 801a258:	00000000 6b657073 6d757274 7269685f     ....spektrum_hir
 801a268:	00007365 74616276 6c616373 00000065     es..vbatscale...
 801a278:	74616276 6378616d 766c6c65 61746c6f     vbatmaxcellvolta
 801a288:	00006567 74616276 636e696d 766c6c65     ge..vbatmincellv
 801a298:	61746c6f 00006567 65776f70 64615f72     oltage..power_ad
 801a2a8:	68635f63 656e6e61 0000006c 67696c61     c_channel...alig
 801a2b8:	79675f6e 785f6f72 00000000 67696c61     n_gyro_x....alig
 801a2c8:	79675f6e 795f6f72 00000000 67696c61     n_gyro_y....alig
 801a2d8:	79675f6e 7a5f6f72 00000000 67696c61     n_gyro_z....alig
 801a2e8:	63615f6e 00785f63 67696c61 63615f6e     n_acc_x.align_ac
 801a2f8:	00795f63 67696c61 63615f6e 007a5f63     c_y.align_acc_z.
 801a308:	67696c61 616d5f6e 00785f67 67696c61     align_mag_x.alig
 801a318:	616d5f6e 00795f67 67696c61 616d5f6e     n_mag_y.align_ma
 801a328:	007a5f67 5f636361 64726168 65726177     g_z.acc_hardware
 801a338:	00000000 6f726f6d 68745f6e 68736572     ....moron_thresh
 801a348:	00646c6f 6f727967 66706c5f 00000000     old.gyro_lpf....
 801a358:	6f727967 706d635f 61665f66 726f7463     gyro_cmpf_factor
 801a368:	00000000 5f737067 65707974 00000000     ....gps_type....
 801a378:	64616564 646e6162 00000000 64776179     deadband....yawd
 801a388:	62646165 00646e61 5f746c61 646c6f68     eadband.alt_hold
 801a398:	7268745f 6c74746f 656e5f65 61727475     _throttle_neutra
 801a3a8:	0000006c 725f6372 00657461 655f6372     l...rc_rate.rc_e
 801a3b8:	006f7078 5f726874 0064696d 5f726874     xpo.thr_mid.thr_
 801a3c8:	6f707865 00000000 6c6c6f72 7469705f     expo....roll_pit
 801a3d8:	725f6863 00657461 72776179 00657461     ch_rate.yawrate.
 801a3e8:	6c696166 65666173 6c65645f 00007961     failsafe_delay..
 801a3f8:	6c696166 65666173 66666f5f 6c65645f     failsafe_off_del
 801a408:	00007961 6c696166 65666173 7268745f     ay..failsafe_thr
 801a418:	6c74746f 00000065 5f776179 65726964     ottle...yaw_dire
 801a428:	6f697463 0000006e 5f697274 5f776179     ction...tri_yaw_
 801a438:	6464696d 0000656c 5f697274 5f776179     middle..tri_yaw_
 801a448:	006e696d 5f697274 5f776179 0078616d     min.tri_yaw_max.
 801a458:	676e6977 66656c5f 696d5f74 0000006e     wing_left_min...
 801a468:	676e6977 66656c5f 696d5f74 00000064     wing_left_mid...
 801a478:	676e6977 66656c5f 616d5f74 00000078     wing_left_max...
 801a488:	676e6977 6769725f 6d5f7468 00006e69     wing_right_min..
 801a498:	676e6977 6769725f 6d5f7468 00006469     wing_right_mid..
 801a4a8:	676e6977 6769725f 6d5f7468 00007861     wing_right_max..
 801a4b8:	63746970 69645f68 74636572 5f6e6f69     pitch_direction_
 801a4c8:	0000006c 63746970 69645f68 74636572     l...pitch_direct
 801a4d8:	5f6e6f69 00000072 6c6c6f72 7269645f     ion_r...roll_dir
 801a4e8:	69746365 6c5f6e6f 00000000 6c6c6f72     ection_l....roll
 801a4f8:	7269645f 69746365 725f6e6f 00000000     _direction_r....
 801a508:	626d6967 665f6c61 7367616c 00000000     gimbal_flags....
 801a518:	626d6967 705f6c61 68637469 6961675f     gimbal_pitch_gai
 801a528:	0000006e 626d6967 725f6c61 5f6c6c6f     n...gimbal_roll_
 801a538:	6e696167 00000000 626d6967 705f6c61     gain....gimbal_p
 801a548:	68637469 6e696d5f 00000000 626d6967     itch_min....gimb
 801a558:	705f6c61 68637469 78616d5f 00000000     al_pitch_max....
 801a568:	626d6967 705f6c61 68637469 64696d5f     gimbal_pitch_mid
 801a578:	00000000 626d6967 725f6c61 5f6c6c6f     ....gimbal_roll_
 801a588:	006e696d 626d6967 725f6c61 5f6c6c6f     min.gimbal_roll_
 801a598:	0078616d 626d6967 725f6c61 5f6c6c6f     max.gimbal_roll_
 801a5a8:	0064696d 5f636361 5f66706c 74636166     mid.acc_lpf_fact
 801a5b8:	0000726f 5f636361 5f66706c 5f726f66     or..acc_lpf_for_
 801a5c8:	6f6c6576 79746963 00000000 5f636361     velocity....acc_
 801a5d8:	6d697274 7469705f 00006863 5f636361     trim_pitch..acc_
 801a5e8:	6d697274 6c6f725f 0000006c 6f726162     trim_roll...baro
 801a5f8:	6261745f 7a69735f 00000065 6f726162     _tab_size...baro
 801a608:	696f6e5f 6c5f6573 00006670 6f726162     _noise_lpf..baro
 801a618:	0066635f 5f67616d 6c636564 74616e69     _cf.mag_declinat
 801a628:	006e6f69 5f737067 5f736f70 00000070     ion.gps_pos_p...
 801a638:	5f737067 5f736f70 00000069 5f737067     gps_pos_i...gps_
 801a648:	5f736f70 00000064 5f737067 72736f70     pos_d...gps_posr
 801a658:	0000705f 5f737067 72736f70 0000695f     _p..gps_posr_i..
 801a668:	5f737067 72736f70 0000645f 5f737067     gps_posr_d..gps_
 801a678:	5f76616e 00000070 5f737067 5f76616e     nav_p...gps_nav_
 801a688:	00000069 5f737067 5f76616e 00000064     i...gps_nav_d...
 801a698:	5f737067 725f7077 75696461 00000073     gps_wp_radius...
 801a6a8:	5f76616e 746e6f63 736c6f72 6165685f     nav_controls_hea
 801a6b8:	676e6964 00000000 5f76616e 65657073     ding....nav_spee
 801a6c8:	696d5f64 0000006e 5f76616e 65657073     d_min...nav_spee
 801a6d8:	616d5f64 00000078 5f76616e 77656c73     d_max...nav_slew
 801a6e8:	7461725f 00000065 69705f70 00686374     _rate...p_pitch.
 801a6f8:	69705f69 00686374 69705f64 00686374     i_pitch.d_pitch.
 801a708:	6f725f70 00006c6c 6f725f69 00006c6c     p_roll..i_roll..
 801a718:	6f725f64 00006c6c 61795f70 00000077     d_roll..p_yaw...
 801a728:	61795f69 00000077 61795f64 00000077     i_yaw...d_yaw...
 801a738:	6c615f70 00000074 6c615f69 00000074     p_alt...i_alt...
 801a748:	6c615f64 00000074 656c5f70 006c6576     d_alt...p_level.
 801a758:	656c5f69 006c6576 656c5f64 006c6576     i_level.d_level.

0801a768 <valueTable>:
 801a768:	0801a1bc 00000002 20000c88 00000000     ........... ....
 801a778:	00002328 0801a1c8 00000002 20000d84     (#............. 
 801a788:	000004b0 000006a4 0801a1d0 00000002     ................
 801a798:	20000d4c 00000000 000007d0 0801a1dc     L.. ............
 801a7a8:	00000002 20000d4e 00000000 000007d0     ....N.. ........
 801a7b8:	0801a1e8 00000002 20000d50 00000000     ........P.. ....
 801a7c8:	000007d0 0801a1f4 00000002 20000d86     ............... 
 801a7d8:	00000000 000007d0 0801a200 00000002     ................
 801a7e8:	20000d88 00000000 000007d0 0801a20c     ... ............
 801a7f8:	00000000 20000d8a 00000000 00000001     ....... ........
 801a808:	0801a21c 00000002 20000d52 00000032     ........R.. 2...
 801a818:	000001f2 0801a22c 00000002 20000d54     ....,.......T.. 
 801a828:	00000032 000001f2 0801a23c 00000004     2.......<.......
 801a838:	20000d90 000004b0 0001c200 0801a24c     ... ........L...
 801a848:	00000004 20000d8c 000004b0 0001c200     ....... ........
 801a858:	0801a25c 00000000 20000d82 00000000     \.......... ....
 801a868:	00000001 0801a26c 00000000 20000d76     ....l.......v.. 
 801a878:	0000000a 000000c8 0801a278 00000000     ........x.......
 801a888:	20000d77 0000000a 00000032 0801a28c     w.. ....2.......
 801a898:	00000000 20000d78 0000000a 00000032     ....x.. ....2...
 801a8a8:	0801a2a0 00000000 20000d79 00000000     ........y.. ....
 801a8b8:	00000009 0801a2b4 00000001 20000d56     ............V.. 
 801a8c8:	fffffffd 00000003 0801a2c4 00000001     ................
 801a8d8:	20000d57 fffffffd 00000003 0801a2d4     W.. ............
 801a8e8:	00000001 20000d58 fffffffd 00000003     ....X.. ........
 801a8f8:	0801a2e4 00000001 20000d59 fffffffd     ........Y.. ....
 801a908:	00000003 0801a2f0 00000001 20000d5a     ............Z.. 
 801a918:	fffffffd 00000003 0801a2fc 00000001     ................
 801a928:	20000d5b fffffffd 00000003 0801a308     [.. ............
 801a938:	00000001 20000d5c fffffffd 00000003     ....\.. ........
 801a948:	0801a314 00000001 20000d5d fffffffd     ........].. ....
 801a958:	00000003 0801a320 00000001 20000d5e     .... .......^.. 
 801a968:	fffffffd 00000003 0801a32c 00000000     ........,.......
 801a978:	20000d5f 00000000 00000003 0801a33c     _.. ........<...
 801a988:	00000000 20000d68 00000000 00000080     ....h.. ........
 801a998:	0801a34c 00000002 20000d60 00000000     L.......`.. ....
 801a9a8:	00000100 0801a358 00000002 20000d62     ....X.......b.. 
 801a9b8:	00000064 000003e8 0801a36c 00000000     d.......l.......
 801a9c8:	20000d8b 00000000 00000003 0801a378     ... ........x...
 801a9d8:	00000000 20000c40 00000000 00000020     ....@.. .... ...
 801a9e8:	0801a384 00000000 20000c41 00000000     ........A.. ....
 801a9f8:	00000064 0801a390 00000000 20000c42     d...........B.. 
 801aa08:	00000001 000000fa 0801a3ac 00000000     ................
 801aa18:	20000bfe 00000000 000000fa 0801a3b4     ... ............
 801aa28:	00000000 20000bff 00000000 00000064     ....... ....d...
 801aa38:	0801a3bc 00000000 20000c00 00000000     ........... ....
 801aa48:	00000064 0801a3c4 00000000 20000c01     d.............. 
 801aa58:	00000000 000000fa 0801a3d0 00000000     ................
 801aa68:	20000c02 00000000 00000064 0801a3e0     ... ....d.......
 801aa78:	00000000 20000c03 00000000 00000064     ....... ....d...
 801aa88:	0801a3e8 00000000 20000c44 00000000     ........D.. ....
 801aa98:	000000c8 0801a3f8 00000000 20000c45     ............E.. 
 801aaa8:	00000000 000000c8 0801a40c 00000002     ................
 801aab8:	20000c46 000003e8 000007d0 0801a420     F.. ........ ...
 801aac8:	00000001 20000c48 ffffffff 00000001     ....H.. ........
 801aad8:	0801a430 00000002 20000c4a 00000000     0.......J.. ....
 801aae8:	000007d0 0801a440 00000002 20000c4c     ....@.......L.. 
 801aaf8:	00000000 000007d0 0801a44c 00000002     ........L.......
 801ab08:	20000c4e 00000000 000007d0 0801a458     N.. ........X...
 801ab18:	00000002 20000c50 00000000 000007d0     ....P.. ........
 801ab28:	0801a468 00000002 20000c52 00000000     h.......R.. ....
 801ab38:	000007d0 0801a478 00000002 20000c54     ....x.......T.. 
 801ab48:	00000000 000007d0 0801a488 00000002     ................
 801ab58:	20000c56 00000000 000007d0 0801a498     V.. ............
 801ab68:	00000002 20000c58 00000000 000007d0     ....X.. ........
 801ab78:	0801a4a8 00000002 20000c5a 00000000     ........Z.. ....
 801ab88:	000007d0 0801a4b8 00000001 20000c5c     ............\.. 
 801ab98:	ffffffff 00000001 0801a4cc 00000001     ................
 801aba8:	20000c5d ffffffff 00000001 0801a4e0     ].. ............
 801abb8:	00000001 20000c5e ffffffff 00000001     ....^.. ........
 801abc8:	0801a4f4 00000001 20000c5f ffffffff     ........_.. ....
 801abd8:	00000001 0801a508 00000000 20000c62     ............b.. 
 801abe8:	00000000 000000ff 0801a518 00000001     ................
 801abf8:	20000c60 ffffff9c 00000064 0801a52c     `.. ....d...,...
 801ac08:	00000001 20000c61 ffffff9c 00000064     ....a.. ....d...
 801ac18:	0801a540 00000002 20000c64 00000064     @.......d.. d...
 801ac28:	00000bb8 0801a554 00000002 20000c66     ....T.......f.. 
 801ac38:	00000064 00000bb8 0801a568 00000002     d.......h.......
 801ac48:	20000c68 00000064 00000bb8 0801a57c     h.. d.......|...
 801ac58:	00000002 20000c6a 00000064 00000bb8     ....j.. d.......
 801ac68:	0801a58c 00000002 20000c6c 00000064     ........l.. d...
 801ac78:	00000bb8 0801a59c 00000002 20000c6e     ............n.. 
 801ac88:	00000064 00000bb8 0801a5ac 00000000     d...............
 801ac98:	20000c0c 00000000 000000fa 0801a5bc     ... ............
 801aca8:	00000000 20000c0d 00000001 000000fa     ....... ........
 801acb8:	0801a5d4 00000003 20000c0a fffffed4     ........... ....
 801acc8:	0000012c 0801a5e4 00000003 20000c08     ,.............. 
 801acd8:	fffffed4 0000012c 0801a5f4 00000000     ....,...........
 801ace8:	20000c0f 00000000 00000030 0801a604     ... ....0.......
 801acf8:	00000005 20000c10 00000000 00000001     ....... ........
 801ad08:	0801a614 00000005 20000c14 00000000     ........... ....
 801ad18:	00000001 0801a61c 00000003 20000c06     ............... 
 801ad28:	ffffb9b0 00004650 0801a62c 00000000     ....PF..,.......
 801ad38:	20000be4 00000000 000000c8 0801a638     ... ........8...
 801ad48:	00000000 20000bee 00000000 000000c8     ....... ........
 801ad58:	0801a644 00000000 20000bf8 00000000     D.......... ....
 801ad68:	000000c8 0801a650 00000000 20000be5     ....P.......... 
 801ad78:	00000000 000000c8 0801a65c 00000000     ........\.......
 801ad88:	20000bef 00000000 000000c8 0801a668     ... ........h...
 801ad98:	00000000 20000bf9 00000000 000000c8     ....... ........
 801ada8:	0801a674 00000000 20000be6 00000000     t.......... ....
 801adb8:	000000c8 0801a680 00000000 20000bf0     ............... 
 801adc8:	00000000 000000c8 0801a68c 00000000     ................
 801add8:	20000bfa 00000000 000000c8 0801a698     ... ............
 801ade8:	00000002 20000c70 00000000 000007d0     ....p.. ........
 801adf8:	0801a6a8 00000000 20000c74 00000000     ........t.. ....
 801ae08:	00000001 0801a6c0 00000002 20000c76     ............v.. 
 801ae18:	0000000a 000007d0 0801a6d0 00000002     ................
 801ae28:	20000c78 0000000a 000007d0 0801a6e0     x.. ............
 801ae38:	00000000 20000c73 00000000 00000064     ....s.. ....d...
 801ae48:	0801a6f0 00000000 20000be1 00000000     ........... ....
 801ae58:	000000c8 0801a6f8 00000000 20000beb     ............... 
 801ae68:	00000000 000000c8 0801a700 00000000     ................
 801ae78:	20000bf5 00000000 000000c8 0801a708     ... ............
 801ae88:	00000000 20000be0 00000000 000000c8     ....... ........
 801ae98:	0801a710 00000000 20000bea 00000000     ........... ....
 801aea8:	000000c8 0801a718 00000000 20000bf4     ............... 
 801aeb8:	00000000 000000c8 0801a720 00000000     ........ .......
 801aec8:	20000be2 00000000 000000c8 0801a728     ... ........(...
 801aed8:	00000000 20000bec 00000000 000000c8     ....... ........
 801aee8:	0801a730 00000000 20000bf6 00000000     0.......... ....
 801aef8:	000000c8 0801a738 00000000 20000be3     ....8.......... 
 801af08:	00000000 000000c8 0801a740 00000000     ........@.......
 801af18:	20000bed 00000000 000000c8 0801a748     ... ........H...
 801af28:	00000000 20000bf7 00000000 000000c8     ....... ........
 801af38:	0801a750 00000000 20000be7 00000000     P.......... ....
 801af48:	000000c8 0801a758 00000000 20000bf1     ....X.......... 
 801af58:	00000000 000000c8 0801a760 00000000     ........`.......
 801af68:	20000bfb 00000000 000000c8 33323130     ... ........0123
 801af78:	37363534 42413938 46454443 4a494847     456789ABCDEFGHIJ
 801af88:	4e4d4c4b 5251504f 56555453 5a595857     KLMNOPQRSTUVWXYZ
 801af98:	00000000 0000002e 20230a0d 00000000     ..........# ....
 801afa8:	20787561 25207525 000a0d75 61766e49     aux %u %u...Inva
 801afb8:	2064696c 74616546 20657275 65646e69     lid Feature inde
 801afc8:	6d203a78 20747375 3c206562 0d752520     x: must be < %u.
 801afd8:	0000000a 74737543 6d206d6f 72657869     ....Custom mixer
 801afe8:	0a0d203a 6f746f4d 68540972 6f520972     : ..Motor.Thr.Ro
 801aff8:	50096c6c 68637469 77615909 00000a0d     ll.Pitch.Yaw....
 801b008:	3a642523 00000009 00097325 0a0d7325     #%d:....%s..%s..
 801b018:	00000000 696e6153 63207974 6b636568     ....Sanity check
 801b028:	0000093a 0009474e 00094b4f 00000a0d     :...NG..OK......
 801b038:	65736572 00000074 64616f6c 00000000     reset...load....
 801b048:	61766e49 2064696c 6578696d 79742072     Invalid mixer ty
 801b058:	2e2e6570 000a0d2e 64616f4c 25206465     pe......Loaded %
 801b068:	696d2073 2e2e2e78 00000a0d 6e6f7257     s mix.......Wron
 801b078:	756e2067 7265626d 20666f20 75677261     g number of argu
 801b088:	746e656d 6e202c73 73646565 78646920     ments, needs idx
 801b098:	72687420 6c6f7220 6970206c 20686374      thr roll pitch 
 801b0a8:	0d776179 0000000a 6f746f4d 756e2072     yaw.....Motor nu
 801b0b8:	7265626d 73756d20 65622074 74656220     mber must be bet
 801b0c8:	6e656577 61203120 2520646e 000a0d64     ween 1 and %d...
 801b0d8:	6e6e6f43 69746365 7420676e 6c73206f     Connecting to sl
 801b0e8:	2e657661 0a0d2e2e 00000000 64616552     ave.........Read
 801b0f8:	63616220 30203a6b 32302578 000a0d78      back: 0x%02x...
 801b108:	65736552 6e697474 6f742067 66656420     Resetting to def
 801b118:	746c7561 2e2e2e73 00000a0d 6f626552     aults.......Rebo
 801b128:	6e69746f 2e2e2e67 00000000 72727543     oting.......Curr
 801b138:	20746e65 666e6f43 203a6769 79706f43     ent Config: Copy
 801b148:	65766520 68747972 20676e69 6f6c6562      everything belo
 801b158:	65682077 2e2e6572 000a0d2e 6578696d     w here......mixe
 801b168:	73252072 00000a0d 78696d63 00642520     r %s....cmix %d.
 801b178:	00000020 00007325 78696d63 20642520      ...%s..cmix %d 
 801b188:	20302030 0d302030 0000000a 74616566     0 0 0 0.....feat
 801b198:	20657275 0d73252d 0000000a 74616566     ure -%s.....feat
 801b1a8:	20657275 0a0d7325 00000000 2070616d     ure %s......map 
 801b1b8:	0a0d7325 00000000 20746573 3d207325     %s......set %s =
 801b1c8:	00000020 654c0a0d 6e697661 4c432067      .....Leaving CL
 801b1d8:	6f6d2049 2e2e6564 000a0d2e 62616e45     I mode......Enab
 801b1e8:	2064656c 74616566 73657275 0000203a     led features: ..
 801b1f8:	00207325 7473696c 00000000 69617641     %s .list....Avai
 801b208:	6c62616c 65662065 72757461 203a7365     lable features: 
 801b218:	00000000 61766e49 2064696c 74616566     ....Invalid feat
 801b228:	20657275 656d616e 0d2e2e2e 0000000a     ure name........
 801b238:	61736944 64656c62 00000020 62616e45     Disabled ...Enab
 801b248:	2064656c 00000000 69617641 6c62616c     led ....Availabl
 801b258:	6f632065 6e616d6d 0d3a7364 0000000a     e commands:.....
 801b268:	25097325 000a0d73 7473754d 20656220     %s.%s...Must be 
 801b278:	20796e61 6564726f 666f2072 54454120     any order of AET
 801b288:	33323152 000a0d34 72727543 20746e65     R1234...Current 
 801b298:	69737361 656d6e67 203a746e 00000000     assignment: ....
 801b2a8:	72727543 20746e65 6578696d 25203a72     Current mixer: %
 801b2b8:	000a0d73 69617641 6c62616c 696d2065     s...Available mi
 801b2c8:	73726578 0000203a 6578694d 65732072     xers: ..Mixer se
 801b2d8:	6f742074 0d732520 0000000a 72727543     t to %s.....Curr
 801b2e8:	20746e65 666f7270 3a656c69 0d642520     ent profile: %d.
 801b2f8:	0000000a 69766153 2e2e676e 0000002e     ....Saving......
 801b308:	65520a0d 746f6f62 2e676e69 00002e2e     ..Rebooting.....
 801b318:	00732520 00006425 20642520 00006425      %s.%d.. %d %d..
 801b328:	72727543 20746e65 74746573 73676e69     Current settings
 801b338:	0a0d203a 00000000 3d207325 00000020     : ......%s = ...
 801b348:	73207325 74207465 0000206f 3a525245     %s set to ..ERR:
 801b358:	6c615620 61206575 67697373 6e656d6e      Value assignmen
 801b368:	756f2074 666f2074 6e617220 0a0d6567     t out of range..
 801b378:	00000000 3a525245 6b6e5520 6e776f6e     ....ERR: Unknown
 801b388:	72617620 6c626169 616e2065 0a0d656d      variable name..
 801b398:	00000000 74737953 55206d65 6d697470     ....System Uptim
 801b3a8:	25203a65 65732064 646e6f63 56202c73     e: %d seconds, V
 801b3b8:	61746c6f 203a6567 2a206425 312e3020     oltage: %d * 0.1
 801b3c8:	25282056 62205364 65747461 0d297972     V (%dS battery).
 801b3d8:	0000000a 20555043 484d6425 64202c7a     ....CPU %dMHz, d
 801b3e8:	63657465 20646574 736e6573 3a73726f     etected sensors:
 801b3f8:	00000020 48434341 25203a57 00000073      ...ACCHW: %s...
 801b408:	0063252e 6c637943 69542065 203a656d     .%c.Cycle Time: 
 801b418:	202c6425 20433249 6f727245 203a7372     %d, I2C Errors: 
 801b428:	202c6425 666e6f63 73206769 3a657a69     %d, config size:
 801b438:	0d642520 0000000a 6f726641 43203233      %d.....Afro32 C
 801b448:	7620494c 69737265 32206e6f 2061312e     LI version 2.1a 
 801b458:	20727041 32203232 20333130 3232202f     Apr 22 2013 / 22
 801b468:	3a37343a 00003834 6e450a0d 69726574     :47:48....Enteri
 801b478:	4320676e 4d20494c 2c65646f 70797420     ng CLI Mode, typ
 801b488:	65272065 27746978 206f7420 75746572     e 'exit' to retu
 801b498:	202c6e72 2720726f 706c6568 000a0d27     rn, or 'help'...
 801b4a8:	4b5b1b0d 00000000 4a325b1b 3b315b1b     ..[K.....[2J.[1;
 801b4b8:	00004831 3a525245 6b6e5520 6e776f6e     1H..ERR: Unknown
 801b4c8:	6d6f6320 646e616d 7274202c 68272079      command, try 'h
 801b4d8:	27706c65 00000000 00082008              elp'..... ..

0801b4e4 <rcChannelLetters>:
 801b4e4:	52454154 34333231 00000000 52544541     TAER1234....AETR
 801b4f4:	34333231 00000000 00000000 fdfe0000     1234............
 801b504:	00000001                                ....

0801b508 <multiPPM>:
 801b508:	4a494810 444d4c4b ff474645              .HIJKLMDEFG.

0801b514 <multiPWM>:
 801b514:	23222120 27262524 4b4a4948 00ff4d4c      !"#$%&'HIJKLM..

0801b524 <airPPM>:
 801b524:	8a494810 848d8c8b ff878685              .HI.........

0801b530 <airPWM>:
 801b530:	23222120 27262524 8b8a4948 00ff8d8c      !"#$%&'HI......
 801b540:	40010c00 00100008 40010c00 00100010     ...@.......@....
 801b550:	40010800 00141000                       ...@....

0801b558 <init_speed>:
 801b558:	00002580 00004b00 00009600 0000e100     .%...K..........
 801b568:	0001c200 42555024 31342c58 302c312c     ....$PUBX,41,1,0
 801b578:	2c333030 31303030 3239312c 302c3030     003,0001,19200,0
 801b588:	0d33322a 0000000a 42555024 31342c58     *23.....$PUBX,41
 801b598:	302c312c 2c333030 31303030 3438332c     ,1,0003,0001,384
 801b5a8:	302c3030 0d36322a 0000000a 42555024     00,0*26.....$PUB
 801b5b8:	31342c58 302c312c 2c333030 31303030     X,41,1,0003,0001
 801b5c8:	3637352c 302c3030 0d44322a 0000000a     ,57600,0*2D.....
 801b5d8:	42555024 31342c58 302c312c 2c333030     $PUBX,41,1,0003,
 801b5e8:	31303030 3531312c 2c303032 45312a30     0001,115200,0*1E
 801b5f8:	00000a0d 544d5024 3135324b 3239312c     ....$PMTK251,192
 801b608:	322a3030 000a0d32 544d5024 3135324b     00*22...$PMTK251
 801b618:	3438332c 322a3030 000a0d37 544d5024     ,38400*27...$PMT
 801b628:	3135324b 3637352c 322a3030 000a0d43     K251,57600*2C...
 801b638:	544d5024 3135324b 3531312c 2a303032     $PMTK251,115200*
 801b648:	0a0d4631 00000000                       1F......

0801b650 <gpsInitStrings>:
 801b650:	0801b56c 0801b590 0801b5b4 0801b5d8     l...............
 801b660:	0801b5fc 0801b610 0801b624 0801b638     ........$...8...

0801b670 <ubloxInit>:
 801b670:	010662b5 05f00003 b519ff00 03010662     .b..........b...
 801b680:	0003f000 62b515fd 00030106 fb0001f0     .......b........
 801b690:	0662b511 f0000301 0ffa0000 010662b5     ..b..........b..
 801b6a0:	02f00003 b513fc00 03010662 0004f000     ........b.......
 801b6b0:	62b517fe 00030106 0e010201 0662b547     ...b........G.b.
 801b6c0:	01000301 490f0103 010662b5 06010003     .......I.b......
 801b6d0:	b54f1201 03010662 01120100 62b5671e     ..O.b........g.b
 801b6e0:	00081606 00030703 00000851 62b5418a     ........Q....A.b
 801b6f0:	00060806 000100c8 6ade0001 544d5024     ...........j$PMT
 801b700:	3431334b 312c302c 312c302c 302c302c     K314,0,1,0,1,0,0
 801b710:	302c302c 302c302c 302c302c 302c302c     ,0,0,0,0,0,0,0,0
 801b720:	302c302c 302c302c 322a302c 000a0d38     ,0,0,0,0,0*28...
 801b730:	544d5024 3032324b 3030322c 0d43322a     $PMTK220,200*2C.
 801b740:	0000000a                                ....

0801b744 <mixerTri>:
 801b744:	3f800000 00000000 3faaaaa8 00000000     ...?.......?....
 801b754:	3f800000 bf800000 bf2aaab0 00000000     ...?......*.....
 801b764:	3f800000 3f800000 bf2aaab0 00000000     ...?...?..*.....

0801b774 <mixerQuadP>:
 801b774:	3f800000 00000000 3f800000 bf800000     ...?.......?....
 801b784:	3f800000 bf800000 00000000 3f800000     ...?...........?
 801b794:	3f800000 3f800000 00000000 3f800000     ...?...?.......?
 801b7a4:	3f800000 00000000 bf800000 bf800000     ...?............

0801b7b4 <mixerQuadX>:
 801b7b4:	3f800000 bf800000 3f800000 bf800000     ...?.......?....
 801b7c4:	3f800000 bf800000 bf800000 3f800000     ...?...........?
 801b7d4:	3f800000 3f800000 3f800000 3f800000     ...?...?...?...?
 801b7e4:	3f800000 3f800000 bf800000 bf800000     ...?...?........

0801b7f4 <mixerBi>:
 801b7f4:	3f800000 3f800000 00000000 00000000     ...?...?........
 801b804:	3f800000 bf800000 00000000 00000000     ...?............

0801b814 <mixerY6>:
 801b814:	3f800000 00000000 3faaaaa8 3f800000     ...?.......?...?
 801b824:	3f800000 bf800000 bf2aaab0 bf800000     ...?......*.....
 801b834:	3f800000 3f800000 bf2aaab0 bf800000     ...?...?..*.....
 801b844:	3f800000 00000000 3faaaaa8 bf800000     ...?.......?....
 801b854:	3f800000 bf800000 bf2aaab0 3f800000     ...?......*....?
 801b864:	3f800000 3f800000 bf2aaab0 3f800000     ...?...?..*....?

0801b874 <mixerHex6P>:
 801b874:	3f800000 bf800000 3f5db3d0 3f800000     ...?......]?...?
 801b884:	3f800000 bf800000 bf5db3d0 bf800000     ...?......].....
 801b894:	3f800000 3f800000 3f5db3d0 3f800000     ...?...?..]?...?
 801b8a4:	3f800000 3f800000 bf5db3d0 bf800000     ...?...?..].....
 801b8b4:	3f800000 00000000 bf5db3d0 3f800000     ...?......]....?
 801b8c4:	3f800000 00000000 3f5db3d0 bf800000     ...?......]?....

0801b8d4 <mixerY4>:
 801b8d4:	3f800000 00000000 3f800000 bf800000     ...?.......?....
 801b8e4:	3f800000 bf800000 bf800000 00000000     ...?............
 801b8f4:	3f800000 00000000 3f800000 3f800000     ...?.......?...?
 801b904:	3f800000 3f800000 bf800000 00000000     ...?...?........

0801b914 <mixerHex6X>:
 801b914:	3f800000 bf5db3d0 3f800000 3f800000     ...?..]....?...?
 801b924:	3f800000 bf5db3d0 bf800000 3f800000     ...?..]........?
 801b934:	3f800000 3f5db3d0 3f800000 bf800000     ...?..]?...?....
 801b944:	3f800000 3f5db3d0 bf800000 bf800000     ...?..]?........
 801b954:	3f800000 bf5db3d0 00000000 bf800000     ...?..].........
 801b964:	3f800000 3f5db3d0 00000000 3f800000     ...?..]?.......?

0801b974 <mixerOctoX8>:
 801b974:	3f800000 bf800000 3f800000 bf800000     ...?.......?....
 801b984:	3f800000 bf800000 bf800000 3f800000     ...?...........?
 801b994:	3f800000 3f800000 3f800000 3f800000     ...?...?...?...?
 801b9a4:	3f800000 3f800000 bf800000 bf800000     ...?...?........
 801b9b4:	3f800000 bf800000 3f800000 3f800000     ...?.......?...?
 801b9c4:	3f800000 bf800000 bf800000 bf800000     ...?............
 801b9d4:	3f800000 3f800000 3f800000 bf800000     ...?...?...?....
 801b9e4:	3f800000 3f800000 bf800000 3f800000     ...?...?.......?

0801b9f4 <mixerOctoFlatP>:
 801b9f4:	3f800000 3f3504f7 bf3504f7 3f800000     ...?..5?..5....?
 801ba04:	3f800000 bf3504f7 bf3504f7 3f800000     ...?..5...5....?
 801ba14:	3f800000 bf3504f7 3f3504f7 3f800000     ...?..5...5?...?
 801ba24:	3f800000 3f3504f7 3f3504f7 3f800000     ...?..5?..5?...?
 801ba34:	3f800000 00000000 bf800000 bf800000     ...?............
 801ba44:	3f800000 bf800000 00000000 bf800000     ...?............
 801ba54:	3f800000 00000000 3f800000 bf800000     ...?.......?....
 801ba64:	3f800000 3f800000 00000000 bf800000     ...?...?........

0801ba74 <mixerOctoFlatX>:
 801ba74:	3f800000 3f800000 bf000000 3f800000     ...?...?.......?
 801ba84:	3f800000 bf000000 bf800000 3f800000     ...?...........?
 801ba94:	3f800000 bf800000 3f000000 3f800000     ...?.......?...?
 801baa4:	3f800000 3f000000 3f800000 3f800000     ...?...?...?...?
 801bab4:	3f800000 3f000000 bf800000 bf800000     ...?...?........
 801bac4:	3f800000 bf800000 bf000000 bf800000     ...?............
 801bad4:	3f800000 bf000000 3f800000 bf800000     ...?.......?....
 801bae4:	3f800000 3f800000 3f000000 bf800000     ...?...?...?....

0801baf4 <mixerVtail4>:
 801baf4:	3f800000 00000000 3f800000 3f800000     ...?.......?...?
 801bb04:	3f800000 bf800000 bf800000 00000000     ...?............
 801bb14:	3f800000 00000000 3f800000 bf800000     ...?.......?....
 801bb24:	3f800000 3f800000 bf800000 80000000     ...?...?........

0801bb34 <mixers>:
	...
 801bb3c:	00000103 0801b744 00000004 0801b774     ....D.......t...
 801bb4c:	00000004 0801b7b4 00000102 0801b7f4     ................
 801bb5c:	00000100 00000000 00000006 0801b814     ................
 801bb6c:	00000006 0801b874 00000101 00000000     ....t...........
 801bb7c:	00000004 0801b8d4 00000006 0801b914     ................
 801bb8c:	00000008 0801b974 00000008 0801b9f4     ....t...........
 801bb9c:	00000008 0801ba74 00000101 00000000     ....t...........
 801bbac:	00000100 00000000 00000100 00000000     ................
 801bbbc:	00000004 0801baf4 00000000 00000000     ................

0801bbcc <servoInit>:
 801bbcc:	05dc0001 07d003fc 3b4d5241 00000000     ........ARM;....
 801bbdc:	4c474e41 00003b45 49524f48 3b4e4f5a     ANGLE;..HORIZON;
 801bbec:	00000000 4f524142 0000003b 49524156     ....BARO;...VARI
 801bbfc:	00003b4f 3b47414d 00000000 44414548     O;..MAG;....HEAD
 801bc0c:	45455246 0000003b 44414548 3b4a4441     FREE;...HEADADJ;
 801bc1c:	00000000 534d4143 3b424154 00000000     ....CAMSTAB;....
 801bc2c:	544d4143 3b474952 00000000 20535047     CAMTRIG;....GPS 
 801bc3c:	454d4f48 0000003b 20535047 444c4f48     HOME;...GPS HOLD
 801bc4c:	0000003b 53534150 55524854 0000003b     ;...PASSTHRU;...
 801bc5c:	50454542 003b5245 4d44454c 003b5841     BEEPER;.LEDMAX;.
 801bc6c:	4c44454c 003b574f 47494c4c 3b535448     LEDLOW;.LLIGHTS;
 801bc7c:	00000000 494c4143 00003b42 45564f47     ....CALIB;..GOVE
 801bc8c:	524f4e52 0000003b 2044534f 003b5753     RNOR;...OSD SW;.

0801bc9c <boxnames>:
 801bc9c:	3b4d5241 4c474e41 4f483b45 4f5a4952     ARM;ANGLE;HORIZO
 801bcac:	41423b4e 563b4f52 4f495241 47414d3b     N;BARO;VARIO;MAG
 801bcbc:	4145483b 45524644 45483b45 44414441     ;HEADFREE;HEADAD
 801bccc:	41433b4a 4154534d 41433b42 4952544d     J;CAMSTAB;CAMTRI
 801bcdc:	50473b47 4f482053 473b454d 48205350     G;GPS HOME;GPS H
 801bcec:	3b444c4f 53534150 55524854 4545423b     OLD;PASSTHRU;BEE
 801bcfc:	3b524550 4d44454c 4c3b5841 4f4c4445     PER;LEDMAX;LEDLO
 801bd0c:	4c4c3b57 54484749 41433b53 3b42494c     W;LLIGHTS;CALIB;
 801bd1c:	45564f47 524f4e52 44534f3b 3b575320     GOVERNOR;OSD SW;
 801bd2c:	00000000                                ....

0801bd30 <boxids>:
 801bd30:	03020100 07060504 0b0a0908 0f0e0d0c     ................
 801bd40:	13121110                                ....

0801bd44 <pidnames>:
 801bd44:	4c4c4f52 5449503b 593b4843 413b5741     ROLL;PITCH;YAW;A
 801bd54:	503b544c 503b736f 3b52736f 5276614e     LT;Pos;PosR;NavR
 801bd64:	56454c3b 4d3b4c45 563b4741 003b4c45     ;LEVEL;MAG;VEL;.

0801bd74 <npio2_hw>:
 801bd74:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
 801bd84:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
 801bd94:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
 801bda4:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
 801bdb4:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
 801bdc4:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
 801bdd4:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
 801bde4:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0801bdf4 <two_over_pi>:
 801bdf4:	000000a2 000000f9 00000083 0000006e     ............n...
 801be04:	0000004e 00000044 00000015 00000029     N...D.......)...
 801be14:	000000fc 00000027 00000057 000000d1     ....'...W.......
 801be24:	000000f5 00000034 000000dd 000000c0     ....4...........
 801be34:	000000db 00000062 00000095 00000099     ....b...........
 801be44:	0000003c 00000043 00000090 00000041     <...C.......A...
 801be54:	000000fe 00000051 00000063 000000ab     ....Q...c.......
 801be64:	000000de 000000bb 000000c5 00000061     ............a...
 801be74:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
 801be84:	00000042 0000004d 000000d2 000000e0     B...M...........
 801be94:	00000006 00000049 0000002e 000000ea     ....I...........
 801bea4:	00000009 000000d1 00000092 0000001c     ................
 801beb4:	000000fe 0000001d 000000eb 0000001c     ................
 801bec4:	000000b1 00000029 000000a7 0000003e     ....).......>...
 801bed4:	000000e8 00000082 00000035 000000f5     ........5.......
 801bee4:	0000002e 000000bb 00000044 00000084     ........D.......
 801bef4:	000000e9 0000009c 00000070 00000026     ........p...&...
 801bf04:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
 801bf14:	00000039 00000091 000000d6 00000039     9...........9...
 801bf24:	00000083 00000053 00000039 000000f4     ....S...9.......
 801bf34:	0000009c 00000084 0000005f 0000008b     ........_.......
 801bf44:	000000bd 000000f9 00000028 0000003b     ........(...;...
 801bf54:	0000001f 000000f8 00000097 000000ff     ................
 801bf64:	000000de 00000005 00000098 0000000f     ................
 801bf74:	000000ef 0000002f 00000011 0000008b     ..../...........
 801bf84:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
 801bf94:	0000006d 00000036 0000007e 000000cf     m...6...~.......
 801bfa4:	00000027 000000cb 00000009 000000b7     '...............
 801bfb4:	0000004f 00000046 0000003f 00000066     O...F...?...f...
 801bfc4:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
 801bfd4:	00000075 00000027 000000ba 000000c7     u...'...........
 801bfe4:	000000eb 000000e5 000000f1 0000007b     ............{...
 801bff4:	0000003d 00000007 00000039 000000f7     =.......9.......
 801c004:	0000008a 00000052 00000092 000000ea     ....R...........
 801c014:	0000006b 000000fb 0000005f 000000b1     k......._.......
 801c024:	0000001f 0000008d 0000005d 00000008     ........].......
 801c034:	00000056 00000003 00000030 00000046     V.......0...F...
 801c044:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
 801c054:	000000f0 000000cf 000000bc 00000020     ............ ...
 801c064:	0000009a 000000f4 00000036 0000001d     ........6.......
 801c074:	000000a9 000000e3 00000091 00000061     ............a...
 801c084:	0000005e 000000e6 0000001b 00000008     ^...............
 801c094:	00000065 00000099 00000085 0000005f     e..........._...
 801c0a4:	00000014 000000a0 00000068 00000040     ........h...@...
 801c0b4:	0000008d 000000ff 000000d8 00000080     ................
 801c0c4:	0000004d 00000073 00000027 00000031     M...s...'...1...
 801c0d4:	00000006 00000006 00000015 00000056     ............V...
 801c0e4:	000000ca 00000073 000000a8 000000c9     ....s...........
 801c0f4:	00000060 000000e2 0000007b 000000c0     `.......{.......
 801c104:	0000008c 0000006b                       ....k...

0801c10c <init_jk>:
 801c10c:	00000004 00000007 00000009              ............

0801c118 <PIo2>:
 801c118:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
 801c128:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
 801c138:	1fc40000 1bc60000 17440000              ..........D.

0801c144 <atanhi>:
 801c144:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0801c154 <atanlo>:
 801c154:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0801c164 <_ctype_>:
 801c164:	20202000 20202020 28282020 20282828     .         ((((( 
 801c174:	20202020 20202020 20202020 20202020                     
 801c184:	10108820 10101010 10101010 10101010      ...............
 801c194:	04040410 04040404 10040404 10101010     ................
 801c1a4:	41411010 41414141 01010101 01010101     ..AAAAAA........
 801c1b4:	01010101 01010101 01010101 10101010     ................
 801c1c4:	42421010 42424242 02020202 02020202     ..BBBBBB........
 801c1d4:	02020202 02020202 02020202 10101010     ................
 801c1e4:	00000020 00000000 00000000 00000000      ...............
	...
 801c268:	00676f6c 00000000 6e697361 00000066     log.....asinf...
 801c278:	74727173 00000066 00000043              sqrtf...C...

0801c284 <_init>:
 801c284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c286:	bf00      	nop
 801c288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c28a:	bc08      	pop	{r3}
 801c28c:	469e      	mov	lr, r3
 801c28e:	4770      	bx	lr

0801c290 <_fini>:
 801c290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c292:	bf00      	nop
 801c294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c296:	bc08      	pop	{r3}
 801c298:	469e      	mov	lr, r3
 801c29a:	4770      	bx	lr
