#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 26 15:29:52 2023
# Process ID: 24252
# Current directory: D:/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24328 D:\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/Pipelined_CPU_RISCV/testbench_behav.wcfg
source testbench.tcl
run 10 us
close_sim
synth_design -rtl -part xc7k70tfbv676-1 -name rtl_1
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  rst]]
set_property package_pin "" [get_ports [list  rst]]
reset_run synth_1 -prev_step 
create_run synth_3 -flow {Vivado Synthesis 2019}
launch_runs synth_3 -jobs 8
wait_on_run synth_3
reset_run instruction_mem_synth_1
save_constraints -force
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  clk]]
