{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643926759771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643926759776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 14:19:19 2022 " "Processing started: Thu Feb 03 14:19:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643926759776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926759776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926759776 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926763308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643926763346 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "top.qsys " "Elaborating Platform Designer system entity \"top.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926771794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:35 Progress: Loading rtl_design/top.qsys " "2022.02.03.14:19:35 Progress: Loading rtl_design/top.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926775963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:36 Progress: Reading input file " "2022.02.03.14:19:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926776497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:36 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.02.03.14:19:36 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926776601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.02.03.14:19:38 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.02.03.14:19:38 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.02.03.14:19:38 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\] " "2022.02.03.14:19:38 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module alt_vip_cl_vfb_0 " "2022.02.03.14:19:38 Progress: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\] " "2022.02.03.14:19:38 Progress: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module alt_xcvr_reconfig_0 " "2022.02.03.14:19:38 Progress: Parameterizing module alt_xcvr_reconfig_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.02.03.14:19:38 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module clk_0 " "2022.02.03.14:19:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding csr_regmap \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:19:38 Progress: Adding csr_regmap \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module csr_regmap " "2022.02.03.14:19:38 Progress: Parameterizing module csr_regmap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding ddr3_status \[altera_avalon_pio 18.1\] " "2022.02.03.14:19:38 Progress: Adding ddr3_status \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module ddr3_status " "2022.02.03.14:19:38 Progress: Parameterizing module ddr3_status" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding fifo_0 \[altera_avalon_fifo 18.1\] " "2022.02.03.14:19:38 Progress: Adding fifo_0 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module fifo_0 " "2022.02.03.14:19:38 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.02.03.14:19:38 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module i2c_opencores_camera " "2022.02.03.14:19:38 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.02.03.14:19:38 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module i2c_opencores_mipi " "2022.02.03.14:19:38 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.02.03.14:19:38 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Parameterizing module jtag_uart_0 " "2022.02.03.14:19:38 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:38 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 18.1\] " "2022.02.03.14:19:38 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926778867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2022.02.03.14:19:39 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.02.03.14:19:39 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module mipi_pwdn_n " "2022.02.03.14:19:39 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.02.03.14:19:39 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module mipi_reset_n " "2022.02.03.14:19:39 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.02.03.14:19:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module nios2_gen2_0 " "2022.02.03.14:19:39 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding nios_ram \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:19:39 Progress: Adding nios_ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module nios_ram " "2022.02.03.14:19:39 Progress: Parameterizing module nios_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding ocm_256k_dma \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:19:39 Progress: Adding ocm_256k_dma \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module ocm_256k_dma " "2022.02.03.14:19:39 Progress: Parameterizing module ocm_256k_dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding pcie_256_dma \[altera_pcie_256_hip_avmm 18.1\] " "2022.02.03.14:19:39 Progress: Adding pcie_256_dma \[altera_pcie_256_hip_avmm 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module pcie_256_dma " "2022.02.03.14:19:39 Progress: Parameterizing module pcie_256_dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding pcie_reconfig_driver_0 \[altera_pcie_reconfig_driver 18.1\] " "2022.02.03.14:19:39 Progress: Adding pcie_reconfig_driver_0 \[altera_pcie_reconfig_driver 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module pcie_reconfig_driver_0 " "2022.02.03.14:19:39 Progress: Parameterizing module pcie_reconfig_driver_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding pio_button \[altera_avalon_pio 18.1\] " "2022.02.03.14:19:39 Progress: Adding pio_button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module pio_button " "2022.02.03.14:19:39 Progress: Parameterizing module pio_button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding pio_led \[altera_avalon_pio 18.1\] " "2022.02.03.14:19:39 Progress: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Parameterizing module pio_led " "2022.02.03.14:19:39 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:39 Progress: Adding pll_0 \[altera_pll 18.1\] " "2022.02.03.14:19:39 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926779618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Parameterizing module pll_0 " "2022.02.03.14:19:40 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Adding sdram_vfb \[altera_avalon_new_sdram_controller 18.1\] " "2022.02.03.14:19:40 Progress: Adding sdram_vfb \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Parameterizing module sdram_vfb " "2022.02.03.14:19:40 Progress: Parameterizing module sdram_vfb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.02.03.14:19:40 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Parameterizing module sysid_qsys_0 " "2022.02.03.14:19:40 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.02.03.14:19:40 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Parameterizing module timer_0 " "2022.02.03.14:19:40 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Building connections " "2022.02.03.14:19:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Parameterizing connections " "2022.02.03.14:19:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:40 Progress: Validating " "2022.02.03.14:19:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926780105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:19:47 Progress: Done reading input file " "2022.02.03.14:19:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926787305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180) " "Top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits " "Top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits " "Top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790787 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "Top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver " "Top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz " "Top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Hard Reset Controller is enabled " "Top.pcie_256_dma: Hard Reset Controller is enabled" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory " "Top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory " "Top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Family: Cyclone V " "Top.pcie_256_dma: Family: Cyclone V" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma:  BAR 2 size mask is 31 " "Top.pcie_256_dma:  BAR 2 size mask is 31" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer: " "Top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Posted    : header=16  data=16 " "Top.pcie_256_dma: Posted    : header=16  data=16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Non posted: header=16  data=0 " "Top.pcie_256_dma: Non posted: header=16  data=0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Completion: header=67 data=269 " "Top.pcie_256_dma: Completion: header=67 data=269" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pll_0: Able to implement PLL with user settings " "Top.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master. " "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master. " "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790790 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit. " "Top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790791 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "Top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790791 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790791 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit. " "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit. " "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926790792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top: Generating top \"top\" for QUARTUS_SYNTH " "Top: Generating top \"top\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926791700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has address signal 64 bit wide, but the slave is 3 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has address signal 64 bit wide, but the slave is 3 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926795497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926795497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926795497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926795497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_reconfig_driver_0.reconfig_mgmt and slave alt_xcvr_reconfig_0.reconfig_mgmt because they have different clock source. " "Interconnect is inserted between master pcie_reconfig_driver_0.reconfig_mgmt and slave alt_xcvr_reconfig_0.reconfig_mgmt because they have different clock source." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926801498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926801572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926801603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926802256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926802538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926802546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926802580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"top\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"top\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926809886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"top\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"top\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926809895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_vfb_0: \"top\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\" " "Alt_vip_cl_vfb_0: \"top\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926810945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Use qsys-generate for a simpler command-line interface for generating IP. " "Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:14 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys " "2022.02.03.14:20:14 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:15 Progress: Reading input file " "2022.02.03.14:20:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:15 Progress: Adding clk_0 \[clock_source 12.0\] " "2022.02.03.14:20:15 Progress: Adding clk_0 \[clock_source 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 12.0) " "Clk_0: Used clock_source 18.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:15 Progress: Parameterizing module clk_0 " "2022.02.03.14:20:15 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:15 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\] " "2022.02.03.14:20:15 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0) " "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_cpu " "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\] " "2022.02.03.14:20:16 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_mem " "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\] " "2022.02.03.14:20:16 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_ctrl " "2022.02.03.14:20:16 Progress: Parameterizing module reconfig_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Building connections " "2022.02.03.14:20:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Parameterizing connections " "2022.02.03.14:20:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Validating " "2022.02.03.14:20:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:20:16 Progress: Done reading input file " "2022.02.03.14:20:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects " "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs " "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH " "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_1501727989645422568.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_1501727989645422568.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_1501727989645422568.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_1501727989645422568.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:19 (*) Starting Nios II generation " "Reconfig_cpu: # 2022.02.03 14:20:19 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:19 (*)   Checking for plaintext license. " "Reconfig_cpu: # 2022.02.03 14:20:19 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Plaintext license not found. " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   No license required to generate encrypted Nios II/e. " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Elaborating CPU configuration settings " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Creating all objects for CPU " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Generating RTL from CPU objects " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Creating plain-text RTL " "Reconfig_cpu: # 2022.02.03 14:20:20 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:20:21 (*) Done Nios II generation " "Reconfig_cpu: # 2022.02.03 14:20:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\" " "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\" " "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\" " "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\" " "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\" " "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\" " "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files " "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: \"top\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\" " "Alt_xcvr_reconfig_0: \"top\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926824956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: Starting RTL generation for module 'top_csr_regmap' " "Csr_regmap: Starting RTL generation for module 'top_csr_regmap'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_csr_regmap --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0005_csr_regmap_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0005_csr_regmap_gen//top_csr_regmap_component_configuration.pl  --do_build_sim=0  \] " "Csr_regmap:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_csr_regmap --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0005_csr_regmap_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0005_csr_regmap_gen//top_csr_regmap_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: Done RTL generation for module 'top_csr_regmap' " "Csr_regmap: Done RTL generation for module 'top_csr_regmap'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: \"top\" instantiated altera_avalon_onchip_memory2 \"csr_regmap\" " "Csr_regmap: \"top\" instantiated altera_avalon_onchip_memory2 \"csr_regmap\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: Starting RTL generation for module 'top_ddr3_status' " "Ddr3_status: Starting RTL generation for module 'top_ddr3_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3_status --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0006_ddr3_status_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0006_ddr3_status_gen//top_ddr3_status_component_configuration.pl  --do_build_sim=0  \] " "Ddr3_status:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3_status --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0006_ddr3_status_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0006_ddr3_status_gen//top_ddr3_status_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: Done RTL generation for module 'top_ddr3_status' " "Ddr3_status: Done RTL generation for module 'top_ddr3_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: \"top\" instantiated altera_avalon_pio \"ddr3_status\" " "Ddr3_status: \"top\" instantiated altera_avalon_pio \"ddr3_status\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Starting RTL generation for module 'top_fifo_0' " "Fifo_0: Starting RTL generation for module 'top_fifo_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=top_fifo_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0007_fifo_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0007_fifo_0_gen//top_fifo_0_component_configuration.pl  --do_build_sim=0  \] " "Fifo_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=top_fifo_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0007_fifo_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0007_fifo_0_gen//top_fifo_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Done RTL generation for module 'top_fifo_0' " "Fifo_0: Done RTL generation for module 'top_fifo_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: \"top\" instantiated altera_avalon_fifo \"fifo_0\" " "Fifo_0: \"top\" instantiated altera_avalon_fifo \"fifo_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"top\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"top\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'top_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0009_jtag_uart_0_gen//top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0009_jtag_uart_0_gen//top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'top_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926825985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"top\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"top\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926828349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'top_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'top_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926828354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_mipi_pwdn_n --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0010_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0010_mipi_pwdn_n_gen//top_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_mipi_pwdn_n --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0010_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0010_mipi_pwdn_n_gen//top_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926828354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'top_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'top_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926828541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"top\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"top\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926828549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: Starting RTL generation for module 'top_nios_ram' " "Nios_ram: Starting RTL generation for module 'top_nios_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_nios_ram --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0011_nios_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0011_nios_ram_gen//top_nios_ram_component_configuration.pl  --do_build_sim=0  \] " "Nios_ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_nios_ram --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0011_nios_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0011_nios_ram_gen//top_nios_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: Done RTL generation for module 'top_nios_ram' " "Nios_ram: Done RTL generation for module 'top_nios_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: \"top\" instantiated altera_avalon_onchip_memory2 \"nios_ram\" " "Nios_ram: \"top\" instantiated altera_avalon_onchip_memory2 \"nios_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: Starting RTL generation for module 'top_ocm_256k_dma' " "Ocm_256k_dma: Starting RTL generation for module 'top_ocm_256k_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_ocm_256k_dma --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0012_ocm_256k_dma_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0012_ocm_256k_dma_gen//top_ocm_256k_dma_component_configuration.pl  --do_build_sim=0  \] " "Ocm_256k_dma:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_ocm_256k_dma --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0012_ocm_256k_dma_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0012_ocm_256k_dma_gen//top_ocm_256k_dma_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926829236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: Done RTL generation for module 'top_ocm_256k_dma' " "Ocm_256k_dma: Done RTL generation for module 'top_ocm_256k_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: \"top\" instantiated altera_avalon_onchip_memory2 \"ocm_256k_dma\" " "Ocm_256k_dma: \"top\" instantiated altera_avalon_onchip_memory2 \"ocm_256k_dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "Pcie_256_dma: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv " "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv " "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "Pcie_256_dma: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv " "Pcie_256_dma: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv " "Pcie_256_dma: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv " "Pcie_256_dma: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv " "Pcie_256_dma: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv " "Pcie_256_dma: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv " "Pcie_256_dma: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv " "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv " "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: \"top\" instantiated altera_pcie_256_hip_avmm \"pcie_256_dma\" " "Pcie_256_dma: \"top\" instantiated altera_pcie_256_hip_avmm \"pcie_256_dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830476 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/plain_files.txt " "Overwriting different file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/plain_files.txt" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_reconfig_driver_0: \"top\" instantiated altera_pcie_reconfig_driver \"pcie_reconfig_driver_0\" " "Pcie_reconfig_driver_0: \"top\" instantiated altera_pcie_reconfig_driver \"pcie_reconfig_driver_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: Starting RTL generation for module 'top_pio_button' " "Pio_button: Starting RTL generation for module 'top_pio_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0015_pio_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0015_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  \] " "Pio_button:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0015_pio_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0015_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: Done RTL generation for module 'top_pio_button' " "Pio_button: Done RTL generation for module 'top_pio_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: \"top\" instantiated altera_avalon_pio \"pio_button\" " "Pio_button: \"top\" instantiated altera_avalon_pio \"pio_button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'top_pio_led' " "Pio_led: Starting RTL generation for module 'top_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0016_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0016_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0016_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0016_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'top_pio_led' " "Pio_led: Done RTL generation for module 'top_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"top\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"top\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"top\" instantiated altera_pll \"pll_0\" " "Pll_0: \"top\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: Starting RTL generation for module 'top_sdram_vfb' " "Sdram_vfb: Starting RTL generation for module 'top_sdram_vfb'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram_vfb --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0018_sdram_vfb_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0018_sdram_vfb_gen//top_sdram_vfb_component_configuration.pl  --do_build_sim=0  \] " "Sdram_vfb:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram_vfb --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0018_sdram_vfb_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0018_sdram_vfb_gen//top_sdram_vfb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926830908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: Done RTL generation for module 'top_sdram_vfb' " "Sdram_vfb: Done RTL generation for module 'top_sdram_vfb'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: \"top\" instantiated altera_avalon_new_sdram_controller \"sdram_vfb\" " "Sdram_vfb: \"top\" instantiated altera_avalon_new_sdram_controller \"sdram_vfb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"top\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"top\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'top_timer_0' " "Timer_0: Starting RTL generation for module 'top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0020_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0020_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0020_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0020_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'top_timer_0' " "Timer_0: Done RTL generation for module 'top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"top\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"top\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926831453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926832209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926838433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926838689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926838939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926839190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926839450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926839751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926840058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926840314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926840571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926840820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926841082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926841335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926841582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926841836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926842080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926842329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926842578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926842825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926847925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926849822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926850119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926850405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926851680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926853194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926853756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926855072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_4: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_4\" " "Mm_interconnect_4: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926855574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926856564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_5: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_5\" " "Mm_interconnect_5: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_5\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"top\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"top\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926857994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\" " "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\" " "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\" " "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\" " "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\" " "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\" " "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926858667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating top_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating top_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926859258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the top_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the top_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926864263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926873040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926886499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926895752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926896468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'top_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926896480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_nios2_gen2_0_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0034_cpu_gen//top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_nios2_gen2_0_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4306724724916198206.dir/0034_cpu_gen//top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926896480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:36 (*) Starting Nios II generation " "Cpu: # 2022.02.03 14:21:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:36 (*)   Checking for plaintext license. " "Cpu: # 2022.02.03 14:21:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:37 (*)   Plaintext license not found. " "Cpu: # 2022.02.03 14:21:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.02.03 14:21:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.02.03 14:21:38 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.02.03 14:21:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)   Creating all objects for CPU " "Cpu: # 2022.02.03 14:21:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)     Testbench " "Cpu: # 2022.02.03 14:21:38 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)     Instruction decoding " "Cpu: # 2022.02.03 14:21:38 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)       Instruction fields " "Cpu: # 2022.02.03 14:21:38 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)       Instruction decodes " "Cpu: # 2022.02.03 14:21:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.02.03 14:21:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)       Instruction controls " "Cpu: # 2022.02.03 14:21:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:38 (*)     Pipeline frontend " "Cpu: # 2022.02.03 14:21:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:39 (*)     Pipeline backend " "Cpu: # 2022.02.03 14:21:39 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:40 (*)   Generating RTL from CPU objects " "Cpu: # 2022.02.03 14:21:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:42 (*)   Creating encrypted RTL " "Cpu: # 2022.02.03 14:21:42 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:21:42 (*) Done Nios II generation " "Cpu: # 2022.02.03 14:21:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'top_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma_Rxm_BAR2_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_256_dma_Rxm_BAR2_translator\" " "Pcie_256_dma_Rxm_BAR2_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_256_dma_Rxm_BAR2_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap_s2_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"csr_regmap_s2_translator\" " "Csr_regmap_s2_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"csr_regmap_s2_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera_avalon_slave_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"i2c_opencores_camera_avalon_slave_0_burst_adapter\" " "I2c_opencores_camera_avalon_slave_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"i2c_opencores_camera_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\" " "Mem_if_ddr3_emif_0_avl_0_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_pipeline: \"mm_interconnect_1\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\" " "Limiter_pipeline: \"mm_interconnect_1\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926902863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926903302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926903742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926904739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_4\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_4\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_4\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_4\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_5\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_5\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_5\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_5\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Async_fifo: \"mm_interconnect_5\" instantiated altera_avalon_dc_fifo \"async_fifo\" " "Async_fifo: \"mm_interconnect_5\" instantiated altera_avalon_dc_fifo \"async_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter_001\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter_001\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\" " "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\" " "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top: Done \"top\" with 125 modules, 403 files " "Top: Done \"top\" with 125 modules, 403 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926905850 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "top.qsys " "Finished elaborating Platform Designer system entity \"top.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926907581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/top/submodules/camera_rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "terasic_camera.v(233) " "Verilog HDL information at terasic_camera.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643926914291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "db/ip/top/submodules/alt_arbiter_acq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "db/ip/top/submodules/alt_reset_ctrl_lego.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "db/ip/top/submodules/alt_xcvr_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "db/ip/top/submodules/alt_xcvr_csr_common.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_csr_common_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914337 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914337 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "db/ip/top/submodules/alt_xcvr_m2s.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914409 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914416 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914422 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914428 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914451 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914451 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "db/ip/top/submodules/alt_xcvr_resync.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "db/ip/top/submodules/alt_xreconf_basic_acq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "db/ip/top/submodules/alt_xreconf_cif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "db/ip/top/submodules/alt_xreconf_uif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/top/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/top/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/top/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/top/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/top/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/top/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/top/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/top/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914747 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914747 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914836 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914836 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/top/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914883 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914924 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914924 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914924 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914924 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926914939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/top/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/top/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/top/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914982 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/top/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/top/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926914994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926914994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/top/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/top/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "db/ip/top/submodules/altera_wait_generate.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/top/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/top/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (top) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rxm_2_dma_controller_decode " "Found entity 1: altpcie_rxm_2_dma_controller_decode" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915075 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_256_hip_avmm_hwtcl " "Found entity 2: altpcie_256_hip_avmm_hwtcl" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_128bit_atom " "Found entity 1: altpcie_av_hip_128bit_atom" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_tl_cfg_pipe " "Found entity 2: altpcie_tl_cfg_pipe" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915101 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_av_hd_dpcmn_bitsync " "Found entity 3: altpcie_av_hd_dpcmn_bitsync" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915101 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_av_hd_dpcmn_bitsync2 " "Found entity 4: altpcie_av_hd_dpcmn_bitsync2" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_ast_hwtcl " "Found entity 1: altpcie_av_hip_ast_hwtcl" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_ast_hwtcl " "Found entity 1: altpcie_cv_hip_ast_hwtcl" {  } { { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DTS_IDLE dts_idle altpcie_dynamic_control.sv(77) " "Verilog HDL Declaration information at altpcie_dynamic_control.sv(77): object \"DTS_IDLE\" differs only in case from object \"dts_idle\" in the same scope" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_dynamic_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_dynamic_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_dynamic_control " "Found entity 1: altpcie_dynamic_control" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_fifo " "Found entity 1: altpcie_fifo" {  } { { "db/ip/top/submodules/altpcie_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "db/ip/top/submodules/altpcie_reconfig_driver.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "db/ip/top/submodules/altpcie_rs_hip.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/top/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr " "Found entity 1: altpcieav128_dma_wr" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_readmem " "Found entity 1: altpcieav128_dma_wr_readmem" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tlpgen_arb_req TLPGEN_ARB_REQ altpcieav128_dma_wr_tlpgen.sv(82) " "Verilog HDL Declaration information at altpcieav128_dma_wr_tlpgen.sv(82): object \"tlpgen_arb_req\" differs only in case from object \"TLPGEN_ARB_REQ\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_tlpgen " "Found entity 1: altpcieav128_dma_wr_tlpgen" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915180 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 altpcieav128_dma_wr_wdalign.sv(317) " "Verilog HDL Expression warning at altpcieav128_dma_wr_wdalign.sv(317): truncated literal to match 7 bits" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 1 0 "Analysis & Synthesis" 0 -1 1643926915182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_wdalign " "Found entity 1: altpcieav128_dma_wr_wdalign" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_256_app.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_256_app.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_256_app " "Found entity 1: altpcieav_256_app" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_arbiter " "Found entity 1: altpcieav_arbiter" {  } { { "db/ip/top/submodules/altpcieav_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_arbiter.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_cra.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_cra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_cra " "Found entity 1: altpcieav_cra" {  } { { "db/ip/top/submodules/altpcieav_cra.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_cra.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm " "Found entity 1: altpcieav_dma_hprxm" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_cpl " "Found entity 1: altpcieav_dma_hprxm_cpl" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcieav_dma_hprxm_rdwr.sv(455) " "Verilog HDL information at altpcieav_dma_hprxm_rdwr.sv(455): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 455 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643926915224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcieav_dma_hprxm_rdwr.sv(562) " "Verilog HDL information at altpcieav_dma_hprxm_rdwr.sv(562): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 562 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643926915224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_FIRST rxm_rdsplit_send_first altpcieav_dma_hprxm_rdwr.sv(75) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(75): object \"RXM_RDSPLIT_SEND_FIRST\" differs only in case from object \"rxm_rdsplit_send_first\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_MAX rxm_rdsplit_send_max altpcieav_dma_hprxm_rdwr.sv(76) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(76): object \"RXM_RDSPLIT_SEND_MAX\" differs only in case from object \"rxm_rdsplit_send_max\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_LAST rxm_rdsplit_send_last altpcieav_dma_hprxm_rdwr.sv(77) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(77): object \"RXM_RDSPLIT_SEND_LAST\" differs only in case from object \"rxm_rdsplit_send_last\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_rdwr " "Found entity 1: altpcieav_dma_hprxm_rdwr" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_txctrl " "Found entity 1: altpcieav_dma_hprxm_txctrl" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_rd " "Found entity 1: altpcieav_dma_rd" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_rxm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_rxm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_rxm " "Found entity 1: altpcieav_dma_rxm" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_txs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_txs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_txs " "Found entity 1: altpcieav_dma_txs" {  } { { "db/ip/top/submodules/altpcieav_dma_txs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_txs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/top/submodules/altpcieav_dma_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr " "Found entity 1: altpcieav_dma_wr" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915282 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcieav_dma_wr_readmem " "Found entity 2: altpcieav_dma_wr_readmem" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915282 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcieav_dma_wr_wdalign " "Found entity 3: altpcieav_dma_wr_wdalign" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915282 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcieav_dma_wr_tlpgen " "Found entity 4: altpcieav_dma_wr_tlpgen" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 1425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_2 " "Found entity 1: altpcieav_dma_wr_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_readmem_2 " "Found entity 1: altpcieav_dma_wr_readmem_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tlpgen_arb_req TLPGEN_ARB_REQ altpcieav_dma_wr_tlpgen_2.sv(77) " "Verilog HDL Declaration information at altpcieav_dma_wr_tlpgen_2.sv(77): object \"tlpgen_arb_req\" differs only in case from object \"TLPGEN_ARB_REQ\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926915298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_tlpgen_2 " "Found entity 1: altpcieav_dma_wr_tlpgen_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_wdalign_2 " "Found entity 1: altpcieav_dma_wr_wdalign_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_hip_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_hip_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_hip_interface " "Found entity 1: altpcieav_hip_interface" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_sriov_vf_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_sriov_vf_mux " "Found entity 1: altpcieav_sriov_vf_mux" {  } { { "db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "db/ip/top/submodules/altpcierd_hip_rs.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "db/ip/top/submodules/av_pcs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915434 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643926915436 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643926915436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "db/ip/top/submodules/av_rx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "db/ip/top/submodules/av_xcvr_avmm_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "db/ip/top/submodules/av_xcvr_data_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_emsip_adapter " "Found entity 1: av_xcvr_emsip_adapter" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (top) " "Found design unit 1: av_xcvr_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/av_xcvr_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native " "Found entity 1: av_xcvr_pipe_native" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native_hip " "Found entity 1: av_xcvr_pipe_native_hip" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "db/ip/top/submodules/av_xcvr_plls.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_pll.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_addr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (top) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/common/alt_vip_common_pkg.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/dma_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/dma_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_control " "Found entity 1: dma_control" {  } { { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/top/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/top/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/top/submodules/i2c_master_top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/top/submodules/i2c_opencores.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926915979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926915979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926916999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926916999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926917873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926917873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918437 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643926918439 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643926918439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_alt_vip_cl_vfb_0 " "Found entity 1: top_alt_vip_cl_vfb_0" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_alt_vip_cl_vfb_0_video_in " "Found entity 1: top_alt_vip_cl_vfb_0_video_in" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter " "Found entity 1: top_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001 " "Found entity 1: top_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_channel_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_data_format_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_timing_adapter_0 " "Found entity 1: top_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_csr_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_csr_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_csr_regmap " "Found entity 1: top_csr_regmap" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_ddr3_status.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_ddr3_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ddr3_status " "Found entity 1: top_ddr3_status" {  } { { "db/ip/top/submodules/top_ddr3_status.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ddr3_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_fifo_0.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/top/submodules/top_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fifo_0_single_clock_fifo " "Found entity 1: top_fifo_0_single_clock_fifo" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_fifo_0_scfifo_with_controls " "Found entity 2: top_fifo_0_scfifo_with_controls" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_fifo_0_map_avalonst_to_avalonmm " "Found entity 3: top_fifo_0_map_avalonst_to_avalonmm" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_fifo_0_single_clock_fifo_for_other_info " "Found entity 4: top_fifo_0_single_clock_fifo_for_other_info" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_fifo_0_map_avalonst_to_avalonmm_other_info " "Found entity 5: top_fifo_0_map_avalonst_to_avalonmm_other_info" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_fifo_0 " "Found entity 6: top_fifo_0" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_irq_mapper " "Found entity 1: top_irq_mapper" {  } { { "db/ip/top/submodules/top_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/top/submodules/top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_jtag_uart_0_sim_scfifo_w " "Found entity 1: top_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918675 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_jtag_uart_0_scfifo_w " "Found entity 2: top_jtag_uart_0_scfifo_w" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918675 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_jtag_uart_0_sim_scfifo_r " "Found entity 3: top_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918675 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_jtag_uart_0_scfifo_r " "Found entity 4: top_jtag_uart_0_scfifo_r" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918675 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_jtag_uart_0 " "Found entity 5: top_jtag_uart_0" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0 " "Found entity 1: top_mem_if_ddr3_emif_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: top_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0 " "Found entity 1: top_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: top_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: top_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: top_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: top_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: top_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: top_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: top_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_pll0 " "Found entity 1: top_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: top_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926918994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926918994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919172 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919197 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919216 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919236 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919255 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919274 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mipi_pwdn_n " "Found entity 1: top_mipi_pwdn_n" {  } { { "db/ip/top/submodules/top_mipi_pwdn_n.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0 " "Found entity 1: top_mm_interconnect_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1 " "Found entity 1: top_mm_interconnect_1" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_003 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_demux " "Found entity 1: top_mm_interconnect_1_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_demux_001 " "Found entity 1: top_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_mux " "Found entity 1: top_mm_interconnect_1_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_mux_005 " "Found entity 1: top_mm_interconnect_1_cmd_mux_005" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_default_decode " "Found entity 1: top_mm_interconnect_1_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919628 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router " "Found entity 2: top_mm_interconnect_1_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_001_default_decode " "Found entity 1: top_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919654 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_001 " "Found entity 2: top_mm_interconnect_1_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_002_default_decode " "Found entity 1: top_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919675 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_002 " "Found entity 2: top_mm_interconnect_1_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_003_default_decode " "Found entity 1: top_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919695 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_003 " "Found entity 2: top_mm_interconnect_1_router_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_005_default_decode " "Found entity 1: top_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919722 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_005 " "Found entity 2: top_mm_interconnect_1_router_005" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_007_default_decode " "Found entity 1: top_mm_interconnect_1_router_007_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919748 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_007 " "Found entity 2: top_mm_interconnect_1_router_007" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_demux " "Found entity 1: top_mm_interconnect_1_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_mux " "Found entity 1: top_mm_interconnect_1_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_mux_001 " "Found entity 1: top_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2 " "Found entity 1: top_mm_interconnect_2" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_001 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_demux " "Found entity 1: top_mm_interconnect_2_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_demux_001 " "Found entity 1: top_mm_interconnect_2_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_mux " "Found entity 1: top_mm_interconnect_2_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_mux_001 " "Found entity 1: top_mm_interconnect_2_cmd_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926919971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926919971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926919982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_default_decode " "Found entity 1: top_mm_interconnect_2_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920000 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router " "Found entity 2: top_mm_interconnect_2_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_001_default_decode " "Found entity 1: top_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920021 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_001 " "Found entity 2: top_mm_interconnect_2_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_002_default_decode " "Found entity 1: top_mm_interconnect_2_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920043 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_002 " "Found entity 2: top_mm_interconnect_2_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_003_default_decode " "Found entity 1: top_mm_interconnect_2_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920064 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_003 " "Found entity 2: top_mm_interconnect_2_router_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_demux_001 " "Found entity 1: top_mm_interconnect_2_rsp_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_mux " "Found entity 1: top_mm_interconnect_2_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_mux_001 " "Found entity 1: top_mm_interconnect_2_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3 " "Found entity 1: top_mm_interconnect_3" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_avalon_st_adapter " "Found entity 1: top_mm_interconnect_3_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_cmd_demux " "Found entity 1: top_mm_interconnect_3_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_cmd_mux " "Found entity 1: top_mm_interconnect_3_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_router_default_decode " "Found entity 1: top_mm_interconnect_3_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920243 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_3_router " "Found entity 2: top_mm_interconnect_3_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_3_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_3_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_3_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_3_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_router_002_default_decode " "Found entity 1: top_mm_interconnect_3_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920265 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_3_router_002 " "Found entity 2: top_mm_interconnect_3_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_rsp_demux " "Found entity 1: top_mm_interconnect_3_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_rsp_mux " "Found entity 1: top_mm_interconnect_3_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4 " "Found entity 1: top_mm_interconnect_4" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_cmd_demux " "Found entity 1: top_mm_interconnect_4_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_cmd_mux " "Found entity 1: top_mm_interconnect_4_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_4_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_4_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_4_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_4_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_router_default_decode " "Found entity 1: top_mm_interconnect_4_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920385 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_4_router " "Found entity 2: top_mm_interconnect_4_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_4_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_4_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_4_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_4_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_router_002_default_decode " "Found entity 1: top_mm_interconnect_4_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920407 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_4_router_002 " "Found entity 2: top_mm_interconnect_4_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_rsp_demux " "Found entity 1: top_mm_interconnect_4_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_rsp_mux " "Found entity 1: top_mm_interconnect_4_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5 " "Found entity 1: top_mm_interconnect_5" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_cmd_demux " "Found entity 1: top_mm_interconnect_5_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_cmd_mux " "Found entity 1: top_mm_interconnect_5_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_5_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_5_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_5_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_5_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_router_default_decode " "Found entity 1: top_mm_interconnect_5_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920525 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_5_router " "Found entity 2: top_mm_interconnect_5_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_5_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_5_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_5_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_5_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643926920528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_router_001_default_decode " "Found entity 1: top_mm_interconnect_5_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920547 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_5_router_001 " "Found entity 2: top_mm_interconnect_5_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_rsp_demux " "Found entity 1: top_mm_interconnect_5_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_rsp_mux " "Found entity 1: top_mm_interconnect_5_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0 " "Found entity 1: top_nios2_gen2_0" {  } { { "db/ip/top/submodules/top_nios2_gen2_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926920592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926920592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: top_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: top_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_nios2_gen2_0_cpu_bht_module " "Found entity 3: top_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: top_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: top_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: top_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: top_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: top_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: top_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: top_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: top_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: top_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: top_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: top_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: top_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: top_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: top_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: top_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: top_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: top_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: top_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: top_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: top_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_nios2_gen2_0_cpu " "Found entity 27: top_nios2_gen2_0_cpu" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_mult_cell " "Found entity 1: top_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_test_bench " "Found entity 1: top_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios_ram " "Found entity 1: top_nios_ram" {  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_ocm_256k_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_ocm_256k_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ocm_256k_dma " "Found entity 1: top_ocm_256k_dma" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pio_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pio_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pio_button " "Found entity 1: top_pio_button" {  } { { "db/ip/top/submodules/top_pio_button.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pio_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pio_led " "Found entity 1: top_pio_led" {  } { { "db/ip/top/submodules/top_pio_led.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pll_0 " "Found entity 1: top_pll_0" {  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_sdram_vfb.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_sdram_vfb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vfb_input_efifo_module " "Found entity 1: top_sdram_vfb_input_efifo_module" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921667 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_sdram_vfb " "Found entity 2: top_sdram_vfb" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sysid_qsys_0 " "Found entity 1: top_sysid_qsys_0" {  } { { "db/ip/top/submodules/top_sysid_qsys_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_timer_0 " "Found entity 1: top_timer_0" {  } { { "db/ip/top/submodules/top_timer_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926921714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926921714 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(318) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643926922082 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(328) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643926922083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(338) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643926922083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(682) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643926922084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcie_ddr3.v 1 1 " "Using design file pcie_ddr3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIe_DDR3 " "Found entity 1: PCIe_DDR3" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926923929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643926923929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCIe_DDR3 " "Elaborating entity \"PCIe_DDR3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643926924000 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP pcie_ddr3.v(43) " "Output port \"HEX0_DP\" at pcie_ddr3.v(43) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP pcie_ddr3.v(47) " "Output port \"HEX1_DP\" at pcie_ddr3.v(47) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK pcie_ddr3.v(57) " "Output port \"DRAM_CLK\" at pcie_ddr3.v(57) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CAMERA1_MIPI_MCLK pcie_ddr3.v(93) " "Output port \"CAMERA1_MIPI_MCLK\" at pcie_ddr3.v(93) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS pcie_ddr3.v(104) " "Output port \"UART_RTS\" at pcie_ddr3.v(104) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX pcie_ddr3.v(106) " "Output port \"UART_TX\" at pcie_ddr3.v(106) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST pcie_ddr3.v(109) " "Output port \"ADC_CONVST\" at pcie_ddr3.v(109) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK pcie_ddr3.v(110) " "Output port \"ADC_SCK\" at pcie_ddr3.v(110) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI pcie_ddr3.v(111) " "Output port \"ADC_SDI\" at pcie_ddr3.v(111) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT pcie_ddr3.v(129) " "Output port \"SMA_CLKOUT\" at pcie_ddr3.v(129) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926924001 "|PCIe_DDR3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u0 " "Elaborating entity \"top\" for hierarchy \"top:u0\"" {  } { { "pcie_ddr3.v" "u0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "db/ip/top/top.v" "terasic_auto_focus_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "vcm_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vcm_ctrl_p.v(29) " "Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18)" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924312 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vcm_ctrl_p.v(55) " "Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924312 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "f" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 f_vcm.v(43) " "Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924329 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "vcm_i2c" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_vcm_config.v(86) " "Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924338 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "u0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(73) " "Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924347 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(72) " "Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924347 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(71) " "Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924347 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_vcm_controller.v(85) " "Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924348 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA top:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/top/top.v" "terasic_camera_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data terasic_camera.v(102) " "Verilog HDL or VHDL warning at terasic_camera.v(102): object \"w_data\" assigned a value but never read" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643926924361 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(180) " "Verilog HDL assignment warning at terasic_camera.v(180): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924362 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(181) " "Verilog HDL assignment warning at terasic_camera.v(181): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924362 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 terasic_camera.v(199) " "Verilog HDL assignment warning at terasic_camera.v(199): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924362 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/top/submodules/terasic_camera.v" "CAMERA_RGB_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/top/submodules/camera_rgb.v" "CAMERA_Bayer_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(61) " "Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924382 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(90) " "Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924382 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/top/submodules/camera_rgb.v" "Bayer2RGB_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 bayer2rgb.v(167) " "Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924395 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 bayer2rgb.v(288) " "Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926924396 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "Bayer_LineBuffer_Inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926924656 ""}  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926924656 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926924755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926924756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926924756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_6ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926924862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926924862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926924888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926924980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926924980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926925086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926925086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926925207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926925207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "add4_avg1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add4.v" "parallel_add_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925476 ""}  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926925476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/par_add_tne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926925576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926925576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "add2_avg3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add2.v" "parallel_add_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926925782 ""}  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926925782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/par_add_qne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926925886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926925886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926925905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/top/submodules/terasic_camera.v" "rgb_fifo_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926926062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/top/submodules/rgb_fifo.v" "dcfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926926609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926926620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926926621 ""}  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926926621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0go1 " "Found entity 1: dcfifo_0go1" {  } { { "db/dcfifo_0go1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926926781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926926781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0go1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated " "Elaborating entity \"dcfifo_0go1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926926805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926926887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926926887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "rdptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926926920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "wrptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_0go1.tdf" "fifo_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_0go1.tdf" "rs_dgwp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_0go1.tdf" "ws_dgrp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926927756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926927756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926927790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926928134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926928134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0go1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_alt_vip_cl_vfb_0 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"top_alt_vip_cl_vfb_0\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "db/ip/top/top.v" "alt_vip_cl_vfb_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_alt_vip_cl_vfb_0_video_in top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in " "Elaborating entity \"top_alt_vip_cl_vfb_0_video_in\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "video_in" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "vid_front" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926928918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "vid_back" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_wr_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl " "Elaborating entity \"alt_vip_vfb_wr_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "wr_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_resp_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_cmd_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "sync_resp_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926929966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "prioritze_bwdth.dout_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926930021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "pkt_trans_wr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926930115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926930294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_write_proc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_write_proc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "WRITE_BLOCK.write_proc_instance" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926930369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "biram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926930633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "GEN_RAM_INST_FFRAM\[0\].ram_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926931029 ""}  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926931029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvt1 " "Found entity 1: altsyncram_pvt1" {  } { { "db/altsyncram_pvt1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_pvt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926931181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926931181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvt1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\|altsyncram_pvt1:auto_generated " "Elaborating entity \"altsyncram_pvt1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\|altsyncram_pvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2 " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_target_addr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_addr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926931955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_valid_bits" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_filled_buffer_ctr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "unload_req_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_clock_crossing_bridge_grey top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser " "Elaborating entity \"alt_vip_common_clock_crossing_bridge_grey\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "mem_ctr_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "video_out" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926932967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926933896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "GEN_RAM_INST_FFRAM\[0\].ram_inst0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926934041 ""}  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926934041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lq1 " "Found entity 1: altsyncram_8lq1" {  } { { "db/altsyncram_8lq1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_8lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926934198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926934198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lq1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\|altsyncram_8lq1:auto_generated " "Elaborating entity \"altsyncram_8lq1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\|altsyncram_8lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926934885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926935291 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926935291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rcd1 " "Found entity 1: scfifo_rcd1" {  } { { "db/scfifo_rcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926935419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926935419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rcd1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated " "Elaborating entity \"scfifo_rcd1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d471 " "Found entity 1: a_dpfifo_d471" {  } { { "db/a_dpfifo_d471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926935505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926935505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d471 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo " "Elaborating entity \"a_dpfifo_d471\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\"" {  } { { "db/scfifo_rcd1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926935598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926935598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_d471.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926935728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926935728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw " "Elaborating entity \"cntr_qg7\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sms1 " "Found entity 1: altsyncram_sms1" {  } { { "db/altsyncram_sms1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sms1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926935876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926935876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sms1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram " "Elaborating entity \"altsyncram_sms1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\"" {  } { { "db/a_dpfifo_d471.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926935922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count " "Elaborating entity \"cntr_egb\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d471.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926936401 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926936401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vcd1 " "Found entity 1: scfifo_vcd1" {  } { { "db/scfifo_vcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vcd1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated " "Elaborating entity \"scfifo_vcd1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f471 " "Found entity 1: a_dpfifo_f471" {  } { { "db/a_dpfifo_f471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f471 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo " "Elaborating entity \"a_dpfifo_f471\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\"" {  } { { "db/scfifo_vcd1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_f471.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw " "Elaborating entity \"cntr_rg7\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926936895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_0ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926936983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926936983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\"" {  } { { "db/a_dpfifo_f471.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926937118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926937118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count " "Elaborating entity \"cntr_fgb\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f471.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926937606 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926937606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bha2 " "Found entity 1: dcfifo_bha2" {  } { { "db/dcfifo_bha2.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926937772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926937772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bha2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated " "Elaborating entity \"dcfifo_bha2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_a9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_a9b " "Found entity 1: a_gray2bin_a9b" {  } { { "db/a_gray2bin_a9b.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_gray2bin_a9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926937861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926937861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_a9b top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_a9b\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g_gray2bin" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926937893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9u6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9u6 " "Found entity 1: a_graycounter_9u6" {  } { { "db/a_graycounter_9u6.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_9u6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9u6 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p " "Elaborating entity \"a_graycounter_9u6\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5cc " "Found entity 1: a_graycounter_5cc" {  } { { "db/a_graycounter_5cc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_5cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5cc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p " "Elaborating entity \"a_graycounter_5cc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "wrptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram\"" {  } { { "db/dcfifo_bha2.tdf" "fifo_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_bha2.tdf" "rdaclr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_brp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_dgwp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926938780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926938780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe9" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926938826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926939134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926939134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bha2.tdf" "rdempty_eq_comp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926939167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926939525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643926939659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643926939659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643926939659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643926939659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\"" {  } { { "db/ip/top/top.v" "alt_xcvr_reconfig_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926939930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926939983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926939993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926940256 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926940257 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926940257 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 5 " "Parameter \"number_of_channels\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926940290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926940290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926940290 ""}  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926940290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/top/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_adce:adce.sc_adce " "Elaborating entity \"alt_xcvr_reconfig_adce\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_adce:adce.sc_adce\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "adce.sc_adce" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "basic" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" "a5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "lif_csr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "l2pch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940953 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643926940963 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643926940964 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643926940964 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "l2paddr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926940985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "bundle" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_csr_regmap top:u0\|top_csr_regmap:csr_regmap " "Elaborating entity \"top_csr_regmap\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\"" {  } { { "db/ip/top/top.v" "csr_regmap" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_csr_regmap.hex " "Parameter \"init_file\" = \"top_csr_regmap.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8 " "Parameter \"maximum_depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926941188 ""}  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926941188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4782.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4782.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4782 " "Found entity 1: altsyncram_4782" {  } { { "db/altsyncram_4782.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_4782.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926941337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926941337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4782 top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\|altsyncram_4782:auto_generated " "Elaborating entity \"altsyncram_4782\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\|altsyncram_4782:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926941365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ddr3_status top:u0\|top_ddr3_status:ddr3_status " "Elaborating entity \"top_ddr3_status\" for hierarchy \"top:u0\|top_ddr3_status:ddr3_status\"" {  } { { "db/ip/top/top.v" "ddr3_status" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0 top:u0\|top_fifo_0:fifo_0 " "Elaborating entity \"top_fifo_0\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\"" {  } { { "db/ip/top/top.v" "fifo_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_scfifo_with_controls top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"top_fifo_0_scfifo_with_controls\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_single_clock_fifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"top_fifo_0_single_clock_fifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "single_clock_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926942420 ""}  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926942420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p6a1 " "Found entity 1: scfifo_p6a1" {  } { { "db/scfifo_p6a1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_p6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926942546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926942546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p6a1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated " "Elaborating entity \"scfifo_p6a1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0da1 " "Found entity 1: a_dpfifo_0da1" {  } { { "db/a_dpfifo_0da1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926942636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926942636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0da1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo " "Elaborating entity \"a_dpfifo_0da1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\"" {  } { { "db/scfifo_p6a1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_p6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926942739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926942739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_0da1.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926942876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926942876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926942940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3t1 " "Found entity 1: altsyncram_s3t1" {  } { { "db/altsyncram_s3t1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_s3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926943033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926943033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3t1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram " "Elaborating entity \"altsyncram_s3t1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram\"" {  } { { "db/a_dpfifo_0da1.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926943181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926943181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0da1.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_map_avalonst_to_avalonmm top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"top_fifo_0_map_avalonst_to_avalonmm\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_single_clock_fifo_for_other_info top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"top_fifo_0_single_clock_fifo_for_other_info\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo_other_info" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "single_clock_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926943575 ""}  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926943575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cj81 " "Found entity 1: scfifo_cj81" {  } { { "db/scfifo_cj81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_cj81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926943702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926943702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cj81 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated " "Elaborating entity \"scfifo_cj81\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jp81 " "Found entity 1: a_dpfifo_jp81" {  } { { "db/a_dpfifo_jp81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926943791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926943791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jp81 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo " "Elaborating entity \"a_dpfifo_jp81\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\"" {  } { { "db/scfifo_cj81.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_cj81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926943891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926943891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_jp81.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926943940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3t1 " "Found entity 1: altsyncram_m3t1" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_m3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926944104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926944104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3t1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|altsyncram_m3t1:FIFOram " "Elaborating entity \"altsyncram_m3t1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|altsyncram_m3t1:FIFOram\"" {  } { { "db/a_dpfifo_jp81.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_map_avalonst_to_avalonmm_other_info top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info " "Elaborating entity \"top_fifo_0_map_avalonst_to_avalonmm_other_info\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_map_avalonst_to_avalonmm_other_info" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores top:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "db/ip/top/top.v" "i2c_opencores_camera" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/top/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/top/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/top/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944509 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643926944510 "|PCIe_DDR3|top:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0 top:u0\|top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"top_jtag_uart_0\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/top/top.v" "jtag_uart_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0_scfifo_w top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w " "Elaborating entity \"top_jtag_uart_0_scfifo_w\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "the_top_jtag_uart_0_scfifo_w" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "wfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926944831 ""}  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926944831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926944958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926944958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926944995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926945073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926945073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926945203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926945203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926945341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926945341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926945502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926945502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926945643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926945643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0_scfifo_r top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_r:the_top_jtag_uart_0_scfifo_r " "Elaborating entity \"top_jtag_uart_0_scfifo_r\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_r:the_top_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "the_top_jtag_uart_0_scfifo_r" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926945840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "top_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926946657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926946680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926946680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926946680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926946680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926946680 ""}  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926946680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "db/ip/top/top.v" "mem_if_ddr3_emif_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_pll0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_pll0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "pll0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947669 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models top_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at top_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926947670 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "p0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947708 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models top_mem_if_ddr3_emif_0_p0.sv(405) " "Verilog HDL Display System Task info at top_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926947710 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_memphy top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_memphy\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643926947756 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926947757 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926947985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_ldc top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948092 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..140\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926948099 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[107..104\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926948099 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[71..68\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926948099 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643926948099 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926948870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926948870 ""}  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926948870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926948992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926948992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_clock_pair_generator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_altdqdqs top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "s0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926949551 ""}  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926949551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926949701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926949701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926949980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926950406 ""}  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926950406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926950562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926950562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926950693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926950693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926950819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926950819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926950988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951061 ""}  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926951061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926951209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926951209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "hphy_bridge" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"top_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926951424 ""}  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926951424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enk1 " "Found entity 1: altsyncram_enk1" {  } { { "db/altsyncram_enk1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_enk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926951572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926951572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enk1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_enk1:auto_generated " "Elaborating entity \"altsyncram_enk1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_enk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926951595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926952911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926953885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_irq_mapper top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "dmaster" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954225 ""}  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926954225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954621 ""}  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926954621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926954849 ""}  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926954849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926954997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_timing_adt top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643926955057 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_b2p_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643926955194 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955194 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_p2b_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "c0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 128 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (128)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955316 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955317 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955317 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955317 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955317 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643926955317 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "oct0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "dll0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_mm_interconnect_1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"top_mem_if_ddr3_emif_0_mm_interconnect_1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "mm_interconnect_1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "dmaster_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mipi_pwdn_n top:u0\|top_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"top_mipi_pwdn_n\" for hierarchy \"top:u0\|top_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "db/ip/top/top.v" "mipi_pwdn_n" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"top_nios2_gen2_0\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/top/top.v" "nios2_gen2_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu " "Elaborating entity \"top_nios2_gen2_0_cpu\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0.v" "cpu" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926955809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_test_bench top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_test_bench:the_top_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"top_nios2_gen2_0_cpu_test_bench\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_test_bench:the_top_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 6007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ic_data_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"top_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956248 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926956248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926956396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926956396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ic_tag_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"top_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 27 " "Parameter \"width_b\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956627 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926956627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hj1 " "Found entity 1: altsyncram_1hj1" {  } { { "db/altsyncram_1hj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1hj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926956773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926956773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated " "Elaborating entity \"altsyncram_1hj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_bht_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht " "Elaborating entity \"top_nios2_gen2_0_cpu_bht_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_bht" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926956994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926956994 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926956994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926957144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926957144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_register_bank_a_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"top_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957362 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926957362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926957513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926957513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_register_bank_b_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_b_module:top_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"top_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_b_module:top_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_mult_cell top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"top_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926957951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926957952 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926957952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926958066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926958066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926958644 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926958644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926958985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926959327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926959334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926960841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926961784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926964536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926964552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926965757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926966096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926966107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926966465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926966476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_tag_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981389 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926981389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pi1 " "Found entity 1: altsyncram_9pi1" {  } { { "db/altsyncram_9pi1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_9pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926981538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926981538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pi1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated " "Elaborating entity \"altsyncram_9pi1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_data_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926981765 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926981765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926981912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926981912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926981942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_victim_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982146 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926982146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926982296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926982296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 10316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_debug top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926982579 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926982579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_break top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_break:the_top_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_break:the_top_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_xbrk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_dbrk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_itrace top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_dtrace top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_td_mode top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|top_nios2_gen2_0_cpu_nios2_oci_td_mode:top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|top_nios2_gen2_0_cpu_nios2_oci_td_mode:top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926982970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_pib top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_pib:the_top_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_pib:the_top_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_im top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_im:the_top_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_im:the_top_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_avalon_reg top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_ocimem top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ociram_sp_ram_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"top_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926983547 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926983547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926983698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926983698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_wrapper top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_tck top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_tck:the_top_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_tck:the_top_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_top_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926983869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_sysclk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_top_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "top_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984170 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926984170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios_ram top:u0\|top_nios_ram:nios_ram " "Elaborating entity \"top_nios_ram\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\"" {  } { { "db/ip/top/top.v" "nios_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios_ram.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926984532 ""}  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926984532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lj1 " "Found entity 1: altsyncram_1lj1" {  } { { "db/altsyncram_1lj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926984691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926984691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lj1 top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated " "Elaborating entity \"altsyncram_1lj1\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926984838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926984838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1lj1.tdf" "decode3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926984877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926984967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926984967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_1lj1.tdf" "mux2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926985006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ocm_256k_dma top:u0\|top_ocm_256k_dma:ocm_256k_dma " "Elaborating entity \"top_ocm_256k_dma\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\"" {  } { { "db/ip/top/top.v" "ocm_256k_dma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926985121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926985180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926985191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_ocm_256k_dma.hex " "Parameter \"init_file\" = \"top_ocm_256k_dma.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643926985191 ""}  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643926985191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq82 " "Found entity 1: altsyncram_sq82" {  } { { "db/altsyncram_sq82.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643926985758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643926985758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sq82 top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated " "Elaborating entity \"altsyncram_sq82\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643926985790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2na " "Found entity 1: decode_2na" {  } { { "db/decode_2na.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_2na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927011783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927011783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2na top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|decode_2na:decode2 " "Elaborating entity \"decode_2na\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|decode_2na:decode2\"" {  } { { "db/altsyncram_sq82.tdf" "decode2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927011842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_vib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927012081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927012081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vib top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_vib:mux4 " "Elaborating entity \"mux_vib\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_vib:mux4\"" {  } { { "db/altsyncram_sq82.tdf" "mux4" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927012145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4jb " "Found entity 1: mux_4jb" {  } { { "db/mux_4jb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_4jb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927012479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927012479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4jb top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_4jb:mux5 " "Elaborating entity \"mux_4jb\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_4jb:mux5\"" {  } { { "db/altsyncram_sq82.tdf" "mux5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927012528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_256_hip_avmm_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma " "Elaborating entity \"altpcie_256_hip_avmm_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\"" {  } { { "db/ip/top/top.v" "pcie_256_dma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927039171 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "app_int_ack altpcie_256_hip_avmm_hwtcl.v(799) " "Verilog HDL warning at altpcie_256_hip_avmm_hwtcl.v(799): object app_int_ack used but never assigned" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 799 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643927039179 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "app_int_ack 0 altpcie_256_hip_avmm_hwtcl.v(799) " "Net \"app_int_ack\" at altpcie_256_hip_avmm_hwtcl.v(799) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 799 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd0 altpcie_256_hip_avmm_hwtcl.v(514) " "Output port \"txsynchd0\" at altpcie_256_hip_avmm_hwtcl.v(514) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 514 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd1 altpcie_256_hip_avmm_hwtcl.v(515) " "Output port \"txsynchd1\" at altpcie_256_hip_avmm_hwtcl.v(515) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 515 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd2 altpcie_256_hip_avmm_hwtcl.v(516) " "Output port \"txsynchd2\" at altpcie_256_hip_avmm_hwtcl.v(516) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 516 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd3 altpcie_256_hip_avmm_hwtcl.v(517) " "Output port \"txsynchd3\" at altpcie_256_hip_avmm_hwtcl.v(517) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 517 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd4 altpcie_256_hip_avmm_hwtcl.v(518) " "Output port \"txsynchd4\" at altpcie_256_hip_avmm_hwtcl.v(518) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 518 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd5 altpcie_256_hip_avmm_hwtcl.v(519) " "Output port \"txsynchd5\" at altpcie_256_hip_avmm_hwtcl.v(519) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 519 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd6 altpcie_256_hip_avmm_hwtcl.v(520) " "Output port \"txsynchd6\" at altpcie_256_hip_avmm_hwtcl.v(520) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 520 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039210 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd7 altpcie_256_hip_avmm_hwtcl.v(521) " "Output port \"txsynchd7\" at altpcie_256_hip_avmm_hwtcl.v(521) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 521 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff0 altpcie_256_hip_avmm_hwtcl.v(522) " "Output port \"currentcoeff0\" at altpcie_256_hip_avmm_hwtcl.v(522) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 522 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff1 altpcie_256_hip_avmm_hwtcl.v(523) " "Output port \"currentcoeff1\" at altpcie_256_hip_avmm_hwtcl.v(523) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 523 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff2 altpcie_256_hip_avmm_hwtcl.v(524) " "Output port \"currentcoeff2\" at altpcie_256_hip_avmm_hwtcl.v(524) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 524 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff3 altpcie_256_hip_avmm_hwtcl.v(525) " "Output port \"currentcoeff3\" at altpcie_256_hip_avmm_hwtcl.v(525) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 525 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff4 altpcie_256_hip_avmm_hwtcl.v(526) " "Output port \"currentcoeff4\" at altpcie_256_hip_avmm_hwtcl.v(526) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 526 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff5 altpcie_256_hip_avmm_hwtcl.v(527) " "Output port \"currentcoeff5\" at altpcie_256_hip_avmm_hwtcl.v(527) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 527 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff6 altpcie_256_hip_avmm_hwtcl.v(528) " "Output port \"currentcoeff6\" at altpcie_256_hip_avmm_hwtcl.v(528) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 528 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff7 altpcie_256_hip_avmm_hwtcl.v(529) " "Output port \"currentcoeff7\" at altpcie_256_hip_avmm_hwtcl.v(529) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 529 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset0 altpcie_256_hip_avmm_hwtcl.v(530) " "Output port \"currentrxpreset0\" at altpcie_256_hip_avmm_hwtcl.v(530) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 530 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset1 altpcie_256_hip_avmm_hwtcl.v(531) " "Output port \"currentrxpreset1\" at altpcie_256_hip_avmm_hwtcl.v(531) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 531 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset2 altpcie_256_hip_avmm_hwtcl.v(532) " "Output port \"currentrxpreset2\" at altpcie_256_hip_avmm_hwtcl.v(532) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 532 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset3 altpcie_256_hip_avmm_hwtcl.v(533) " "Output port \"currentrxpreset3\" at altpcie_256_hip_avmm_hwtcl.v(533) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 533 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset4 altpcie_256_hip_avmm_hwtcl.v(534) " "Output port \"currentrxpreset4\" at altpcie_256_hip_avmm_hwtcl.v(534) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 534 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset5 altpcie_256_hip_avmm_hwtcl.v(535) " "Output port \"currentrxpreset5\" at altpcie_256_hip_avmm_hwtcl.v(535) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 535 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset6 altpcie_256_hip_avmm_hwtcl.v(536) " "Output port \"currentrxpreset6\" at altpcie_256_hip_avmm_hwtcl.v(536) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 536 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset7 altpcie_256_hip_avmm_hwtcl.v(537) " "Output port \"currentrxpreset7\" at altpcie_256_hip_avmm_hwtcl.v(537) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 537 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_par_err altpcie_256_hip_avmm_hwtcl.v(560) " "Output port \"tx_par_err\" at altpcie_256_hip_avmm_hwtcl.v(560) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 560 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039211 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tlbfm_in altpcie_256_hip_avmm_hwtcl.v(763) " "Output port \"tlbfm_in\" at altpcie_256_hip_avmm_hwtcl.v(763) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 763 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk250_out altpcie_256_hip_avmm_hwtcl.v(325) " "Output port \"sim_pipe_clk250_out\" at altpcie_256_hip_avmm_hwtcl.v(325) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk500_out altpcie_256_hip_avmm_hwtcl.v(326) " "Output port \"sim_pipe_clk500_out\" at altpcie_256_hip_avmm_hwtcl.v(326) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing0 altpcie_256_hip_avmm_hwtcl.v(490) " "Output port \"txswing0\" at altpcie_256_hip_avmm_hwtcl.v(490) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 490 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing1 altpcie_256_hip_avmm_hwtcl.v(491) " "Output port \"txswing1\" at altpcie_256_hip_avmm_hwtcl.v(491) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 491 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing2 altpcie_256_hip_avmm_hwtcl.v(492) " "Output port \"txswing2\" at altpcie_256_hip_avmm_hwtcl.v(492) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 492 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing3 altpcie_256_hip_avmm_hwtcl.v(493) " "Output port \"txswing3\" at altpcie_256_hip_avmm_hwtcl.v(493) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 493 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing4 altpcie_256_hip_avmm_hwtcl.v(494) " "Output port \"txswing4\" at altpcie_256_hip_avmm_hwtcl.v(494) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 494 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing5 altpcie_256_hip_avmm_hwtcl.v(495) " "Output port \"txswing5\" at altpcie_256_hip_avmm_hwtcl.v(495) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 495 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing6 altpcie_256_hip_avmm_hwtcl.v(496) " "Output port \"txswing6\" at altpcie_256_hip_avmm_hwtcl.v(496) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 496 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing7 altpcie_256_hip_avmm_hwtcl.v(497) " "Output port \"txswing7\" at altpcie_256_hip_avmm_hwtcl.v(497) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 497 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst0 altpcie_256_hip_avmm_hwtcl.v(506) " "Output port \"txblkst0\" at altpcie_256_hip_avmm_hwtcl.v(506) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 506 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst1 altpcie_256_hip_avmm_hwtcl.v(507) " "Output port \"txblkst1\" at altpcie_256_hip_avmm_hwtcl.v(507) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst2 altpcie_256_hip_avmm_hwtcl.v(508) " "Output port \"txblkst2\" at altpcie_256_hip_avmm_hwtcl.v(508) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 508 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst3 altpcie_256_hip_avmm_hwtcl.v(509) " "Output port \"txblkst3\" at altpcie_256_hip_avmm_hwtcl.v(509) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 509 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst4 altpcie_256_hip_avmm_hwtcl.v(510) " "Output port \"txblkst4\" at altpcie_256_hip_avmm_hwtcl.v(510) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 510 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst5 altpcie_256_hip_avmm_hwtcl.v(511) " "Output port \"txblkst5\" at altpcie_256_hip_avmm_hwtcl.v(511) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 511 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst6 altpcie_256_hip_avmm_hwtcl.v(512) " "Output port \"txblkst6\" at altpcie_256_hip_avmm_hwtcl.v(512) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 512 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst7 altpcie_256_hip_avmm_hwtcl.v(513) " "Output port \"txblkst7\" at altpcie_256_hip_avmm_hwtcl.v(513) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 513 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dlup altpcie_256_hip_avmm_hwtcl.v(550) " "Output port \"dlup\" at altpcie_256_hip_avmm_hwtcl.v(550) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 550 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_par_err altpcie_256_hip_avmm_hwtcl.v(559) " "Output port \"rx_par_err\" at altpcie_256_hip_avmm_hwtcl.v(559) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 559 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039212 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cfg_par_err altpcie_256_hip_avmm_hwtcl.v(561) " "Output port \"cfg_par_err\" at altpcie_256_hip_avmm_hwtcl.v(561) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 561 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927039213 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_ast_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast " "Elaborating entity \"altpcie_cv_hip_ast_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "c5_hip_ast" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927039324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_ast_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl " "Elaborating entity \"altpcie_av_hip_ast_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\"" {  } { { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "altpcie_av_hip_ast_hwtcl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927039516 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1269) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1269): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1269 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643927039534 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1267) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1267): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1267 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643927039535 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1268) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1268): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1268 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643927039535 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL Function Declaration warning at altpcie_av_hip_ast_hwtcl.v(1231): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643927039545 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1231): truncated value with size 208 to match size of target (200)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039545 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1278) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1278): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1278 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643927039552 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1424) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1424): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039555 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1426) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1426): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039557 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1523) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1523): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039560 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1525) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1525): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039563 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1622) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1622): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039566 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1624) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1624): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039568 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1721) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1721): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039572 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1723) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1723): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039574 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1820) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1820): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039577 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1822) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1822): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039580 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1919) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1919): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039583 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1921) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1921): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039585 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2018) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2018): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039589 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2020) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2020): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039591 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2041) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2041): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039591 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2042) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2042): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039591 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2043) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2043): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039592 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2117) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2117): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039595 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2119) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2119): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039597 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpcie_av_hip_ast_hwtcl.v(1253) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1253): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039600 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2200) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2200): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039601 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_av_hip_ast_hwtcl.v(2215) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2215): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039601 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2217) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2217): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039601 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 1 altpcie_av_hip_ast_hwtcl.v(2250) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2250): truncated value with size 30 to match size of target (1)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039605 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cyclone V Hard IP for PCI Express \"\" altpcie_av_hip_ast_hwtcl.v(2312) " "Verilog HDL Display System Task info at altpcie_av_hip_ast_hwtcl.v(2312): Cyclone V Hard IP for PCI Express \"\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2312 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927039605 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_av_hip_ast_hwtcl.v(2407) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2407): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039606 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_av_hip_ast_hwtcl.v(2408) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2408): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927039606 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_128bit_atom top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom " "Elaborating entity \"altpcie_av_hip_128bit_atom\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "altpcie_av_hip_128bit_atom" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927040398 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_128bit_atom.v(1153) " "Verilog HDL Function Declaration warning at altpcie_av_hip_128bit_atom.v(1153): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1153 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643927040415 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxanalogreset altpcie_av_hip_128bit_atom.v(1480) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1480): object rst_ctrl_rxanalogreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1480 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643927041252 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxdigitalreset altpcie_av_hip_128bit_atom.v(1481) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1481): object rst_ctrl_rxdigitalreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1481 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643927041252 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_txdigitalreset altpcie_av_hip_128bit_atom.v(1482) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1482): object rst_ctrl_txdigitalreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1482 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643927041252 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync2 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync2\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "bitsync_rx_ltd" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927041925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2 " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "altpcie_av_hd_dpcmn_bitsync2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927041940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_hip top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip " "Elaborating entity \"altpcie_rs_hip\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_soft_reset.altpcie_rs_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927041957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_pipe_native_hip top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip " "Elaborating entity \"av_xcvr_pipe_native_hip\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_pcie_xcvr.av_xcvr_pipe_native_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927041981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_emsip_adapter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst " "Elaborating entity \"av_xcvr_emsip_adapter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_emsip_adapter_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927042174 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[4\] av_xcvr_emsip_adapter.sv(91) " "Output port \"frefclk\[4\]\" at av_xcvr_emsip_adapter.sv(91) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[4\] av_xcvr_emsip_adapter.sv(92) " "Output port \"offcaldone\[4\]\" at av_xcvr_emsip_adapter.sv(92) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] av_xcvr_emsip_adapter.sv(94) " "Output port \"rxfreqtxcmuplllock\[4\]\" at av_xcvr_emsip_adapter.sv(94) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[4\] av_xcvr_emsip_adapter.sv(96) " "Output port \"rxpllphaselock\[4\]\" at av_xcvr_emsip_adapter.sv(96) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[355..323\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[355..323\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[251..219\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[251..219\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[147..115\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[147..115\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[43..11\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[43..11\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042186 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042186 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042186 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643927042186 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_tx_pll_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927042223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native " "Elaborating entity \"av_xcvr_native\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "inst_av_xcvr_native" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927043708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927044388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "db/ip/top/submodules/av_pma.sv" "av_rx_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927045010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "db/ip/top/submodules/av_pma.sv" "av_tx_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927045681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927049294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\"" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "tx_pma_insts\[1\].av_tx_pma_ch_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927049465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927049729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927049898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927050057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927050343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927050713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927051175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927051885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927052025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927052217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927052621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927053619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[1\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927053809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927053983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927054441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927055196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[2\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927055643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927055831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927056355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927057094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[3\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927057543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927057735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927058477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927058918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927059817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927059850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm_csr.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927059879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rxm_2_dma_controller_decode top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode " "Elaborating entity \"altpcie_rxm_2_dma_controller_decode\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "altpcie_rxm_2_dma_controller_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0 " "Elaborating entity \"dma_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_dynamic_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control " "Elaborating entity \"altpcie_dynamic_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\"" {  } { { "db/ip/top/submodules/dma_controller.sv" "read_control" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dt_fifo_wrreq_reg1 altpcie_dynamic_control.sv(102) " "Verilog HDL or VHDL warning at altpcie_dynamic_control.sv(102): object \"dt_fifo_wrreq_reg1\" assigned a value but never read" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927060185 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(243) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(243): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927060192 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(373) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(373): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 373 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927060195 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(425) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(425): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927060196 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(575) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(575): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927060197 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(843) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(843): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 843 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927060233 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "g_dt_fifo.dt_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 160 " "Parameter \"lpm_width\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927060503 ""}  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927060503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vga1 " "Found entity 1: scfifo_vga1" {  } { { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927060644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927060644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vga1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated " "Elaborating entity \"scfifo_vga1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8s91 " "Found entity 1: a_dpfifo_8s91" {  } { { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927060749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927060749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8s91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo " "Elaborating entity \"a_dpfifo_8s91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\"" {  } { { "db/scfifo_vga1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnn1 " "Found entity 1: altsyncram_lnn1" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927060917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927060917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram " "Elaborating entity \"altsyncram_lnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\"" {  } { { "db/a_dpfifo_8s91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927061123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927061123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8s91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_8s91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927061347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927061347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8s91.tdf" "rd_ptr_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927061502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927061502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_8s91.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927061655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927061655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_8s91.tdf" "wr_ptr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|altpcie_fifo:ep_last_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|altpcie_fifo:ep_last_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "ep_last_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_dynamic_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control " "Elaborating entity \"altpcie_dynamic_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\"" {  } { { "db/ip/top/submodules/dma_controller.sv" "write_control" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927061990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dt_fifo_wrreq_reg1 altpcie_dynamic_control.sv(102) " "Verilog HDL or VHDL warning at altpcie_dynamic_control.sv(102): object \"dt_fifo_wrreq_reg1\" assigned a value but never read" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927062000 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(243) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(243): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062005 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(373) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(373): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 373 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062008 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(425) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(425): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062009 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(575) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(575): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062010 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(843) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(843): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 843 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062043 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_256_app top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app " "Elaborating entity \"altpcieav_256_app\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "altpcieav_256_app" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927062852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_rxm top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rxm:rxm_master " "Elaborating entity \"altpcieav_dma_rxm\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rxm:rxm_master\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "rxm_master" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927062972 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(345) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(345): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062978 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(443) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(443): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062979 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(507) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(507): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 507 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927062980 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_txs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_txs:txs_slave " "Elaborating entity \"altpcieav_dma_txs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_txs:txs_slave\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "txs_slave" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063040 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_txs.sv(142) " "Verilog HDL Case Statement information at altpcieav_dma_txs.sv(142): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_txs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_txs.sv" 142 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927063043 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_hip_interface top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf " "Elaborating entity \"altpcieav_hip_interface\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "hip_inf" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 128 altpcieav_hip_interface.sv(675) " "Verilog HDL assignment warning at altpcieav_hip_interface.sv(675): truncated value with size 256 to match size of target (128)" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927063101 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_input_buffer_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 80 " "Parameter \"lpm_numwords\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 266 " "Parameter \"lpm_width\" = \"266\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927063385 ""}  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927063385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927063522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927063522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927063627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927063627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927063819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927063819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927063869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927064051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927064051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_a891.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:two_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:two_comparison\"" {  } { { "db/a_dpfifo_a891.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927064342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927064342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_0h7:usedw_counter " "Elaborating entity \"cntr_0h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_0h7:usedw_counter\"" {  } { { "db/a_dpfifo_a891.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_eop_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_eop_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_eop_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_input_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_input_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_input_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:predecode_tag_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:predecode_tag_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "predecode_tag_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927064864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "g_tx_output_fifo.tx_output_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 131 " "Parameter \"lpm_width\" = \"131\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927065060 ""}  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927065060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8fa1 " "Found entity 1: scfifo_8fa1" {  } { { "db/scfifo_8fa1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_8fa1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927065210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927065210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8fa1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated " "Elaborating entity \"scfifo_8fa1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hq91 " "Found entity 1: a_dpfifo_hq91" {  } { { "db/a_dpfifo_hq91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927065307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927065307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hq91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo " "Elaborating entity \"a_dpfifo_hq91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\"" {  } { { "db/scfifo_8fa1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_8fa1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kn1 " "Found entity 1: altsyncram_7kn1" {  } { { "db/altsyncram_7kn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_7kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927065468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927065468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|altsyncram_7kn1:FIFOram " "Elaborating entity \"altsyncram_7kn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|altsyncram_7kn1:FIFOram\"" {  } { { "db/a_dpfifo_hq91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927065656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927065656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hq91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_hq91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927065874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927065874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hq91.tdf" "rd_ptr_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927065929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_rd top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover " "Elaborating entity \"altpcieav_dma_rd\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "read_data_mover" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927066153 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(737) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(737): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 737 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927066171 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(790) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(790): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 790 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927066171 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(1570) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(1570): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 1570 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927066202 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(2898) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(2898): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 2898 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927066254 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:read_desc_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:read_desc_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "read_desc_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927066571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "LPM_DEST_ADD_SUB_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927066902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927066915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927066916 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927066916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fek " "Found entity 1: add_sub_fek" {  } { { "db/add_sub_fek.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/add_sub_fek.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927067061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927067061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fek top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\|add_sub_fek:auto_generated " "Elaborating entity \"add_sub_fek\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\|add_sub_fek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "LPM_SRC_ADD_SUB_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067228 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927067228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kek " "Found entity 1: add_sub_kek" {  } { { "db/add_sub_kek.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/add_sub_kek.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927067379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927067379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kek top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\|add_sub_kek:auto_generated " "Elaborating entity \"add_sub_kek\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\|add_sub_kek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "tag_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_queu " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_queu\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "tag_queu" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "g_avmmwr_data_fifo.avmmwr_data_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 144 " "Parameter \"lpm_width\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927067736 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927067736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tga1 " "Found entity 1: scfifo_tga1" {  } { { "db/scfifo_tga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_tga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927067875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927067875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tga1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated " "Elaborating entity \"scfifo_tga1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927067902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6s91 " "Found entity 1: a_dpfifo_6s91" {  } { { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927067981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927067981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6s91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo " "Elaborating entity \"a_dpfifo_6s91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\"" {  } { { "db/scfifo_tga1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_tga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnn1 " "Found entity 1: altsyncram_hnn1" {  } { { "db/altsyncram_hnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_hnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927068150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927068150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_hnn1:FIFOram " "Elaborating entity \"altsyncram_hnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_hnn1:FIFOram\"" {  } { { "db/a_dpfifo_6s91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_8l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927068355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927068355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6s91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:two_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:two_comparison\"" {  } { { "db/a_dpfifo_6s91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_2h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927068657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927068657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_6s91.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_mgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927068813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927068813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_6s91.tdf" "wr_ptr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rxm_cmd_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rxm_cmd_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "rxm_cmd_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927068965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rd_status_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rd_status_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "rd_status_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128 " "Elaborating entity \"altpcieav128_dma_wr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "write_data_mover_128" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_readmem top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem " "Elaborating entity \"altpcieav128_dma_wr_readmem\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_readmem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069181 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_readmem.sv(334) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_readmem.sv(334): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927069187 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_readmem.sv(648) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_readmem.sv(648): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 648 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927069193 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "wr_data_buff" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927069447 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927069447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9u1 " "Found entity 1: altsyncram_c9u1" {  } { { "db/altsyncram_c9u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c9u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927069621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927069621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9u1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\|altsyncram_c9u1:auto_generated " "Elaborating entity \"altsyncram_c9u1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\|altsyncram_c9u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:total_desc_bcnt_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:total_desc_bcnt_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "total_desc_bcnt_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:tlp_gen_desc_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:tlp_gen_desc_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "tlp_gen_desc_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_wdalign top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign " "Elaborating entity \"altpcieav128_dma_wr_wdalign\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_wdalign" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927069913 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_wdalign.sv(1460) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_wdalign.sv(1460): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927069939 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_wdalign.sv(1577) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_wdalign.sv(1577): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1577 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927069940 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "aligned_data_buff" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927070163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927070173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 130 " "Parameter \"width_a\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 130 " "Parameter \"width_b\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070174 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927070174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8u1 " "Found entity 1: altsyncram_u8u1" {  } { { "db/altsyncram_u8u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_u8u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927070345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927070345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8u1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated " "Elaborating entity \"altsyncram_u8u1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927070371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "tlp_header_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927070808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927070821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 139 " "Parameter \"lpm_width\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927070822 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927070822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927071095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927071127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927071322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927071335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927073303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927073336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_soc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_soc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_soc " "Found entity 1: mux_soc" {  } { { "db/mux_soc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_soc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927073543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927073543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_soc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_soc:auto_generated " "Elaborating entity \"mux_soc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_soc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927073588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3f " "Found entity 1: cntr_m3f" {  } { { "db/cntr_m3f.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_m3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927074353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927074353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3f top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_m3f:auto_generated " "Elaborating entity \"cntr_m3f\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_m3f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927074905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s7g " "Found entity 1: cmpr_s7g" {  } { { "db/cmpr_s7g.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_s7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927075024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927075024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s7g top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_s7g:auto_generated " "Elaborating entity \"cmpr_s7g\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_s7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_tlpgen top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen " "Elaborating entity \"altpcieav128_dma_wr_tlpgen\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_tlpgen" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075524 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_tlpgen.sv(463) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_tlpgen.sv(463): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 463 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927075531 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_arbiter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_arbiter:arbiter_inst " "Elaborating entity \"altpcieav_arbiter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_arbiter:arbiter_inst\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "arbiter_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075587 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_arbiter.sv(67) " "Verilog HDL Case Statement information at altpcieav_arbiter.sv(67): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_arbiter.sv" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643927075588 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcie_fifo:g_tx_side_fifo.tx_side_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcie_fifo:g_tx_side_fifo.tx_side_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "g_tx_side_fifo.tx_side_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_hip_rs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip " "Elaborating entity \"altpcierd_hip_rs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rs_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_driver top:u0\|altpcie_reconfig_driver:pcie_reconfig_driver_0 " "Elaborating entity \"altpcie_reconfig_driver\" for hierarchy \"top:u0\|altpcie_reconfig_driver:pcie_reconfig_driver_0\"" {  } { { "db/ip/top/top.v" "pcie_reconfig_driver_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927075961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pio_button top:u0\|top_pio_button:pio_button " "Elaborating entity \"top_pio_button\" for hierarchy \"top:u0\|top_pio_button:pio_button\"" {  } { { "db/ip/top/top.v" "pio_button" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pio_led top:u0\|top_pio_led:pio_led " "Elaborating entity \"top_pio_led\" for hierarchy \"top:u0\|top_pio_led:pio_led\"" {  } { { "db/ip/top/top.v" "pio_led" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pll_0 top:u0\|top_pll_0:pll_0 " "Elaborating entity \"top_pll_0\" for hierarchy \"top:u0\|top_pll_0:pll_0\"" {  } { { "db/ip/top/top.v" "pll_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/top/submodules/top_pll_0.v" "altera_pll_i" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076333 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643927076348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927076364 ""}  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927076364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram_vfb top:u0\|top_sdram_vfb:sdram_vfb " "Elaborating entity \"top_sdram_vfb\" for hierarchy \"top:u0\|top_sdram_vfb:sdram_vfb\"" {  } { { "db/ip/top/top.v" "sdram_vfb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram_vfb_input_efifo_module top:u0\|top_sdram_vfb:sdram_vfb\|top_sdram_vfb_input_efifo_module:the_top_sdram_vfb_input_efifo_module " "Elaborating entity \"top_sdram_vfb_input_efifo_module\" for hierarchy \"top:u0\|top_sdram_vfb:sdram_vfb\|top_sdram_vfb_input_efifo_module:the_top_sdram_vfb_input_efifo_module\"" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "the_top_sdram_vfb_input_efifo_module" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sysid_qsys_0 top:u0\|top_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"top_sysid_qsys_0\" for hierarchy \"top:u0\|top_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/top/top.v" "sysid_qsys_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_timer_0 top:u0\|top_timer_0:timer_0 " "Elaborating entity \"top_timer_0\" for hierarchy \"top:u0\|top_timer_0:timer_0\"" {  } { { "db/ip/top/top.v" "timer_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0 top:u0\|top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_mm_interconnect_0\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/top/top.v" "mm_interconnect_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_256_dma_rxm_bar2_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_256_dma_rxm_bar2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "pcie_256_dma_rxm_bar2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:csr_regmap_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:csr_regmap_s2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "csr_regmap_s2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1 top:u0\|top_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"top_mm_interconnect_1\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/top/top.v" "mm_interconnect_1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927076718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "fifo_0_in_csr_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "fifo_0_out_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios_ram_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios_ram_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "pio_led_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ocm_256k_dma_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ocm_256k_dma_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "ocm_256k_dma_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:csr_regmap_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:csr_regmap_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "csr_regmap_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927077983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927078007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927078039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927078106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927078146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927078175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router " "Elaborating entity \"top_mm_interconnect_1_router\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\|top_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\|top_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_1_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_001_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\|top_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\|top_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_002 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_1_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_002_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\|top_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\|top_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_003 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"top_mm_interconnect_1_router_003\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_003_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\|top_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_003_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\|top_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_005 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"top_mm_interconnect_1_router_005\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_005" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_005_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\|top_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_005_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\|top_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927079973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_007 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"top_mm_interconnect_1_router_007\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_007" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_007_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\|top_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_007_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\|top_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927080528 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927080557 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_demux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_1_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_demux_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mm_interconnect_1_cmd_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_mux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_1_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_mux_005 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"top_mm_interconnect_1_cmd_mux_005\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_mux_005" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927080857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_demux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_1_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_mux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_1_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_mux_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mm_interconnect_1_rsp_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927081646 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081706 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927081712 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927081713 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927081713 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "limiter_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927081997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_006" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_007" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927082242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_003 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_003\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2 top:u0\|top_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"top_mm_interconnect_2\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/top/top.v" "mm_interconnect_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927083750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_rd_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_rd_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_rd_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_wr_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_wr_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_wr_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_256_dma_rd_dts_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_256_dma_rd_dts_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ocm_256k_dma_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ocm_256k_dma_s2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_rd_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_rd_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_rd_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_wr_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_wr_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_wr_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ocm_256k_dma_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ocm_256k_dma_s2_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router " "Elaborating entity \"top_mm_interconnect_2_router\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\|top_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\|top_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_2_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927084993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_001_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\|top_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\|top_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_002 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_2_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_002_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\|top_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\|top_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_003 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"top_mm_interconnect_2_router_003\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_003_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\|top_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_003_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\|top_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927085283 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927085554 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_demux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_2_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_demux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mm_interconnect_2_cmd_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_mux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_2_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_mux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"top_mm_interconnect_2_cmd_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927085959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_demux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"top_mm_interconnect_2_rsp_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_mux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_2_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_mux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mm_interconnect_2_rsp_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927086310 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927086312 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927086312 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927086404 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "mux_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927086958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3 top:u0\|top_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"top_mm_interconnect_3\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\"" {  } { { "db/ip/top/top.v" "mm_interconnect_3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_wr_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sdram_vfb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sdram_vfb_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_wr_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router " "Elaborating entity \"top_mm_interconnect_3_router\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_default_decode top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\|top_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_3_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\|top_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_002 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_3_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_002_default_decode top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\|top_mm_interconnect_3_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_3_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\|top_mm_interconnect_3_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643927087863 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927087965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_cmd_demux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_3_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_cmd_mux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_3_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_rsp_demux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_3_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_rsp_mux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_3_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927088262 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927088263 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643927088263 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:mux_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:mux_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "mux_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_avalon_st_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4 top:u0\|top_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"top_mm_interconnect_4\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\"" {  } { { "db/ip/top/top.v" "mm_interconnect_4" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:pcie_256_dma_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:pcie_256_dma_txs_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_rd_dcm_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_rd_dcm_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_rd_dcm_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_wr_dcm_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_wr_dcm_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_wr_dcm_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:pcie_256_dma_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:pcie_256_dma_txs_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router " "Elaborating entity \"top_mm_interconnect_4_router\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927088952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_default_decode top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\|top_mm_interconnect_4_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_4_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\|top_mm_interconnect_4_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_002 top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_4_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_002_default_decode top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\|top_mm_interconnect_4_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_4_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\|top_mm_interconnect_4_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_cmd_demux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_4_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_cmd_mux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_4_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_rsp_demux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_4_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_rsp_mux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_4_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5 top:u0\|top_mm_interconnect_5:mm_interconnect_5 " "Elaborating entity \"top_mm_interconnect_5\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\"" {  } { { "db/ip/top/top.v" "mm_interconnect_5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:pcie_reconfig_driver_0_reconfig_mgmt_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:pcie_reconfig_driver_0_reconfig_mgmt_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "pcie_reconfig_driver_0_reconfig_mgmt_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:pcie_reconfig_driver_0_reconfig_mgmt_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:pcie_reconfig_driver_0_reconfig_mgmt_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "pcie_reconfig_driver_0_reconfig_mgmt_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router " "Elaborating entity \"top_mm_interconnect_5_router\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_default_decode top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\|top_mm_interconnect_5_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_5_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\|top_mm_interconnect_5_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_001 top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_5_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_001_default_decode top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\|top_mm_interconnect_5_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_5_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\|top_mm_interconnect_5_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_cmd_demux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_5_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_cmd_mux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_5_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_rsp_demux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_5_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_rsp_mux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_5_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927089999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "async_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/top/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_irq_mapper top:u0\|top_irq_mapper:irq_mapper " "Elaborating entity \"top_irq_mapper\" for hierarchy \"top:u0\|top_irq_mapper:irq_mapper\"" {  } { { "db/ip/top/top.v" "irq_mapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter top:u0\|top_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_avalon_st_adapter\" for hierarchy \"top:u0\|top_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/top.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_timing_adapter_0 top:u0\|top_avalon_st_adapter:avalon_st_adapter\|top_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_timing_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter:avalon_st_adapter\|top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/top.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_data_format_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_channel_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "channel_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_error_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/top/top.v" "rst_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927090747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpsmonitor.v 1 1 " "Using design file fpsmonitor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "fpsmonitor.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/fpsmonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927090927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643927090927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:fpscount " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:fpscount\"" {  } { { "pcie_ddr3.v" "fpscount" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927091006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|desc_fifo_count\[3\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|desc_fifo_count\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "desc_fifo_count\[3\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927101735 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643927101735 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q g_avmmwr_data_fifo.avmmwr_data_fifo 288 144 " "Port \"q\" on the entity instantiation of \"g_avmmwr_data_fifo.avmmwr_data_fifo\" is connected to a signal of width 288. The formal width of the signal in the module is 144.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "g_avmmwr_data_fifo.avmmwr_data_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1643927101742 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[255\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[255\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[255\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[254\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[254\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[254\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[253\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[253\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[253\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[252\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[252\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[252\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[251\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[251\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[251\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[250\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[250\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[250\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[249\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[249\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[249\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[248\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[248\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[248\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[247\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[247\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[247\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[246\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[246\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[246\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[245\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[245\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[245\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[244\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[244\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[244\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[243\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[243\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[243\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[242\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[242\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[242\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[241\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[241\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[241\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[240\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[240\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[240\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[239\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[239\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[239\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[238\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[238\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[238\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[237\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[237\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[237\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[236\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[236\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[236\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[235\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[235\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[235\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[234\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[234\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[234\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[233\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[233\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[233\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[232\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[232\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[232\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[231\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[231\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[231\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[230\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[230\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[230\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[229\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[229\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[229\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[228\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[228\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[228\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[227\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[227\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[227\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[226\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[226\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[226\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[225\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[225\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[225\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[224\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[224\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[224\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[223\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[223\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[223\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[222\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[222\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[222\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[221\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[221\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[221\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[220\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[220\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[220\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[219\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[219\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[219\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[218\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[218\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[218\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[217\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[217\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[217\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[216\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[216\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[216\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[215\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[215\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[215\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[214\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[214\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[214\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[213\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[213\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[213\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[212\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[212\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[212\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[211\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[211\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[211\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[210\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[210\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[210\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[209\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[209\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[209\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[208\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[208\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[208\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[207\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[207\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[207\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[206\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[206\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[206\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[205\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[205\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[205\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[204\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[204\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[204\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[203\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[203\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[203\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[202\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[202\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[202\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[201\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[201\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[201\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[200\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[200\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[200\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[199\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[199\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[199\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[198\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[198\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[198\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[197\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[197\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[197\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[196\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[196\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[196\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[195\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[195\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[195\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[194\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[194\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[194\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[193\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[193\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[193\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[192\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[192\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[192\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[191\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[191\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[191\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[190\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[190\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[190\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[189\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[189\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[189\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[188\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[188\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[188\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[187\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[187\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[187\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[186\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[186\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[186\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[185\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[185\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[185\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[184\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[184\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[184\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[183\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[183\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[183\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[182\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[182\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[182\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[181\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[181\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[181\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[180\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[180\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[180\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[179\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[179\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[179\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[178\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[178\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[178\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[177\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[177\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[177\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[176\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[176\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[176\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[175\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[175\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[175\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[174\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[174\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[174\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[173\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[173\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[173\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[172\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[172\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[172\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[171\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[171\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[171\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[170\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[170\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[170\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[169\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[169\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[169\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[168\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[168\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[168\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[167\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[167\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[167\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[166\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[166\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[166\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[165\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[165\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[165\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[164\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[164\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[164\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[163\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[163\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[163\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[162\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[162\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[162\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[161\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[161\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[161\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[160\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[160\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[160\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[159\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[159\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[159\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[158\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[158\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[158\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[157\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[157\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[157\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[156\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[156\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[156\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[155\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[155\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[155\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[154\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[154\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[154\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[153\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[153\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[153\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[152\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[152\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[152\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[151\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[151\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[151\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[150\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[150\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[150\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[149\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[149\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[149\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[148\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[148\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[148\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[147\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[147\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[147\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[146\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[146\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[146\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[145\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[145\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[145\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[144\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[144\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[144\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[143\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[143\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[143\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[142\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[142\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[142\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[141\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[141\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[141\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[140\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[140\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[140\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[139\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[139\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[139\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[138\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[138\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[138\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[137\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[137\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[137\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[136\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[136\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[136\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[135\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[135\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[135\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[134\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[134\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[134\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[133\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[133\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[133\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[132\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[132\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[132\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[131\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[131\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[131\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[130\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[130\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[130\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[129\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[129\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[129\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[128\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[128\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[128\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[255\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[255\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[255\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[254\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[254\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[254\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[253\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[253\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[253\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[252\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[252\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[252\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[251\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[251\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[251\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[250\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[250\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[250\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[249\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[249\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[249\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[248\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[248\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[248\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[247\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[247\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[247\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[246\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[246\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[246\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[245\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[245\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[245\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[244\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[244\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[244\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[243\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[243\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[243\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[242\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[242\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[242\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[241\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[241\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[241\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[240\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[240\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[240\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[239\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[239\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[239\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[238\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[238\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[238\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[237\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[237\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[237\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[236\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[236\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[236\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[235\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[235\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[235\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[234\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[234\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[234\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[233\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[233\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[233\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[232\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[232\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[232\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[231\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[231\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[231\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[230\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[230\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[230\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[229\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[229\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[229\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[228\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[228\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[228\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[227\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[227\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[227\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[226\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[226\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[226\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[225\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[225\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[225\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[224\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[224\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[224\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[223\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[223\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[223\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[222\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[222\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[222\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[221\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[221\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[221\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[220\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[220\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[220\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[219\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[219\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[219\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[218\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[218\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[218\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[217\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[217\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[217\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[216\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[216\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[216\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[215\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[215\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[215\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[214\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[214\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[214\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[213\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[213\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[213\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[212\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[212\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[212\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[211\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[211\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[211\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[210\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[210\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[210\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[209\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[209\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[209\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[208\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[208\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[208\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[207\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[207\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[207\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[206\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[206\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[206\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[205\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[205\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[205\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[204\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[204\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[204\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[203\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[203\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[203\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[202\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[202\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[202\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[201\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[201\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[201\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[200\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[200\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[200\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[199\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[199\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[199\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[198\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[198\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[198\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[197\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[197\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[197\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[196\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[196\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[196\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[195\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[195\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[195\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[194\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[194\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[194\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[193\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[193\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[193\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[192\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[192\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[192\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[191\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[191\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[191\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[190\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[190\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[190\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[189\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[189\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[189\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[188\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[188\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[188\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[187\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[187\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[187\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[186\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[186\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[186\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[185\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[185\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[185\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[184\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[184\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[184\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[183\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[183\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[183\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[182\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[182\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[182\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[181\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[181\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[181\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[180\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[180\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[180\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[179\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[179\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[179\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[178\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[178\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[178\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[177\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[177\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[177\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[176\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[176\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[176\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[175\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[175\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[175\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[174\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[174\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[174\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[173\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[173\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[173\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[172\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[172\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[172\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[171\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[171\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[171\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[170\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[170\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[170\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[169\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[169\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[169\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[168\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[168\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[168\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[167\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[167\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[167\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[166\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[166\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[166\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[165\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[165\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[165\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[164\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[164\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[164\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[163\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[163\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[163\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[162\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[162\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[162\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[161\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[161\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[161\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[160\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[160\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[160\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[159\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[159\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[159\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[158\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[158\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[158\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[157\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[157\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[157\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[156\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[156\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[156\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[155\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[155\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[155\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[154\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[154\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[154\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[153\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[153\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[153\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[152\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[152\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[152\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[151\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[151\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[151\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[150\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[150\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[150\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[149\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[149\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[149\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[148\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[148\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[148\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[147\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[147\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[147\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[146\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[146\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[146\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[145\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[145\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[145\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[144\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[144\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[144\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[143\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[143\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[143\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[142\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[142\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[142\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[141\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[141\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[141\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[140\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[140\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[140\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[139\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[139\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[139\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[138\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[138\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[138\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[137\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[137\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[137\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[136\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[136\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[136\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[135\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[135\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[135\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[134\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[134\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[134\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[133\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[133\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[133\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[132\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[132\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[132\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[131\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[131\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[131\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[130\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[130\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[130\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[129\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[129\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[129\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[128\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[128\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[128\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[31\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[31\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[30\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[30\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[29\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[29\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[28\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[28\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[27\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[27\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[26\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[26\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[25\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[25\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[24\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[24\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[23\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[23\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[22\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[22\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[21\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[21\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[20\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[20\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[19\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[19\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[18\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[18\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[17\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[17\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[16\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[16\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_empty\[1\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_empty\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_empty\[1\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 808 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[31\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[31\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[30\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[30\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[29\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[29\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[28\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[28\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[27\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[27\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[26\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[26\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[25\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[25\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[24\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[24\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[23\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[23\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[22\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[22\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[21\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[21\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[20\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[20\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[19\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[19\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[18\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[18\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[17\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[17\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[16\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[16\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[15\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[15\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[14\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[14\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[13\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[13\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[12\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[12\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[11\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[11\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[10\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[10\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[9\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[9\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[8\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[8\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[7\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[7\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[6\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[6\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[5\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[5\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[4\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[4\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643927102898 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643927102898 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1643927102952 "|PCIe_DDR3|top:u0|top_nios2_gen2_0:nios2_gen2_0|top_nios2_gen2_0_cpu:cpu|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643927106281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.03.14:25:10 Progress: Loading sldfe91b4fd/alt_sld_fab_wrapper_hw.tcl " "2022.02.03.14:25:10 Progress: Loading sldfe91b4fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927110267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927113132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927113313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927115893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927116045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927116213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927116390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927116397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927116397 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643927117106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfe91b4fd/alt_sld_fab.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927117463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927117620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927117683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927117795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117921 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927117921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927117921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927118039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927118039 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\|q_b\[128\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\|q_b\[128\]\"" {  } { { "db/altsyncram_u8u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_u8u1.tdf" 4005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 142 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 650 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_u8u1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[128\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4135 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[129\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4167 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[130\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4199 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[131\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4231 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[132\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4263 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[133\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4295 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[134\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4327 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[135\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4359 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[136\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4391 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[137\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4423 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[138\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4455 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[139\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4487 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[140\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4519 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[141\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4551 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[142\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4583 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[143\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4615 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[144\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4647 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[145\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4679 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[146\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4711 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[147\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4743 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[148\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4775 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[149\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4807 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[150\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4839 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[151\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4871 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[152\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4903 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[153\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4935 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[159\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5127 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[160\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5159 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[161\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5191 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[162\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5223 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[163\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5255 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[164\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5287 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[165\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5319 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[166\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5351 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[167\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5383 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[168\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5415 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[169\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5447 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[170\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5479 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[171\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5511 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[172\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5543 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[173\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5575 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[174\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5607 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[175\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5639 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[176\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5671 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[177\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5703 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[178\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5735 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[179\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5767 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[180\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5799 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[181\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5831 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[182\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5863 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[183\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5895 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[184\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5927 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[185\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5959 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[186\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5991 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[187\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6023 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[188\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6055 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[189\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6087 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[190\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6119 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[191\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6151 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[192\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6183 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[193\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6215 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[194\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6247 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[195\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6279 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[196\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[196\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6311 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[197\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[197\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6343 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[198\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[198\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6375 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[199\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[199\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6407 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[200\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[200\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6439 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[201\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[201\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6471 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[202\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[202\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6503 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[203\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[203\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6535 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[204\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[204\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6567 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[205\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[205\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6599 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[206\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[206\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6631 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[207\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[207\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6663 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[208\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6695 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[209\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6727 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[210\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6759 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[211\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6791 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[212\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[212\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6823 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[213\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[213\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6855 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[214\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[214\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6887 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[215\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[215\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6919 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[216\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[216\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6951 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[217\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[217\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6983 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[218\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[218\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7015 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[219\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[219\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7047 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[220\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[220\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7079 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[221\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[221\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7111 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[222\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[222\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7143 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[223\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[223\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7175 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[224\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7207 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[225\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7239 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[226\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7271 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[227\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7303 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[228\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[228\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7335 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[229\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[229\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7367 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[230\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[230\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7399 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[231\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[231\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7431 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[232\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[232\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7463 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[233\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[233\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7495 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[234\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[234\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7527 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[235\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[235\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7559 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[236\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[236\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7591 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[237\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[237\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7623 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[238\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[238\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7655 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[239\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[239\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7687 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[240\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7719 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[241\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7751 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[242\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7783 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[243\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7815 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[244\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[244\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7847 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[245\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[245\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7879 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[246\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[246\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7911 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[247\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[247\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7943 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[248\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[248\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7975 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[249\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[249\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8007 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[250\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[250\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8039 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[251\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[251\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8071 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[252\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[252\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8103 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[253\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[253\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8135 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[254\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[254\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8167 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[255\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[255\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8199 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[258\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[258\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8295 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[259\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[259\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8327 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[261\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[261\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8391 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[263\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[263\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8455 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[264\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[264\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8487 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[265\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[265\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8519 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[96\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3111 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[97\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3143 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[98\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3175 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[99\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3207 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[100\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3239 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[101\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3271 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[102\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3303 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[103\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3335 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[104\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3367 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[105\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3399 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[106\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3431 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[107\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3463 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[108\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3495 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[109\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3527 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[110\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3559 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[111\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3591 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[112\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3623 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[113\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3655 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[114\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3687 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[115\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3719 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[116\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3751 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[117\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3783 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[118\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3815 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[119\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3847 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[120\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3879 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[121\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3911 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[122\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3943 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[123\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3975 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[124\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4007 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[125\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4039 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[126\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4071 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[127\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4103 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[159\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5127 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\] " "Synthesized away node \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_sms1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sms1.tdf" 39 2 0 } } { "db/a_dpfifo_d471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 43 2 0 } } { "db/scfifo_rcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 729 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 513 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|altsyncram_sms1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643927130640 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1422 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|top_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 200 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 329 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927130640 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643927130640 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643927130640 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1643927133105 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1643927133105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927161642 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 43 " "Parameter WIDTH_A set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 43 " "Parameter WIDTH_B set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter INIT_FILE set to db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 114 " "Parameter WIDTH set to 114" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927175979 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643927175979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927176135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0 " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 114 " "Parameter \"WIDTH\" = \"114\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176135 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927176135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pq21 " "Found entity 1: shift_taps_pq21" {  } { { "db/shift_taps_pq21.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_pq21.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927176273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927176273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju91 " "Found entity 1: altsyncram_ju91" {  } { { "db/altsyncram_ju91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_ju91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927176433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927176433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927176595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927176595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927176750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0 " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927176750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927176750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7p21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7p21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7p21 " "Found entity 1: shift_taps_7p21" {  } { { "db/shift_taps_7p21.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_7p21.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927176872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927176872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr91 " "Found entity 1: altsyncram_fr91" {  } { { "db/altsyncram_fr91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_fr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927177001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927177001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927177151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927177151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927177291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927177291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927177419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 43 " "Parameter \"WIDTH_A\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 43 " "Parameter \"WIDTH_B\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927177419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3j1 " "Found entity 1: altsyncram_a3j1" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_a3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927177585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927177585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927177695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927177695 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927177695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c222.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c222.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c222 " "Found entity 1: altsyncram_c222" {  } { { "db/altsyncram_c222.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c222.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927177860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927177860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927178510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927178511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927178719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927178719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927178824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643927178824 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643927178824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643927178980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927178980 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1643927180858 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1643927180858 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643927181294 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643927181294 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643927181294 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1643927181294 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1643927181294 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1643927181294 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1643927181294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "116 " "116 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643927181365 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_a3j1:auto_generated\|ram_block1a41 " "Synthesized away node \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_a3j1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_a3j1.tdf" 1268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/top/submodules/top_mm_interconnect_5.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 666 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1716 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927182074 "|PCIe_DDR3|top:u0|top_mm_interconnect_5:mm_interconnect_5|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a41"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643927182074 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643927182074 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_PERST_n " "bidirectional pin \"PCIE_PERST_n\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1643927186526 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1643927186526 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 3 1643927193796 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 3 1643927193796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[0\] " "bidirectional pin \"ARD_IO\[0\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[1\] " "bidirectional pin \"ARD_IO\[1\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[2\] " "bidirectional pin \"ARD_IO\[2\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[3\] " "bidirectional pin \"ARD_IO\[3\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[4\] " "bidirectional pin \"ARD_IO\[4\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[5\] " "bidirectional pin \"ARD_IO\[5\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[6\] " "bidirectional pin \"ARD_IO\[6\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[7\] " "bidirectional pin \"ARD_IO\[7\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[8\] " "bidirectional pin \"ARD_IO\[8\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[9\] " "bidirectional pin \"ARD_IO\[9\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[10\] " "bidirectional pin \"ARD_IO\[10\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[11\] " "bidirectional pin \"ARD_IO\[11\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[12\] " "bidirectional pin \"ARD_IO\[12\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[13\] " "bidirectional pin \"ARD_IO\[13\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[14\] " "bidirectional pin \"ARD_IO\[14\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[15\] " "bidirectional pin \"ARD_IO\[15\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_SMBCLK " "bidirectional pin \"PCIE_SMBCLK\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_SMBDAT " "bidirectional pin \"PCIE_SMBDAT\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1643927195044 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 4 1643927195044 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PCIE_WAKE_n VCC pin " "The pin \"PCIE_WAKE_n\" is fed by VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 4 1643927195089 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 4 1643927195089 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1643927195045 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1643927195045 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PCIE_WAKE_n~synth " "Node \"PCIE_WAKE_n~synth\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927196770 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1643927196770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL VCC " "Pin \"FAN_CTRL\" is stuck at VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA1_MIPI_CS_n GND " "Pin \"CAMERA1_MIPI_CS_n\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|CAMERA1_MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA1_MIPI_MCLK GND " "Pin \"CAMERA1_MIPI_MCLK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|CAMERA1_MIPI_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643927196774 "|PCIe_DDR3|SMA_CLKOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1643927196774 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[18\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 615 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[19\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 647 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[20\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 679 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[21\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 711 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[22\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 743 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[23\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 775 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[24\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 807 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[25\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 839 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[26\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 871 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[27\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 903 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[28\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 935 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[29\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[30\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[31\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[32\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[33\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[34\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1127 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[35\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1159 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[36\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1191 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[37\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1223 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[38\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1255 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[39\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1287 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[40\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1319 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[41\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1351 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[42\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1383 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[43\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1415 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[44\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1447 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[45\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1479 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[46\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1511 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[47\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1543 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[48\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1575 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[49\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1607 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[50\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1639 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[51\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1671 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[52\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1703 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[53\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1735 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[54\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1767 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[55\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1799 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[56\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1831 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[57\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1863 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[58\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1895 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[59\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1927 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[60\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1959 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[61\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1991 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[62\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 2023 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[63\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 2055 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927197135 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643927197135 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643927197135 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7232 " "7232 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643927219157 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[8\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[7\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[9\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927219540 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1643927219540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927221823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.map.smsg " "Generated suppressed messages file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927232825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1536 284 8 0 232 " "Adding 1536 node(s), including 284 DDIO, 8 PLL, 0 transceiver and 232 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643927261292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643927261292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643927266825 "|PCIe_DDR3|SMA_CLKIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1643927266825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55637 " "Implemented 55637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50705 " "Implemented 50705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_RAMS" "3962 " "Implemented 3962 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1643927266974 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1643927266974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643927266974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 778 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 778 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6754 " "Peak virtual memory: 6754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643927267483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 14:27:47 2022 " "Processing ended: Thu Feb 03 14:27:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643927267483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:28 " "Elapsed time: 00:08:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643927267483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:34 " "Total CPU time (on all processors): 00:11:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643927267483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643927267483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643927269882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643927269887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 14:27:49 2022 " "Processing started: Thu Feb 03 14:27:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643927269887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643927269887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643927269887 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643927270007 ""}
{ "Info" "0" "" "Project  = PCIe_DDR3" {  } {  } 0 0 "Project  = PCIe_DDR3" 0 0 "Fitter" 0 0 1643927270007 ""}
{ "Info" "0" "" "Revision = PCIe_DDR3" {  } {  } 0 0 "Revision = PCIe_DDR3" 0 0 "Fitter" 0 0 1643927270007 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1643927271212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643927271298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCIe_DDR3 5CGTFD9D5F27C7 " "Selected device 5CGTFD9D5F27C7 for design \"PCIe_DDR3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643927271911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643927271947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643927271947 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1643927272077 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_c222:auto_generated\|ram_block1a4 " "Atom \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_c222:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1643927272157 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_c222:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1643927272157 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1643927273551 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643927280450 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643927283129 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643927300393 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[0\] PCIE_TX_p\[0\](n) " "differential I/O pin \"PCIE_TX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235334 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[1\] PCIE_TX_p\[1\](n) " "differential I/O pin \"PCIE_TX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235336 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[2\] PCIE_TX_p\[2\](n) " "differential I/O pin \"PCIE_TX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235338 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[3\] PCIE_TX_p\[3\](n) " "differential I/O pin \"PCIE_TX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235340 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_p PCIE_REFCLK_p(n) " "differential I/O pin \"PCIE_REFCLK_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_REFCLK_p(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_p } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235342 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[0\] PCIE_RX_p\[0\](n) " "differential I/O pin \"PCIE_RX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235343 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[1\] PCIE_RX_p\[1\](n) " "differential I/O pin \"PCIE_RX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235344 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[2\] PCIE_RX_p\[2\](n) " "differential I/O pin \"PCIE_RX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235345 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[3\] PCIE_RX_p\[3\](n) " "differential I/O pin \"PCIE_RX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235346 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643927300561 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1643927300561 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1643927303915 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643927310249 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (5 global, 2 dual-regional) " "Promoted 7 clocks (5 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 26205 global CLKCTRL_G9 " "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 with 26205 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1237 dual-regional CLKCTRL_R37 and CLKCTRL_R23 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1237 fanout uses dual-regional clock CLKCTRL_R37 and CLKCTRL_R23" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 121 58 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (121, 58)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_MERGED_CELL" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R34 and CLKCTRL_R22 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R22" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 121 58 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (121, 58)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_MERGED_CELL" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 14349 global CLKCTRL_G6 " "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 14349 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G5 " "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 4 global CLKCTRL_G2 " "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 with 4 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1643927311056 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 9060 global CLKCTRL_G3 " "top:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 9060 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B3B~inputCLKENA0 981 global CLKCTRL_G4 " "CLOCK_50_B3B~inputCLKENA0 with 981 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\|app_rstn~CLKENA0 3439 global CLKCTRL_G0 " "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\|app_rstn~CLKENA0 with 3439 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 3191 global CLKCTRL_G1 " "top:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 with 3191 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 401 global CLKCTRL_G12 " "CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 with 401 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B6A~inputCLKENA0 44 global CLKCTRL_G10 " "CLOCK_50_B6A~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 16 global CLKCTRL_G11 " "CLOCK_50_B5B~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1643927311056 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CAMERA1_MIPI_PIXEL_CLK PIN_A7 " "Refclk input I/O pad CAMERA1_MIPI_PIXEL_CLK is placed onto PIN_A7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1643927311056 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1643927311056 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:07 " "Fitter periphery placement operations ending: elapsed time is 00:00:07" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643927311060 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643927318175 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0go1 " "Entity dcfifo_0go1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643927318290 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643927318290 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIE_DDR3.SDC " "Reading SDC File: 'PCIE_DDR3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927319200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 21 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK port " "Ignored filter at PCIe_DDR3.sdc(21): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319203 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 22 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C port " "Ignored filter at PCIe_DDR3.sdc(22): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319203 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 23 u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 port " "Ignored filter at PCIe_DDR3.sdc(23): u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319204 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1643927319204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 68 Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(68): Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319204 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 69 Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(69): Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319204 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 70 Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(70): Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319205 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 71 Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(71): Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319205 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 72 Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(72): Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319205 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 74 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(74): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 75 MIPI_PIXEL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(75): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319206 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 77 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(77): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319206 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 77 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(77): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319206 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 80 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C clock " "Ignored filter at PCIe_DDR3.sdc(80): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319207 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 80 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(80): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319207 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319207 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 *arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(94): *arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(94): u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319208 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 95 *rs_hip\|app_rstn port " "Ignored filter at PCIe_DDR3.sdc(95): *rs_hip\|app_rstn could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\] " "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319209 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 96 u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(96): u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319209 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 97 u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(97): u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319209 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 98 u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(98): u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319210 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319210 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319211 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319211 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319211 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 105 u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(105): u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] " "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927319212 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927319212 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927319232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927319487 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927319503 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320465 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 22 *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(22): *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927320503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927320504 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927320504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 23 *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(23): *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927320533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927320533 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927320533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927320538 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320545 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320656 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643927320722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643927320722 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643927320722 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320754 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927320777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1643927320786 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643927322563 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643927322853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643927322853 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~15 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~15 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643927322853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643927322853 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643927322853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643927322853 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643927322926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1643927322926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643927324505 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1643927324505 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643927324599 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1643927324599 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643927324600 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1643927324600 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643927324604 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 32 clocks " "Found 32 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CAMERA1_MIPI_PIXEL_CLK " "  40.000 CAMERA1_MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CAMERA1_MIPI_PIXEL_CLK_ext " "  40.000 CAMERA1_MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B3B " "  20.000 CLOCK_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B4A " "  20.000 CLOCK_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    DDR3_CK_n " "   2.500    DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    DDR3_CK_p " "   2.500    DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[0\]_OUT " "   2.500 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[1\]_OUT " "   2.500 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[2\]_OUT " "   2.500 DDR3_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[3\]_OUT " "   2.500 DDR3_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[0\]_IN " "   2.500 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[0\]_OUT " "   2.500 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[1\]_IN " "   2.500 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[1\]_OUT " "   2.500 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[2\]_IN " "   2.500 DDR3_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[2\]_OUT " "   2.500 DDR3_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[3\]_IN " "   2.500 DDR3_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[3\]_OUT " "   2.500 DDR3_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_p " "  10.000 PCIE_REFCLK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sv_reconfig_pma_testbus_clk_0 " "  20.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  45.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock " "   2.500 u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643927324604 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643927324604 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643927327134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643927327139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643927327155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643927327256 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643927327539 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643927327539 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1643927327539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643927327540 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643927327767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643927327772 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643927327882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643927337967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "140 Block RAM " "Packed 140 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643927338071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 DSP block " "Packed 288 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643927338071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643927338071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643927338071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643927338071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "197 " "Created 197 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1643927338071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643927338071 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1643927340895 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643927353093 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643927360929 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643927360984 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643927362558 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643927362558 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643927370334 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643927370386 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643927371993 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:43 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:43" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1643927383594 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643927384203 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643927386252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643927386372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643927386703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643927386703 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643927386811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643927399343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643927399445 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643927399445 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:03 " "Fitter preparation operations ending: elapsed time is 00:02:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643927402474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643927410592 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1643927427198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:21 " "Fitter placement preparation operations ending: elapsed time is 00:02:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643927552238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643927675951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643927809123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:15 " "Fitter placement operations ending: elapsed time is 00:02:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643927809123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643927829056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X11_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X11_Y10" {  } { { "loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X11_Y10"} { { 12 { 0 ""} 0 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643927967094 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643927967094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:12 " "Fitter routing operations ending: elapsed time is 00:03:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643928032155 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 165.06 " "Total time spent on timing analysis during the Fitter is 165.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643928079235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643928080213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643928096942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643928096978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643928113434 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:38 " "Fitter post-fit operations ending: elapsed time is 00:01:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643928177396 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643928179953 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_PERST_n a permanently disabled " "Pin PCIE_PERST_n has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_PERST_n } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_PERST_n" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[0\] a permanently disabled " "Pin ARD_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[1\] a permanently disabled " "Pin ARD_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[2\] a permanently disabled " "Pin ARD_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[3\] a permanently disabled " "Pin ARD_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[4\] a permanently disabled " "Pin ARD_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[4\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[5\] a permanently disabled " "Pin ARD_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[5\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[6\] a permanently disabled " "Pin ARD_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[6\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[7\] a permanently disabled " "Pin ARD_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[7\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[8\] a permanently disabled " "Pin ARD_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[8\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[9\] a permanently disabled " "Pin ARD_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[9\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[10\] a permanently disabled " "Pin ARD_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[10\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[11\] a permanently disabled " "Pin ARD_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[11\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[12\] a permanently disabled " "Pin ARD_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[12\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[13\] a permanently disabled " "Pin ARD_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[13\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[14\] a permanently disabled " "Pin ARD_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[14\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[15\] a permanently disabled " "Pin ARD_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[15\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_SMBCLK a permanently disabled " "Pin PCIE_SMBCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_SMBCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBCLK" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_SMBDAT a permanently disabled " "Pin PCIE_SMBDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_SMBDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBDAT" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_WAKE_n a permanently enabled " "Pin PCIE_WAKE_n has a permanently enabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_WAKE_n } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_n" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643928180775 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1643928180775 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[23] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[24] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[25] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[26] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[27] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[28] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[29] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[30] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[31] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643928180777 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1643928180777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.fit.smsg " "Generated suppressed messages file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643928184769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "10301 " "Peak virtual memory: 10301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643928204233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 14:43:24 2022 " "Processing ended: Thu Feb 03 14:43:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643928204233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:35 " "Elapsed time: 00:15:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643928204233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:44:16 " "Total CPU time (on all processors): 00:44:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643928204233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643928204233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643928206356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643928206360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 14:43:26 2022 " "Processing started: Thu Feb 03 14:43:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643928206360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643928206360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643928206360 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643928237589 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643928237594 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643928237595 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643928237595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643928237700 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1643928237898 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1643928238562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643928239233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 14:43:59 2022 " "Processing ended: Thu Feb 03 14:43:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643928239233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643928239233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643928239233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643928239233 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643928240351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643928241135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643928241138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 14:44:00 2022 " "Processing started: Thu Feb 03 14:44:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643928241138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643928241138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_sta PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643928241138 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1643928241263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643928246429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928246465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928246466 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1643928249457 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0go1 " "Entity dcfifo_0go1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643928249990 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1643928249990 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIE_DDR3.SDC " "Reading SDC File: 'PCIE_DDR3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928250933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 21 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK port " "Ignored filter at PCIe_DDR3.sdc(21): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250936 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 22 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C port " "Ignored filter at PCIe_DDR3.sdc(22): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250936 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 23 u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 port " "Ignored filter at PCIe_DDR3.sdc(23): u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250937 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1643928250937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 68 Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(68): Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250937 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 69 Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(69): Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250938 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 70 Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(70): Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250938 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 71 Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(71): Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250938 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 72 Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(72): Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250938 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 74 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(74): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 75 MIPI_PIXEL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(75): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250939 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 77 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(77): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250939 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 77 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(77): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250940 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 80 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C clock " "Ignored filter at PCIe_DDR3.sdc(80): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250940 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 80 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(80): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250940 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250940 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 *arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(94): *arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(94): u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 95 *rs_hip\|app_rstn port " "Ignored filter at PCIe_DDR3.sdc(95): *rs_hip\|app_rstn could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\] " "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 96 u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(96): u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 97 u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(97): u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 98 u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(98): u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 105 u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(105): u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] " "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928250941 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928250946 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928250948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928251239 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928251288 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928251968 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928251982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 22 *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(22): *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928252012 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 23 *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(23): *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928252039 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252043 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928252046 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928252157 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928252200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928252223 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew alt_vip_common_dc_mixed_widths_fifo.sdc 112 Argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_max_skew at alt_vip_common_dc_mixed_widths_fifo.sdc(112): Argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] 6 " "set_max_skew -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] 6" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643928252238 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1643928252238 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928252252 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928252262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1643928252292 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1643928252293 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928253889 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1643928254046 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643928254052 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928254285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928254285 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928254285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928254285 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928254285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928254285 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928254359 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643928254359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928255919 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928255919 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928256001 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928256001 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928256002 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928256002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643928256006 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643928256068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643928256966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643928256966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.370 " "Worst-case setup slack is -1.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370              -2.726 CLOCK_50_B3B  " "   -1.370              -2.726 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.353               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.109               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    2.109               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.292               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.292               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.162               0.000 CLOCK_50_B6A  " "    8.162               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.502               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.502               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.003               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    9.003               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.904               0.000 altera_reserved_tck  " "    9.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.035               0.000 CLOCK_50_B5B  " "   15.035               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928256968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928256968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.226               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.239               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.258               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.259               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLOCK_50_B6A  " "    0.347               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CLOCK_50_B3B  " "    0.434               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50_B5B  " "    0.445               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 altera_reserved_tck  " "    0.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.981               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928257195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.162 " "Worst-case recovery slack is 7.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.162               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    7.162               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.954               0.000 CLOCK_50_B3B  " "    8.954               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   10.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.111               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   11.111               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.366               0.000 CLOCK_50_B5B  " "   12.366               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.709               0.000 altera_reserved_tck  " "   14.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.424               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   20.424               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928257291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.556               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 CLOCK_50_B3B  " "    0.694               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 altera_reserved_tck  " "    0.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.985               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.027               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.882               0.000 CLOCK_50_B5B  " "    4.882               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928257399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.493 " "Worst-case minimum pulse width slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.493               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.558               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.345               0.000 alt_cal_av_edge_detect_clk  " "    4.345               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.998               0.000 PCIE_REFCLK_p  " "    4.998               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.478               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.478               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.365               0.000 CLOCK_50_B3B  " "    8.365               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.519               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.519               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.966               0.000 CLOCK_50_B5B  " "    8.966               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.246               0.000 CLOCK_50_B6A  " "    9.246               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.839               0.000 CLOCK_50_B4A  " "    9.839               0.000 CLOCK_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.388               0.000 altera_reserved_tck  " "   15.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.686               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   18.686               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.708               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   21.708               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928257419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928257419 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.492 ns " "Worst Case Available Settling Time: 13.492 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928257771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928257771 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1643928258069 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928259588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.353 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261110 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928261110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.239 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.239" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928261215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.703 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928261267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.928 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.928" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928261317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928261317 ""}
{ "Info" "0" "" "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928261417 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1643928261417 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.5   0.48" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.5   0.48" 0 0 "Timing Analyzer" 0 0 1643928261417 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.146     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.146     --" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.353  0.239" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.353  0.239" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.703  0.928" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.703  0.928" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.253  0.001" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.253  0.001" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.388  0.388" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.388  0.388" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.135  0.088" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.135  0.088" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.193  0.193" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.193  0.193" 0 0 "Timing Analyzer" 0 0 1643928261418 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643928261564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643928261685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643928282109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928284813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928284813 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928284813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928284813 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928284813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928284813 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928284891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643928284891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928285561 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928285561 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928285626 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928285626 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928285628 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928285628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643928286162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643928286162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.244 " "Worst-case setup slack is -1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244              -2.488 CLOCK_50_B3B  " "   -1.244              -2.488 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.285               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.104               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    2.104               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.070               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.070               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.953               0.000 CLOCK_50_B6A  " "    4.953               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.696               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.696               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.393               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    9.393               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.117               0.000 altera_reserved_tck  " "   10.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.731               0.000 CLOCK_50_B5B  " "   14.731               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928286191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.242               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.249               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.284               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50_B3B  " "    0.319               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.327               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 CLOCK_50_B6A  " "    0.329               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 CLOCK_50_B5B  " "    0.450               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.866               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928286406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.272 " "Worst-case recovery slack is 7.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.272               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    7.272               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.175               0.000 CLOCK_50_B3B  " "    9.175               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.906               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   10.906               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.299               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   11.299               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.228               0.000 CLOCK_50_B5B  " "   12.228               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.872               0.000 altera_reserved_tck  " "   14.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.481               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   20.481               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928286500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.514 " "Worst-case removal slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.514               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 CLOCK_50_B3B  " "    0.587               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 altera_reserved_tck  " "    0.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.830               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.925               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.831               0.000 CLOCK_50_B5B  " "    4.831               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928286604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.419 " "Worst-case minimum pulse width slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.419               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.565               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321               0.000 alt_cal_av_edge_detect_clk  " "    4.321               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.999               0.000 PCIE_REFCLK_p  " "    4.999               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.045               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.045               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.483               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.483               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.337               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.337               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.341               0.000 CLOCK_50_B3B  " "    8.341               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.918               0.000 CLOCK_50_B5B  " "    8.918               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.330               0.000 CLOCK_50_B6A  " "    9.330               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.833               0.000 CLOCK_50_B4A  " "    9.833               0.000 CLOCK_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.371               0.000 altera_reserved_tck  " "   15.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.670               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   18.670               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.646               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   21.646               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928286647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928286647 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.587 ns " "Worst Case Available Settling Time: 13.587 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928286922 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928286922 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1643928287264 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928288779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.285 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928290290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.242 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290416 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290416 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290416 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290416 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290416 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928290416 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.906 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928290489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.830 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928290566 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928290566 ""}
{ "Info" "0" "" "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928290690 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1643928290690 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.485  0.478" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.485  0.478" 0 0 "Timing Analyzer" 0 0 1643928290690 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.189     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.189     --" 0 0 "Timing Analyzer" 0 0 1643928290690 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.285  0.242" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.285  0.242" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.906   0.83" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.906   0.83" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.269  0.033" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.269  0.033" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.372  0.372" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.372  0.372" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.147  0.099" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.147  0.099" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.208  0.208" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.208  0.208" 0 0 "Timing Analyzer" 0 0 1643928290691 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643928290884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643928291269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643928311557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928314475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928314475 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928314475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928314475 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928314475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928314475 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928314549 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643928314549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928315343 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928315343 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928315418 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928315418 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928315420 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928315420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.272 " "Worst-case setup slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 CLOCK_50_B3B  " "    0.272               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.984               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.984               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.535               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    4.535               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.401               0.000 CLOCK_50_B6A  " "    8.401               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    9.336               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.661               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   11.661               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.847               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.847               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.182               0.000 altera_reserved_tck  " "   13.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.314               0.000 CLOCK_50_B5B  " "   17.314               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928315670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.135               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.137               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.156               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50_B6A  " "    0.174               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK_50_B3B  " "    0.176               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.178               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CLOCK_50_B5B  " "    0.205               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.335               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928315915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928315915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.718 " "Worst-case recovery slack is 12.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.718               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   12.718               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.866               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   12.866               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.918               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.918               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.920               0.000 CLOCK_50_B3B  " "   13.920               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.653               0.000 CLOCK_50_B5B  " "   15.653               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.128               0.000 altera_reserved_tck  " "   16.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.386               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   21.386               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928316037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.290               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 CLOCK_50_B3B  " "    0.327               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.343               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.460               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.467               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.640               0.000 CLOCK_50_B5B  " "    2.640               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928316152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.781 " "Worst-case minimum pulse width slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.781               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.645               0.000 alt_cal_av_edge_detect_clk  " "    4.645               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.996               0.000 PCIE_REFCLK_p  " "    4.996               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.374               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.374               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.483               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.483               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.773               0.000 CLOCK_50_B3B  " "    8.773               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.828               0.000 CLOCK_50_B5B  " "    8.828               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.136               0.000 CLOCK_50_B6A  " "    9.136               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.307               0.000 sv_reconfig_pma_testbus_clk_0  " "    9.307               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.919               0.000 CLOCK_50_B4A  " "    9.919               0.000 CLOCK_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.352               0.000 altera_reserved_tck  " "   15.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.304               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   18.304               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.008               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.008               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928316220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928316220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.204 ns " "Worst Case Available Settling Time: 14.204 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928316498 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928316498 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1643928316953 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928318485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.984 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928320339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928320487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.718 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928320582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928320686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928320686 ""}
{ "Info" "0" "" "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928320840 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1643928320840 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.592  0.515" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.592  0.515" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.496     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.496     --" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.984  0.135" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.984  0.135" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.718  0.343" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.718  0.343" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.415  0.144" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.415  0.144" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.559  0.559" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.559  0.559" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.306  0.258" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.306  0.258" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.269  0.269" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.269  0.269" 0 0 "Timing Analyzer" 0 0 1643928320841 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643928321083 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928323006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928323006 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~5 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928323006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928323006 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[4\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643928323006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1643928323006 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_top_nios2_gen2_0_cpu_nios2_oci\|the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643928323083 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643928323083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928323745 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928323745 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643928323809 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928323809 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643928323811 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1643928323811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.446 " "Worst-case setup slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 CLOCK_50_B3B  " "    0.446               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.005               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.005               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    4.742               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    9.799               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.686               0.000 CLOCK_50_B6A  " "   10.686               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.986               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   11.986               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.049               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.049               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.680               0.000 altera_reserved_tck  " "   13.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.407               0.000 CLOCK_50_B5B  " "   17.407               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928324075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.125               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.126               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.142               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 CLOCK_50_B6A  " "    0.160               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLOCK_50_B3B  " "    0.167               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.170               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50_B5B  " "    0.192               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.313               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928324337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.989 " "Worst-case recovery slack is 12.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.989               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   12.989               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.008               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   13.008               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.295               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   13.295               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.395               0.000 CLOCK_50_B3B  " "   14.395               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.780               0.000 CLOCK_50_B5B  " "   15.780               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.288               0.000 altera_reserved_tck  " "   16.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.496               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   21.496               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928324480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.242 " "Worst-case removal slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CAMERA1_MIPI_PIXEL_CLK  " "    0.242               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLOCK_50_B3B  " "    0.259               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 altera_reserved_tck  " "    0.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.331               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.385               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.419               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.545               0.000 CLOCK_50_B5B  " "    2.545               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928324613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.776 " "Worst-case minimum pulse width slack is 0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.776               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.882               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.644               0.000 alt_cal_av_edge_detect_clk  " "    4.644               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.997               0.000 PCIE_REFCLK_p  " "    4.997               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.375               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.482               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.482               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.779               0.000 CLOCK_50_B3B  " "    8.779               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.789               0.000 CLOCK_50_B5B  " "    8.789               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.094               0.000 CLOCK_50_B6A  " "    9.094               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.301               0.000 sv_reconfig_pma_testbus_clk_0  " "    9.301               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.924               0.000 CLOCK_50_B4A  " "    9.924               0.000 CLOCK_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.335               0.000 altera_reserved_tck  " "   15.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.269               0.000 CAMERA1_MIPI_PIXEL_CLK  " "   18.269               0.000 CAMERA1_MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.016               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.016               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643928324696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643928324696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.290" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.298 ns " "Worst Case Available Settling Time: 14.298 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643928324974 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928324974 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_mem_if_ddr3_emif_0_p0" 0 0 "Timing Analyzer" 0 0 1643928325551 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928327053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.005 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.005" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928328958 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928328958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.125 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928329119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.989 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928329237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.331 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.331" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1643928329357 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643928329357 ""}
{ "Info" "0" "" "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: top_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "Timing Analyzer" 0 0 1643928329524 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1643928329524 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.558   0.53" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.558   0.53" 0 0 "Timing Analyzer" 0 0 1643928329524 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.499     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.499     --" 0 0 "Timing Analyzer" 0 0 1643928329524 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.005  0.125" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.005  0.125" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.989  0.331" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.989  0.331" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.406  0.157" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.406  0.157" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.577  0.577" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.577  0.577" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.308  0.261" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.308  0.261" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.275  0.275" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.275  0.275" 0 0 "Timing Analyzer" 0 0 1643928329525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643928332573 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643928332577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 138 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7014 " "Peak virtual memory: 7014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643928333760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 14:45:33 2022 " "Processing ended: Thu Feb 03 14:45:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643928333760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643928333760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643928333760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643928333760 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1017 s " "Quartus Prime Full Compilation was successful. 0 errors, 1017 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643928336315 ""}
