#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  7 11:13:40 2021
# Process ID: 6100
# Current directory: E:/fpga tests/nameer_core/nameer_core.runs/impl_1
# Command line: vivado.exe -log top_main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_main.tcl -notrace
# Log file: E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main.vdi
# Journal file: E:/fpga tests/nameer_core/nameer_core.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_main.tcl -notrace
Command: link_design -top top_main -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1255.945 ; gain = 564.461
Finished Parsing XDC File [e:/fpga tests/nameer_core/nameer_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [E:/fpga tests/nameer_core/nameer_core.srcs/constrs_1/imports/xdcfile.xdc]
Finished Parsing XDC File [E:/fpga tests/nameer_core/nameer_core.srcs/constrs_1/imports/xdcfile.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1280 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 512 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 640 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1255.945 ; gain = 920.816
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.945 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1666ebe46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1259.465 ; gain = 3.520

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 55 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a717ae5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 41 load pin(s).
Phase 2 Constant propagation | Checksum: 16ff7866f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 77 cells and removed 139 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 192275f37

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1217 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 192275f37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: de1ee1f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: de1ee1f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1259.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: de1ee1f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.465 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: de1ee1f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1259.465 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de1ee1f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.465 ; gain = 3.520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1259.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_main_drc_opted.rpt -pb top_main_drc_opted.pb -rpx top_main_drc_opted.rpx
Command: report_drc -file top_main_drc_opted.rpt -pb top_main_drc_opted.pb -rpx top_main_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.465 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1259.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cdbebc1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1259.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a16c0abf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b7c5bd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b7c5bd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15b7c5bd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b951252d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1259.465 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c3e368da

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1259.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: d0c83e69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d0c83e69

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f14d7948

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26e4a4246

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26e4a4246

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fe4262e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e1031248

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e1031248

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1259.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e1031248

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1259.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12fe67ff0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12fe67ff0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1277.609 ; gain = 18.145
INFO: [Place 30-746] Post Placement Timing Summary WNS=96.093. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17d452563

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145
Phase 4.1 Post Commit Optimization | Checksum: 17d452563

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17d452563

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17d452563

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 181bc775e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181bc775e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145
Ending Placer Task | Checksum: 1204f242e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1277.609 ; gain = 18.145
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1277.609 ; gain = 18.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.973 ; gain = 7.363
INFO: [Common 17-1381] The checkpoint 'E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_main_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1284.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_main_utilization_placed.rpt -pb top_main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1284.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1284.973 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cda7b67e ConstDB: 0 ShapeSum: 52a76db0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b4c97b5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1366.516 ; gain = 81.543
Post Restoration Checksum: NetGraph: 3f2f5a5a NumContArr: 5c1d3d5b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9b4c97b5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1366.516 ; gain = 81.543

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9b4c97b5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1373.219 ; gain = 88.246

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9b4c97b5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1373.219 ; gain = 88.246
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13ed18820

Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.086 ; gain = 108.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=96.085 | TNS=0.000  | WHS=-0.145 | THS=-3.459 |

Phase 2 Router Initialization | Checksum: 12129a8f5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1405.195 ; gain = 120.223

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 119fb150e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 647
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.314 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ba788933

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164
Phase 4 Rip-up And Reroute | Checksum: 1ba788933

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ba788933

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ba788933

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164
Phase 5 Delay and Skew Optimization | Checksum: 1ba788933

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6f2d271

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.407 | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f6f2d271

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164
Phase 6 Post Hold Fix | Checksum: 1f6f2d271

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.46911 %
  Global Horizontal Routing Utilization  = 2.48022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f6f2d271

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f6f2d271

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2247dc482

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 1435.137 ; gain = 150.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=95.407 | TNS=0.000  | WHS=0.113  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2247dc482

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1435.137 ; gain = 150.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1435.137 ; gain = 150.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1435.137 ; gain = 150.164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_main_drc_routed.rpt -pb top_main_drc_routed.pb -rpx top_main_drc_routed.rpx
Command: report_drc -file top_main_drc_routed.rpt -pb top_main_drc_routed.pb -rpx top_main_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_main_methodology_drc_routed.rpt -pb top_main_methodology_drc_routed.pb -rpx top_main_methodology_drc_routed.rpx
Command: report_methodology -file top_main_methodology_drc_routed.rpt -pb top_main_methodology_drc_routed.pb -rpx top_main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/fpga tests/nameer_core/nameer_core.runs/impl_1/top_main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.871 ; gain = 17.734
INFO: [runtcl-4] Executing : report_power -file top_main_power_routed.rpt -pb top_main_power_summary_routed.pb -rpx top_main_power_routed.rpx
Command: report_power -file top_main_power_routed.rpt -pb top_main_power_summary_routed.pb -rpx top_main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.504 ; gain = 27.633
INFO: [runtcl-4] Executing : report_route_status -file top_main_route_status.rpt -pb top_main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_main_timing_summary_routed.rpt -pb top_main_timing_summary_routed.pb -rpx top_main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_main_bus_skew_routed.rpt -pb top_main_bus_skew_routed.pb -rpx top_main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 11:17:29 2021...
