#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027d4862e380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027d4862e510 .scope module, "pix_write_tb" "pix_write_tb" 3 5;
 .timescale -9 -12;
v0000027d486828f0_0 .var "clk", 0 0;
v0000027d48682cb0_0 .var "rst", 0 0;
S_0000027d485db9d0 .scope module, "p" "pix_write" 3 11, 4 18 0, S_0000027d4862e510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
v0000027d485db5f0_0 .net *"_ivl_0", 11 0, L_0000027d486820d0;  1 drivers
L_0000027d48683088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027d485f30e0_0 .net *"_ivl_11", 0 0, L_0000027d48683088;  1 drivers
v0000027d485db1e0_0 .net *"_ivl_12", 11 0, L_0000027d48682e90;  1 drivers
L_0000027d48682ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027d4862e6a0_0 .net *"_ivl_3", 0 0, L_0000027d48682ff8;  1 drivers
L_0000027d48683040 .functor BUFT 1, C4<010000000000>, C4<0>, C4<0>, C4<0>;
v0000027d4862e740_0 .net/2u *"_ivl_4", 11 0, L_0000027d48683040;  1 drivers
v0000027d485dbb60_0 .net *"_ivl_7", 11 0, L_0000027d486822b0;  1 drivers
v0000027d485dbc00_0 .net *"_ivl_8", 11 0, L_0000027d48682490;  1 drivers
v0000027d485dbca0_0 .var "current_pixel", 15 0;
v0000027d485dbd40_0 .var "dram_write_addr", 26 0;
v0000027d485dbde0_0 .var "dram_write_data", 127 0;
v0000027d48682990_0 .var "dram_write_rq", 0 0;
v0000027d48682df0_0 .var "hcount", 10 0;
v0000027d48682170_0 .var "initial_dram_addr", 26 0;
v0000027d486823f0_0 .net "pixel_addr", 0 0, L_0000027d48682030;  1 drivers
v0000027d48682f30_0 .var "pixel_write_buffer", 127 0;
v0000027d48682850_0 .var "pixel_write_buffer_addr", 2 0;
v0000027d48682210_0 .net "sys_clk", 0 0, v0000027d486828f0_0;  1 drivers
v0000027d48682b70_0 .net "sys_rst", 0 0, v0000027d48682cb0_0;  1 drivers
v0000027d48682c10_0 .var "vcount", 10 0;
E_0000027d485da120 .event posedge, v0000027d48682210_0;
E_0000027d485da1a0 .event anyedge, v0000027d48682b70_0, v0000027d48682c10_0, v0000027d48682df0_0;
L_0000027d486820d0 .concat [ 11 1 0 0], v0000027d48682c10_0, L_0000027d48682ff8;
L_0000027d486822b0 .arith/mult 12, L_0000027d486820d0, L_0000027d48683040;
L_0000027d48682490 .concat [ 11 1 0 0], v0000027d48682df0_0, L_0000027d48683088;
L_0000027d48682e90 .arith/sum 12, L_0000027d486822b0, L_0000027d48682490;
L_0000027d48682030 .part L_0000027d48682e90, 0, 1;
    .scope S_0000027d485db9d0;
T_0 ;
Ewait_0 .event/or E_0000027d485da1a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027d48682b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027d485dbca0_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027d48682c10_0;
    %pad/u 32;
    %cmpi/u 600, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_0.4, 5;
    %load/vec4 v0000027d48682c10_0;
    %pad/u 32;
    %cmpi/u 700, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0000027d485dbca0_0, 0, 16;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027d48682df0_0;
    %pad/u 32;
    %cmpi/u 400, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_0.9, 5;
    %load/vec4 v0000027d48682df0_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.8, 10;
    %pushi/vec4 400, 0, 32;
    %load/vec4 v0000027d48682c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000027d48682c10_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000027d485dbca0_0, 0, 16;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 4080, 0, 16;
    %store/vec4 v0000027d485dbca0_0, 0, 16;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027d485db9d0;
T_1 ;
    %wait E_0000027d485da120;
    %load/vec4 v0000027d48682b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d48682990_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0000027d485dbd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027d48682850_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0000027d48682f30_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0000027d48682170_0, 0;
    %pushi/vec4 380, 0, 11;
    %assign/vec4 v0000027d48682df0_0, 0;
    %pushi/vec4 380, 0, 11;
    %assign/vec4 v0000027d48682c10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027d48682df0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000027d48682df0_0, 0;
    %load/vec4 v0000027d48682c10_0;
    %pad/u 32;
    %cmpi/e 767, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000027d48682c10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027d48682c10_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000027d48682c10_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027d48682df0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000027d48682df0_0, 0;
T_1.3 ;
    %load/vec4 v0000027d48682850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000027d486823f0_0;
    %pad/u 27;
    %assign/vec4 v0000027d48682170_0, 0;
T_1.6 ;
    %load/vec4 v0000027d48682850_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027d48682850_0, 0;
    %load/vec4 v0000027d485dbca0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000027d48682850_0;
    %pad/u 7;
    %muli 16, 0, 7;
    %ix/vec4 4;
    %assign/vec4/off/d v0000027d48682f30_0, 4, 5;
    %load/vec4 v0000027d48682850_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0000027d485dbca0_0;
    %load/vec4 v0000027d48682f30_0;
    %parti/s 112, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027d485dbde0_0, 0;
    %load/vec4 v0000027d48682170_0;
    %assign/vec4 v0000027d485dbd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d48682990_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d48682990_0, 0;
T_1.9 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027d4862e510;
T_2 ;
    %delay 2500, 0;
    %load/vec4 v0000027d486828f0_0;
    %nor/r;
    %store/vec4 v0000027d486828f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027d4862e510;
T_3 ;
    %vpi_call/w 3 23 "$dumpfile", "pix_write.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027d4862e510 {0 0 0};
    %vpi_call/w 3 25 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d486828f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d48682cb0_0, 0, 1;
    %delay 22500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d48682cb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d48682cb0_0, 0, 1;
    %delay 20000, 0;
    %delay 600000000, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\pix_write_tb.sv";
    ".\src\pix_write.sv";
