GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v'
Analyzing included file 'C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\short.asm'("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":22)
Back to file 'C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v'("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":22)
Compiling module 'cpu'("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":1)
Extracting RAM for identifier 'ram'("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":9)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":18)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":63)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":74)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":84)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":86)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":91)
NOTE  (EX0101) : Current top module is "cpu"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input btn is unused("C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\src\instructions.v":1)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\impl\gwsynthesis\instructions.vg" completed
[100%] Generate report file "C:\Users\imaoca09\OneDrive\source\tangnano\instructions_dl167\impl\gwsynthesis\instructions_syn.rpt.html" completed
GowinSynthesis finish
