

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Tue Jul 19 19:36:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |     1043|     1043|  11.469 us|  11.469 us|  265|  265|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |              |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |split_U0      |split      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |count0_U0     |count0     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |count1_U0     |count1     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |count2_U0     |count2     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |count3_U0     |count3     |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
        |reduce_U0     |reduce     |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |threshold_U0  |threshold  |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
        +--------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      6|    -|
|FIFO             |        -|   -|    396|    272|    -|
|Instance         |        -|   -|   8569|  68805|    -|
|Memory           |        5|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   0|   8965|  69083|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        4|   0|     25|    392|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+------+-------+-----+
    |   Instance   |   Module  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------+-----------+---------+----+------+-------+-----+
    |count0_U0     |count0     |        0|   0|  2112|  14919|    0|
    |count1_U0     |count1     |        0|   0|  2112|  14919|    0|
    |count2_U0     |count2     |        0|   0|  2112|  14919|    0|
    |count3_U0     |count3     |        0|   0|  2112|  14919|    0|
    |reduce_U0     |reduce     |        0|   0|    48|   8807|    0|
    |split_U0      |split      |        0|   0|    24|    105|    0|
    |threshold_U0  |threshold  |        0|   0|    49|    217|    0|
    +--------------+-----------+---------+----+------+-------+-----+
    |Total         |           |        0|   0|  8569|  68805|    0|
    +--------------+-----------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input0_buf_data_U          |input0_buf_data_RAM_AUTO_1R1W          |        1|  0|   0|    0|   512|    8|     2|         8192|
    |input1_buf_data_U          |input0_buf_data_RAM_AUTO_1R1W          |        1|  0|   0|    0|   512|    8|     2|         8192|
    |input2_buf_data_U          |input0_buf_data_RAM_AUTO_1R1W          |        1|  0|   0|    0|   512|    8|     2|         8192|
    |input3_buf_data_U          |input0_buf_data_RAM_AUTO_1R1W          |        1|  0|   0|    0|   512|    8|     1|         4096|
    |reduced_blocks_buf_data_U  |reduced_blocks_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                       |        5|  0|   0|    0|  2304|   40|     8|        30720|
    +---------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+----+----+-----+------+------+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits | Size:D*B|
    +-------------------+---------+----+----+-----+------+------+---------+
    |appear0_channel_U  |        0|  99|   0|    -|     2|  2048|     4096|
    |appear1_channel_U  |        0|  99|   0|    -|     2|  2048|     4096|
    |appear2_channel_U  |        0|  99|   0|    -|     2|  2048|     4096|
    |appear3_channel_U  |        0|  99|   0|    -|     2|  2048|     4096|
    +-------------------+---------+----+----+-----+------+------+---------+
    |Total              |        0| 396|   0|    0|     8|  8192|    16384|
    +-------------------+---------+----+----+-----+------+------+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_idle                |       and|   0|  0|   2|           1|           1|
    |reduce_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |split_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|   6|           3|           3|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|    Protocol   | Source Object|    C Type    |
+--------------+-----+-----+---------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_rst        |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_start      |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_done       |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_ready      |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_idle       |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_continue   |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|In_r_dout     |   in|   32|        ap_fifo|          In_r|       pointer|
|In_r_empty_n  |   in|    1|        ap_fifo|          In_r|       pointer|
|In_r_read     |  out|    1|        ap_fifo|          In_r|       pointer|
|Out_r_din     |  out|   32|        ap_fifo|         Out_r|       pointer|
|Out_r_full_n  |   in|    1|        ap_fifo|         Out_r|       pointer|
|Out_r_write   |  out|    1|        ap_fifo|         Out_r|       pointer|
+--------------+-----+-----+---------------+--------------+--------------+

