circuit id_stage :
  module id_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_id_pc_i : UInt<32>
    input io_id_inst_i : UInt<32>
    input io_rd1 : UInt<32>
    input io_rd2 : UInt<32>
    output io_id_alutype_o : UInt<3>
    output io_id_aluop_o : UInt<8>
    output io_id_wa_o : UInt<5>
    output io_id_wreg_o : UInt<1>
    output io_id_src1_o : UInt<32>
    output io_id_src2_o : UInt<32>
    output io_rreg1 : UInt<1>
    output io_ra1 : UInt<5>
    output io_rreg2 : UInt<1>
    output io_ra2 : UInt<5>
  
    node _T = bits(io_id_inst_i, 7, 0) @[id_stage.scala 38:35]
    node _T_1 = bits(io_id_inst_i, 15, 8) @[id_stage.scala 39:39]
    node _T_2 = bits(io_id_inst_i, 23, 16) @[id_stage.scala 40:51]
    node _T_3 = bits(io_id_inst_i, 31, 24) @[id_stage.scala 41:51]
    node _T_4 = cat(_T_2, _T_3) @[Cat.scala 30:58]
    node _T_5 = cat(_T_1, _T_4) @[Cat.scala 30:58]
    node id_inst = cat(_T, _T_5) @[Cat.scala 30:58]
    node opcode = bits(id_inst, 6, 0) @[id_stage.scala 45:29]
    node rd = bits(id_inst, 11, 7) @[id_stage.scala 46:29]
    node func3 = bits(id_inst, 14, 12) @[id_stage.scala 47:25]
    node rs1 = bits(id_inst, 19, 15) @[id_stage.scala 48:25]
    node rs2 = bits(id_inst, 24, 20) @[id_stage.scala 49:29]
    node func7 = bits(id_inst, 31, 25) @[id_stage.scala 50:29]
    node _T_6 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 56:29]
    node _T_7 = eq(func7, UInt<1>("h0")) @[id_stage.scala 56:57]
    node _T_8 = and(_T_6, _T_7) @[id_stage.scala 56:47]
    node _T_9 = eq(func3, UInt<1>("h0")) @[id_stage.scala 56:85]
    node inst_add = and(_T_8, _T_9) @[id_stage.scala 56:75]
    node _T_10 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 57:29]
    node _T_11 = eq(func7, UInt<6>("h20")) @[id_stage.scala 57:57]
    node _T_12 = and(_T_10, _T_11) @[id_stage.scala 57:47]
    node _T_13 = eq(func3, UInt<1>("h0")) @[id_stage.scala 57:85]
    node inst_sub = and(_T_12, _T_13) @[id_stage.scala 57:75]
    node _T_14 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 58:33]
    node _T_15 = eq(func7, UInt<1>("h0")) @[id_stage.scala 58:61]
    node _T_16 = and(_T_14, _T_15) @[id_stage.scala 58:51]
    node _T_17 = eq(func3, UInt<1>("h1")) @[id_stage.scala 58:89]
    node inst_sll = and(_T_16, _T_17) @[id_stage.scala 58:79]
    node _T_18 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 59:33]
    node _T_19 = eq(func7, UInt<1>("h0")) @[id_stage.scala 59:61]
    node _T_20 = and(_T_18, _T_19) @[id_stage.scala 59:51]
    node _T_21 = eq(func3, UInt<2>("h2")) @[id_stage.scala 59:89]
    node inst_slt = and(_T_20, _T_21) @[id_stage.scala 59:79]
    node _T_22 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 60:33]
    node _T_23 = eq(func7, UInt<1>("h0")) @[id_stage.scala 60:61]
    node _T_24 = and(_T_22, _T_23) @[id_stage.scala 60:51]
    node _T_25 = eq(func3, UInt<2>("h3")) @[id_stage.scala 60:89]
    node inst_sltu = and(_T_24, _T_25) @[id_stage.scala 60:79]
    node _T_26 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 61:33]
    node _T_27 = eq(func7, UInt<1>("h0")) @[id_stage.scala 61:61]
    node _T_28 = and(_T_26, _T_27) @[id_stage.scala 61:51]
    node _T_29 = eq(func3, UInt<3>("h4")) @[id_stage.scala 61:89]
    node inst_xor = and(_T_28, _T_29) @[id_stage.scala 61:79]
    node _T_30 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 62:33]
    node _T_31 = eq(func7, UInt<1>("h0")) @[id_stage.scala 62:61]
    node _T_32 = and(_T_30, _T_31) @[id_stage.scala 62:51]
    node _T_33 = eq(func3, UInt<3>("h5")) @[id_stage.scala 62:89]
    node inst_srl = and(_T_32, _T_33) @[id_stage.scala 62:79]
    node _T_34 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 63:33]
    node _T_35 = eq(func7, UInt<6>("h20")) @[id_stage.scala 63:61]
    node _T_36 = and(_T_34, _T_35) @[id_stage.scala 63:51]
    node _T_37 = eq(func3, UInt<3>("h5")) @[id_stage.scala 63:89]
    node inst_sra = and(_T_36, _T_37) @[id_stage.scala 63:79]
    node _T_38 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 64:33]
    node _T_39 = eq(func7, UInt<1>("h0")) @[id_stage.scala 64:61]
    node _T_40 = and(_T_38, _T_39) @[id_stage.scala 64:51]
    node _T_41 = eq(func3, UInt<3>("h6")) @[id_stage.scala 64:89]
    node inst_or = and(_T_40, _T_41) @[id_stage.scala 64:79]
    node _T_42 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 65:33]
    node _T_43 = eq(func7, UInt<1>("h0")) @[id_stage.scala 65:61]
    node _T_44 = and(_T_42, _T_43) @[id_stage.scala 65:51]
    node _T_45 = eq(func3, UInt<3>("h7")) @[id_stage.scala 65:89]
    node inst_and = and(_T_44, _T_45) @[id_stage.scala 65:79]
    node _T_46 = or(inst_sll, inst_srl) @[id_stage.scala 79:41]
    node _T_47 = or(_T_46, inst_sra) @[id_stage.scala 79:52]
    node _T_48 = or(inst_and, inst_or) @[id_stage.scala 80:41]
    node _T_49 = or(inst_add, inst_sub) @[id_stage.scala 81:41]
    node _T_50 = or(_T_49, inst_xor) @[id_stage.scala 81:52]
    node _T_51 = or(_T_50, inst_slt) @[id_stage.scala 81:63]
    node _T_52 = or(_T_51, inst_sltu) @[id_stage.scala 81:74]
    node id_alutype_temp_2 = _T_47 @[id_stage.scala 77:35 id_stage.scala 79:28]
    node id_alutype_temp_1 = _T_48 @[id_stage.scala 77:35 id_stage.scala 80:28]
    node _T_53 = cat(id_alutype_temp_2, id_alutype_temp_1) @[id_stage.scala 83:44]
    node id_alutype_temp_0 = _T_52 @[id_stage.scala 77:35 id_stage.scala 81:28]
    node _T_54 = cat(_T_53, id_alutype_temp_0) @[id_stage.scala 83:44]
    node _T_55 = eq(inst_add, UInt<1>("h1")) @[id_stage.scala 88:18]
    node _T_56 = eq(inst_sub, UInt<1>("h1")) @[id_stage.scala 89:18]
    node _T_57 = eq(inst_sll, UInt<1>("h1")) @[id_stage.scala 90:22]
    node _T_58 = eq(inst_slt, UInt<1>("h1")) @[id_stage.scala 91:22]
    node _T_59 = eq(inst_sltu, UInt<1>("h1")) @[id_stage.scala 92:22]
    node _T_60 = eq(inst_xor, UInt<1>("h1")) @[id_stage.scala 93:22]
    node _T_61 = eq(inst_srl, UInt<1>("h1")) @[id_stage.scala 94:22]
    node _T_62 = eq(inst_sra, UInt<1>("h1")) @[id_stage.scala 95:22]
    node _T_63 = eq(inst_or, UInt<1>("h1")) @[id_stage.scala 96:22]
    node _T_64 = eq(inst_and, UInt<1>("h1")) @[id_stage.scala 97:22]
    node _T_65 = mux(_T_64, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_66 = mux(_T_63, UInt<4>("h9"), _T_65) @[Mux.scala 98:16]
    node _T_67 = mux(_T_62, UInt<4>("h8"), _T_66) @[Mux.scala 98:16]
    node _T_68 = mux(_T_61, UInt<3>("h7"), _T_67) @[Mux.scala 98:16]
    node _T_69 = mux(_T_60, UInt<3>("h6"), _T_68) @[Mux.scala 98:16]
    node _T_70 = mux(_T_59, UInt<3>("h5"), _T_69) @[Mux.scala 98:16]
    node _T_71 = mux(_T_58, UInt<3>("h4"), _T_70) @[Mux.scala 98:16]
    node _T_72 = mux(_T_57, UInt<2>("h3"), _T_71) @[Mux.scala 98:16]
    node _T_73 = mux(_T_56, UInt<2>("h2"), _T_72) @[Mux.scala 98:16]
    node _T_74 = mux(_T_55, UInt<1>("h1"), _T_73) @[Mux.scala 98:16]
    io_id_alutype_o <= _T_54 @[id_stage.scala 83:25]
    io_id_aluop_o <= _T_74 @[id_stage.scala 87:23]
    io_id_wa_o <= rd @[id_stage.scala 134:20]
    io_id_wreg_o <= inst_add @[id_stage.scala 101:19]
    io_id_src1_o <= io_rd1 @[id_stage.scala 140:22]
    io_id_src2_o <= io_rd2 @[id_stage.scala 141:22]
    io_rreg1 <= inst_add @[id_stage.scala 120:15]
    io_ra1 <= rs1 @[id_stage.scala 128:16]
    io_rreg2 <= inst_add @[id_stage.scala 123:15]
    io_ra2 <= rs2 @[id_stage.scala 129:16]
