`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 1
 
 
 

`line 5 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
 

`line 7 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
 
`line 7 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 1
 
`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
 
 
 
 
 
 
 

`line 13 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
















`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 


`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 







`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 78 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 








`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 













`line 101 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 113 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 141 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 









`line 168 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 183 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 199 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 






`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 2
`line 7 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0


`line 9 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
module snitch_ssr_intersector import snitch_ssr_pkg::*; #(
  parameter int unsigned StreamctlDepth = 0,
  parameter type isect_mst_req_t = logic,
  parameter type isect_mst_rsp_t = logic,
  parameter type isect_slv_req_t = logic,
  parameter type isect_slv_rsp_t = logic
) (
  input  logic clk_i,
  input  logic rst_ni,

`line 19 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
  input  isect_mst_req_t [1:0]  mst_req_i,
  output isect_mst_rsp_t [1:0]  mst_rsp_o,
  input  isect_slv_req_t        slv_req_i,
  output isect_slv_rsp_t        slv_rsp_o,

`line 24 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
  output logic  streamctl_done_o,
  output logic  streamctl_valid_o,
  input  logic  streamctl_ready_i
);

`line 29 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
  logic isect_match, isect_mslag;
  logic isect_ena, meta_ena, merge_ena, mst_slv_ena;
  logic src_valid;
  logic dst_slv_ready, dst_str_ready, dst_all_ready;
  logic isect_done, isect_msout;

`line 35 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign isect_match  = (mst_req_i[1].idx == mst_req_i[0].idx);
  assign isect_mslag  = (mst_req_i[1].idx < mst_req_i[0].idx);

`line 39 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign isect_ena    = merge_ena | isect_match | isect_done;
  assign meta_ena     = ~isect_match & ~isect_done;
  assign merge_ena    = mst_req_i[1].merge & mst_req_i[0].merge;
  assign mst_slv_ena  = mst_req_i[1].slv_ena | mst_req_i[0].slv_ena;

`line 45 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign src_valid = mst_req_i[0].valid & mst_req_i[1].valid;

`line 48 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign dst_slv_ready  = ~mst_slv_ena | (slv_req_i.ena & slv_req_i.ready);
  assign dst_all_ready  = dst_slv_ready & dst_str_ready;

`line 52 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign isect_done = merge_ena ?
      (mst_req_i[0].done & mst_req_i[1].done) :
      (mst_req_i[0].done | mst_req_i[1].done);

`line 57 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  always_comb begin
    isect_msout = isect_mslag;
    if (mst_req_i[0].done) isect_msout = 1'b1;
    if (mst_req_i[1].done) isect_msout = 1'b0;
  end

`line 64 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign mst_rsp_o[0] = '{
    zero:   meta_ena &  merge_ena &  isect_msout,
    skip:   meta_ena & ~merge_ena & ~isect_msout,
    done:   isect_done,
    ready:  src_valid & dst_all_ready & (isect_ena | mst_rsp_o[0].zero | mst_rsp_o[0].skip)
  };

`line 72 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
  assign mst_rsp_o[1] = '{
    zero:   meta_ena &  merge_ena & ~isect_msout,
    skip:   meta_ena & ~merge_ena &  isect_msout,
    done:   isect_done,
    ready:  src_valid & dst_all_ready & (isect_ena | mst_rsp_o[1].zero | mst_rsp_o[1].skip)
  };

`line 79 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  assign slv_rsp_o = '{
    idx:    mst_req_i[isect_msout].idx,
    done:   isect_done,
    valid:  src_valid & dst_str_ready & isect_ena & slv_req_i.ena
  };

`line 86 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
   
  stream_fifo #(
    .FALL_THROUGH ( 0 ),
    .DEPTH        ( StreamctlDepth ),
    .DATA_WIDTH   ( 1 )
  ) i_fifo_streamctl (
    .clk_i,
    .rst_ni,
    .flush_i   ( 1'b0 ),
    .testmode_i( 1'b0 ),
    .usage_o   (  ),
    .data_i    ( isect_done ),
    .valid_i   ( src_valid & dst_slv_ready & isect_ena ),
    .ready_o   ( dst_str_ready      ),
    .data_o    ( streamctl_done_o   ),
    .valid_o   ( streamctl_valid_o  ),
    .ready_i   ( streamctl_ready_i  )
  );

`line 105 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 0
endmodule

`line 107 "/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv" 2
