Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr  3 22:04:25 2023
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file switch_voter_timing_summary_routed.rpt -pb switch_voter_timing_summary_routed.pb -rpx switch_voter_timing_summary_routed.rpx -warn_on_violation
| Design       : switch_voter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (225)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (225)
--------------------------------
 There are 225 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.245       -7.825                      7                   41        0.360        0.000                      0                   41        2.000        0.000                       0                   265  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.245       -7.825                      7                   41        0.360        0.000                      0                   41        2.000        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -1.245ns,  Total Violation       -7.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.083ns (33.635%)  route 4.110ns (66.365%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.401     2.830    ff_reg_reg_n_0_[4]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  voter_o[6]_i_7/O
                         net (fo=2, routed)           0.605     3.559    voter_o[6]_i_7_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.683 r  voter_o[6]_i_2/O
                         net (fo=1, routed)           0.433     4.116    voter_o[6]_i_2_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.240 r  voter_o[6]_i_1/O
                         net (fo=8, routed)           1.174     5.415    voter_o_temp[6]
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  ff_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     5.539    ff_reg[1]_i_13_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.937 r  ff_reg_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.937    ff_reg_reg[1]_i_7_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.051 r  ff_reg_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.051    ff_reg_reg[1]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.364 r  ff_reg_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.496     6.860    p_1_out[5]
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.306     7.166 r  ff_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.166    ff_reg[1]_i_1_n_0
    SLICE_X18Y65         FDRE                                         r  ff_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X18Y65         FDRE                                         r  ff_reg_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)        0.032     5.921    ff_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.921    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.224ns (35.935%)  route 3.965ns (64.065%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.236     2.665    ff_reg_reg_n_0_[4]
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  voter_o[5]_i_7/O
                         net (fo=2, routed)           0.607     3.396    voter_o[5]_i_7_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I1_O)        0.124     3.520 r  voter_o[5]_i_2/O
                         net (fo=1, routed)           0.670     4.191    voter_o[5]_i_2_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.315 r  voter_o[5]_i_1/O
                         net (fo=8, routed)           1.034     5.349    voter_o_temp[5]
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.473 r  ff_reg[3]_i_14/O
                         net (fo=1, routed)           0.000     5.473    ff_reg[3]_i_14_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.006 r  ff_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.006    ff_reg_reg[3]_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  ff_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.123    ff_reg_reg[3]_i_3_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.438 r  ff_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.417     6.855    p_1_out[3]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.307     7.162 r  ff_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.162    ff_reg[3]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.031     5.920    ff_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.235ns (36.905%)  route 3.821ns (63.095%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.236     2.665    ff_reg_reg_n_0_[4]
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  voter_o[5]_i_7/O
                         net (fo=2, routed)           0.607     3.396    voter_o[5]_i_7_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I1_O)        0.124     3.520 r  voter_o[5]_i_2/O
                         net (fo=1, routed)           0.670     4.191    voter_o[5]_i_2_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.315 r  voter_o[5]_i_1/O
                         net (fo=8, routed)           0.769     5.084    voter_o_temp[5]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.208 r  ff_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     5.208    ff_reg[5]_i_14_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.758 r  ff_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.758    ff_reg_reg[5]_i_7_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.872 r  ff_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.872    ff_reg_reg[5]_i_3_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.185 r  ff_reg_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.538     6.723    p_1_out[1]
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.306     7.029 r  ff_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.029    ff_reg[5]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.032     5.921    ff_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.921    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 2.224ns (36.806%)  route 3.818ns (63.194%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.236     2.665    ff_reg_reg_n_0_[4]
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  voter_o[5]_i_7/O
                         net (fo=2, routed)           0.607     3.396    voter_o[5]_i_7_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I1_O)        0.124     3.520 r  voter_o[5]_i_2/O
                         net (fo=1, routed)           0.670     4.191    voter_o[5]_i_2_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.315 r  voter_o[5]_i_1/O
                         net (fo=8, routed)           0.788     5.103    voter_o_temp[5]
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.227 r  ff_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     5.227    ff_reg[4]_i_14_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.760 r  ff_reg_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.760    ff_reg_reg[4]_i_7_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  ff_reg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.877    ff_reg_reg[4]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.192 r  ff_reg_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.516     6.708    p_1_out[2]
    SLICE_X9Y67          LUT2 (Prop_lut2_I0_O)        0.307     7.015 r  ff_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.015    ff_reg[4]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.032     5.921    ff_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.921    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 ff_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 2.198ns (36.285%)  route 3.860ns (63.715%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[3]/Q
                         net (fo=68, routed)          1.163     2.592    ff_reg_reg_n_0_[3]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.716 r  voter_o[2]_i_7/O
                         net (fo=2, routed)           0.613     3.329    voter_o[2]_i_7_n_0
    SLICE_X16Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.453 r  voter_o[2]_i_6/O
                         net (fo=1, routed)           0.598     4.052    voter_o[2]_i_6_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.176 r  voter_o[2]_i_1/O
                         net (fo=8, routed)           1.086     5.262    voter_o_temp[2]
    SLICE_X10Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  ff_reg[0]_i_15/O
                         net (fo=1, routed)           0.000     5.386    ff_reg[0]_i_15_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.899 r  ff_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    ff_reg_reg[0]_i_7_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  ff_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.016    ff_reg_reg[0]_i_3_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.331 r  ff_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.399     6.730    p_1_out[6]
    SLICE_X13Y70         LUT2 (Prop_lut2_I0_O)        0.301     7.031 r  ff_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.031    ff_reg[0]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.075     5.964    ff_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.121ns (35.361%)  route 3.877ns (64.639%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.144     2.573    ff_reg_reg_n_0_[4]
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  voter_o[15]_i_7/O
                         net (fo=2, routed)           0.815     3.512    voter_o[15]_i_7_n_0
    SLICE_X16Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.636 r  voter_o[15]_i_2/O
                         net (fo=1, routed)           0.645     4.280    voter_o[15]_i_2_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  voter_o[15]_i_1/O
                         net (fo=8, routed)           0.826     5.230    voter_o_temp[15]
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.354 r  ff_reg[6]_i_10/O
                         net (fo=1, routed)           0.000     5.354    ff_reg[6]_i_10_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  ff_reg_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    ff_reg_reg[6]_i_3_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.217 r  ff_reg_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.448     6.665    p_1_out[0]
    SLICE_X14Y69         LUT2 (Prop_lut2_I0_O)        0.306     6.971 r  ff_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.971    ff_reg[6]_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  ff_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X14Y69         FDRE                                         r  ff_reg_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.031     5.920    ff_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.235ns (37.471%)  route 3.730ns (62.529%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          1.236     2.665    ff_reg_reg_n_0_[4]
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.789 r  voter_o[5]_i_7/O
                         net (fo=2, routed)           0.607     3.396    voter_o[5]_i_7_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I1_O)        0.124     3.520 r  voter_o[5]_i_2/O
                         net (fo=1, routed)           0.670     4.191    voter_o[5]_i_2_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.315 r  voter_o[5]_i_1/O
                         net (fo=8, routed)           0.770     5.085    voter_o_temp[5]
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.209 r  ff_reg[2]_i_14/O
                         net (fo=1, routed)           0.000     5.209    ff_reg[2]_i_14_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.759 r  ff_reg_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.759    ff_reg_reg[2]_i_7_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  ff_reg_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.873    ff_reg_reg[2]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.186 r  ff_reg_reg[2]_i_2/O[3]
                         net (fo=1, routed)           0.445     6.632    p_1_out[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I0_O)        0.306     6.938 r  ff_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.938    ff_reg[2]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031     5.920    ff_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            n_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.856ns (19.748%)  route 3.479ns (80.252%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X18Y65         FDRE                                         r  ff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ff_reg_reg[1]/Q
                         net (fo=68, routed)          1.537     2.966    ff_reg_reg_n_0_[1]
    SLICE_X15Y73         LUT2 (Prop_lut2_I0_O)        0.124     3.090 r  n_reg[2]_i_4/O
                         net (fo=1, routed)           0.291     3.381    sum0_out[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.505 r  n_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     4.461    n_reg[2]_i_2_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.152     4.613 r  n_reg[1]_i_1/O
                         net (fo=1, routed)           0.695     5.308    n_reg[1]_i_1_n_0
    SLICE_X12Y65         FDSE                                         r  n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X12Y65         FDSE                                         r  n_reg_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X12Y65         FDSE (Setup_fdse_C_D)       -0.230     5.659    n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 ff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.966ns (21.779%)  route 3.469ns (78.221%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ff_reg_reg[0]/Q
                         net (fo=68, routed)          1.153     2.545    p_0_in
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.844 r  voter_o[13]_i_9/O
                         net (fo=3, routed)           0.709     3.553    voter_o[13]_i_9_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.677 r  voter_o[13]_i_5/O
                         net (fo=1, routed)           0.549     4.227    voter_o[13]_i_5_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124     4.351 r  voter_o[13]_i_1/O
                         net (fo=8, routed)           1.058     5.408    voter_o_temp[13]
    SLICE_X13Y67         FDRE                                         r  voter_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X13Y67         FDRE                                         r  voter_o_reg[13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.109     5.780    voter_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 ff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.966ns (21.955%)  route 3.434ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.973     0.973    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  ff_reg_reg[0]/Q
                         net (fo=68, routed)          1.107     2.499    p_0_in
    SLICE_X9Y63          LUT4 (Prop_lut4_I2_O)        0.299     2.798 r  voter_o[20]_i_9/O
                         net (fo=3, routed)           0.499     3.297    voter_o[20]_i_9_n_0
    SLICE_X10Y62         LUT5 (Prop_lut5_I4_O)        0.124     3.421 r  voter_o[20]_i_5/O
                         net (fo=1, routed)           0.660     4.082    voter_o[20]_i_5_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.206 r  voter_o[20]_i_1/O
                         net (fo=8, routed)           1.167     5.373    voter_o_temp[20]
    SLICE_X13Y67         FDRE                                         r  voter_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=264, unset)          0.924     5.924    clk
    SLICE_X13Y67         FDRE                                         r  voter_o_reg[20]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.101     5.788    voter_o_reg[20]
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ff_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.267%)  route 0.288ns (60.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ff_reg_reg[4]/Q
                         net (fo=68, routed)          0.288     0.839    ff_reg_reg_n_0_[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.045     0.884 r  ff_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.884    ff_reg[4]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.092     0.524    ff_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 ff_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.911%)  route 0.379ns (67.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ff_reg_reg[3]/Q
                         net (fo=68, routed)          0.379     0.930    ff_reg_reg_n_0_[3]
    SLICE_X13Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.975 r  ff_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.975    ff_reg[3]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X13Y68         FDRE                                         r  ff_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.092     0.524    ff_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ff_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.629%)  route 0.384ns (67.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ff_reg_reg[5]/Q
                         net (fo=100, routed)         0.384     0.935    ff_reg_reg_n_0_[5]
    SLICE_X13Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.980 r  ff_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.980    ff_reg[5]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X13Y70         FDRE                                         r  ff_reg_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.092     0.524    ff_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 ff_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.555%)  route 0.385ns (67.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ff_reg_reg[2]/Q
                         net (fo=68, routed)          0.385     0.936    ff_reg_reg_n_0_[2]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.045     0.981 r  ff_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.981    ff_reg[2]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X9Y67          FDRE                                         r  ff_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.092     0.524    ff_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 ff_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ff_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.201%)  route 0.392ns (67.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X14Y69         FDRE                                         r  ff_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ff_reg_reg[6]/Q
                         net (fo=100, routed)         0.392     0.943    ff_reg_reg_n_0_[6]
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.988 r  ff_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.988    ff_reg[6]_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  ff_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X14Y69         FDRE                                         r  ff_reg_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    ff_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 voter_i_ab_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.589%)  route 0.329ns (56.411%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X10Y72         FDRE                                         r  voter_i_ab_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  voter_i_ab_reg[216]/Q
                         net (fo=3, routed)           0.139     0.713    voter_i_ab_reg_n_0_[216]
    SLICE_X10Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.758 r  voter_o[24]_i_5/O
                         net (fo=1, routed)           0.190     0.948    voter_o[24]_i_5_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.993 r  voter_o[24]_i_1/O
                         net (fo=8, routed)           0.000     0.993    voter_o_temp[24]
    SLICE_X11Y71         FDRE                                         r  voter_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X11Y71         FDRE                                         r  voter_o_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.092     0.524    voter_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 voter_i_ab_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.364%)  route 0.332ns (56.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X16Y69         FDRE                                         r  voter_i_ab_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  voter_i_ab_reg[202]/Q
                         net (fo=3, routed)           0.166     0.741    voter_i_ab_reg_n_0_[202]
    SLICE_X16Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.786 r  voter_o[10]_i_5/O
                         net (fo=1, routed)           0.165     0.951    voter_o[10]_i_5_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.996 r  voter_o[10]_i_1/O
                         net (fo=8, routed)           0.000     0.996    voter_o_temp[10]
    SLICE_X17Y69         FDRE                                         r  voter_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X17Y69         FDRE                                         r  voter_o_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.091     0.523    voter_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 voter_i_ab_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.712%)  route 0.366ns (61.288%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X15Y72         FDRE                                         r  voter_i_ab_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_ab_reg[189]/Q
                         net (fo=3, routed)           0.157     0.708    voter_i_ab_reg_n_0_[189]
    SLICE_X15Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.753 r  voter_o[29]_i_6/O
                         net (fo=1, routed)           0.051     0.805    voter_o[29]_i_6_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.850 r  voter_o[29]_i_1/O
                         net (fo=8, routed)           0.157     1.007    voter_o_temp[29]
    SLICE_X15Y71         FDRE                                         r  voter_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X15Y71         FDRE                                         r  voter_o_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.066     0.498    voter_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 voter_i_ab_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.231ns (32.414%)  route 0.482ns (67.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X17Y70         FDRE                                         r  voter_i_ab_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_ab_reg[179]/Q
                         net (fo=3, routed)           0.151     0.702    voter_i_ab_reg_n_0_[179]
    SLICE_X16Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.747 r  voter_o[19]_i_6/O
                         net (fo=1, routed)           0.105     0.853    voter_o[19]_i_6_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.898 r  voter_o[19]_i_1/O
                         net (fo=8, routed)           0.225     1.123    voter_o_temp[19]
    SLICE_X17Y68         FDRE                                         r  voter_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X17Y68         FDRE                                         r  voter_o_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y68         FDRE (Hold_fdre_C_D)         0.066     0.498    voter_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 voter_i_ab_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            voter_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.038%)  route 0.490ns (67.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.410     0.410    clk
    SLICE_X7Y66          FDRE                                         r  voter_i_ab_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  voter_i_ab_reg[145]/Q
                         net (fo=2, routed)           0.099     0.650    voter_i_ab_reg_n_0_[145]
    SLICE_X6Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.695 r  voter_o[17]_i_3/O
                         net (fo=1, routed)           0.156     0.852    voter_o[17]_i_3_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  voter_o[17]_i_1/O
                         net (fo=8, routed)           0.234     1.131    voter_o_temp[17]
    SLICE_X7Y67          FDRE                                         r  voter_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=264, unset)          0.432     0.432    clk
    SLICE_X7Y67          FDRE                                         r  voter_o_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.066     0.498    voter_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.633    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X18Y65  ff_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X9Y67   ff_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y68  ff_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X9Y67   ff_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y70  ff_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y69  ff_reg_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X12Y65  n_reg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X8Y68   n_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y65   voter_i_ab_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X19Y68  voter_i_ab_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y65  ff_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y68  ff_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y70  ff_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y69  ff_reg_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X12Y65  n_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X8Y68   n_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y65   voter_i_ab_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X19Y68  voter_i_ab_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y65  ff_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X18Y65  ff_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y68  ff_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y68  ff_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X9Y67   ff_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y70  ff_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y70  ff_reg_reg[5]/C



