# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/Control_Logic.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/Game_Counter.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/Generator.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/LED_Shifter.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/MUX8_1.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Ring_Counter.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/Segment_Display.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Selector.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/State_Machine.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/new/countUD4L.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/new/Top_Level.v" \
"../../../../sfcCSE100Lab5.srcs/sources_1/imports/new/Edge_Detector.v" \
"../../../../sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v" \
"../../../../sfcCSE100Lab5.srcs/sim_1/imports/sfcCSE100Lab4/testTC.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
