Test case 9

Optimisations:
  Iverilog: 
  Verilator: -fno-const -O3
  CXXRTL: -O2
  CXXSLG: -O4
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  clk = 0
  inj_in_data_1755349247825_180 = 0
  rst = 0
  bus_in = a96be2bd

Mismatched outputs:
  bus_out:
    Verilator=10111101000000000110101110101001
    Iverilog=10111101111000100110101110101001
    CXXRTL=10111101111000100110101110101001
    CXXSLG=10111101111000100110101110101001
    CXXSLG_SV2V=10111101111000100110101110101001
    Xcelium=10111101111000100110101110101001
