;redcode
;assert 1
	SPL 0, <708
	CMP -209, <-120
	MOV -1, <-20
	MOV -907, <-20
	DJN -1, @-20
	SUB 0, 0
	SUB 0, 0
	SLT 12, @10
	SLT 12, @10
	SLT 210, 30
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	CMP @0, @2
	SUB @-127, 100
	CMP @-127, 100
	ADD #0, @0
	SLT 12, @10
	SUB @127, 106
	SUB 10, 12
	CMP -207, <-120
	CMP #72, @201
	SUB 10, 12
	ADD 270, 60
	SUB #72, @201
	MOV -7, <-20
	MOV -7, <-20
	SUB 12, @10
	SLT 12, @10
	CMP -207, <-120
	ADD #0, @0
	SLT 12, @10
	CMP -207, <-120
	SUB @199, 100
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	SUB #72, @201
	SUB #72, @201
	SUB @527, 106
	CMP @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <708
	MOV -1, <-20
	SPL 0
	MOV -7, <-20
