Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 15:03:40 2023
| Host         : RITHVIK-SHETTY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_cycle_computer_control_sets_placed.rpt
| Design       : single_cycle_computer
| Device       : xc7s100
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           17 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal        |         Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|  sc_cpu1/pc1/CO[0]          |                               | sc_cpu1/pc1/z_reg_i_10_0[0] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | sc_cpu1/pc1/PCOUT_reg[4]_0    |                             |                3 |             10 |         3.33 |
|  sc_cpu1/pc1/PCOUT_reg[0]_0 | sc_cpu1/pc1/inst_out_OBUF[14] |                             |                2 |             16 |         8.00 |
| ~clk_IBUF_BUFG              |                               | clrn_IBUF                   |               17 |             32 |         1.88 |
+-----------------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+


