Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:36:00 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_81 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_81/CK (DFFR_X1)                                     0.0000     0.0000 r
  R_81/Q (DFFR_X1)                                      0.6832     0.6832 f
  U1147/ZN (XNOR2_X2)                                   0.2654     0.9486 f
  U1149/ZN (INV_X1)                                     0.1175     1.0660 r
  U1152/ZN (INV_X1)                                     0.0477     1.1138 f
  U834/ZN (AOI22_X1)                                    0.4680     1.5817 r
  U909/ZN (NOR2_X1)                                     0.1164     1.6982 f
  U781/ZN (OAI21_X2)                                    0.2113     1.9095 r
  U943/ZN (NAND2_X2)                                    0.0895     1.9990 f
  U942/ZN (NAND2_X2)                                    0.0845     2.0835 r
  U710/ZN (NAND2_X2)                                    0.0586     2.1421 f
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.1421 f
  data arrival time                                                2.1421

  clock clk (rise edge)                                 2.4900     2.4900
  clock network delay (ideal)                           0.0000     2.4900
  clock uncertainty                                    -0.0500     2.4400
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.4400 r
  library setup time                                   -0.2977     2.1423
  data required time                                               2.1423
  --------------------------------------------------------------------------
  data required time                                               2.1423
  data arrival time                                               -2.1421
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
