
RM_C_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015b50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  08015ce0  08015ce0  00025ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080163a0  080163a0  000302ac  2**0
                  CONTENTS
  4 .ARM          00000008  080163a0  080163a0  000263a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080163a8  080163a8  000302ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080163a8  080163a8  000263a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080163ac  080163ac  000263ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ac  20000000  080163b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000302ac  2**0
                  CONTENTS
 10 .bss          000074a4  200002ac  200002ac  000302ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007750  20007750  000302ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000302ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003425f  00000000  00000000  000302dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000778e  00000000  00000000  0006453b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000026e8  00000000  00000000  0006bcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000023b8  00000000  00000000  0006e3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b879  00000000  00000000  00070770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00034ddc  00000000  00000000  0009bfe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3de3  00000000  00000000  000d0dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001b4ba8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ac70  00000000  00000000  001b4bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002ac 	.word	0x200002ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015cc8 	.word	0x08015cc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002b0 	.word	0x200002b0
 80001cc:	08015cc8 	.word	0x08015cc8

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468e      	mov	lr, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14d      	bne.n	8000c72 <__udivmoddi4+0xaa>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4694      	mov	ip, r2
 8000bda:	d969      	bls.n	8000cb0 <__udivmoddi4+0xe8>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b152      	cbz	r2, 8000bf8 <__udivmoddi4+0x30>
 8000be2:	fa01 f302 	lsl.w	r3, r1, r2
 8000be6:	f1c2 0120 	rsb	r1, r2, #32
 8000bea:	fa20 f101 	lsr.w	r1, r0, r1
 8000bee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bf6:	4094      	lsls	r4, r2
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	0c21      	lsrs	r1, r4, #16
 8000bfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000c02:	fa1f f78c 	uxth.w	r7, ip
 8000c06:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c0e:	fb06 f107 	mul.w	r1, r6, r7
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x64>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1e:	f080 811f 	bcs.w	8000e60 <__udivmoddi4+0x298>
 8000c22:	4299      	cmp	r1, r3
 8000c24:	f240 811c 	bls.w	8000e60 <__udivmoddi4+0x298>
 8000c28:	3e02      	subs	r6, #2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	1a5b      	subs	r3, r3, r1
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3c:	fb00 f707 	mul.w	r7, r0, r7
 8000c40:	42a7      	cmp	r7, r4
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x92>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	f080 810a 	bcs.w	8000e64 <__udivmoddi4+0x29c>
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	f240 8107 	bls.w	8000e64 <__udivmoddi4+0x29c>
 8000c56:	4464      	add	r4, ip
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	1be4      	subs	r4, r4, r7
 8000c60:	2600      	movs	r6, #0
 8000c62:	b11d      	cbz	r5, 8000c6c <__udivmoddi4+0xa4>
 8000c64:	40d4      	lsrs	r4, r2
 8000c66:	2300      	movs	r3, #0
 8000c68:	e9c5 4300 	strd	r4, r3, [r5]
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0xc2>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80ef 	beq.w	8000e5a <__udivmoddi4+0x292>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x160>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xd4>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80f9 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0e0      	beq.n	8000c6c <__udivmoddi4+0xa4>
 8000caa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cae:	e7dd      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000cb0:	b902      	cbnz	r2, 8000cb4 <__udivmoddi4+0xec>
 8000cb2:	deff      	udf	#255	; 0xff
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f040 8092 	bne.w	8000de2 <__udivmoddi4+0x21a>
 8000cbe:	eba1 010c 	sub.w	r1, r1, ip
 8000cc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	2601      	movs	r6, #1
 8000ccc:	0c20      	lsrs	r0, r4, #16
 8000cce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cda:	fb0e f003 	mul.w	r0, lr, r3
 8000cde:	4288      	cmp	r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x12c>
 8000ce2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x12a>
 8000cec:	4288      	cmp	r0, r1
 8000cee:	f200 80cb 	bhi.w	8000e88 <__udivmoddi4+0x2c0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	1a09      	subs	r1, r1, r0
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000d00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d04:	fb0e fe00 	mul.w	lr, lr, r0
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x156>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x154>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f200 80bb 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d26:	e79c      	b.n	8000c62 <__udivmoddi4+0x9a>
 8000d28:	f1c6 0720 	rsb	r7, r6, #32
 8000d2c:	40b3      	lsls	r3, r6
 8000d2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d36:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	431c      	orrs	r4, r3
 8000d40:	40f9      	lsrs	r1, r7
 8000d42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d46:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d4e:	0c20      	lsrs	r0, r4, #16
 8000d50:	fa1f fe8c 	uxth.w	lr, ip
 8000d54:	fb09 1118 	mls	r1, r9, r8, r1
 8000d58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d60:	4288      	cmp	r0, r1
 8000d62:	fa02 f206 	lsl.w	r2, r2, r6
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b8>
 8000d68:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d70:	f080 8088 	bcs.w	8000e84 <__udivmoddi4+0x2bc>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f240 8085 	bls.w	8000e84 <__udivmoddi4+0x2bc>
 8000d7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7e:	4461      	add	r1, ip
 8000d80:	1a09      	subs	r1, r1, r0
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d88:	fb09 1110 	mls	r1, r9, r0, r1
 8000d8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d94:	458e      	cmp	lr, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1e2>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da0:	d26c      	bcs.n	8000e7c <__udivmoddi4+0x2b4>
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d96a      	bls.n	8000e7c <__udivmoddi4+0x2b4>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4461      	add	r1, ip
 8000daa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dae:	fba0 9402 	umull	r9, r4, r0, r2
 8000db2:	eba1 010e 	sub.w	r1, r1, lr
 8000db6:	42a1      	cmp	r1, r4
 8000db8:	46c8      	mov	r8, r9
 8000dba:	46a6      	mov	lr, r4
 8000dbc:	d356      	bcc.n	8000e6c <__udivmoddi4+0x2a4>
 8000dbe:	d053      	beq.n	8000e68 <__udivmoddi4+0x2a0>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x212>
 8000dc2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dc6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dca:	fa01 f707 	lsl.w	r7, r1, r7
 8000dce:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd2:	40f1      	lsrs	r1, r6
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dda:	2600      	movs	r6, #0
 8000ddc:	4631      	mov	r1, r6
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	40d8      	lsrs	r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa21 f303 	lsr.w	r3, r1, r3
 8000df0:	4091      	lsls	r1, r2
 8000df2:	4301      	orrs	r1, r0
 8000df4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df8:	fa1f fe8c 	uxth.w	lr, ip
 8000dfc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e00:	fb07 3610 	mls	r6, r7, r0, r3
 8000e04:	0c0b      	lsrs	r3, r1, #16
 8000e06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x260>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1e:	d22f      	bcs.n	8000e80 <__udivmoddi4+0x2b8>
 8000e20:	429e      	cmp	r6, r3
 8000e22:	d92d      	bls.n	8000e80 <__udivmoddi4+0x2b8>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	b289      	uxth	r1, r1
 8000e2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e30:	fb07 3316 	mls	r3, r7, r6, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb06 f30e 	mul.w	r3, r6, lr
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x28a>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e48:	d216      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d914      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4e:	3e02      	subs	r6, #2
 8000e50:	4461      	add	r1, ip
 8000e52:	1ac9      	subs	r1, r1, r3
 8000e54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e58:	e738      	b.n	8000ccc <__udivmoddi4+0x104>
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e705      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e3      	b.n	8000c2c <__udivmoddi4+0x64>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6f8      	b.n	8000c5a <__udivmoddi4+0x92>
 8000e68:	454b      	cmp	r3, r9
 8000e6a:	d2a9      	bcs.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7a3      	b.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e78:	4646      	mov	r6, r8
 8000e7a:	e7ea      	b.n	8000e52 <__udivmoddi4+0x28a>
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	e794      	b.n	8000daa <__udivmoddi4+0x1e2>
 8000e80:	4640      	mov	r0, r8
 8000e82:	e7d1      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e84:	46d0      	mov	r8, sl
 8000e86:	e77b      	b.n	8000d80 <__udivmoddi4+0x1b8>
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	e732      	b.n	8000cf4 <__udivmoddi4+0x12c>
 8000e8e:	4630      	mov	r0, r6
 8000e90:	e709      	b.n	8000ca6 <__udivmoddi4+0xde>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e742      	b.n	8000d1e <__udivmoddi4+0x156>

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <Chassis_Ctrl>:
 * @brief	根据设定好的目标速度进行PID运算
 * @param	无
 * @retval	向底盘电机发送的can数据
 */
void Chassis_Ctrl(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
				//功率限制
		//Chassis_PowerCtrl();
		for(int i=1;i<5;i++)
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	e063      	b.n	8000f70 <Chassis_Ctrl+0xd4>
			{
				PID_Incr(&PID_Motor_Speed[i],Motor[i].speed,Motor[i].target_speed);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2234      	movs	r2, #52	; 0x34
 8000eac:	fb02 f303 	mul.w	r3, r2, r3
 8000eb0:	4a33      	ldr	r2, [pc, #204]	; (8000f80 <Chassis_Ctrl+0xe4>)
 8000eb2:	1899      	adds	r1, r3, r2
 8000eb4:	4833      	ldr	r0, [pc, #204]	; (8000f84 <Chassis_Ctrl+0xe8>)
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	4413      	add	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4403      	add	r3, r0
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec8:	ee07 3a90 	vmov	s15, r3
 8000ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ed0:	482c      	ldr	r0, [pc, #176]	; (8000f84 <Chassis_Ctrl+0xe8>)
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4413      	add	r3, r2
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	4403      	add	r3, r0
 8000ede:	330c      	adds	r3, #12
 8000ee0:	ed93 7a00 	vldr	s14, [r3]
 8000ee4:	eef0 0a47 	vmov.f32	s1, s14
 8000ee8:	eeb0 0a67 	vmov.f32	s0, s15
 8000eec:	4608      	mov	r0, r1
 8000eee:	f003 f9e7 	bl	80042c0 <PID_Incr>
				Chassis_ctrl[i-1] += PID_Motor_Speed[i].Output;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000ef8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000efc:	ee07 3a90 	vmov	s15, r3
 8000f00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f04:	4a1e      	ldr	r2, [pc, #120]	; (8000f80 <Chassis_Ctrl+0xe4>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2134      	movs	r1, #52	; 0x34
 8000f0a:	fb01 f303 	mul.w	r3, r1, r3
 8000f0e:	4413      	add	r3, r2
 8000f10:	3320      	adds	r3, #32
 8000f12:	edd3 7a00 	vldr	s15, [r3]
 8000f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f22:	ee17 2a90 	vmov	r2, s15
 8000f26:	b211      	sxth	r1, r2
 8000f28:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000f2a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]>16384)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	4a15      	ldr	r2, [pc, #84]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000f34:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000f3c:	dd06      	ble.n	8000f4c <Chassis_Ctrl+0xb0>
					Chassis_ctrl[i-1] = 16384;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	3b01      	subs	r3, #1
 8000f42:	4a11      	ldr	r2, [pc, #68]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000f44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]<-16384)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000f52:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f56:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 8000f5a:	da06      	bge.n	8000f6a <Chassis_Ctrl+0xce>
					Chassis_ctrl[i-1] = -16384;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	4a09      	ldr	r2, [pc, #36]	; (8000f88 <Chassis_Ctrl+0xec>)
 8000f62:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000f66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=1;i<5;i++)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	dd98      	ble.n	8000ea8 <Chassis_Ctrl+0xc>
			}

}
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000780 	.word	0x20000780
 8000f84:	20000ac0 	.word	0x20000ac0
 8000f88:	200002c8 	.word	0x200002c8
 8000f8c:	00000000 	.word	0x00000000

08000f90 <Chassis_Move>:
 * @brief	底盘全向移动，根据设定好的x、y轴速度和角速度解算出各个轮子线速度
 * @param	底盘x、y轴目标速度（speed_x speed_y) 角速度（omega）
 * @retval	每个电机目标速度（target_speed)
 */
void Chassis_Move(void)
{
 8000f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
	//麦轮底盘解算
	Motor[1].target_speed = -(speed_x - speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8000f98:	4bb5      	ldr	r3, [pc, #724]	; (8001270 <Chassis_Move+0x2e0>)
 8000f9a:	ed93 7a00 	vldr	s14, [r3]
 8000f9e:	4bb5      	ldr	r3, [pc, #724]	; (8001274 <Chassis_Move+0x2e4>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fa8:	ee17 0a90 	vmov	r0, s15
 8000fac:	f7ff fa74 	bl	8000498 <__aeabi_f2d>
 8000fb0:	4682      	mov	sl, r0
 8000fb2:	468b      	mov	fp, r1
 8000fb4:	4bb0      	ldr	r3, [pc, #704]	; (8001278 <Chassis_Move+0x2e8>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff fa6d 	bl	8000498 <__aeabi_f2d>
 8000fbe:	f04f 0200 	mov.w	r2, #0
 8000fc2:	4bae      	ldr	r3, [pc, #696]	; (800127c <Chassis_Move+0x2ec>)
 8000fc4:	f7ff fac0 	bl	8000548 <__aeabi_dmul>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4610      	mov	r0, r2
 8000fce:	4619      	mov	r1, r3
 8000fd0:	a39f      	add	r3, pc, #636	; (adr r3, 8001250 <Chassis_Move+0x2c0>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff fab7 	bl	8000548 <__aeabi_dmul>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4650      	mov	r0, sl
 8000fe0:	4659      	mov	r1, fp
 8000fe2:	f7ff f8fb 	bl	80001dc <__adddf3>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4690      	mov	r8, r2
 8000fec:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	4ba2      	ldr	r3, [pc, #648]	; (8001280 <Chassis_Move+0x2f0>)
 8000ff6:	4640      	mov	r0, r8
 8000ff8:	4649      	mov	r1, r9
 8000ffa:	f7ff faa5 	bl	8000548 <__aeabi_dmul>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	a394      	add	r3, pc, #592	; (adr r3, 8001258 <Chassis_Move+0x2c8>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff fbc6 	bl	800079c <__aeabi_ddiv>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4610      	mov	r0, r2
 8001016:	4619      	mov	r1, r3
 8001018:	a391      	add	r3, pc, #580	; (adr r3, 8001260 <Chassis_Move+0x2d0>)
 800101a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101e:	f7ff fa93 	bl	8000548 <__aeabi_dmul>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	a38f      	add	r3, pc, #572	; (adr r3, 8001268 <Chassis_Move+0x2d8>)
 800102c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001030:	f7ff fbb4 	bl	800079c <__aeabi_ddiv>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	f7ff fd5c 	bl	8000af8 <__aeabi_d2f>
 8001040:	4603      	mov	r3, r0
 8001042:	4a90      	ldr	r2, [pc, #576]	; (8001284 <Chassis_Move+0x2f4>)
 8001044:	6213      	str	r3, [r2, #32]
	Motor[2].target_speed = (speed_x + speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8001046:	4b8a      	ldr	r3, [pc, #552]	; (8001270 <Chassis_Move+0x2e0>)
 8001048:	ed93 7a00 	vldr	s14, [r3]
 800104c:	4b89      	ldr	r3, [pc, #548]	; (8001274 <Chassis_Move+0x2e4>)
 800104e:	edd3 7a00 	vldr	s15, [r3]
 8001052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001056:	ee17 0a90 	vmov	r0, s15
 800105a:	f7ff fa1d 	bl	8000498 <__aeabi_f2d>
 800105e:	4680      	mov	r8, r0
 8001060:	4689      	mov	r9, r1
 8001062:	4b85      	ldr	r3, [pc, #532]	; (8001278 <Chassis_Move+0x2e8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fa16 	bl	8000498 <__aeabi_f2d>
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	4b82      	ldr	r3, [pc, #520]	; (800127c <Chassis_Move+0x2ec>)
 8001072:	f7ff fa69 	bl	8000548 <__aeabi_dmul>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	a374      	add	r3, pc, #464	; (adr r3, 8001250 <Chassis_Move+0x2c0>)
 8001080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001084:	f7ff fa60 	bl	8000548 <__aeabi_dmul>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4640      	mov	r0, r8
 800108e:	4649      	mov	r1, r9
 8001090:	f7ff f8a2 	bl	80001d8 <__aeabi_dsub>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b77      	ldr	r3, [pc, #476]	; (8001280 <Chassis_Move+0x2f0>)
 80010a2:	f7ff fa51 	bl	8000548 <__aeabi_dmul>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	a36a      	add	r3, pc, #424	; (adr r3, 8001258 <Chassis_Move+0x2c8>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff fb72 	bl	800079c <__aeabi_ddiv>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	a367      	add	r3, pc, #412	; (adr r3, 8001260 <Chassis_Move+0x2d0>)
 80010c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c6:	f7ff fa3f 	bl	8000548 <__aeabi_dmul>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4610      	mov	r0, r2
 80010d0:	4619      	mov	r1, r3
 80010d2:	a365      	add	r3, pc, #404	; (adr r3, 8001268 <Chassis_Move+0x2d8>)
 80010d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d8:	f7ff fb60 	bl	800079c <__aeabi_ddiv>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	f7ff fd08 	bl	8000af8 <__aeabi_d2f>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4a66      	ldr	r2, [pc, #408]	; (8001284 <Chassis_Move+0x2f4>)
 80010ec:	6353      	str	r3, [r2, #52]	; 0x34
	Motor[3].target_speed = (speed_x - speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 80010ee:	4b60      	ldr	r3, [pc, #384]	; (8001270 <Chassis_Move+0x2e0>)
 80010f0:	ed93 7a00 	vldr	s14, [r3]
 80010f4:	4b5f      	ldr	r3, [pc, #380]	; (8001274 <Chassis_Move+0x2e4>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
 80010fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fe:	ee17 0a90 	vmov	r0, s15
 8001102:	f7ff f9c9 	bl	8000498 <__aeabi_f2d>
 8001106:	4680      	mov	r8, r0
 8001108:	4689      	mov	r9, r1
 800110a:	4b5b      	ldr	r3, [pc, #364]	; (8001278 <Chassis_Move+0x2e8>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f9c2 	bl	8000498 <__aeabi_f2d>
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b58      	ldr	r3, [pc, #352]	; (800127c <Chassis_Move+0x2ec>)
 800111a:	f7ff fa15 	bl	8000548 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	a34a      	add	r3, pc, #296	; (adr r3, 8001250 <Chassis_Move+0x2c0>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	f7ff fa0c 	bl	8000548 <__aeabi_dmul>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4640      	mov	r0, r8
 8001136:	4649      	mov	r1, r9
 8001138:	f7ff f84e 	bl	80001d8 <__aeabi_dsub>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b4d      	ldr	r3, [pc, #308]	; (8001280 <Chassis_Move+0x2f0>)
 800114a:	f7ff f9fd 	bl	8000548 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
 8001156:	a340      	add	r3, pc, #256	; (adr r3, 8001258 <Chassis_Move+0x2c8>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff fb1e 	bl	800079c <__aeabi_ddiv>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	a33d      	add	r3, pc, #244	; (adr r3, 8001260 <Chassis_Move+0x2d0>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff f9eb 	bl	8000548 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4610      	mov	r0, r2
 8001178:	4619      	mov	r1, r3
 800117a:	a33b      	add	r3, pc, #236	; (adr r3, 8001268 <Chassis_Move+0x2d8>)
 800117c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001180:	f7ff fb0c 	bl	800079c <__aeabi_ddiv>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff fcb4 	bl	8000af8 <__aeabi_d2f>
 8001190:	4603      	mov	r3, r0
 8001192:	4a3c      	ldr	r2, [pc, #240]	; (8001284 <Chassis_Move+0x2f4>)
 8001194:	6493      	str	r3, [r2, #72]	; 0x48
	Motor[4].target_speed = -(speed_x + speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8001196:	4b36      	ldr	r3, [pc, #216]	; (8001270 <Chassis_Move+0x2e0>)
 8001198:	ed93 7a00 	vldr	s14, [r3]
 800119c:	4b35      	ldr	r3, [pc, #212]	; (8001274 <Chassis_Move+0x2e4>)
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a6:	ee17 0a90 	vmov	r0, s15
 80011aa:	f7ff f975 	bl	8000498 <__aeabi_f2d>
 80011ae:	4680      	mov	r8, r0
 80011b0:	4689      	mov	r9, r1
 80011b2:	4b31      	ldr	r3, [pc, #196]	; (8001278 <Chassis_Move+0x2e8>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f96e 	bl	8000498 <__aeabi_f2d>
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	4b2e      	ldr	r3, [pc, #184]	; (800127c <Chassis_Move+0x2ec>)
 80011c2:	f7ff f9c1 	bl	8000548 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	a320      	add	r3, pc, #128	; (adr r3, 8001250 <Chassis_Move+0x2c0>)
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	f7ff f9b8 	bl	8000548 <__aeabi_dmul>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4640      	mov	r0, r8
 80011de:	4649      	mov	r1, r9
 80011e0:	f7fe fffc 	bl	80001dc <__adddf3>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4614      	mov	r4, r2
 80011ea:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	4b23      	ldr	r3, [pc, #140]	; (8001280 <Chassis_Move+0x2f0>)
 80011f4:	4620      	mov	r0, r4
 80011f6:	4629      	mov	r1, r5
 80011f8:	f7ff f9a6 	bl	8000548 <__aeabi_dmul>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	a314      	add	r3, pc, #80	; (adr r3, 8001258 <Chassis_Move+0x2c8>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff fac7 	bl	800079c <__aeabi_ddiv>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	a312      	add	r3, pc, #72	; (adr r3, 8001260 <Chassis_Move+0x2d0>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff f994 	bl	8000548 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	a30f      	add	r3, pc, #60	; (adr r3, 8001268 <Chassis_Move+0x2d8>)
 800122a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122e:	f7ff fab5 	bl	800079c <__aeabi_ddiv>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fc5d 	bl	8000af8 <__aeabi_d2f>
 800123e:	4603      	mov	r3, r0
 8001240:	4a10      	ldr	r2, [pc, #64]	; (8001284 <Chassis_Move+0x2f4>)
 8001242:	65d3      	str	r3, [r2, #92]	; 0x5c
	//限制最大转速
	for(int i=1;i<5;i++)
 8001244:	2301      	movs	r3, #1
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	e05c      	b.n	8001304 <Chassis_Move+0x374>
	{
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
			for(int i=1;i<5;i++)
 800124a:	2301      	movs	r3, #1
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	e03f      	b.n	80012d0 <Chassis_Move+0x340>
 8001250:	147ae148 	.word	0x147ae148
 8001254:	3fe947ae 	.word	0x3fe947ae
 8001258:	40000000 	.word	0x40000000
 800125c:	3fde28c7 	.word	0x3fde28c7
 8001260:	00000000 	.word	0x00000000
 8001264:	40ac0e00 	.word	0x40ac0e00
 8001268:	00000000 	.word	0x00000000
 800126c:	40676000 	.word	0x40676000
 8001270:	200002d0 	.word	0x200002d0
 8001274:	200002d4 	.word	0x200002d4
 8001278:	200002d8 	.word	0x200002d8
 800127c:	3fe00000 	.word	0x3fe00000
 8001280:	404e0000 	.word	0x404e0000
 8001284:	20000ac0 	.word	0x20000ac0
		{
				Motor[i].target_speed*=0.9;
 8001288:	4927      	ldr	r1, [pc, #156]	; (8001328 <Chassis_Move+0x398>)
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	4613      	mov	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	440b      	add	r3, r1
 8001296:	330c      	adds	r3, #12
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f8fc 	bl	8000498 <__aeabi_f2d>
 80012a0:	a31d      	add	r3, pc, #116	; (adr r3, 8001318 <Chassis_Move+0x388>)
 80012a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a6:	f7ff f94f 	bl	8000548 <__aeabi_dmul>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fc21 	bl	8000af8 <__aeabi_d2f>
 80012b6:	4601      	mov	r1, r0
 80012b8:	481b      	ldr	r0, [pc, #108]	; (8001328 <Chassis_Move+0x398>)
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4403      	add	r3, r0
 80012c6:	330c      	adds	r3, #12
 80012c8:	6019      	str	r1, [r3, #0]
			for(int i=1;i<5;i++)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	3301      	adds	r3, #1
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	2b04      	cmp	r3, #4
 80012d4:	ddd8      	ble.n	8001288 <Chassis_Move+0x2f8>
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
 80012d6:	4914      	ldr	r1, [pc, #80]	; (8001328 <Chassis_Move+0x398>)
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	330c      	adds	r3, #12
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff f8d5 	bl	8000498 <__aeabi_f2d>
 80012ee:	a30c      	add	r3, pc, #48	; (adr r3, 8001320 <Chassis_Move+0x390>)
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff fbb8 	bl	8000a68 <__aeabi_dcmpgt>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1a5      	bne.n	800124a <Chassis_Move+0x2ba>
	for(int i=1;i<5;i++)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	3301      	adds	r3, #1
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b04      	cmp	r3, #4
 8001308:	dde5      	ble.n	80012d6 <Chassis_Move+0x346>
		}
	}
	//底盘控制
	Chassis_Ctrl();
 800130a:	f7ff fdc7 	bl	8000e9c <Chassis_Ctrl>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001318:	cccccccd 	.word	0xcccccccd
 800131c:	3feccccc 	.word	0x3feccccc
 8001320:	d015e75c 	.word	0xd015e75c
 8001324:	40c0e0b8 	.word	0x40c0e0b8
 8001328:	20000ac0 	.word	0x20000ac0

0800132c <Chassis_Follow>:
 * @brief	底盘跟随状态
 * @param	底盘与云台相对夹角
 * @retval	底盘目标角速度
 */
void Chassis_Follow(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	PID_Origin(&PID_Motor_Angle[Chassis_Angle_ID], Motor[Motor_Yaw_ID].angle, 3430);
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <Chassis_Follow+0x34>)
 8001332:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133e:	eddf 0a09 	vldr	s1, [pc, #36]	; 8001364 <Chassis_Follow+0x38>
 8001342:	eeb0 0a67 	vmov.f32	s0, s15
 8001346:	4808      	ldr	r0, [pc, #32]	; (8001368 <Chassis_Follow+0x3c>)
 8001348:	f002 feb0 	bl	80040ac <PID_Origin>
	//底盘角度环,以底盘与云台的相对角度为输入
	omega = -PID_Motor_Angle[Chassis_Angle_ID].Output;
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <Chassis_Follow+0x3c>)
 800134e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001352:	eef1 7a67 	vneg.f32	s15, s15
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <Chassis_Follow+0x40>)
 8001358:	edc3 7a00 	vstr	s15, [r3]
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000ac0 	.word	0x20000ac0
 8001364:	45566000 	.word	0x45566000
 8001368:	20000920 	.word	0x20000920
 800136c:	200002d8 	.word	0x200002d8

08001370 <Chassis_Spin>:
 * @brief	小陀螺状态
 * @param	无
 * @retval	底盘目标角速度
 */
void Chassis_Spin(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	static float spin_count;

	spin_count += 0.01;
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <Chassis_Spin+0x90>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f88d 	bl	8000498 <__aeabi_f2d>
 800137e:	a31e      	add	r3, pc, #120	; (adr r3, 80013f8 <Chassis_Spin+0x88>)
 8001380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001384:	f7fe ff2a 	bl	80001dc <__adddf3>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4610      	mov	r0, r2
 800138e:	4619      	mov	r1, r3
 8001390:	f7ff fbb2 	bl	8000af8 <__aeabi_d2f>
 8001394:	4603      	mov	r3, r0
 8001396:	4a1a      	ldr	r2, [pc, #104]	; (8001400 <Chassis_Spin+0x90>)
 8001398:	6013      	str	r3, [r2, #0]

	if(spin_count >= PI)
 800139a:	4b19      	ldr	r3, [pc, #100]	; (8001400 <Chassis_Spin+0x90>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001404 <Chassis_Spin+0x94>
 80013a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ac:	db0a      	blt.n	80013c4 <Chassis_Spin+0x54>
		spin_count -= 2*PI;
 80013ae:	4b14      	ldr	r3, [pc, #80]	; (8001400 <Chassis_Spin+0x90>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001408 <Chassis_Spin+0x98>
 80013b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013bc:	4b10      	ldr	r3, [pc, #64]	; (8001400 <Chassis_Spin+0x90>)
 80013be:	edc3 7a00 	vstr	s15, [r3]
 80013c2:	e013      	b.n	80013ec <Chassis_Spin+0x7c>
	else if(spin_count <= -PI)
 80013c4:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <Chassis_Spin+0x90>)
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800140c <Chassis_Spin+0x9c>
 80013ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	d809      	bhi.n	80013ec <Chassis_Spin+0x7c>
		spin_count += 2*PI;
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <Chassis_Spin+0x90>)
 80013da:	edd3 7a00 	vldr	s15, [r3]
 80013de:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001408 <Chassis_Spin+0x98>
 80013e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <Chassis_Spin+0x90>)
 80013e8:	edc3 7a00 	vstr	s15, [r3]

//	omega = 1.5 + fabs(sin(spin_count));
	omega = 2.5;
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <Chassis_Spin+0xa0>)
 80013ee:	4a09      	ldr	r2, [pc, #36]	; (8001414 <Chassis_Spin+0xa4>)
 80013f0:	601a      	str	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	47ae147b 	.word	0x47ae147b
 80013fc:	3f847ae1 	.word	0x3f847ae1
 8001400:	200002e8 	.word	0x200002e8
 8001404:	40490fdb 	.word	0x40490fdb
 8001408:	40c90fdb 	.word	0x40c90fdb
 800140c:	c0490fdb 	.word	0xc0490fdb
 8001410:	200002d8 	.word	0x200002d8
 8001414:	40200000 	.word	0x40200000

08001418 <Chassis_angleTransform>:
 * @brief	云台速度解算到底盘
 * @param	控制器输入的x、y轴角速度
 * @retval	底盘x、y轴目标速度
 */
void Chassis_angleTransform(void)
{
 8001418:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
	uint16_t temp;
	temp = (Motor[Motor_Yaw_ID].angle - 3392);
 8001420:	4b66      	ldr	r3, [pc, #408]	; (80015bc <Chassis_angleTransform+0x1a4>)
 8001422:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8001426:	f5a3 6354 	sub.w	r3, r3, #3392	; 0xd40
 800142a:	80fb      	strh	r3, [r7, #6]
	if(temp>=4096)
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001432:	d303      	bcc.n	800143c <Chassis_angleTransform+0x24>
		temp = -(8192-temp);
 8001434:	88fb      	ldrh	r3, [r7, #6]
 8001436:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800143a:	80fb      	strh	r3, [r7, #6]
	angle_rad = temp*PI/4096;
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001446:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80015c0 <Chassis_angleTransform+0x1a8>
 800144a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800144e:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80015c4 <Chassis_angleTransform+0x1ac>
 8001452:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001456:	4b5c      	ldr	r3, [pc, #368]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 8001458:	edc3 7a00 	vstr	s15, [r3]
	angle_rad = temp*PI/4096;
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001466:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80015c0 <Chassis_angleTransform+0x1a8>
 800146a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800146e:	eddf 6a55 	vldr	s13, [pc, #340]	; 80015c4 <Chassis_angleTransform+0x1ac>
 8001472:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001476:	4b54      	ldr	r3, [pc, #336]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 8001478:	edc3 7a00 	vstr	s15, [r3]

	if(angle_rad <= -PI)
 800147c:	4b52      	ldr	r3, [pc, #328]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 800147e:	edd3 7a00 	vldr	s15, [r3]
 8001482:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80015cc <Chassis_angleTransform+0x1b4>
 8001486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800148a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148e:	d809      	bhi.n	80014a4 <Chassis_angleTransform+0x8c>
		angle_rad += 2*PI;
 8001490:	4b4d      	ldr	r3, [pc, #308]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 8001492:	edd3 7a00 	vldr	s15, [r3]
 8001496:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80015d0 <Chassis_angleTransform+0x1b8>
 800149a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800149e:	4b4a      	ldr	r3, [pc, #296]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 80014a0:	edc3 7a00 	vstr	s15, [r3]
	speed_x = speed_x_commend*cos(angle_rad) + speed_y_commend*sin(angle_rad);
 80014a4:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <Chassis_angleTransform+0x1bc>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe fff5 	bl	8000498 <__aeabi_f2d>
 80014ae:	4604      	mov	r4, r0
 80014b0:	460d      	mov	r5, r1
 80014b2:	4b45      	ldr	r3, [pc, #276]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7fe ffee 	bl	8000498 <__aeabi_f2d>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	ec43 2b10 	vmov	d0, r2, r3
 80014c4:	f012 fb70 	bl	8013ba8 <cos>
 80014c8:	ec53 2b10 	vmov	r2, r3, d0
 80014cc:	4620      	mov	r0, r4
 80014ce:	4629      	mov	r1, r5
 80014d0:	f7ff f83a 	bl	8000548 <__aeabi_dmul>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4690      	mov	r8, r2
 80014da:	4699      	mov	r9, r3
 80014dc:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <Chassis_angleTransform+0x1c0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe ffd9 	bl	8000498 <__aeabi_f2d>
 80014e6:	4604      	mov	r4, r0
 80014e8:	460d      	mov	r5, r1
 80014ea:	4b37      	ldr	r3, [pc, #220]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7fe ffd2 	bl	8000498 <__aeabi_f2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	ec43 2b10 	vmov	d0, r2, r3
 80014fc:	f012 fba8 	bl	8013c50 <sin>
 8001500:	ec53 2b10 	vmov	r2, r3, d0
 8001504:	4620      	mov	r0, r4
 8001506:	4629      	mov	r1, r5
 8001508:	f7ff f81e 	bl	8000548 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4640      	mov	r0, r8
 8001512:	4649      	mov	r1, r9
 8001514:	f7fe fe62 	bl	80001dc <__adddf3>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff faea 	bl	8000af8 <__aeabi_d2f>
 8001524:	4603      	mov	r3, r0
 8001526:	4a2d      	ldr	r2, [pc, #180]	; (80015dc <Chassis_angleTransform+0x1c4>)
 8001528:	6013      	str	r3, [r2, #0]
	speed_y = speed_y_commend*cos(angle_rad) - speed_x_commend*sin(angle_rad);
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <Chassis_angleTransform+0x1c0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe ffb2 	bl	8000498 <__aeabi_f2d>
 8001534:	4604      	mov	r4, r0
 8001536:	460d      	mov	r5, r1
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe ffab 	bl	8000498 <__aeabi_f2d>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	ec43 2b10 	vmov	d0, r2, r3
 800154a:	f012 fb2d 	bl	8013ba8 <cos>
 800154e:	ec53 2b10 	vmov	r2, r3, d0
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7fe fff7 	bl	8000548 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4690      	mov	r8, r2
 8001560:	4699      	mov	r9, r3
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <Chassis_angleTransform+0x1bc>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7fe ff96 	bl	8000498 <__aeabi_f2d>
 800156c:	4604      	mov	r4, r0
 800156e:	460d      	mov	r5, r1
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <Chassis_angleTransform+0x1b0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ff8f 	bl	8000498 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	ec43 2b10 	vmov	d0, r2, r3
 8001582:	f012 fb65 	bl	8013c50 <sin>
 8001586:	ec53 2b10 	vmov	r2, r3, d0
 800158a:	4620      	mov	r0, r4
 800158c:	4629      	mov	r1, r5
 800158e:	f7fe ffdb 	bl	8000548 <__aeabi_dmul>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4640      	mov	r0, r8
 8001598:	4649      	mov	r1, r9
 800159a:	f7fe fe1d 	bl	80001d8 <__aeabi_dsub>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4610      	mov	r0, r2
 80015a4:	4619      	mov	r1, r3
 80015a6:	f7ff faa7 	bl	8000af8 <__aeabi_d2f>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a0c      	ldr	r2, [pc, #48]	; (80015e0 <Chassis_angleTransform+0x1c8>)
 80015ae:	6013      	str	r3, [r2, #0]
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015ba:	bf00      	nop
 80015bc:	20000ac0 	.word	0x20000ac0
 80015c0:	40490fdb 	.word	0x40490fdb
 80015c4:	45800000 	.word	0x45800000
 80015c8:	200002e4 	.word	0x200002e4
 80015cc:	c0490fdb 	.word	0xc0490fdb
 80015d0:	40c90fdb 	.word	0x40c90fdb
 80015d4:	200002dc 	.word	0x200002dc
 80015d8:	200002e0 	.word	0x200002e0
 80015dc:	200002d0 	.word	0x200002d0
 80015e0:	200002d4 	.word	0x200002d4

080015e4 <BMI088_read_Accel>:
IMU_TypeDef imu_data;
float imu_gyro[3],imu_accel[3],imu_mag[3];
uint8_t spi_TxData, spi_RxData;

void BMI088_read_Accel(IMU_TypeDef *imu)
 {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2110      	movs	r1, #16
 80015f0:	4830      	ldr	r0, [pc, #192]	; (80016b4 <BMI088_read_Accel+0xd0>)
 80015f2:	f005 fe97 	bl	8007324 <HAL_GPIO_WritePin>
	spi_TxData = 0x12 | 0x80;		//使地�?第一位为1（读模式�?
 80015f6:	4b30      	ldr	r3, [pc, #192]	; (80016b8 <BMI088_read_Accel+0xd4>)
 80015f8:	2292      	movs	r2, #146	; 0x92
 80015fa:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);	//写入�?要读取的地址
 80015fc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2301      	movs	r3, #1
 8001604:	4a2d      	ldr	r2, [pc, #180]	; (80016bc <BMI088_read_Accel+0xd8>)
 8001606:	492c      	ldr	r1, [pc, #176]	; (80016b8 <BMI088_read_Accel+0xd4>)
 8001608:	482d      	ldr	r0, [pc, #180]	; (80016c0 <BMI088_read_Accel+0xdc>)
 800160a:	f008 fbe6 	bl	8009dda <HAL_SPI_TransmitReceive>
	spi_TxData = 0x12 | 0x80;		//使地�?第一位为1（读模式�?
 800160e:	4b2a      	ldr	r3, [pc, #168]	; (80016b8 <BMI088_read_Accel+0xd4>)
 8001610:	2292      	movs	r2, #146	; 0x92
 8001612:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);	//写入�?要读取的地址
 8001614:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2301      	movs	r3, #1
 800161c:	4a27      	ldr	r2, [pc, #156]	; (80016bc <BMI088_read_Accel+0xd8>)
 800161e:	4926      	ldr	r1, [pc, #152]	; (80016b8 <BMI088_read_Accel+0xd4>)
 8001620:	4827      	ldr	r0, [pc, #156]	; (80016c0 <BMI088_read_Accel+0xdc>)
 8001622:	f008 fbda 	bl	8009dda <HAL_SPI_TransmitReceive>
	spi_TxData = 0x55;
 8001626:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <BMI088_read_Accel+0xd4>)
 8001628:	2255      	movs	r2, #85	; 0x55
 800162a:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<6;i++)
 800162c:	2300      	movs	r3, #0
 800162e:	73fb      	strb	r3, [r7, #15]
 8001630:	e012      	b.n	8001658 <BMI088_read_Accel+0x74>
	    {
			HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);
 8001632:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	4a20      	ldr	r2, [pc, #128]	; (80016bc <BMI088_read_Accel+0xd8>)
 800163c:	491e      	ldr	r1, [pc, #120]	; (80016b8 <BMI088_read_Accel+0xd4>)
 800163e:	4820      	ldr	r0, [pc, #128]	; (80016c0 <BMI088_read_Accel+0xdc>)
 8001640:	f008 fbcb 	bl	8009dda <HAL_SPI_TransmitReceive>
	        temp_arr[i] = spi_RxData;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <BMI088_read_Accel+0xd8>)
 8001648:	7812      	ldrb	r2, [r2, #0]
 800164a:	3310      	adds	r3, #16
 800164c:	443b      	add	r3, r7
 800164e:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(uint8_t i=0;i<6;i++)
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	3301      	adds	r3, #1
 8001656:	73fb      	strb	r3, [r7, #15]
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	2b05      	cmp	r3, #5
 800165c:	d9e9      	bls.n	8001632 <BMI088_read_Accel+0x4e>
	    }
	imu->accel[0] = (temp_arr[0] + (temp_arr[1] << 8));
 800165e:	7a3b      	ldrb	r3, [r7, #8]
 8001660:	b29a      	uxth	r2, r3
 8001662:	7a7b      	ldrb	r3, [r7, #9]
 8001664:	b29b      	uxth	r3, r3
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	b29b      	uxth	r3, r3
 800166a:	4413      	add	r3, r2
 800166c:	b29b      	uxth	r3, r3
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	80da      	strh	r2, [r3, #6]
	imu->accel[1] = (temp_arr[2] + (temp_arr[3] << 8));
 8001674:	7abb      	ldrb	r3, [r7, #10]
 8001676:	b29a      	uxth	r2, r3
 8001678:	7afb      	ldrb	r3, [r7, #11]
 800167a:	b29b      	uxth	r3, r3
 800167c:	021b      	lsls	r3, r3, #8
 800167e:	b29b      	uxth	r3, r3
 8001680:	4413      	add	r3, r2
 8001682:	b29b      	uxth	r3, r3
 8001684:	b21a      	sxth	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	811a      	strh	r2, [r3, #8]
	imu->accel[2] = (temp_arr[4] + (temp_arr[5] << 8));
 800168a:	7b3b      	ldrb	r3, [r7, #12]
 800168c:	b29a      	uxth	r2, r3
 800168e:	7b7b      	ldrb	r3, [r7, #13]
 8001690:	b29b      	uxth	r3, r3
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	b29b      	uxth	r3, r3
 8001696:	4413      	add	r3, r2
 8001698:	b29b      	uxth	r3, r3
 800169a:	b21a      	sxth	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	815a      	strh	r2, [r3, #10]

	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);    //传输停止
 80016a0:	2201      	movs	r2, #1
 80016a2:	2110      	movs	r1, #16
 80016a4:	4803      	ldr	r0, [pc, #12]	; (80016b4 <BMI088_read_Accel+0xd0>)
 80016a6:	f005 fe3d 	bl	8007324 <HAL_GPIO_WritePin>
 }
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40020000 	.word	0x40020000
 80016b8:	2000033c 	.word	0x2000033c
 80016bc:	2000033d 	.word	0x2000033d
 80016c0:	20000ddc 	.word	0x20000ddc

080016c4 <BMI088_read_Gyro>:

void BMI088_read_Gyro(IMU_TypeDef *imu)
 {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2101      	movs	r1, #1
 80016d0:	4829      	ldr	r0, [pc, #164]	; (8001778 <BMI088_read_Gyro+0xb4>)
 80016d2:	f005 fe27 	bl	8007324 <HAL_GPIO_WritePin>
	spi_TxData = 0x02 | 0x80;		                       //使地�?第一位为1（读模式�?
 80016d6:	4b29      	ldr	r3, [pc, #164]	; (800177c <BMI088_read_Gyro+0xb8>)
 80016d8:	2282      	movs	r2, #130	; 0x82
 80016da:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 300);	       //写入�?要读取的地址
 80016dc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80016e0:	2201      	movs	r2, #1
 80016e2:	4926      	ldr	r1, [pc, #152]	; (800177c <BMI088_read_Gyro+0xb8>)
 80016e4:	4826      	ldr	r0, [pc, #152]	; (8001780 <BMI088_read_Gyro+0xbc>)
 80016e6:	f008 fa3c 	bl	8009b62 <HAL_SPI_Transmit>
//	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
	spi_TxData = 0x55;
 80016ea:	4b24      	ldr	r3, [pc, #144]	; (800177c <BMI088_read_Gyro+0xb8>)
 80016ec:	2255      	movs	r2, #85	; 0x55
 80016ee:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<6; i++)                                 //接受读取信息
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	e013      	b.n	800171e <BMI088_read_Gyro+0x5a>
	{
		HAL_SPI_TransmitReceive(&hspi1,&spi_TxData, &spi_RxData, 1, 300);
 80016f6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	2301      	movs	r3, #1
 80016fe:	4a21      	ldr	r2, [pc, #132]	; (8001784 <BMI088_read_Gyro+0xc0>)
 8001700:	491e      	ldr	r1, [pc, #120]	; (800177c <BMI088_read_Gyro+0xb8>)
 8001702:	481f      	ldr	r0, [pc, #124]	; (8001780 <BMI088_read_Gyro+0xbc>)
 8001704:	f008 fb69 	bl	8009dda <HAL_SPI_TransmitReceive>
		temp_arr[i] = spi_RxData;
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <BMI088_read_Gyro+0xc0>)
 800170a:	7819      	ldrb	r1, [r3, #0]
 800170c:	f107 020c 	add.w	r2, r7, #12
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	4413      	add	r3, r2
 8001714:	460a      	mov	r2, r1
 8001716:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<6; i++)                                 //接受读取信息
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	3301      	adds	r3, #1
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2b05      	cmp	r3, #5
 8001722:	dde8      	ble.n	80016f6 <BMI088_read_Gyro+0x32>
//		while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
	}

	imu->gyro[0] = (temp_arr[0] + (temp_arr[1] << 8));
 8001724:	7b3b      	ldrb	r3, [r7, #12]
 8001726:	b29a      	uxth	r2, r3
 8001728:	7b7b      	ldrb	r3, [r7, #13]
 800172a:	b29b      	uxth	r3, r3
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	b29b      	uxth	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b29b      	uxth	r3, r3
 8001734:	b21a      	sxth	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	801a      	strh	r2, [r3, #0]
	imu->gyro[1] = (temp_arr[2] + (temp_arr[3] << 8));
 800173a:	7bbb      	ldrb	r3, [r7, #14]
 800173c:	b29a      	uxth	r2, r3
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	b29b      	uxth	r3, r3
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	b29b      	uxth	r3, r3
 8001746:	4413      	add	r3, r2
 8001748:	b29b      	uxth	r3, r3
 800174a:	b21a      	sxth	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	805a      	strh	r2, [r3, #2]
	imu->gyro[2] = (temp_arr[4] + (temp_arr[5] << 8));
 8001750:	7c3b      	ldrb	r3, [r7, #16]
 8001752:	b29a      	uxth	r2, r3
 8001754:	7c7b      	ldrb	r3, [r7, #17]
 8001756:	b29b      	uxth	r3, r3
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b29b      	uxth	r3, r3
 800175c:	4413      	add	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	b21a      	sxth	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	809a      	strh	r2, [r3, #4]
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);    //传输停止
 8001766:	2201      	movs	r2, #1
 8001768:	2101      	movs	r1, #1
 800176a:	4803      	ldr	r0, [pc, #12]	; (8001778 <BMI088_read_Gyro+0xb4>)
 800176c:	f005 fdda 	bl	8007324 <HAL_GPIO_WritePin>

 }
 8001770:	bf00      	nop
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40020400 	.word	0x40020400
 800177c:	2000033c 	.word	0x2000033c
 8001780:	20000ddc 	.word	0x20000ddc
 8001784:	2000033d 	.word	0x2000033d

08001788 <BMI088_write_byte>:

void BMI088_write_byte(uint8_t write_data, uint8_t addr, accel_or_gyro a_enum)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	460b      	mov	r3, r1
 8001794:	71bb      	strb	r3, [r7, #6]
 8001796:	4613      	mov	r3, r2
 8001798:	717b      	strb	r3, [r7, #5]
	switch(a_enum)
 800179a:	797b      	ldrb	r3, [r7, #5]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d002      	beq.n	80017a6 <BMI088_write_byte+0x1e>
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d006      	beq.n	80017b2 <BMI088_write_byte+0x2a>
 80017a4:	e00b      	b.n	80017be <BMI088_write_byte+0x36>
	{
	case accel:
		HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2110      	movs	r1, #16
 80017aa:	481f      	ldr	r0, [pc, #124]	; (8001828 <BMI088_write_byte+0xa0>)
 80017ac:	f005 fdba 	bl	8007324 <HAL_GPIO_WritePin>
		break;
 80017b0:	e005      	b.n	80017be <BMI088_write_byte+0x36>
    case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2101      	movs	r1, #1
 80017b6:	481d      	ldr	r0, [pc, #116]	; (800182c <BMI088_write_byte+0xa4>)
 80017b8:	f005 fdb4 	bl	8007324 <HAL_GPIO_WritePin>
		break;
 80017bc:	bf00      	nop
	}
	spi_TxData = addr & 0x7F;                    //bit0为0，向imu写
 80017be:	79bb      	ldrb	r3, [r7, #6]
 80017c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <BMI088_write_byte+0xa8>)
 80017c8:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 500);
 80017ca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017ce:	2201      	movs	r2, #1
 80017d0:	4917      	ldr	r1, [pc, #92]	; (8001830 <BMI088_write_byte+0xa8>)
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <BMI088_write_byte+0xac>)
 80017d4:	f008 f9c5 	bl	8009b62 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_BUSY_TX);
 80017d8:	bf00      	nop
 80017da:	4816      	ldr	r0, [pc, #88]	; (8001834 <BMI088_write_byte+0xac>)
 80017dc:	f008 fdaa 	bl	800a334 <HAL_SPI_GetState>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d0f9      	beq.n	80017da <BMI088_write_byte+0x52>
	HAL_SPI_Transmit(&hspi1, &write_data, 1, 500);
 80017e6:	1df9      	adds	r1, r7, #7
 80017e8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017ec:	2201      	movs	r2, #1
 80017ee:	4811      	ldr	r0, [pc, #68]	; (8001834 <BMI088_write_byte+0xac>)
 80017f0:	f008 f9b7 	bl	8009b62 <HAL_SPI_Transmit>
	HAL_Delay(30);
 80017f4:	201e      	movs	r0, #30
 80017f6:	f003 ffb9 	bl	800576c <HAL_Delay>
	switch(a_enum)
 80017fa:	797b      	ldrb	r3, [r7, #5]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <BMI088_write_byte+0x7e>
 8001800:	2b01      	cmp	r3, #1
 8001802:	d006      	beq.n	8001812 <BMI088_write_byte+0x8a>
		break;
	case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
		break;
	}
}
 8001804:	e00b      	b.n	800181e <BMI088_write_byte+0x96>
	    HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);
 8001806:	2201      	movs	r2, #1
 8001808:	2110      	movs	r1, #16
 800180a:	4807      	ldr	r0, [pc, #28]	; (8001828 <BMI088_write_byte+0xa0>)
 800180c:	f005 fd8a 	bl	8007324 <HAL_GPIO_WritePin>
		break;
 8001810:	e005      	b.n	800181e <BMI088_write_byte+0x96>
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
 8001812:	2201      	movs	r2, #1
 8001814:	2101      	movs	r1, #1
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <BMI088_write_byte+0xa4>)
 8001818:	f005 fd84 	bl	8007324 <HAL_GPIO_WritePin>
		break;
 800181c:	bf00      	nop
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40020000 	.word	0x40020000
 800182c:	40020400 	.word	0x40020400
 8001830:	2000033c 	.word	0x2000033c
 8001834:	20000ddc 	.word	0x20000ddc

08001838 <BMI088_init>:

void BMI088_init()
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	//加速度计初始化
    BMI088_write_byte(0xB6, 0x7E, accel);            //向0x7E写入0xb6以软件复位加速度计
 800183c:	2200      	movs	r2, #0
 800183e:	217e      	movs	r1, #126	; 0x7e
 8001840:	20b6      	movs	r0, #182	; 0xb6
 8001842:	f7ff ffa1 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(0x04, 0x7D, accel);            //向0x7D写入0x04以取消加速度计暂停
 8001846:	2200      	movs	r2, #0
 8001848:	217d      	movs	r1, #125	; 0x7d
 800184a:	2004      	movs	r0, #4
 800184c:	f7ff ff9c 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(0x00,0x41,accel);//设置量程为±3g
 8001850:	2200      	movs	r2, #0
 8001852:	2141      	movs	r1, #65	; 0x41
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff ff97 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(0x89,0x40 , accel);
 800185a:	2200      	movs	r2, #0
 800185c:	2140      	movs	r1, #64	; 0x40
 800185e:	2089      	movs	r0, #137	; 0x89
 8001860:	f7ff ff92 	bl	8001788 <BMI088_write_byte>

	//陀螺仪初始化
	BMI088_write_byte(0xB6, 0x14, gyro);             //向0x14写入0xb6以软件复位陀螺仪
 8001864:	2201      	movs	r2, #1
 8001866:	2114      	movs	r1, #20
 8001868:	20b6      	movs	r0, #182	; 0xb6
 800186a:	f7ff ff8d 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(0x00,  0x11, gyro);
 800186e:	2201      	movs	r2, #1
 8001870:	2111      	movs	r1, #17
 8001872:	2000      	movs	r0, #0
 8001874:	f7ff ff88 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(GYRO_RANGE_500_DEG_S, GYRO_RANGE_ADDR, gyro);//±500
 8001878:	2201      	movs	r2, #1
 800187a:	210f      	movs	r1, #15
 800187c:	2002      	movs	r0, #2
 800187e:	f7ff ff83 	bl	8001788 <BMI088_write_byte>
	BMI088_write_byte(GYRO_ODR_200Hz_BANDWIDTH_64Hz, GYRO_BANDWIDTH_ADDR, gyro);
 8001882:	2201      	movs	r2, #1
 8001884:	2110      	movs	r1, #16
 8001886:	2006      	movs	r0, #6
 8001888:	f7ff ff7e 	bl	8001788 <BMI088_write_byte>
	imu_data.sensitivity = 1;
 800188c:	4b02      	ldr	r3, [pc, #8]	; (8001898 <BMI088_init+0x60>)
 800188e:	2201      	movs	r2, #1
 8001890:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200002ec 	.word	0x200002ec

0800189c <IST8310_write_byte>:

void IST8310_write_byte(uint8_t write_data, uint8_t addr)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af04      	add	r7, sp, #16
 80018a2:	4603      	mov	r3, r0
 80018a4:	460a      	mov	r2, r1
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	4613      	mov	r3, r2
 80018aa:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c3, (IST8310_I2C_ADDR << 1), addr,
 80018ac:	79bb      	ldrb	r3, [r7, #6]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	2332      	movs	r3, #50	; 0x32
 80018b2:	9302      	str	r3, [sp, #8]
 80018b4:	2301      	movs	r3, #1
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	1dfb      	adds	r3, r7, #7
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2301      	movs	r3, #1
 80018be:	211c      	movs	r1, #28
 80018c0:	4803      	ldr	r0, [pc, #12]	; (80018d0 <IST8310_write_byte+0x34>)
 80018c2:	f005 fea7 	bl	8007614 <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, &write_data, 1, 50);
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200005a0 	.word	0x200005a0

080018d4 <IST8310_init>:
	imu->mag[0] = read_buf[0] + (read_buf[1] << 8);
	imu->mag[1] = read_buf[2] + (read_buf[3] << 8);
	imu->mag[2] = read_buf[4] + (read_buf[5] << 8);
}
void IST8310_init()
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IST8310_Reset_GPIO_Port, IST8310_Reset_Pin, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2140      	movs	r1, #64	; 0x40
 80018dc:	480d      	ldr	r0, [pc, #52]	; (8001914 <IST8310_init+0x40>)
 80018de:	f005 fd21 	bl	8007324 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80018e2:	2032      	movs	r0, #50	; 0x32
 80018e4:	f003 ff42 	bl	800576c <HAL_Delay>
	HAL_GPIO_WritePin(IST8310_Reset_GPIO_Port, IST8310_Reset_Pin, GPIO_PIN_SET);
 80018e8:	2201      	movs	r2, #1
 80018ea:	2140      	movs	r1, #64	; 0x40
 80018ec:	4809      	ldr	r0, [pc, #36]	; (8001914 <IST8310_init+0x40>)
 80018ee:	f005 fd19 	bl	8007324 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80018f2:	2032      	movs	r0, #50	; 0x32
 80018f4:	f003 ff3a 	bl	800576c <HAL_Delay>
	IST8310_write_byte(0X00, IST8310_STAT2_ADDR);
 80018f8:	2109      	movs	r1, #9
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7ff ffce 	bl	800189c <IST8310_write_byte>
	IST8310_write_byte(IST8310_AVGCNTL_FOURTH, IST8310_AVGCNTL_ADDR);//平均采样四次
 8001900:	2141      	movs	r1, #65	; 0x41
 8001902:	2012      	movs	r0, #18
 8001904:	f7ff ffca 	bl	800189c <IST8310_write_byte>
	IST8310_write_byte(IST8310_CNTL1_CONTINUE, IST8310_CNTL1_ADDR);//输出频率200Hz
 8001908:	210a      	movs	r1, #10
 800190a:	200b      	movs	r0, #11
 800190c:	f7ff ffc6 	bl	800189c <IST8310_write_byte>
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40021800 	.word	0x40021800

08001918 <MahonyAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax,
		float ay, float az) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b092      	sub	sp, #72	; 0x48
 800191c:	af00      	add	r7, sp, #0
 800191e:	61f8      	str	r0, [r7, #28]
 8001920:	ed87 0a06 	vstr	s0, [r7, #24]
 8001924:	edc7 0a05 	vstr	s1, [r7, #20]
 8001928:	ed87 1a04 	vstr	s2, [r7, #16]
 800192c:	edc7 1a03 	vstr	s3, [r7, #12]
 8001930:	ed87 2a02 	vstr	s4, [r7, #8]
 8001934:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001938:	edd7 7a03 	vldr	s15, [r7, #12]
 800193c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001944:	d10e      	bne.n	8001964 <MahonyAHRSupdateIMU+0x4c>
 8001946:	edd7 7a02 	vldr	s15, [r7, #8]
 800194a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800194e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001952:	d107      	bne.n	8001964 <MahonyAHRSupdateIMU+0x4c>
 8001954:	edd7 7a01 	vldr	s15, [r7, #4]
 8001958:	eef5 7a40 	vcmp.f32	s15, #0.0
 800195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001960:	f000 8136 	beq.w	8001bd0 <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001964:	edd7 7a03 	vldr	s15, [r7, #12]
 8001968:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800196c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001970:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001978:	edd7 7a01 	vldr	s15, [r7, #4]
 800197c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001984:	eeb0 0a67 	vmov.f32	s0, s15
 8001988:	f000 fa3c 	bl	8001e04 <invSqrt>
 800198c:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
		ax *= recipNorm;
 8001990:	ed97 7a03 	vldr	s14, [r7, #12]
 8001994:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199c:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 80019a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80019a4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ac:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;
 80019b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80019b4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019bc:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	3304      	adds	r3, #4
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	330c      	adds	r3, #12
 80019cc:	edd3 7a00 	vldr	s15, [r3]
 80019d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	edd3 6a00 	vldr	s13, [r3]
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3308      	adds	r3, #8
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ea:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	ed93 7a00 	vldr	s14, [r3]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	3304      	adds	r3, #4
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	3308      	adds	r3, #8
 8001a04:	edd3 6a00 	vldr	s13, [r3]
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	330c      	adds	r3, #12
 8001a0c:	edd3 7a00 	vldr	s15, [r3]
 8001a10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a18:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	ed93 7a00 	vldr	s14, [r3]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	edd3 7a00 	vldr	s15, [r3]
 8001a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a30:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	330c      	adds	r3, #12
 8001a38:	edd3 6a00 	vldr	s13, [r3]
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	330c      	adds	r3, #12
 8001a40:	edd3 7a00 	vldr	s15, [r3]
 8001a44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a4c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8001a50:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a5c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001a60:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a6c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		halfey = (az * halfvx - ax * halfvz);
 8001a70:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a74:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001a78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a7c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a80:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a8c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8001a90:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a94:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a9c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001aa0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001aa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aac:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Compute and apply integral feedback if enabled
		if (twoKi > 0.0f) {
 8001ab0:	4bcd      	ldr	r3, [pc, #820]	; (8001de8 <MahonyAHRSupdateIMU+0x4d0>)
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	dd54      	ble.n	8001b6a <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);// integral error scaled by Ki
 8001ac0:	4bc9      	ldr	r3, [pc, #804]	; (8001de8 <MahonyAHRSupdateIMU+0x4d0>)
 8001ac2:	ed93 7a00 	vldr	s14, [r3]
 8001ac6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ace:	ed9f 7ac7 	vldr	s14, [pc, #796]	; 8001dec <MahonyAHRSupdateIMU+0x4d4>
 8001ad2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ad6:	4bc6      	ldr	r3, [pc, #792]	; (8001df0 <MahonyAHRSupdateIMU+0x4d8>)
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae0:	4bc3      	ldr	r3, [pc, #780]	; (8001df0 <MahonyAHRSupdateIMU+0x4d8>)
 8001ae2:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8001ae6:	4bc0      	ldr	r3, [pc, #768]	; (8001de8 <MahonyAHRSupdateIMU+0x4d0>)
 8001ae8:	ed93 7a00 	vldr	s14, [r3]
 8001aec:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af4:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8001dec <MahonyAHRSupdateIMU+0x4d4>
 8001af8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001afc:	4bbd      	ldr	r3, [pc, #756]	; (8001df4 <MahonyAHRSupdateIMU+0x4dc>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b06:	4bbb      	ldr	r3, [pc, #748]	; (8001df4 <MahonyAHRSupdateIMU+0x4dc>)
 8001b08:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8001b0c:	4bb6      	ldr	r3, [pc, #728]	; (8001de8 <MahonyAHRSupdateIMU+0x4d0>)
 8001b0e:	ed93 7a00 	vldr	s14, [r3]
 8001b12:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1a:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8001dec <MahonyAHRSupdateIMU+0x4d4>
 8001b1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b22:	4bb5      	ldr	r3, [pc, #724]	; (8001df8 <MahonyAHRSupdateIMU+0x4e0>)
 8001b24:	edd3 7a00 	vldr	s15, [r3]
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2c:	4bb2      	ldr	r3, [pc, #712]	; (8001df8 <MahonyAHRSupdateIMU+0x4e0>)
 8001b2e:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8001b32:	4baf      	ldr	r3, [pc, #700]	; (8001df0 <MahonyAHRSupdateIMU+0x4d8>)
 8001b34:	edd3 7a00 	vldr	s15, [r3]
 8001b38:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b40:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8001b44:	4bab      	ldr	r3, [pc, #684]	; (8001df4 <MahonyAHRSupdateIMU+0x4dc>)
 8001b46:	edd3 7a00 	vldr	s15, [r3]
 8001b4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b52:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8001b56:	4ba8      	ldr	r3, [pc, #672]	; (8001df8 <MahonyAHRSupdateIMU+0x4e0>)
 8001b58:	edd3 7a00 	vldr	s15, [r3]
 8001b5c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b64:	edc7 7a04 	vstr	s15, [r7, #16]
 8001b68:	e00b      	b.n	8001b82 <MahonyAHRSupdateIMU+0x26a>
		} else {
			integralFBx = 0.0f;	// prevent integral windup
 8001b6a:	4ba1      	ldr	r3, [pc, #644]	; (8001df0 <MahonyAHRSupdateIMU+0x4d8>)
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8001b72:	4ba0      	ldr	r3, [pc, #640]	; (8001df4 <MahonyAHRSupdateIMU+0x4dc>)
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8001b7a:	4b9f      	ldr	r3, [pc, #636]	; (8001df8 <MahonyAHRSupdateIMU+0x4e0>)
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8001b82:	4b9e      	ldr	r3, [pc, #632]	; (8001dfc <MahonyAHRSupdateIMU+0x4e4>)
 8001b84:	ed93 7a00 	vldr	s14, [r3]
 8001b88:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b90:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b98:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8001b9c:	4b97      	ldr	r3, [pc, #604]	; (8001dfc <MahonyAHRSupdateIMU+0x4e4>)
 8001b9e:	ed93 7a00 	vldr	s14, [r3]
 8001ba2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001baa:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8001bb6:	4b91      	ldr	r3, [pc, #580]	; (8001dfc <MahonyAHRSupdateIMU+0x4e4>)
 8001bb8:	ed93 7a00 	vldr	s14, [r3]
 8001bbc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bcc:	edc7 7a04 	vstr	s15, [r7, #16]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8001bd0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bd4:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8001e00 <MahonyAHRSupdateIMU+0x4e8>
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8001be0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001be4:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8001e00 <MahonyAHRSupdateIMU+0x4e8>
 8001be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bec:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8001bf0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bf4:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8001e00 <MahonyAHRSupdateIMU+0x4e8>
 8001bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bfc:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
	qb = q[1];
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
	qc = q[2];
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	ed93 7a00 	vldr	s14, [r3]
 8001c18:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c1c:	eef1 6a67 	vneg.f32	s13, s15
 8001c20:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c28:	ed97 6a08 	vldr	s12, [r7, #32]
 8001c2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c30:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c34:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	330c      	adds	r3, #12
 8001c3c:	ed93 6a00 	vldr	s12, [r3]
 8001c40:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c44:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c48:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3304      	adds	r3, #4
 8001c5a:	ed93 7a00 	vldr	s14, [r3]
 8001c5e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001c62:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c6a:	ed97 6a08 	vldr	s12, [r7, #32]
 8001c6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c76:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	330c      	adds	r3, #12
 8001c7e:	ed93 6a00 	vldr	s12, [r3]
 8001c82:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c86:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c8a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	3304      	adds	r3, #4
 8001c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c96:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3308      	adds	r3, #8
 8001c9e:	ed93 7a00 	vldr	s14, [r3]
 8001ca2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001ca6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001caa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cae:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8001cb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	330c      	adds	r3, #12
 8001cc2:	ed93 6a00 	vldr	s12, [r3]
 8001cc6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	3308      	adds	r3, #8
 8001cd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cda:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx);
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	330c      	adds	r3, #12
 8001ce2:	ed93 7a00 	vldr	s14, [r3]
 8001ce6:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001cea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cf2:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8001cf6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cfa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cfe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d02:	ed97 6a08 	vldr	s12, [r7, #32]
 8001d06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	330c      	adds	r3, #12
 8001d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1a:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	ed93 7a00 	vldr	s14, [r3]
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3304      	adds	r3, #4
 8001d32:	edd3 6a00 	vldr	s13, [r3]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	edd3 7a00 	vldr	s15, [r3]
 8001d3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3308      	adds	r3, #8
 8001d4a:	edd3 6a00 	vldr	s13, [r3]
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3308      	adds	r3, #8
 8001d52:	edd3 7a00 	vldr	s15, [r3]
 8001d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	330c      	adds	r3, #12
 8001d62:	edd3 6a00 	vldr	s13, [r3]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	330c      	adds	r3, #12
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7a:	f000 f843 	bl	8001e04 <invSqrt>
 8001d7e:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
	q[0] *= recipNorm;
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	ed93 7a00 	vldr	s14, [r3]
 8001d88:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	ed93 7a00 	vldr	s14, [r3]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3304      	adds	r3, #4
 8001da2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001daa:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3308      	adds	r3, #8
 8001db2:	ed93 7a00 	vldr	s14, [r3]
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3308      	adds	r3, #8
 8001dba:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc2:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	ed93 7a00 	vldr	s14, [r3]
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	330c      	adds	r3, #12
 8001dd2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dda:	edc3 7a00 	vstr	s15, [r3]
}
 8001dde:	bf00      	nop
 8001de0:	3748      	adds	r7, #72	; 0x48
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000340 	.word	0x20000340
 8001dec:	3c23d70a 	.word	0x3c23d70a
 8001df0:	20000344 	.word	0x20000344
 8001df4:	20000348 	.word	0x20000348
 8001df8:	2000034c 	.word	0x2000034c
 8001dfc:	20000000 	.word	0x20000000
 8001e00:	3ba3d70a 	.word	0x3ba3d70a

08001e04 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8001e04:	b480      	push	{r7}
 8001e06:	b087      	sub	sp, #28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e12:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001e16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e1a:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	613b      	str	r3, [r7, #16]
	long i = *(long*) &y;
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i >> 1);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	105a      	asrs	r2, r3, #1
 8001e2e:	4b12      	ldr	r3, [pc, #72]	; (8001e78 <invSqrt+0x74>)
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
	y = *(float*) &i;
 8001e34:	f107 030c 	add.w	r3, r7, #12
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001e3c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e40:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e48:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e50:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001e54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e58:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e60:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	ee07 3a90 	vmov	s15, r3
}
 8001e6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e6e:	371c      	adds	r7, #28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	5f3759df 	.word	0x5f3759df

08001e7c <CDC_SendFeed>:
			Fed 数据包
			Len 数据包的大小--占用内存字节数（协议规定为8Bytes）
  * @retval 无
  */
int CDC_SendFeed(uint8_t* Fed, uint16_t Len)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	460b      	mov	r3, r1
 8001e86:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS(Fed, Len);
 8001e88:	887b      	ldrh	r3, [r7, #2]
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f011 f859 	bl	8012f44 <CDC_Transmit_FS>
	return 0;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <Pack_And_Send_Data_ROS2>:
		sendData  存放最终发送的实际数据
		Len       确定发送的字节长度
  * @retval 无
  */
void Pack_And_Send_Data_ROS2(_send_packetinfo sendinfo,uint8_t* TempArray,uint8_t* sendData,uint16_t Len)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
 8001ea8:	807b      	strh	r3, [r7, #2]
	memcpy(TempArray, sendinfo, (size_t)(sizeof(_sendpacket)-2));
 8001eaa:	221a      	movs	r2, #26
 8001eac:	68f9      	ldr	r1, [r7, #12]
 8001eae:	68b8      	ldr	r0, [r7, #8]
 8001eb0:	f011 fce2 	bl	8013878 <memcpy>
	Data_Select(TempArray,sendData);
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	68b8      	ldr	r0, [r7, #8]
 8001eb8:	f000 f834 	bl	8001f24 <Data_Select>
	CDC_SendFeed(sendData, Len);
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ffdb 	bl	8001e7c <CDC_SendFeed>
}
 8001ec6:	bf00      	nop
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <UnPack_Data_ROS2>:
		receive_Array 接收到的数据数组
		receive_info 接收数据的结构体
  * @retval 无
  */
void UnPack_Data_ROS2(uint8_t *receive_Array,_receive_packetinfo receive_info)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
	memmove(receive_info,receive_Array, 30);
 8001ed8:	221e      	movs	r2, #30
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	6838      	ldr	r0, [r7, #0]
 8001ede:	f011 fcd9 	bl	8013894 <memmove>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <CDC_Receive_ROS2>:
		Len 数组长度
		packinfo 具体接收数据的结构体
  * @retval 无
  */
int CDC_Receive_ROS2(uint8_t* Buf, uint16_t Len,_receive_packetinfo packinfo)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b084      	sub	sp, #16
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	60f8      	str	r0, [r7, #12]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	607a      	str	r2, [r7, #4]
 8001ef6:	817b      	strh	r3, [r7, #10]
	CDC_Receive_FS(Buf, &Len);
 8001ef8:	f107 030a 	add.w	r3, r7, #10
 8001efc:	4619      	mov	r1, r3
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f010 fff6 	bl	8012ef0 <CDC_Receive_FS>
	if(Buf[0]==(uint8_t)(0xA5)){UnPack_Data_ROS2(Buf,packinfo);}
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2ba5      	cmp	r3, #165	; 0xa5
 8001f0a:	d105      	bne.n	8001f18 <CDC_Receive_ROS2+0x2e>
 8001f0c:	6879      	ldr	r1, [r7, #4]
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f7ff ffdd 	bl	8001ece <UnPack_Data_ROS2>
	else return -1;
	return 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	e001      	b.n	8001f1c <CDC_Receive_ROS2+0x32>
	else return -1;
 8001f18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <Data_Select>:
		Origin_Data 打包后的初始数组
		Finish_Data 整理过的发送数组
  * @retval 无
  */
void Data_Select(uint8_t* Origin_Data,uint8_t* Finish_Data)//因为打包后数组中间会多2个字节，所以需要进行调整才能发送
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
	for(int i=0;i<2;i++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	e00a      	b.n	8001f4a <Data_Select+0x26>
	Finish_Data[i]=Origin_Data[i];
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	441a      	add	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6839      	ldr	r1, [r7, #0]
 8001f3e:	440b      	add	r3, r1
 8001f40:	7812      	ldrb	r2, [r2, #0]
 8001f42:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<2;i++)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	3301      	adds	r3, #1
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	ddf1      	ble.n	8001f34 <Data_Select+0x10>
	for(int i=2;i<12;i++)
 8001f50:	2302      	movs	r3, #2
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	e00b      	b.n	8001f6e <Data_Select+0x4a>
	Finish_Data[i]=Origin_Data[i+2];
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	3302      	adds	r3, #2
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	441a      	add	r2, r3
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	6839      	ldr	r1, [r7, #0]
 8001f62:	440b      	add	r3, r1
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	701a      	strb	r2, [r3, #0]
	for(int i=2;i<12;i++)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	2b0b      	cmp	r3, #11
 8001f72:	ddf0      	ble.n	8001f56 <Data_Select+0x32>
}
 8001f74:	bf00      	nop
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <Get_CRC16_Check_Sum>:
  * @param[in] dwLength : Stream length = Data + checksum
  * @param[in] wCRC : CRC16 init value(default : 0xFFFF)
  * @return : CRC16 checksum
  */
uint16_t Get_CRC16_Check_Sum( _send_packetinfo sendinfo,uint8_t* TempArray,uint8_t* pchMessage,uint32_t dwLength, uint16_t wCRC)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	603b      	str	r3, [r7, #0]
  memcpy(TempArray, sendinfo, (size_t)(sizeof(_sendpacket)-2));
 8001f92:	221a      	movs	r2, #26
 8001f94:	68f9      	ldr	r1, [r7, #12]
 8001f96:	68b8      	ldr	r0, [r7, #8]
 8001f98:	f011 fc6e 	bl	8013878 <memcpy>
  Data_Select(TempArray,pchMessage);
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	68b8      	ldr	r0, [r7, #8]
 8001fa0:	f7ff ffc0 	bl	8001f24 <Data_Select>
  uint8_t ch_data;
  if (pchMessage == 0) return 0xFFFF;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d113      	bne.n	8001fd2 <Get_CRC16_Check_Sum+0x4e>
 8001faa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fae:	e016      	b.n	8001fde <Get_CRC16_Check_Sum+0x5a>
  while (dwLength--) {
    ch_data = *pchMessage++;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	75fb      	strb	r3, [r7, #23]
    (wCRC) =
 8001fba:	8c3b      	ldrh	r3, [r7, #32]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	b29a      	uxth	r2, r3
      ((uint16_t)(wCRC) >> 8) ^ CRC_Data[((uint16_t)(wCRC) ^ (uint16_t)(ch_data)) & 0x00ff];
 8001fc0:	8c39      	ldrh	r1, [r7, #32]
 8001fc2:	7dfb      	ldrb	r3, [r7, #23]
 8001fc4:	404b      	eors	r3, r1
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	4907      	ldr	r1, [pc, #28]	; (8001fe8 <Get_CRC16_Check_Sum+0x64>)
 8001fca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    (wCRC) =
 8001fce:	4053      	eors	r3, r2
 8001fd0:	843b      	strh	r3, [r7, #32]
  while (dwLength--) {
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	1e5a      	subs	r2, r3, #1
 8001fd6:	603a      	str	r2, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1e9      	bne.n	8001fb0 <Get_CRC16_Check_Sum+0x2c>
  }
  return wCRC;
 8001fdc:	8c3b      	ldrh	r3, [r7, #32]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	08015d94 	.word	0x08015d94

08001fec <GimbalControlInit>:
@param yaw:rad
@param v:m/s
@param k:弹道系数
*/
void GimbalControlInit(float pitch, float yaw, float v, float k)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ff6:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ffa:	ed87 1a01 	vstr	s2, [r7, #4]
 8001ffe:	edc7 1a00 	vstr	s3, [r7]
    st.current_pitch = pitch;
 8002002:	4a09      	ldr	r2, [pc, #36]	; (8002028 <GimbalControlInit+0x3c>)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6093      	str	r3, [r2, #8]
    st.current_yaw = yaw;
 8002008:	4a07      	ldr	r2, [pc, #28]	; (8002028 <GimbalControlInit+0x3c>)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	60d3      	str	r3, [r2, #12]
    st.current_v = v;
 800200e:	4a06      	ldr	r2, [pc, #24]	; (8002028 <GimbalControlInit+0x3c>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6013      	str	r3, [r2, #0]
    st._k = k;
 8002014:	4a04      	ldr	r2, [pc, #16]	; (8002028 <GimbalControlInit+0x3c>)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	6053      	str	r3, [r2, #4]
//    printf("init %f,%f,%f,%f\n", st.current_pitch, st.current_yaw, st.current_v, st._k);
}
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20000354 	.word	0x20000354
 800202c:	00000000 	.word	0x00000000

08002030 <GimbalControlBulletModel>:
@param v:m/s 速度
@param angle:rad 角度
@return y:m
*/
float GimbalControlBulletModel(float x, float v, float angle)
{
 8002030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002034:	b086      	sub	sp, #24
 8002036:	af00      	add	r7, sp, #0
 8002038:	ed87 0a03 	vstr	s0, [r7, #12]
 800203c:	edc7 0a02 	vstr	s1, [r7, #8]
 8002040:	ed87 1a01 	vstr	s2, [r7, #4]
    float y;
    t = (float)((exp(st._k * x) - 1) / (st._k * v * cos(angle)));
 8002044:	4b56      	ldr	r3, [pc, #344]	; (80021a0 <GimbalControlBulletModel+0x170>)
 8002046:	ed93 7a01 	vldr	s14, [r3, #4]
 800204a:	edd7 7a03 	vldr	s15, [r7, #12]
 800204e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002052:	ee17 0a90 	vmov	r0, s15
 8002056:	f7fe fa1f 	bl	8000498 <__aeabi_f2d>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	ec43 2b10 	vmov	d0, r2, r3
 8002062:	f011 fe51 	bl	8013d08 <exp>
 8002066:	ec51 0b10 	vmov	r0, r1, d0
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	4b4d      	ldr	r3, [pc, #308]	; (80021a4 <GimbalControlBulletModel+0x174>)
 8002070:	f7fe f8b2 	bl	80001d8 <__aeabi_dsub>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4690      	mov	r8, r2
 800207a:	4699      	mov	r9, r3
 800207c:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <GimbalControlBulletModel+0x170>)
 800207e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002082:	edd7 7a02 	vldr	s15, [r7, #8]
 8002086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800208a:	ee17 0a90 	vmov	r0, s15
 800208e:	f7fe fa03 	bl	8000498 <__aeabi_f2d>
 8002092:	4604      	mov	r4, r0
 8002094:	460d      	mov	r5, r1
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7fe f9fe 	bl	8000498 <__aeabi_f2d>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	ec43 2b10 	vmov	d0, r2, r3
 80020a4:	f011 fd80 	bl	8013ba8 <cos>
 80020a8:	ec53 2b10 	vmov	r2, r3, d0
 80020ac:	4620      	mov	r0, r4
 80020ae:	4629      	mov	r1, r5
 80020b0:	f7fe fa4a 	bl	8000548 <__aeabi_dmul>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4640      	mov	r0, r8
 80020ba:	4649      	mov	r1, r9
 80020bc:	f7fe fb6e 	bl	800079c <__aeabi_ddiv>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	f7fe fd16 	bl	8000af8 <__aeabi_d2f>
 80020cc:	4603      	mov	r3, r0
 80020ce:	4a36      	ldr	r2, [pc, #216]	; (80021a8 <GimbalControlBulletModel+0x178>)
 80020d0:	6013      	str	r3, [r2, #0]
    y = (float)(v * sin(angle) * t - GRAVITY * t * t / 2);
 80020d2:	68b8      	ldr	r0, [r7, #8]
 80020d4:	f7fe f9e0 	bl	8000498 <__aeabi_f2d>
 80020d8:	4604      	mov	r4, r0
 80020da:	460d      	mov	r5, r1
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7fe f9db 	bl	8000498 <__aeabi_f2d>
 80020e2:	4602      	mov	r2, r0
 80020e4:	460b      	mov	r3, r1
 80020e6:	ec43 2b10 	vmov	d0, r2, r3
 80020ea:	f011 fdb1 	bl	8013c50 <sin>
 80020ee:	ec53 2b10 	vmov	r2, r3, d0
 80020f2:	4620      	mov	r0, r4
 80020f4:	4629      	mov	r1, r5
 80020f6:	f7fe fa27 	bl	8000548 <__aeabi_dmul>
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	4614      	mov	r4, r2
 8002100:	461d      	mov	r5, r3
 8002102:	4b29      	ldr	r3, [pc, #164]	; (80021a8 <GimbalControlBulletModel+0x178>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe f9c6 	bl	8000498 <__aeabi_f2d>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4620      	mov	r0, r4
 8002112:	4629      	mov	r1, r5
 8002114:	f7fe fa18 	bl	8000548 <__aeabi_dmul>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4614      	mov	r4, r2
 800211e:	461d      	mov	r5, r3
 8002120:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <GimbalControlBulletModel+0x178>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe f9b7 	bl	8000498 <__aeabi_f2d>
 800212a:	a31b      	add	r3, pc, #108	; (adr r3, 8002198 <GimbalControlBulletModel+0x168>)
 800212c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002130:	f7fe fa0a 	bl	8000548 <__aeabi_dmul>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4690      	mov	r8, r2
 800213a:	4699      	mov	r9, r3
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <GimbalControlBulletModel+0x178>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe f9a9 	bl	8000498 <__aeabi_f2d>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4640      	mov	r0, r8
 800214c:	4649      	mov	r1, r9
 800214e:	f7fe f9fb 	bl	8000548 <__aeabi_dmul>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002162:	f7fe fb1b 	bl	800079c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4620      	mov	r0, r4
 800216c:	4629      	mov	r1, r5
 800216e:	f7fe f833 	bl	80001d8 <__aeabi_dsub>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4610      	mov	r0, r2
 8002178:	4619      	mov	r1, r3
 800217a:	f7fe fcbd 	bl	8000af8 <__aeabi_d2f>
 800217e:	4603      	mov	r3, r0
 8002180:	617b      	str	r3, [r7, #20]
//    printf("model %f %f\n", t, y);
    return y;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	ee07 3a90 	vmov	s15, r3
}
 8002188:	eeb0 0a67 	vmov.f32	s0, s15
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002194:	f3af 8000 	nop.w
 8002198:	28f5c28f 	.word	0x28f5c28f
 800219c:	40238f5c 	.word	0x40238f5c
 80021a0:	20000354 	.word	0x20000354
 80021a4:	3ff00000 	.word	0x3ff00000
 80021a8:	20000364 	.word	0x20000364
 80021ac:	00000000 	.word	0x00000000

080021b0 <GimbalControlGetPitch>:
@param y:m 高度
@param v:m/s
@return angle_pitch:rad
*/
float GimbalControlGetPitch(float x, float y, float v)
{
 80021b0:	b5b0      	push	{r4, r5, r7, lr}
 80021b2:	b08a      	sub	sp, #40	; 0x28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	ed87 0a03 	vstr	s0, [r7, #12]
 80021ba:	edc7 0a02 	vstr	s1, [r7, #8]
 80021be:	ed87 1a01 	vstr	s2, [r7, #4]
    float y_temp, y_actual, dy;
    float angle_pitch;
    y_temp = y;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
    // iteration
    int i = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
    for (i = 0; i < 20; i++)
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
 80021ce:	e044      	b.n	800225a <GimbalControlGetPitch+0xaa>
    {
        angle_pitch = (float)atan2(y_temp, x); // rad
 80021d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021d2:	f7fe f961 	bl	8000498 <__aeabi_f2d>
 80021d6:	4604      	mov	r4, r0
 80021d8:	460d      	mov	r5, r1
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7fe f95c 	bl	8000498 <__aeabi_f2d>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	ec43 2b11 	vmov	d1, r2, r3
 80021e8:	ec45 4b10 	vmov	d0, r4, r5
 80021ec:	f011 fd88 	bl	8013d00 <atan2>
 80021f0:	ec53 2b10 	vmov	r2, r3, d0
 80021f4:	4610      	mov	r0, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	f7fe fc7e 	bl	8000af8 <__aeabi_d2f>
 80021fc:	4603      	mov	r3, r0
 80021fe:	623b      	str	r3, [r7, #32]
        y_actual = GimbalControlBulletModel(x, v, angle_pitch);
 8002200:	ed97 1a08 	vldr	s2, [r7, #32]
 8002204:	edd7 0a01 	vldr	s1, [r7, #4]
 8002208:	ed97 0a03 	vldr	s0, [r7, #12]
 800220c:	f7ff ff10 	bl	8002030 <GimbalControlBulletModel>
 8002210:	ed87 0a06 	vstr	s0, [r7, #24]
        dy = y - y_actual;
 8002214:	ed97 7a02 	vldr	s14, [r7, #8]
 8002218:	edd7 7a06 	vldr	s15, [r7, #24]
 800221c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002220:	edc7 7a05 	vstr	s15, [r7, #20]
        y_temp = y_temp + dy;
 8002224:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002228:	edd7 7a05 	vldr	s15, [r7, #20]
 800222c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002230:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
//        printf("iteration num %d: angle_pitch %f,temp target y:%f,err of y:%f\n", i + 1, angle_pitch * 180 / PI, y_temp, dy);
        if (fabsf(dy) < 0.000001)
 8002234:	edd7 7a05 	vldr	s15, [r7, #20]
 8002238:	eef0 7ae7 	vabs.f32	s15, s15
 800223c:	ee17 0a90 	vmov	r0, s15
 8002240:	f7fe f92a 	bl	8000498 <__aeabi_f2d>
 8002244:	a30c      	add	r3, pc, #48	; (adr r3, 8002278 <GimbalControlGetPitch+0xc8>)
 8002246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224a:	f7fe fbef 	bl	8000a2c <__aeabi_dcmplt>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d106      	bne.n	8002262 <GimbalControlGetPitch+0xb2>
    for (i = 0; i < 20; i++)
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	3301      	adds	r3, #1
 8002258:	61fb      	str	r3, [r7, #28]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	2b13      	cmp	r3, #19
 800225e:	ddb7      	ble.n	80021d0 <GimbalControlGetPitch+0x20>
 8002260:	e000      	b.n	8002264 <GimbalControlGetPitch+0xb4>
        {
            break;
 8002262:	bf00      	nop
        }
    }
    return angle_pitch;
 8002264:	6a3b      	ldr	r3, [r7, #32]
 8002266:	ee07 3a90 	vmov	s15, r3
}
 800226a:	eeb0 0a67 	vmov.f32	s0, s15
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bdb0      	pop	{r4, r5, r7, pc}
 8002274:	f3af 8000 	nop.w
 8002278:	a0b5ed8d 	.word	0xa0b5ed8d
 800227c:	3eb0c6f7 	.word	0x3eb0c6f7

08002280 <GimbalControlTransform>:
@param yaw:rad    传出yaw
*/
void GimbalControlTransform(float xw, float yw, float zw,
                            float vxw, float vyw, float vzw,
                            int timestamp_start, float *pitch, float *yaw)
{
 8002280:	b5b0      	push	{r4, r5, r7, lr}
 8002282:	b08e      	sub	sp, #56	; 0x38
 8002284:	af00      	add	r7, sp, #0
 8002286:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800228a:	edc7 0a08 	vstr	s1, [r7, #32]
 800228e:	ed87 1a07 	vstr	s2, [r7, #28]
 8002292:	edc7 1a06 	vstr	s3, [r7, #24]
 8002296:	ed87 2a05 	vstr	s4, [r7, #20]
 800229a:	edc7 2a04 	vstr	s5, [r7, #16]
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
    float x_static = 0.19133;
 80022a4:	4b4f      	ldr	r3, [pc, #316]	; (80023e4 <GimbalControlTransform+0x164>)
 80022a6:	637b      	str	r3, [r7, #52]	; 0x34
    float z_static = 0.21265;
 80022a8:	4b4f      	ldr	r3, [pc, #316]	; (80023e8 <GimbalControlTransform+0x168>)
 80022aa:	633b      	str	r3, [r7, #48]	; 0x30
    int timestamp_now = timestamp_start + 200; // 假设当前时间戳=开始时间戳+200ms
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	33c8      	adds	r3, #200	; 0xc8
 80022b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    // TODO：获取当前时间戳
    
    // 线性预测
    // 计算通信及解算时间戳延时+子弹飞行时间  考虑了200ms的通信延时
    float timeDelay = (float)((timestamp_now - timestamp_start)/1000.0) + t; 
 80022b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f8db 	bl	8000474 <__aeabi_i2d>
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	4b4a      	ldr	r3, [pc, #296]	; (80023ec <GimbalControlTransform+0x16c>)
 80022c4:	f7fe fa6a 	bl	800079c <__aeabi_ddiv>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4610      	mov	r0, r2
 80022ce:	4619      	mov	r1, r3
 80022d0:	f7fe fc12 	bl	8000af8 <__aeabi_d2f>
 80022d4:	ee07 0a10 	vmov	s14, r0
 80022d8:	4b45      	ldr	r3, [pc, #276]	; (80023f0 <GimbalControlTransform+0x170>)
 80022da:	edd3 7a00 	vldr	s15, [r3]
 80022de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
//    float timeDelay = t; //子弹飞行时间
    zw = zw + vzw * timeDelay;
 80022e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80022ea:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80022ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	edc7 7a07 	vstr	s15, [r7, #28]
    *pitch = -GimbalControlGetPitch(sqrt((xw) * (xw) + (yw) * (yw)) - x_static, zw + z_static , st.current_v);
 80022fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002302:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002306:	edd7 7a08 	vldr	s15, [r7, #32]
 800230a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800230e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002312:	ee17 0a90 	vmov	r0, s15
 8002316:	f7fe f8bf 	bl	8000498 <__aeabi_f2d>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	ec43 2b10 	vmov	d0, r2, r3
 8002322:	f011 fd39 	bl	8013d98 <sqrt>
 8002326:	ec55 4b10 	vmov	r4, r5, d0
 800232a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800232c:	f7fe f8b4 	bl	8000498 <__aeabi_f2d>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4620      	mov	r0, r4
 8002336:	4629      	mov	r1, r5
 8002338:	f7fd ff4e 	bl	80001d8 <__aeabi_dsub>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4610      	mov	r0, r2
 8002342:	4619      	mov	r1, r3
 8002344:	f7fe fbd8 	bl	8000af8 <__aeabi_d2f>
 8002348:	4602      	mov	r2, r0
 800234a:	ed97 7a07 	vldr	s14, [r7, #28]
 800234e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002352:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002356:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <GimbalControlTransform+0x174>)
 8002358:	ed93 7a00 	vldr	s14, [r3]
 800235c:	eeb0 1a47 	vmov.f32	s2, s14
 8002360:	eef0 0a67 	vmov.f32	s1, s15
 8002364:	ee00 2a10 	vmov	s0, r2
 8002368:	f7ff ff22 	bl	80021b0 <GimbalControlGetPitch>
 800236c:	eef0 7a40 	vmov.f32	s15, s0
 8002370:	eef1 7a67 	vneg.f32	s15, s15
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	edc3 7a00 	vstr	s15, [r3]
//      *pitch = -atan2(zw - z_static, sqrt((xw) * (xw) + (yw) * (yw)) - x_static);
    xw = xw + vxw * timeDelay;
 800237a:	ed97 7a06 	vldr	s14, [r7, #24]
 800237e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002386:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800238a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    yw = yw + vyw * timeDelay ;
 8002392:	ed97 7a05 	vldr	s14, [r7, #20]
 8002396:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800239a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239e:	ed97 7a08 	vldr	s14, [r7, #32]
 80023a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a6:	edc7 7a08 	vstr	s15, [r7, #32]

    *yaw = (float)(atan2(yw, xw));
 80023aa:	6a38      	ldr	r0, [r7, #32]
 80023ac:	f7fe f874 	bl	8000498 <__aeabi_f2d>
 80023b0:	4604      	mov	r4, r0
 80023b2:	460d      	mov	r5, r1
 80023b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023b6:	f7fe f86f 	bl	8000498 <__aeabi_f2d>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	ec43 2b11 	vmov	d1, r2, r3
 80023c2:	ec45 4b10 	vmov	d0, r4, r5
 80023c6:	f011 fc9b 	bl	8013d00 <atan2>
 80023ca:	ec53 2b10 	vmov	r2, r3, d0
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	f7fe fb91 	bl	8000af8 <__aeabi_d2f>
 80023d6:	4602      	mov	r2, r0
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	601a      	str	r2, [r3, #0]
}
 80023dc:	bf00      	nop
 80023de:	3738      	adds	r7, #56	; 0x38
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bdb0      	pop	{r4, r5, r7, pc}
 80023e4:	3e43ec03 	.word	0x3e43ec03
 80023e8:	3e59c0ec 	.word	0x3e59c0ec
 80023ec:	408f4000 	.word	0x408f4000
 80023f0:	20000364 	.word	0x20000364
 80023f4:	20000354 	.word	0x20000354

080023f8 <feedDog>:
 * @brief	喂狗程序代码，放在需要进行检测的程序段中
 * @param	对应的看门狗指针（由用户自定义）
 * @retval	无
 */
void feedDog(WatchDog_t* hdog)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	hdog->status = 1;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	711a      	strb	r2, [r3, #4]
	hdog->last_time = uwTick;
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <feedDog+0x24>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	601a      	str	r2, [r3, #0]
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	200010fc 	.word	0x200010fc

08002420 <Dog_Status_update>:
 * @brief	看门狗状态更新，放在任意能够稳定运行的程序段中
 * @param	对应的看门狗指针（由用户自定义）
 * @retval	无
 */
uint8_t Dog_Status_update(WatchDog_t* hdog)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	if(uwTick - hdog->last_time > 1000)//此处修改最小判断离线时间，单位ms
 8002428:	4b09      	ldr	r3, [pc, #36]	; (8002450 <Dog_Status_update+0x30>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002436:	d902      	bls.n	800243e <Dog_Status_update+0x1e>
		hdog->status = 0;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	711a      	strb	r2, [r3, #4]
	return hdog->status;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	791b      	ldrb	r3, [r3, #4]
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	200010fc 	.word	0x200010fc

08002454 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002458:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <MX_CAN1_Init+0x64>)
 800245a:	4a18      	ldr	r2, [pc, #96]	; (80024bc <MX_CAN1_Init+0x68>)
 800245c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800245e:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002460:	2206      	movs	r2, #6
 8002462:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002464:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002466:	2200      	movs	r2, #0
 8002468:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800246a:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <MX_CAN1_Init+0x64>)
 800246c:	2200      	movs	r2, #0
 800246e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8002470:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002472:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002476:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002478:	4b0f      	ldr	r3, [pc, #60]	; (80024b8 <MX_CAN1_Init+0x64>)
 800247a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800247e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002482:	2200      	movs	r2, #0
 8002484:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002488:	2200      	movs	r2, #0
 800248a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <MX_CAN1_Init+0x64>)
 800248e:	2200      	movs	r2, #0
 8002490:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <MX_CAN1_Init+0x64>)
 8002494:	2200      	movs	r2, #0
 8002496:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002498:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <MX_CAN1_Init+0x64>)
 800249a:	2200      	movs	r2, #0
 800249c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <MX_CAN1_Init+0x64>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80024a4:	4804      	ldr	r0, [pc, #16]	; (80024b8 <MX_CAN1_Init+0x64>)
 80024a6:	f003 f985 	bl	80057b4 <HAL_CAN_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80024b0:	f001 fcf0 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000544 	.word	0x20000544
 80024bc:	40006400 	.word	0x40006400

080024c0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	; 0x28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a29      	ldr	r2, [pc, #164]	; (8002584 <HAL_CAN_MspInit+0xc4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d14b      	bne.n	800257a <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	4a27      	ldr	r2, [pc, #156]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 80024ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024f0:	6413      	str	r3, [r2, #64]	; 0x40
 80024f2:	4b25      	ldr	r3, [pc, #148]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b21      	ldr	r3, [pc, #132]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a20      	ldr	r2, [pc, #128]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 8002508:	f043 0308 	orr.w	r3, r3, #8
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b1e      	ldr	r3, [pc, #120]	; (8002588 <HAL_CAN_MspInit+0xc8>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800251a:	2303      	movs	r3, #3
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251e:	2302      	movs	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002526:	2303      	movs	r3, #3
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800252a:	2309      	movs	r3, #9
 800252c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800252e:	f107 0314 	add.w	r3, r7, #20
 8002532:	4619      	mov	r1, r3
 8002534:	4815      	ldr	r0, [pc, #84]	; (800258c <HAL_CAN_MspInit+0xcc>)
 8002536:	f004 fd41 	bl	8006fbc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	2105      	movs	r1, #5
 800253e:	2013      	movs	r0, #19
 8002540:	f003 ff78 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002544:	2013      	movs	r0, #19
 8002546:	f003 ff91 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2105      	movs	r1, #5
 800254e:	2014      	movs	r0, #20
 8002550:	f003 ff70 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002554:	2014      	movs	r0, #20
 8002556:	f003 ff89 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2105      	movs	r1, #5
 800255e:	2015      	movs	r0, #21
 8002560:	f003 ff68 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002564:	2015      	movs	r0, #21
 8002566:	f003 ff81 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 800256a:	2200      	movs	r2, #0
 800256c:	2105      	movs	r1, #5
 800256e:	2016      	movs	r0, #22
 8002570:	f003 ff60 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002574:	2016      	movs	r0, #22
 8002576:	f003 ff79 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800257a:	bf00      	nop
 800257c:	3728      	adds	r7, #40	; 0x28
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40006400 	.word	0x40006400
 8002588:	40023800 	.word	0x40023800
 800258c:	40020c00 	.word	0x40020c00

08002590 <Can_MessageConfig>:
  }
}

/* USER CODE BEGIN 1 */
void Can_MessageConfig(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 8002596:	2300      	movs	r3, #0
 8002598:	607b      	str	r3, [r7, #4]
 800259a:	e052      	b.n	8002642 <Can_MessageConfig+0xb2>
	{
		Can_cmdHeader[i].ExtId =   0x0;
 800259c:	494c      	ldr	r1, [pc, #304]	; (80026d0 <Can_MessageConfig+0x140>)
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4413      	add	r3, r2
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	440b      	add	r3, r1
 80025aa:	3304      	adds	r3, #4
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].IDE = CAN_ID_STD;
 80025b0:	4947      	ldr	r1, [pc, #284]	; (80026d0 <Can_MessageConfig+0x140>)
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	440b      	add	r3, r1
 80025be:	3308      	adds	r3, #8
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].RTR = CAN_RTR_DATA;
 80025c4:	4942      	ldr	r1, [pc, #264]	; (80026d0 <Can_MessageConfig+0x140>)
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4613      	mov	r3, r2
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4413      	add	r3, r2
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	440b      	add	r3, r1
 80025d2:	330c      	adds	r3, #12
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].DLC = 8;
 80025d8:	493d      	ldr	r1, [pc, #244]	; (80026d0 <Can_MessageConfig+0x140>)
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	440b      	add	r3, r1
 80025e6:	3310      	adds	r3, #16
 80025e8:	2208      	movs	r2, #8
 80025ea:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].ExtId = 0x0;
 80025ec:	4939      	ldr	r1, [pc, #228]	; (80026d4 <Can_MessageConfig+0x144>)
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	1a9b      	subs	r3, r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	3304      	adds	r3, #4
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].IDE = CAN_ID_STD;
 8002600:	4934      	ldr	r1, [pc, #208]	; (80026d4 <Can_MessageConfig+0x144>)
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	3308      	adds	r3, #8
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].RTR = CAN_RTR_DATA;
 8002614:	492f      	ldr	r1, [pc, #188]	; (80026d4 <Can_MessageConfig+0x144>)
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	330c      	adds	r3, #12
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].DLC = 8;
 8002628:	492a      	ldr	r1, [pc, #168]	; (80026d4 <Can_MessageConfig+0x144>)
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	4613      	mov	r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	1a9b      	subs	r3, r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	3310      	adds	r3, #16
 8002638:	2208      	movs	r2, #8
 800263a:	601a      	str	r2, [r3, #0]
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3301      	adds	r3, #1
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b07      	cmp	r3, #7
 8002646:	dda9      	ble.n	800259c <Can_MessageConfig+0xc>
	}
	Can_cmdHeader[Motor_LeftFront_ID].StdId = 0x200;
 8002648:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <Can_MessageConfig+0x140>)
 800264a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800264e:	619a      	str	r2, [r3, #24]
	Can_recHeader[Motor_LeftFront_ID].StdId = 0x201;
 8002650:	4b20      	ldr	r3, [pc, #128]	; (80026d4 <Can_MessageConfig+0x144>)
 8002652:	f240 2201 	movw	r2, #513	; 0x201
 8002656:	61da      	str	r2, [r3, #28]

	Can_cmdHeader[Motor_LeftRear_ID].StdId = 0x200;
 8002658:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <Can_MessageConfig+0x140>)
 800265a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800265e:	631a      	str	r2, [r3, #48]	; 0x30
	Can_recHeader[Motor_LeftRear_ID].StdId = 0x202;
 8002660:	4b1c      	ldr	r3, [pc, #112]	; (80026d4 <Can_MessageConfig+0x144>)
 8002662:	f240 2202 	movw	r2, #514	; 0x202
 8002666:	639a      	str	r2, [r3, #56]	; 0x38

	Can_cmdHeader[Motor_RightRear_ID].StdId = 0x200;
 8002668:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <Can_MessageConfig+0x140>)
 800266a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800266e:	649a      	str	r2, [r3, #72]	; 0x48
	Can_recHeader[Motor_RightRear_ID].StdId = 0x203;
 8002670:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <Can_MessageConfig+0x144>)
 8002672:	f240 2203 	movw	r2, #515	; 0x203
 8002676:	655a      	str	r2, [r3, #84]	; 0x54

	Can_cmdHeader[Motor_RightFront_ID].StdId = 0x200;
 8002678:	4b15      	ldr	r3, [pc, #84]	; (80026d0 <Can_MessageConfig+0x140>)
 800267a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800267e:	661a      	str	r2, [r3, #96]	; 0x60
	Can_recHeader[Motor_RightFront_ID].StdId = 0x204;
 8002680:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <Can_MessageConfig+0x144>)
 8002682:	f44f 7201 	mov.w	r2, #516	; 0x204
 8002686:	671a      	str	r2, [r3, #112]	; 0x70

	Can_cmdHeader[Motor_Pitch_ID].StdId = 0x1FF;
 8002688:	4b11      	ldr	r3, [pc, #68]	; (80026d0 <Can_MessageConfig+0x140>)
 800268a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800268e:	679a      	str	r2, [r3, #120]	; 0x78
    Can_recHeader[Motor_Pitch_ID].StdId = 0x205;           //pitch id=1
 8002690:	4b10      	ldr	r3, [pc, #64]	; (80026d4 <Can_MessageConfig+0x144>)
 8002692:	f240 2205 	movw	r2, #517	; 0x205
 8002696:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Can_cmdHeader[Motor_Yaw_ID].StdId = 0x1FF;
 800269a:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <Can_MessageConfig+0x140>)
 800269c:	f240 12ff 	movw	r2, #511	; 0x1ff
 80026a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    Can_recHeader[Motor_Yaw_ID].StdId = 0x206;             //yaw id=2
 80026a4:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <Can_MessageConfig+0x144>)
 80026a6:	f240 2206 	movw	r2, #518	; 0x206
 80026aa:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	Can_cmdHeader[Motor_AmmoFeed_ID].StdId = 0x1FF;
 80026ae:	4b08      	ldr	r3, [pc, #32]	; (80026d0 <Can_MessageConfig+0x140>)
 80026b0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80026b4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    Can_recHeader[Motor_AmmoFeed_ID].StdId = 0x207;               //c610 id =7
 80026b8:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <Can_MessageConfig+0x144>)
 80026ba:	f240 2207 	movw	r2, #519	; 0x207
 80026be:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4



}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20000388 	.word	0x20000388
 80026d4:	20000448 	.word	0x20000448

080026d8 <Can_Filter1Config>:
void Can_Filter1Config(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08a      	sub	sp, #40	; 0x28
 80026dc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Filter_1;
	Filter_1.FilterActivation = ENABLE;
 80026de:	2301      	movs	r3, #1
 80026e0:	623b      	str	r3, [r7, #32]
	Filter_1.FilterMode = CAN_FILTERMODE_IDMASK;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
	Filter_1.FilterScale = CAN_FILTERSCALE_16BIT;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
	Filter_1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
	Filter_1.FilterIdHigh = 0x0000;
 80026ee:	2300      	movs	r3, #0
 80026f0:	603b      	str	r3, [r7, #0]
	Filter_1.FilterIdLow = 0x0000;
 80026f2:	2300      	movs	r3, #0
 80026f4:	607b      	str	r3, [r7, #4]
	Filter_1.FilterMaskIdHigh = 0x0000;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60bb      	str	r3, [r7, #8]
	Filter_1.FilterMaskIdLow = 0x0000;                      //全部接收
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
	Filter_1.FilterBank = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]
	HAL_CAN_ConfigFilter(&hcan1, &Filter_1);
 8002702:	463b      	mov	r3, r7
 8002704:	4619      	mov	r1, r3
 8002706:	4803      	ldr	r0, [pc, #12]	; (8002714 <Can_Filter1Config+0x3c>)
 8002708:	f003 f950 	bl	80059ac <HAL_CAN_ConfigFilter>
}
 800270c:	bf00      	nop
 800270e:	3728      	adds	r7, #40	; 0x28
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000544 	.word	0x20000544

08002718 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a81      	ldr	r2, [pc, #516]	; (800292c <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002726:	4293      	cmp	r3, r2
 8002728:	f040 8148 	bne.w	80029bc <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &sCan_RxHeader, Can_RxData);
 800272c:	4b80      	ldr	r3, [pc, #512]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800272e:	4a81      	ldr	r2, [pc, #516]	; (8002934 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8002730:	2100      	movs	r1, #0
 8002732:	4881      	ldr	r0, [pc, #516]	; (8002938 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8002734:	f003 fa5e 	bl	8005bf4 <HAL_CAN_GetRxMessage>
		switch(sCan_RxHeader.StdId)
 8002738:	4b7e      	ldr	r3, [pc, #504]	; (8002934 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8002740:	2b06      	cmp	r3, #6
 8002742:	f200 813c 	bhi.w	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 8002746:	a201      	add	r2, pc, #4	; (adr r2, 800274c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274c:	08002769 	.word	0x08002769
 8002750:	080027bf 	.word	0x080027bf
 8002754:	08002817 	.word	0x08002817
 8002758:	08002871 	.word	0x08002871
 800275c:	080028cf 	.word	0x080028cf
 8002760:	08002941 	.word	0x08002941
 8002764:	0800299f 	.word	0x0800299f
		{
		case 0x201:
			Motor[1].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002768:	4b71      	ldr	r3, [pc, #452]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800276a:	789b      	ldrb	r3, [r3, #2]
 800276c:	b29b      	uxth	r3, r3
 800276e:	021b      	lsls	r3, r3, #8
 8002770:	b29a      	uxth	r2, r3
 8002772:	4b6f      	ldr	r3, [pc, #444]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002774:	78db      	ldrb	r3, [r3, #3]
 8002776:	b29b      	uxth	r3, r3
 8002778:	4413      	add	r3, r2
 800277a:	b29b      	uxth	r3, r3
 800277c:	b21a      	sxth	r2, r3
 800277e:	4b6f      	ldr	r3, [pc, #444]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002780:	82da      	strh	r2, [r3, #22]
			Motor[1].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8002782:	4b6b      	ldr	r3, [pc, #428]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b29a      	uxth	r2, r3
 800278c:	4b68      	ldr	r3, [pc, #416]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800278e:	785b      	ldrb	r3, [r3, #1]
 8002790:	b29b      	uxth	r3, r3
 8002792:	4413      	add	r3, r2
 8002794:	b29a      	uxth	r2, r3
 8002796:	4b69      	ldr	r3, [pc, #420]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002798:	829a      	strh	r2, [r3, #20]
			Motor[1].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 800279a:	4b65      	ldr	r3, [pc, #404]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800279c:	791b      	ldrb	r3, [r3, #4]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	021b      	lsls	r3, r3, #8
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	4b62      	ldr	r3, [pc, #392]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027a6:	795b      	ldrb	r3, [r3, #5]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	4413      	add	r3, r2
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	b21a      	sxth	r2, r3
 80027b0:	4b62      	ldr	r3, [pc, #392]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80027b2:	831a      	strh	r2, [r3, #24]
			Motor[1].temp = Can_RxData[6];
 80027b4:	4b5e      	ldr	r3, [pc, #376]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027b6:	799a      	ldrb	r2, [r3, #6]
 80027b8:	4b60      	ldr	r3, [pc, #384]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80027ba:	769a      	strb	r2, [r3, #26]
		break;
 80027bc:	e0ff      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x202:
			Motor[2].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80027be:	4b5c      	ldr	r3, [pc, #368]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027c0:	789b      	ldrb	r3, [r3, #2]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	4b59      	ldr	r3, [pc, #356]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027ca:	78db      	ldrb	r3, [r3, #3]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	b21a      	sxth	r2, r3
 80027d4:	4b59      	ldr	r3, [pc, #356]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
			Motor[2].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80027d8:	4b55      	ldr	r3, [pc, #340]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	b29b      	uxth	r3, r3
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	4b53      	ldr	r3, [pc, #332]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027e4:	785b      	ldrb	r3, [r3, #1]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	4413      	add	r3, r2
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	4b53      	ldr	r3, [pc, #332]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80027ee:	851a      	strh	r2, [r3, #40]	; 0x28
			Motor[2].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80027f0:	4b4f      	ldr	r3, [pc, #316]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027f2:	791b      	ldrb	r3, [r3, #4]
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	4b4d      	ldr	r3, [pc, #308]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80027fc:	795b      	ldrb	r3, [r3, #5]
 80027fe:	b29b      	uxth	r3, r3
 8002800:	4413      	add	r3, r2
 8002802:	b29b      	uxth	r3, r3
 8002804:	b21a      	sxth	r2, r3
 8002806:	4b4d      	ldr	r3, [pc, #308]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002808:	859a      	strh	r2, [r3, #44]	; 0x2c
			Motor[2].temp = Can_RxData[6];
 800280a:	4b49      	ldr	r3, [pc, #292]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800280c:	799a      	ldrb	r2, [r3, #6]
 800280e:	4b4b      	ldr	r3, [pc, #300]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002810:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		break;
 8002814:	e0d3      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x203:
			Motor[3].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002816:	4b46      	ldr	r3, [pc, #280]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002818:	789b      	ldrb	r3, [r3, #2]
 800281a:	b29b      	uxth	r3, r3
 800281c:	021b      	lsls	r3, r3, #8
 800281e:	b29a      	uxth	r2, r3
 8002820:	4b43      	ldr	r3, [pc, #268]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002822:	78db      	ldrb	r3, [r3, #3]
 8002824:	b29b      	uxth	r3, r3
 8002826:	4413      	add	r3, r2
 8002828:	b29b      	uxth	r3, r3
 800282a:	b21a      	sxth	r2, r3
 800282c:	4b43      	ldr	r3, [pc, #268]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800282e:	87da      	strh	r2, [r3, #62]	; 0x3e
			Motor[3].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8002830:	4b3f      	ldr	r3, [pc, #252]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	b29b      	uxth	r3, r3
 8002836:	021b      	lsls	r3, r3, #8
 8002838:	b29a      	uxth	r2, r3
 800283a:	4b3d      	ldr	r3, [pc, #244]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800283c:	785b      	ldrb	r3, [r3, #1]
 800283e:	b29b      	uxth	r3, r3
 8002840:	4413      	add	r3, r2
 8002842:	b29a      	uxth	r2, r3
 8002844:	4b3d      	ldr	r3, [pc, #244]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002846:	879a      	strh	r2, [r3, #60]	; 0x3c
			Motor[3].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8002848:	4b39      	ldr	r3, [pc, #228]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800284a:	791b      	ldrb	r3, [r3, #4]
 800284c:	b29b      	uxth	r3, r3
 800284e:	021b      	lsls	r3, r3, #8
 8002850:	b29a      	uxth	r2, r3
 8002852:	4b37      	ldr	r3, [pc, #220]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002854:	795b      	ldrb	r3, [r3, #5]
 8002856:	b29b      	uxth	r3, r3
 8002858:	4413      	add	r3, r2
 800285a:	b29b      	uxth	r3, r3
 800285c:	b21a      	sxth	r2, r3
 800285e:	4b37      	ldr	r3, [pc, #220]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002860:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			Motor[3].temp = Can_RxData[6];
 8002864:	4b32      	ldr	r3, [pc, #200]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002866:	799a      	ldrb	r2, [r3, #6]
 8002868:	4b34      	ldr	r3, [pc, #208]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800286a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		break;
 800286e:	e0a6      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x204:
			Motor[4].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002870:	4b2f      	ldr	r3, [pc, #188]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002872:	789b      	ldrb	r3, [r3, #2]
 8002874:	b29b      	uxth	r3, r3
 8002876:	021b      	lsls	r3, r3, #8
 8002878:	b29a      	uxth	r2, r3
 800287a:	4b2d      	ldr	r3, [pc, #180]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800287c:	78db      	ldrb	r3, [r3, #3]
 800287e:	b29b      	uxth	r3, r3
 8002880:	4413      	add	r3, r2
 8002882:	b29b      	uxth	r3, r3
 8002884:	b21a      	sxth	r2, r3
 8002886:	4b2d      	ldr	r3, [pc, #180]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002888:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			Motor[4].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 800288c:	4b28      	ldr	r3, [pc, #160]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	b29b      	uxth	r3, r3
 8002892:	021b      	lsls	r3, r3, #8
 8002894:	b29a      	uxth	r2, r3
 8002896:	4b26      	ldr	r3, [pc, #152]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002898:	785b      	ldrb	r3, [r3, #1]
 800289a:	b29b      	uxth	r3, r3
 800289c:	4413      	add	r3, r2
 800289e:	b29a      	uxth	r2, r3
 80028a0:	4b26      	ldr	r3, [pc, #152]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80028a2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
			Motor[4].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028a8:	791b      	ldrb	r3, [r3, #4]
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	021b      	lsls	r3, r3, #8
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028b2:	795b      	ldrb	r3, [r3, #5]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	4413      	add	r3, r2
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	b21a      	sxth	r2, r3
 80028bc:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80028be:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			Motor[4].temp = Can_RxData[6];
 80028c2:	4b1b      	ldr	r3, [pc, #108]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028c4:	799a      	ldrb	r2, [r3, #6]
 80028c6:	4b1d      	ldr	r3, [pc, #116]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80028c8:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		break;
 80028cc:	e077      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x205:
			Motor[Motor_Pitch_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80028ce:	4b18      	ldr	r3, [pc, #96]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028d0:	789b      	ldrb	r3, [r3, #2]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	021b      	lsls	r3, r3, #8
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	4b15      	ldr	r3, [pc, #84]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028da:	78db      	ldrb	r3, [r3, #3]
 80028dc:	b29b      	uxth	r3, r3
 80028de:	4413      	add	r3, r2
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	b21a      	sxth	r2, r3
 80028e4:	4b15      	ldr	r3, [pc, #84]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80028e6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			Motor[Motor_Pitch_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80028ea:	4b11      	ldr	r3, [pc, #68]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	4b0e      	ldr	r3, [pc, #56]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80028f6:	785b      	ldrb	r3, [r3, #1]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	4413      	add	r3, r2
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002900:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			Motor[Motor_Pitch_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8002904:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002906:	791b      	ldrb	r3, [r3, #4]
 8002908:	b29b      	uxth	r3, r3
 800290a:	021b      	lsls	r3, r3, #8
 800290c:	b29a      	uxth	r2, r3
 800290e:	4b08      	ldr	r3, [pc, #32]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002910:	795b      	ldrb	r3, [r3, #5]
 8002912:	b29b      	uxth	r3, r3
 8002914:	4413      	add	r3, r2
 8002916:	b29b      	uxth	r3, r3
 8002918:	b21a      	sxth	r2, r3
 800291a:	4b08      	ldr	r3, [pc, #32]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800291c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			Motor[Motor_Pitch_ID].temp = Can_RxData[6];
 8002920:	4b03      	ldr	r3, [pc, #12]	; (8002930 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002922:	799a      	ldrb	r2, [r3, #6]
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002926:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		break;
 800292a:	e048      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 800292c:	40006400 	.word	0x40006400
 8002930:	20000378 	.word	0x20000378
 8002934:	20000528 	.word	0x20000528
 8002938:	20000544 	.word	0x20000544
 800293c:	20000ac0 	.word	0x20000ac0

		case 0x206:
			Motor[Motor_Yaw_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002940:	4b21      	ldr	r3, [pc, #132]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002942:	789b      	ldrb	r3, [r3, #2]
 8002944:	b29b      	uxth	r3, r3
 8002946:	021b      	lsls	r3, r3, #8
 8002948:	b29a      	uxth	r2, r3
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 800294c:	78db      	ldrb	r3, [r3, #3]
 800294e:	b29b      	uxth	r3, r3
 8002950:	4413      	add	r3, r2
 8002952:	b29b      	uxth	r3, r3
 8002954:	b21a      	sxth	r2, r3
 8002956:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8002958:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			Motor[Motor_Yaw_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 800295c:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	b29b      	uxth	r3, r3
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	b29a      	uxth	r2, r3
 8002966:	4b18      	ldr	r3, [pc, #96]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002968:	785b      	ldrb	r3, [r3, #1]
 800296a:	b29b      	uxth	r3, r3
 800296c:	4413      	add	r3, r2
 800296e:	b29a      	uxth	r2, r3
 8002970:	4b16      	ldr	r3, [pc, #88]	; (80029cc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8002972:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			Motor[Motor_Yaw_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8002976:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002978:	791b      	ldrb	r3, [r3, #4]
 800297a:	b29b      	uxth	r3, r3
 800297c:	021b      	lsls	r3, r3, #8
 800297e:	b29a      	uxth	r2, r3
 8002980:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002982:	795b      	ldrb	r3, [r3, #5]
 8002984:	b29b      	uxth	r3, r3
 8002986:	4413      	add	r3, r2
 8002988:	b29b      	uxth	r3, r3
 800298a:	b21a      	sxth	r2, r3
 800298c:	4b0f      	ldr	r3, [pc, #60]	; (80029cc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 800298e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
			Motor[Motor_Yaw_ID].temp = Can_RxData[6];
 8002992:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002994:	799a      	ldrb	r2, [r3, #6]
 8002996:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8002998:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

		break;
 800299c:	e00f      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>

		case 0x207:
		     Motor[Motor_AmmoFeed_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 800299e:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80029a0:	789b      	ldrb	r3, [r3, #2]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	4b07      	ldr	r3, [pc, #28]	; (80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80029aa:	78db      	ldrb	r3, [r3, #3]
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	4413      	add	r3, r2
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	b21a      	sxth	r2, r3
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 80029b6:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
		break;
 80029ba:	e000      	b.n	80029be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		}


	}
 80029bc:	bf00      	nop
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000378 	.word	0x20000378
 80029cc:	20000ac0 	.word	0x20000ac0

080029d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	4b1b      	ldr	r3, [pc, #108]	; (8002a48 <MX_DMA_Init+0x78>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4a1a      	ldr	r2, [pc, #104]	; (8002a48 <MX_DMA_Init+0x78>)
 80029e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029e4:	6313      	str	r3, [r2, #48]	; 0x30
 80029e6:	4b18      	ldr	r3, [pc, #96]	; (8002a48 <MX_DMA_Init+0x78>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	603b      	str	r3, [r7, #0]
 80029f6:	4b14      	ldr	r3, [pc, #80]	; (8002a48 <MX_DMA_Init+0x78>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	4a13      	ldr	r2, [pc, #76]	; (8002a48 <MX_DMA_Init+0x78>)
 80029fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a00:	6313      	str	r3, [r2, #48]	; 0x30
 8002a02:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <MX_DMA_Init+0x78>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2105      	movs	r1, #5
 8002a12:	200c      	movs	r0, #12
 8002a14:	f003 fd0e 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002a18:	200c      	movs	r0, #12
 8002a1a:	f003 fd27 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2105      	movs	r1, #5
 8002a22:	2039      	movs	r0, #57	; 0x39
 8002a24:	f003 fd06 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002a28:	2039      	movs	r0, #57	; 0x39
 8002a2a:	f003 fd1f 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2105      	movs	r1, #5
 8002a32:	203a      	movs	r0, #58	; 0x3a
 8002a34:	f003 fcfe 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002a38:	203a      	movs	r0, #58	; 0x3a
 8002a3a:	f003 fd17 	bl	800646c <HAL_NVIC_EnableIRQ>

}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40023800 	.word	0x40023800

08002a4c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002a50:	4a18      	ldr	r2, [pc, #96]	; (8002ab4 <MX_FREERTOS_Init+0x68>)
 8002a52:	2100      	movs	r1, #0
 8002a54:	4818      	ldr	r0, [pc, #96]	; (8002ab8 <MX_FREERTOS_Init+0x6c>)
 8002a56:	f00d fc73 	bl	8010340 <osThreadNew>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4a17      	ldr	r2, [pc, #92]	; (8002abc <MX_FREERTOS_Init+0x70>)
 8002a5e:	6013      	str	r3, [r2, #0]

  /* creation of SendMessage */
  SendMessageHandle = osThreadNew(start_SendMessage, NULL, &SendMessage_attributes);
 8002a60:	4a17      	ldr	r2, [pc, #92]	; (8002ac0 <MX_FREERTOS_Init+0x74>)
 8002a62:	2100      	movs	r1, #0
 8002a64:	4817      	ldr	r0, [pc, #92]	; (8002ac4 <MX_FREERTOS_Init+0x78>)
 8002a66:	f00d fc6b 	bl	8010340 <osThreadNew>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4a16      	ldr	r2, [pc, #88]	; (8002ac8 <MX_FREERTOS_Init+0x7c>)
 8002a6e:	6013      	str	r3, [r2, #0]

  /* creation of ReceiveMessage */
  ReceiveMessageHandle = osThreadNew(startReceiveMessage, NULL, &ReceiveMessage_attributes);
 8002a70:	4a16      	ldr	r2, [pc, #88]	; (8002acc <MX_FREERTOS_Init+0x80>)
 8002a72:	2100      	movs	r1, #0
 8002a74:	4816      	ldr	r0, [pc, #88]	; (8002ad0 <MX_FREERTOS_Init+0x84>)
 8002a76:	f00d fc63 	bl	8010340 <osThreadNew>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4a15      	ldr	r2, [pc, #84]	; (8002ad4 <MX_FREERTOS_Init+0x88>)
 8002a7e:	6013      	str	r3, [r2, #0]

  /* creation of ChangeTarget */
  ChangeTargetHandle = osThreadNew(fun_ChangeTarget, NULL, &ChangeTarget_attributes);
 8002a80:	4a15      	ldr	r2, [pc, #84]	; (8002ad8 <MX_FREERTOS_Init+0x8c>)
 8002a82:	2100      	movs	r1, #0
 8002a84:	4815      	ldr	r0, [pc, #84]	; (8002adc <MX_FREERTOS_Init+0x90>)
 8002a86:	f00d fc5b 	bl	8010340 <osThreadNew>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	4a14      	ldr	r2, [pc, #80]	; (8002ae0 <MX_FREERTOS_Init+0x94>)
 8002a8e:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Read */
  IMU_ReadHandle = osThreadNew(StartIMU_Read, NULL, &IMU_Read_attributes);
 8002a90:	4a14      	ldr	r2, [pc, #80]	; (8002ae4 <MX_FREERTOS_Init+0x98>)
 8002a92:	2100      	movs	r1, #0
 8002a94:	4814      	ldr	r0, [pc, #80]	; (8002ae8 <MX_FREERTOS_Init+0x9c>)
 8002a96:	f00d fc53 	bl	8010340 <osThreadNew>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	4a13      	ldr	r2, [pc, #76]	; (8002aec <MX_FREERTOS_Init+0xa0>)
 8002a9e:	6013      	str	r3, [r2, #0]

  /* creation of start_USB_CDC */
  start_USB_CDCHandle = osThreadNew(StartTask08, NULL, &start_USB_CDC_attributes);
 8002aa0:	4a13      	ldr	r2, [pc, #76]	; (8002af0 <MX_FREERTOS_Init+0xa4>)
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4813      	ldr	r0, [pc, #76]	; (8002af4 <MX_FREERTOS_Init+0xa8>)
 8002aa6:	f00d fc4b 	bl	8010340 <osThreadNew>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	4a12      	ldr	r2, [pc, #72]	; (8002af8 <MX_FREERTOS_Init+0xac>)
 8002aae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	08015f94 	.word	0x08015f94
 8002ab8:	08002afd 	.word	0x08002afd
 8002abc:	20000584 	.word	0x20000584
 8002ac0:	08015fb8 	.word	0x08015fb8
 8002ac4:	08002b11 	.word	0x08002b11
 8002ac8:	20000588 	.word	0x20000588
 8002acc:	08015fdc 	.word	0x08015fdc
 8002ad0:	08002d35 	.word	0x08002d35
 8002ad4:	2000058c 	.word	0x2000058c
 8002ad8:	08016000 	.word	0x08016000
 8002adc:	08002d91 	.word	0x08002d91
 8002ae0:	20000590 	.word	0x20000590
 8002ae4:	08016024 	.word	0x08016024
 8002ae8:	08003469 	.word	0x08003469
 8002aec:	20000594 	.word	0x20000594
 8002af0:	08016048 	.word	0x08016048
 8002af4:	08003751 	.word	0x08003751
 8002af8:	20000598 	.word	0x20000598

08002afc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002b04:	f010 f94a 	bl	8012d9c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002b08:	2001      	movs	r0, #1
 8002b0a:	f00d fcab 	bl	8010464 <osDelay>
 8002b0e:	e7fb      	b.n	8002b08 <StartDefaultTask+0xc>

08002b10 <start_SendMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_SendMessage */
void start_SendMessage(void *argument)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  /***云台外环PID***/
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8002b18:	4b78      	ldr	r3, [pc, #480]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b1a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b26:	4b75      	ldr	r3, [pc, #468]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b28:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002b2c:	eef0 0a47 	vmov.f32	s1, s14
 8002b30:	eeb0 0a67 	vmov.f32	s0, s15
 8002b34:	4872      	ldr	r0, [pc, #456]	; (8002d00 <start_SendMessage+0x1f0>)
 8002b36:	f001 fab9 	bl	80040ac <PID_Origin>
	  PID_Origin(&PID_Motor_Angle[Motor_Yaw_ID], imu_data.angle[0], Motor[Motor_Yaw_ID].target_angle);
 8002b3a:	4b72      	ldr	r3, [pc, #456]	; (8002d04 <start_SendMessage+0x1f4>)
 8002b3c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002b40:	4b6e      	ldr	r3, [pc, #440]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b42:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002b46:	eef0 0a47 	vmov.f32	s1, s14
 8002b4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b4e:	486e      	ldr	r0, [pc, #440]	; (8002d08 <start_SendMessage+0x1f8>)
 8002b50:	f001 faac 	bl	80040ac <PID_Origin>
	  /***云台内环和拨弹轮PID***/
	  PID_Incr(&PID_Motor_Speed[Motor_AmmoFeed_ID],Motor[Motor_AmmoFeed_ID].speed,Motor[Motor_AmmoFeed_ID].target_speed);
 8002b54:	4b69      	ldr	r3, [pc, #420]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b56:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b62:	4b66      	ldr	r3, [pc, #408]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b64:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002b68:	eef0 0a47 	vmov.f32	s1, s14
 8002b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b70:	4866      	ldr	r0, [pc, #408]	; (8002d0c <start_SendMessage+0x1fc>)
 8002b72:	f001 fba5 	bl	80042c0 <PID_Incr>
      PID_Incr(&PID_Motor_Speed[Motor_Yaw_ID], Motor[Motor_Yaw_ID].speed, PID_Motor_Angle[Motor_Yaw_ID].Output);
 8002b76:	4b61      	ldr	r3, [pc, #388]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b78:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b84:	4b62      	ldr	r3, [pc, #392]	; (8002d10 <start_SendMessage+0x200>)
 8002b86:	ed93 7a56 	vldr	s14, [r3, #344]	; 0x158
 8002b8a:	eef0 0a47 	vmov.f32	s1, s14
 8002b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b92:	4860      	ldr	r0, [pc, #384]	; (8002d14 <start_SendMessage+0x204>)
 8002b94:	f001 fb94 	bl	80042c0 <PID_Incr>
//      PID_Incr(&PID_Motor_Speed[Motor_Yaw_ID], Motor[Motor_Yaw_ID].speed, Motor[Motor_Yaw_ID].target_speed);
	  PID_Incr(&PID_Motor_Speed[Motor_Pitch_ID],Motor[Motor_Pitch_ID].speed,PID_Motor_Angle[Motor_Pitch_ID].Output);
 8002b98:	4b58      	ldr	r3, [pc, #352]	; (8002cfc <start_SendMessage+0x1ec>)
 8002b9a:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8002b9e:	ee07 3a90 	vmov	s15, r3
 8002ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ba6:	4b5a      	ldr	r3, [pc, #360]	; (8002d10 <start_SendMessage+0x200>)
 8002ba8:	ed93 7a49 	vldr	s14, [r3, #292]	; 0x124
 8002bac:	eef0 0a47 	vmov.f32	s1, s14
 8002bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bb4:	4858      	ldr	r0, [pc, #352]	; (8002d18 <start_SendMessage+0x208>)
 8002bb6:	f001 fb83 	bl	80042c0 <PID_Incr>

	  temp_yaw += PID_Motor_Speed[Motor_Yaw_ID].Output;
 8002bba:	4b58      	ldr	r3, [pc, #352]	; (8002d1c <start_SendMessage+0x20c>)
 8002bbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bc0:	ee07 3a90 	vmov	s15, r3
 8002bc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bc8:	4b55      	ldr	r3, [pc, #340]	; (8002d20 <start_SendMessage+0x210>)
 8002bca:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8002bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd6:	ee17 3a90 	vmov	r3, s15
 8002bda:	b21a      	sxth	r2, r3
 8002bdc:	4b4f      	ldr	r3, [pc, #316]	; (8002d1c <start_SendMessage+0x20c>)
 8002bde:	801a      	strh	r2, [r3, #0]
	  temp_pitch += PID_Motor_Speed[Motor_Pitch_ID].Output;
 8002be0:	4b50      	ldr	r3, [pc, #320]	; (8002d24 <start_SendMessage+0x214>)
 8002be2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002be6:	ee07 3a90 	vmov	s15, r3
 8002bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bee:	4b4c      	ldr	r3, [pc, #304]	; (8002d20 <start_SendMessage+0x210>)
 8002bf0:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8002bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bfc:	ee17 3a90 	vmov	r3, s15
 8002c00:	b21a      	sxth	r2, r3
 8002c02:	4b48      	ldr	r3, [pc, #288]	; (8002d24 <start_SendMessage+0x214>)
 8002c04:	801a      	strh	r2, [r3, #0]
	  temp_ammofeed += PID_Motor_Speed[Motor_AmmoFeed_ID].Output;
 8002c06:	4b48      	ldr	r3, [pc, #288]	; (8002d28 <start_SendMessage+0x218>)
 8002c08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c14:	4b42      	ldr	r3, [pc, #264]	; (8002d20 <start_SendMessage+0x210>)
 8002c16:	edd3 7a63 	vldr	s15, [r3, #396]	; 0x18c
 8002c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c22:	ee17 3a90 	vmov	r3, s15
 8002c26:	b21a      	sxth	r2, r3
 8002c28:	4b3f      	ldr	r3, [pc, #252]	; (8002d28 <start_SendMessage+0x218>)
 8002c2a:	801a      	strh	r2, [r3, #0]

	  Can_TxData[0] = (temp_pitch>>8);
 8002c2c:	4b3d      	ldr	r3, [pc, #244]	; (8002d24 <start_SendMessage+0x214>)
 8002c2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c32:	121b      	asrs	r3, r3, #8
 8002c34:	b21b      	sxth	r3, r3
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	4b3c      	ldr	r3, [pc, #240]	; (8002d2c <start_SendMessage+0x21c>)
 8002c3a:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = temp_pitch;
 8002c3c:	4b39      	ldr	r3, [pc, #228]	; (8002d24 <start_SendMessage+0x214>)
 8002c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	4b39      	ldr	r3, [pc, #228]	; (8002d2c <start_SendMessage+0x21c>)
 8002c46:	705a      	strb	r2, [r3, #1]

	  Can_TxData[2] = (temp_yaw>>8);
 8002c48:	4b34      	ldr	r3, [pc, #208]	; (8002d1c <start_SendMessage+0x20c>)
 8002c4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c4e:	121b      	asrs	r3, r3, #8
 8002c50:	b21b      	sxth	r3, r3
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	4b35      	ldr	r3, [pc, #212]	; (8002d2c <start_SendMessage+0x21c>)
 8002c56:	709a      	strb	r2, [r3, #2]
	  Can_TxData[3] = temp_yaw;
 8002c58:	4b30      	ldr	r3, [pc, #192]	; (8002d1c <start_SendMessage+0x20c>)
 8002c5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b32      	ldr	r3, [pc, #200]	; (8002d2c <start_SendMessage+0x21c>)
 8002c62:	70da      	strb	r2, [r3, #3]

	  Can_TxData[4] = (temp_ammofeed>>8);
 8002c64:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <start_SendMessage+0x218>)
 8002c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6a:	121b      	asrs	r3, r3, #8
 8002c6c:	b21b      	sxth	r3, r3
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	4b2e      	ldr	r3, [pc, #184]	; (8002d2c <start_SendMessage+0x21c>)
 8002c72:	711a      	strb	r2, [r3, #4]
	  Can_TxData[5] = temp_ammofeed;
 8002c74:	4b2c      	ldr	r3, [pc, #176]	; (8002d28 <start_SendMessage+0x218>)
 8002c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	4b2b      	ldr	r3, [pc, #172]	; (8002d2c <start_SendMessage+0x21c>)
 8002c7e:	715a      	strb	r2, [r3, #5]

//	  HAL_CAN_AddTxMessage(&hcan1, &Can_cmdHeader[Motor_Pitch_ID], Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);
	  //osDelay(1);
	  /***底盘全向移动***/
	  Chassis_Move();
 8002c80:	f7fe f986 	bl	8000f90 <Chassis_Move>
	  //Chassis_Ctrl();
	  Can_TxData[0] = Chassis_ctrl[0]>>8;
 8002c84:	4b2a      	ldr	r3, [pc, #168]	; (8002d30 <start_SendMessage+0x220>)
 8002c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c8a:	121b      	asrs	r3, r3, #8
 8002c8c:	b21b      	sxth	r3, r3
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <start_SendMessage+0x21c>)
 8002c92:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = Chassis_ctrl[0];
 8002c94:	4b26      	ldr	r3, [pc, #152]	; (8002d30 <start_SendMessage+0x220>)
 8002c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	4b23      	ldr	r3, [pc, #140]	; (8002d2c <start_SendMessage+0x21c>)
 8002c9e:	705a      	strb	r2, [r3, #1]
 	  Can_TxData[2] = Chassis_ctrl[1]>>8;
 8002ca0:	4b23      	ldr	r3, [pc, #140]	; (8002d30 <start_SendMessage+0x220>)
 8002ca2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ca6:	121b      	asrs	r3, r3, #8
 8002ca8:	b21b      	sxth	r3, r3
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	4b1f      	ldr	r3, [pc, #124]	; (8002d2c <start_SendMessage+0x21c>)
 8002cae:	709a      	strb	r2, [r3, #2]
 	  Can_TxData[3] = Chassis_ctrl[1];
 8002cb0:	4b1f      	ldr	r3, [pc, #124]	; (8002d30 <start_SendMessage+0x220>)
 8002cb2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <start_SendMessage+0x21c>)
 8002cba:	70da      	strb	r2, [r3, #3]
 	  Can_TxData[4] = Chassis_ctrl[2]>>8;
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <start_SendMessage+0x220>)
 8002cbe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002cc2:	121b      	asrs	r3, r3, #8
 8002cc4:	b21b      	sxth	r3, r3
 8002cc6:	b2da      	uxtb	r2, r3
 8002cc8:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <start_SendMessage+0x21c>)
 8002cca:	711a      	strb	r2, [r3, #4]
 	  Can_TxData[5] = Chassis_ctrl[2];
 8002ccc:	4b18      	ldr	r3, [pc, #96]	; (8002d30 <start_SendMessage+0x220>)
 8002cce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <start_SendMessage+0x21c>)
 8002cd6:	715a      	strb	r2, [r3, #5]
 	  Can_TxData[6] = Chassis_ctrl[3]>>8;
 8002cd8:	4b15      	ldr	r3, [pc, #84]	; (8002d30 <start_SendMessage+0x220>)
 8002cda:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002cde:	121b      	asrs	r3, r3, #8
 8002ce0:	b21b      	sxth	r3, r3
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	4b11      	ldr	r3, [pc, #68]	; (8002d2c <start_SendMessage+0x21c>)
 8002ce6:	719a      	strb	r2, [r3, #6]
 	  Can_TxData[7] = Chassis_ctrl[3];
 8002ce8:	4b11      	ldr	r3, [pc, #68]	; (8002d30 <start_SendMessage+0x220>)
 8002cea:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <start_SendMessage+0x21c>)
 8002cf2:	71da      	strb	r2, [r3, #7]

//	  HAL_CAN_AddTxMessage(&hcan1,&Can_cmdHeader[Motor_LeftFront_ID],Can_TxData,(uint32_t*)CAN_TX_MAILBOX0);
	  osDelay(1);
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f00d fbb5 	bl	8010464 <osDelay>
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8002cfa:	e70d      	b.n	8002b18 <start_SendMessage+0x8>
 8002cfc:	20000ac0 	.word	0x20000ac0
 8002d00:	20000a24 	.word	0x20000a24
 8002d04:	200002ec 	.word	0x200002ec
 8002d08:	20000a58 	.word	0x20000a58
 8002d0c:	200008ec 	.word	0x200008ec
 8002d10:	20000920 	.word	0x20000920
 8002d14:	200008b8 	.word	0x200008b8
 8002d18:	20000884 	.word	0x20000884
 8002d1c:	2000057c 	.word	0x2000057c
 8002d20:	20000780 	.word	0x20000780
 8002d24:	2000057e 	.word	0x2000057e
 8002d28:	20000580 	.word	0x20000580
 8002d2c:	20000380 	.word	0x20000380
 8002d30:	200002c8 	.word	0x200002c8

08002d34 <startReceiveMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReceiveMessage */
void startReceiveMessage(void *argument)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReceiveMessage */
	uint8_t ammo_count=0, ammo_temp = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	73fb      	strb	r3, [r7, #15]
 8002d40:	2300      	movs	r3, #0
 8002d42:	73bb      	strb	r3, [r7, #14]
	GPIO_PinState pinstate = GPIO_PIN_SET;
 8002d44:	2301      	movs	r3, #1
 8002d46:	737b      	strb	r3, [r7, #13]
  /* Infinite loop */
  for(;;)
  {
	  /***检测已发弹量***/
	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 8002d48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d4c:	480e      	ldr	r0, [pc, #56]	; (8002d88 <startReceiveMessage+0x54>)
 8002d4e:	f004 fad1 	bl	80072f4 <HAL_GPIO_ReadPin>
 8002d52:	4603      	mov	r3, r0
 8002d54:	461a      	mov	r2, r3
 8002d56:	7b7b      	ldrb	r3, [r7, #13]
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d009      	beq.n	8002d70 <startReceiveMessage+0x3c>
	  {
		  pinstate = !pinstate;
 8002d5c:	7b7b      	ldrb	r3, [r7, #13]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bf0c      	ite	eq
 8002d62:	2301      	moveq	r3, #1
 8002d64:	2300      	movne	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	737b      	strb	r3, [r7, #13]
		  ammo_temp++;
 8002d6a:	7bbb      	ldrb	r3, [r7, #14]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	73bb      	strb	r3, [r7, #14]
	  }
	  if(ammo_temp >=2)
 8002d70:	7bbb      	ldrb	r3, [r7, #14]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d904      	bls.n	8002d80 <startReceiveMessage+0x4c>
	  {
		  ammo_count++;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
		  ammo_temp = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73bb      	strb	r3, [r7, #14]
	  }
//	  HAL_UART_Transmit(&huart1, (uint8_t*)&Motor[spcount].speed, 2, 100);

    osDelay(20);
 8002d80:	2014      	movs	r0, #20
 8002d82:	f00d fb6f 	bl	8010464 <osDelay>
	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 8002d86:	e7df      	b.n	8002d48 <startReceiveMessage+0x14>
 8002d88:	40020400 	.word	0x40020400
 8002d8c:	00000000 	.word	0x00000000

08002d90 <fun_ChangeTarget>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fun_ChangeTarget */
void fun_ChangeTarget(void *argument)
{
 8002d90:	b5b0      	push	{r4, r5, r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fun_ChangeTarget */
  /* Infinite loop */
	for(;;)
  {
		Dog_Status_update(&remote_WatchDog);//遥控器看门狗状态更新
 8002d98:	48ad      	ldr	r0, [pc, #692]	; (8003050 <fun_ChangeTarget+0x2c0>)
 8002d9a:	f7ff fb41 	bl	8002420 <Dog_Status_update>
		Dog_Status_update(&referee_WatchDog);//图传看门狗状态更新
 8002d9e:	48ad      	ldr	r0, [pc, #692]	; (8003054 <fun_ChangeTarget+0x2c4>)
 8002da0:	f7ff fb3e 	bl	8002420 <Dog_Status_update>
		if(referee_WatchDog.status)
 8002da4:	4bab      	ldr	r3, [pc, #684]	; (8003054 <fun_ChangeTarget+0x2c4>)
 8002da6:	791b      	ldrb	r3, [r3, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 8183 	beq.w	80030b4 <fun_ChangeTarget+0x324>
		{
			/**********************键鼠控制******************************/
			speed_x_commend = 0.8*(RC_Ctl.keyboard.W - RC_Ctl.keyboard.S);
 8002dae:	4baa      	ldr	r3, [pc, #680]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002db0:	7d1b      	ldrb	r3, [r3, #20]
 8002db2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	461a      	mov	r2, r3
 8002dba:	4ba7      	ldr	r3, [pc, #668]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002dbc:	7d1b      	ldrb	r3, [r3, #20]
 8002dbe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd fb54 	bl	8000474 <__aeabi_i2d>
 8002dcc:	a39c      	add	r3, pc, #624	; (adr r3, 8003040 <fun_ChangeTarget+0x2b0>)
 8002dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd2:	f7fd fbb9 	bl	8000548 <__aeabi_dmul>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4610      	mov	r0, r2
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f7fd fe8b 	bl	8000af8 <__aeabi_d2f>
 8002de2:	4603      	mov	r3, r0
 8002de4:	4a9d      	ldr	r2, [pc, #628]	; (800305c <fun_ChangeTarget+0x2cc>)
 8002de6:	6013      	str	r3, [r2, #0]
			speed_y_commend = 0.8*(RC_Ctl.keyboard.D - RC_Ctl.keyboard.A);
 8002de8:	4b9b      	ldr	r3, [pc, #620]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002dea:	7d1b      	ldrb	r3, [r3, #20]
 8002dec:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	4b98      	ldr	r3, [pc, #608]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002df6:	7d1b      	ldrb	r3, [r3, #20]
 8002df8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd fb37 	bl	8000474 <__aeabi_i2d>
 8002e06:	a38e      	add	r3, pc, #568	; (adr r3, 8003040 <fun_ChangeTarget+0x2b0>)
 8002e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0c:	f7fd fb9c 	bl	8000548 <__aeabi_dmul>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4610      	mov	r0, r2
 8002e16:	4619      	mov	r1, r3
 8002e18:	f7fd fe6e 	bl	8000af8 <__aeabi_d2f>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	4a90      	ldr	r2, [pc, #576]	; (8003060 <fun_ChangeTarget+0x2d0>)
 8002e20:	6013      	str	r3, [r2, #0]
			Chassis_angleTransform();
 8002e22:	f7fe faf9 	bl	8001418 <Chassis_angleTransform>

			if(RC_Ctl.keyboard.r && receinfo->suggest_fire == 1)
 8002e26:	4b8c      	ldr	r3, [pc, #560]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002e28:	7cdb      	ldrb	r3, [r3, #19]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d062      	beq.n	8002ef4 <fun_ChangeTarget+0x164>
 8002e2e:	4b8d      	ldr	r3, [pc, #564]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	785b      	ldrb	r3, [r3, #1]
 8002e34:	f003 0310 	and.w	r3, r3, #16
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d05a      	beq.n	8002ef4 <fun_ChangeTarget+0x164>
			{
				GimbalControlInit( angle_pitch, angle_yaw, 18, 0.02);
 8002e3e:	4b8a      	ldr	r3, [pc, #552]	; (8003068 <fun_ChangeTarget+0x2d8>)
 8002e40:	edd3 7a00 	vldr	s15, [r3]
 8002e44:	4b89      	ldr	r3, [pc, #548]	; (800306c <fun_ChangeTarget+0x2dc>)
 8002e46:	ed93 7a00 	vldr	s14, [r3]
 8002e4a:	eddf 1a89 	vldr	s3, [pc, #548]	; 8003070 <fun_ChangeTarget+0x2e0>
 8002e4e:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 8002e52:	eef0 0a47 	vmov.f32	s1, s14
 8002e56:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5a:	f7ff f8c7 	bl	8001fec <GimbalControlInit>
				GimbalControlTransform(receinfo->x, receinfo->y, receinfo->z,receinfo->vx,receinfo->vy,receinfo->vz,1, &pitch, &yaw);
 8002e5e:	4b81      	ldr	r3, [pc, #516]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e66:	4b7f      	ldr	r3, [pc, #508]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8002e6e:	4b7d      	ldr	r3, [pc, #500]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	edd3 6a03 	vldr	s13, [r3, #12]
 8002e76:	4b7b      	ldr	r3, [pc, #492]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	ed93 6a04 	vldr	s12, [r3, #16]
 8002e7e:	4b79      	ldr	r3, [pc, #484]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	edd3 5a05 	vldr	s11, [r3, #20]
 8002e86:	4b77      	ldr	r3, [pc, #476]	; (8003064 <fun_ChangeTarget+0x2d4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	ed93 5a06 	vldr	s10, [r3, #24]
 8002e8e:	4a79      	ldr	r2, [pc, #484]	; (8003074 <fun_ChangeTarget+0x2e4>)
 8002e90:	4979      	ldr	r1, [pc, #484]	; (8003078 <fun_ChangeTarget+0x2e8>)
 8002e92:	2001      	movs	r0, #1
 8002e94:	eef0 2a45 	vmov.f32	s5, s10
 8002e98:	eeb0 2a65 	vmov.f32	s4, s11
 8002e9c:	eef0 1a46 	vmov.f32	s3, s12
 8002ea0:	eeb0 1a66 	vmov.f32	s2, s13
 8002ea4:	eef0 0a47 	vmov.f32	s1, s14
 8002ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8002eac:	f7ff f9e8 	bl	8002280 <GimbalControlTransform>
				Motor[Motor_Yaw_ID].target_angle = yaw;
 8002eb0:	4b70      	ldr	r3, [pc, #448]	; (8003074 <fun_ChangeTarget+0x2e4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a71      	ldr	r2, [pc, #452]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002eb6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				Motor[Motor_Pitch_ID].target_angle = (uint16_t)(-pitch*4096/3.1415926535f + 3400);
 8002eba:	4b6f      	ldr	r3, [pc, #444]	; (8003078 <fun_ChangeTarget+0x2e8>)
 8002ebc:	edd3 7a00 	vldr	s15, [r3]
 8002ec0:	eef1 7a67 	vneg.f32	s15, s15
 8002ec4:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8003080 <fun_ChangeTarget+0x2f0>
 8002ec8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ecc:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8003084 <fun_ChangeTarget+0x2f4>
 8002ed0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ed4:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8003088 <fun_ChangeTarget+0x2f8>
 8002ed8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002edc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ee0:	ee17 3a90 	vmov	r3, s15
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eee:	4b63      	ldr	r3, [pc, #396]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002ef0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
			}

			Motor[Motor_Yaw_ID].target_angle -= (RC_Ctl.keyboard.x >> 4)*0.001;
 8002ef4:	4b61      	ldr	r3, [pc, #388]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fd facc 	bl	8000498 <__aeabi_f2d>
 8002f00:	4604      	mov	r4, r0
 8002f02:	460d      	mov	r5, r1
 8002f04:	4b54      	ldr	r3, [pc, #336]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002f06:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002f0a:	111b      	asrs	r3, r3, #4
 8002f0c:	b21b      	sxth	r3, r3
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fd fab0 	bl	8000474 <__aeabi_i2d>
 8002f14:	a34c      	add	r3, pc, #304	; (adr r3, 8003048 <fun_ChangeTarget+0x2b8>)
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f7fd fb15 	bl	8000548 <__aeabi_dmul>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4620      	mov	r0, r4
 8002f24:	4629      	mov	r1, r5
 8002f26:	f7fd f957 	bl	80001d8 <__aeabi_dsub>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4610      	mov	r0, r2
 8002f30:	4619      	mov	r1, r3
 8002f32:	f7fd fde1 	bl	8000af8 <__aeabi_d2f>
 8002f36:	4603      	mov	r3, r0
 8002f38:	4a50      	ldr	r2, [pc, #320]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f3a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
			Motor[Motor_Pitch_ID].target_angle -= (RC_Ctl.keyboard.y >> 4);
 8002f3e:	4b4f      	ldr	r3, [pc, #316]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f40:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002f44:	4b44      	ldr	r3, [pc, #272]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002f46:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002f4a:	111b      	asrs	r3, r3, #4
 8002f4c:	b21b      	sxth	r3, r3
 8002f4e:	ee07 3a90 	vmov	s15, r3
 8002f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f5a:	4b48      	ldr	r3, [pc, #288]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f5c:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74

			if(Motor[6].target_angle > 3.1415926535f) Motor[6].target_angle -= 2*3.1415926535f;
 8002f60:	4b46      	ldr	r3, [pc, #280]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f62:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002f66:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003084 <fun_ChangeTarget+0x2f4>
 8002f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f72:	dd09      	ble.n	8002f88 <fun_ChangeTarget+0x1f8>
 8002f74:	4b41      	ldr	r3, [pc, #260]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f76:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002f7a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800308c <fun_ChangeTarget+0x2fc>
 8002f7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f82:	4b3e      	ldr	r3, [pc, #248]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f84:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
			if(Motor[6].target_angle < -3.1415926535f) Motor[6].target_angle += 2*3.1415926535f;
 8002f88:	4b3c      	ldr	r3, [pc, #240]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f8a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002f8e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003090 <fun_ChangeTarget+0x300>
 8002f92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9a:	d509      	bpl.n	8002fb0 <fun_ChangeTarget+0x220>
 8002f9c:	4b37      	ldr	r3, [pc, #220]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002f9e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002fa2:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800308c <fun_ChangeTarget+0x2fc>
 8002fa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002faa:	4b34      	ldr	r3, [pc, #208]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002fac:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

			if(Motor[Motor_Pitch_ID].target_angle > 3700) Motor[Motor_Pitch_ID].target_angle = 3700;
 8002fb0:	4b32      	ldr	r3, [pc, #200]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002fb2:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002fb6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003094 <fun_ChangeTarget+0x304>
 8002fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc2:	dd02      	ble.n	8002fca <fun_ChangeTarget+0x23a>
 8002fc4:	4b2d      	ldr	r3, [pc, #180]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002fc6:	4a34      	ldr	r2, [pc, #208]	; (8003098 <fun_ChangeTarget+0x308>)
 8002fc8:	675a      	str	r2, [r3, #116]	; 0x74
			if(Motor[Motor_Pitch_ID].target_angle < 2900) Motor[Motor_Pitch_ID].target_angle = 2900;
 8002fca:	4b2c      	ldr	r3, [pc, #176]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002fcc:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002fd0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800309c <fun_ChangeTarget+0x30c>
 8002fd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fdc:	d502      	bpl.n	8002fe4 <fun_ChangeTarget+0x254>
 8002fde:	4b27      	ldr	r3, [pc, #156]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002fe0:	4a2f      	ldr	r2, [pc, #188]	; (80030a0 <fun_ChangeTarget+0x310>)
 8002fe2:	675a      	str	r2, [r3, #116]	; 0x74

			Motor[Motor_AmmoFeed_ID].target_speed = 1200*(RC_Ctl.keyboard.l);
 8002fe4:	4b1c      	ldr	r3, [pc, #112]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8002fe6:	7c9b      	ldrb	r3, [r3, #18]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8002fee:	fb02 f303 	mul.w	r3, r2, r3
 8002ff2:	ee07 3a90 	vmov	s15, r3
 8002ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ffa:	4b20      	ldr	r3, [pc, #128]	; (800307c <fun_ChangeTarget+0x2ec>)
 8002ffc:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
			if(RC_Ctl.keyboard.SHIFT)
 8003000:	4b15      	ldr	r3, [pc, #84]	; (8003058 <fun_ChangeTarget+0x2c8>)
 8003002:	7d1b      	ldrb	r3, [r3, #20]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00a      	beq.n	8003024 <fun_ChangeTarget+0x294>
			{
				PID_Motor_Angle[6].Ki = 0.1;
 800300e:	4b25      	ldr	r3, [pc, #148]	; (80030a4 <fun_ChangeTarget+0x314>)
 8003010:	4a25      	ldr	r2, [pc, #148]	; (80030a8 <fun_ChangeTarget+0x318>)
 8003012:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
				PID_Motor_Angle[6].Err_sum_Max = 300;
 8003016:	4b23      	ldr	r3, [pc, #140]	; (80030a4 <fun_ChangeTarget+0x314>)
 8003018:	4a24      	ldr	r2, [pc, #144]	; (80030ac <fun_ChangeTarget+0x31c>)
 800301a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
				Chassis_Spin();
 800301e:	f7fe f9a7 	bl	8001370 <Chassis_Spin>
 8003022:	e18f      	b.n	8003344 <fun_ChangeTarget+0x5b4>
			}
			else {
				PID_Motor_Angle[6].Ki = 0;
 8003024:	4b1f      	ldr	r3, [pc, #124]	; (80030a4 <fun_ChangeTarget+0x314>)
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
				PID_Motor_Angle[6].Err_sum_Max = 100;
 800302e:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <fun_ChangeTarget+0x314>)
 8003030:	4a1f      	ldr	r2, [pc, #124]	; (80030b0 <fun_ChangeTarget+0x320>)
 8003032:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
				Chassis_Follow();
 8003036:	f7fe f979 	bl	800132c <Chassis_Follow>
 800303a:	e183      	b.n	8003344 <fun_ChangeTarget+0x5b4>
 800303c:	f3af 8000 	nop.w
 8003040:	9999999a 	.word	0x9999999a
 8003044:	3fe99999 	.word	0x3fe99999
 8003048:	d2f1a9fc 	.word	0xd2f1a9fc
 800304c:	3f50624d 	.word	0x3f50624d
 8003050:	20000368 	.word	0x20000368
 8003054:	20000370 	.word	0x20000370
 8003058:	20000db0 	.word	0x20000db0
 800305c:	200002dc 	.word	0x200002dc
 8003060:	200002e0 	.word	0x200002e0
 8003064:	20000350 	.word	0x20000350
 8003068:	20000570 	.word	0x20000570
 800306c:	2000056c 	.word	0x2000056c
 8003070:	3ca3d70a 	.word	0x3ca3d70a
 8003074:	20000578 	.word	0x20000578
 8003078:	20000574 	.word	0x20000574
 800307c:	20000ac0 	.word	0x20000ac0
 8003080:	45800000 	.word	0x45800000
 8003084:	40490fdb 	.word	0x40490fdb
 8003088:	45548000 	.word	0x45548000
 800308c:	40c90fdb 	.word	0x40c90fdb
 8003090:	c0490fdb 	.word	0xc0490fdb
 8003094:	45674000 	.word	0x45674000
 8003098:	45674000 	.word	0x45674000
 800309c:	45354000 	.word	0x45354000
 80030a0:	45354000 	.word	0x45354000
 80030a4:	20000920 	.word	0x20000920
 80030a8:	3dcccccd 	.word	0x3dcccccd
 80030ac:	43960000 	.word	0x43960000
 80030b0:	42c80000 	.word	0x42c80000
			}
		}
		else if(remote_WatchDog.status)
 80030b4:	4bae      	ldr	r3, [pc, #696]	; (8003370 <fun_ChangeTarget+0x5e0>)
 80030b6:	791b      	ldrb	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f000 8143 	beq.w	8003344 <fun_ChangeTarget+0x5b4>
		{
			/****************遥控器控制*******************/
			/***相对云台的速度输入***/
			speed_x_commend = RC_Ctl.rc.ch2*0.0012;
 80030be:	4bad      	ldr	r3, [pc, #692]	; (8003374 <fun_ChangeTarget+0x5e4>)
 80030c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd f9d5 	bl	8000474 <__aeabi_i2d>
 80030ca:	a3a5      	add	r3, pc, #660	; (adr r3, 8003360 <fun_ChangeTarget+0x5d0>)
 80030cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d0:	f7fd fa3a 	bl	8000548 <__aeabi_dmul>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4610      	mov	r0, r2
 80030da:	4619      	mov	r1, r3
 80030dc:	f7fd fd0c 	bl	8000af8 <__aeabi_d2f>
 80030e0:	4603      	mov	r3, r0
 80030e2:	4aa5      	ldr	r2, [pc, #660]	; (8003378 <fun_ChangeTarget+0x5e8>)
 80030e4:	6013      	str	r3, [r2, #0]
			speed_y_commend = RC_Ctl.rc.ch1*0.0012;
 80030e6:	4ba3      	ldr	r3, [pc, #652]	; (8003374 <fun_ChangeTarget+0x5e4>)
 80030e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fd f9c1 	bl	8000474 <__aeabi_i2d>
 80030f2:	a39b      	add	r3, pc, #620	; (adr r3, 8003360 <fun_ChangeTarget+0x5d0>)
 80030f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f8:	f7fd fa26 	bl	8000548 <__aeabi_dmul>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4610      	mov	r0, r2
 8003102:	4619      	mov	r1, r3
 8003104:	f7fd fcf8 	bl	8000af8 <__aeabi_d2f>
 8003108:	4603      	mov	r3, r0
 800310a:	4a9c      	ldr	r2, [pc, #624]	; (800337c <fun_ChangeTarget+0x5ec>)
 800310c:	6013      	str	r3, [r2, #0]
			/***云台到底盘的速度转换****/
			Chassis_angleTransform();
 800310e:	f7fe f983 	bl	8001418 <Chassis_angleTransform>
			/***自瞄***/
			if(RC_Ctl.rc.sw1 == 1 && receinfo->suggest_fire == 1)
 8003112:	4b98      	ldr	r3, [pc, #608]	; (8003374 <fun_ChangeTarget+0x5e4>)
 8003114:	7a1b      	ldrb	r3, [r3, #8]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d162      	bne.n	80031e0 <fun_ChangeTarget+0x450>
 800311a:	4b99      	ldr	r3, [pc, #612]	; (8003380 <fun_ChangeTarget+0x5f0>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	785b      	ldrb	r3, [r3, #1]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d05a      	beq.n	80031e0 <fun_ChangeTarget+0x450>
			{
				GimbalControlInit( angle_pitch, angle_yaw, 18, 0.02);
 800312a:	4b96      	ldr	r3, [pc, #600]	; (8003384 <fun_ChangeTarget+0x5f4>)
 800312c:	edd3 7a00 	vldr	s15, [r3]
 8003130:	4b95      	ldr	r3, [pc, #596]	; (8003388 <fun_ChangeTarget+0x5f8>)
 8003132:	ed93 7a00 	vldr	s14, [r3]
 8003136:	eddf 1a95 	vldr	s3, [pc, #596]	; 800338c <fun_ChangeTarget+0x5fc>
 800313a:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 800313e:	eef0 0a47 	vmov.f32	s1, s14
 8003142:	eeb0 0a67 	vmov.f32	s0, s15
 8003146:	f7fe ff51 	bl	8001fec <GimbalControlInit>
				GimbalControlTransform(receinfo->x, receinfo->y, receinfo->z,receinfo->vx,receinfo->vy,receinfo->vz,1, &pitch, &yaw);
 800314a:	4b8d      	ldr	r3, [pc, #564]	; (8003380 <fun_ChangeTarget+0x5f0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003152:	4b8b      	ldr	r3, [pc, #556]	; (8003380 <fun_ChangeTarget+0x5f0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	ed93 7a02 	vldr	s14, [r3, #8]
 800315a:	4b89      	ldr	r3, [pc, #548]	; (8003380 <fun_ChangeTarget+0x5f0>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	edd3 6a03 	vldr	s13, [r3, #12]
 8003162:	4b87      	ldr	r3, [pc, #540]	; (8003380 <fun_ChangeTarget+0x5f0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	ed93 6a04 	vldr	s12, [r3, #16]
 800316a:	4b85      	ldr	r3, [pc, #532]	; (8003380 <fun_ChangeTarget+0x5f0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	edd3 5a05 	vldr	s11, [r3, #20]
 8003172:	4b83      	ldr	r3, [pc, #524]	; (8003380 <fun_ChangeTarget+0x5f0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	ed93 5a06 	vldr	s10, [r3, #24]
 800317a:	4a85      	ldr	r2, [pc, #532]	; (8003390 <fun_ChangeTarget+0x600>)
 800317c:	4985      	ldr	r1, [pc, #532]	; (8003394 <fun_ChangeTarget+0x604>)
 800317e:	2001      	movs	r0, #1
 8003180:	eef0 2a45 	vmov.f32	s5, s10
 8003184:	eeb0 2a65 	vmov.f32	s4, s11
 8003188:	eef0 1a46 	vmov.f32	s3, s12
 800318c:	eeb0 1a66 	vmov.f32	s2, s13
 8003190:	eef0 0a47 	vmov.f32	s1, s14
 8003194:	eeb0 0a67 	vmov.f32	s0, s15
 8003198:	f7ff f872 	bl	8002280 <GimbalControlTransform>
				Motor[Motor_Yaw_ID].target_angle = yaw;
 800319c:	4b7c      	ldr	r3, [pc, #496]	; (8003390 <fun_ChangeTarget+0x600>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a7d      	ldr	r2, [pc, #500]	; (8003398 <fun_ChangeTarget+0x608>)
 80031a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				Motor[Motor_Pitch_ID].target_angle = (uint16_t)(-pitch*4096/3.1415926535f + 3400);
 80031a6:	4b7b      	ldr	r3, [pc, #492]	; (8003394 <fun_ChangeTarget+0x604>)
 80031a8:	edd3 7a00 	vldr	s15, [r3]
 80031ac:	eef1 7a67 	vneg.f32	s15, s15
 80031b0:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 800339c <fun_ChangeTarget+0x60c>
 80031b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031b8:	eddf 6a79 	vldr	s13, [pc, #484]	; 80033a0 <fun_ChangeTarget+0x610>
 80031bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031c0:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80033a4 <fun_ChangeTarget+0x614>
 80031c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031cc:	ee17 3a90 	vmov	r3, s15
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	ee07 3a90 	vmov	s15, r3
 80031d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031da:	4b6f      	ldr	r3, [pc, #444]	; (8003398 <fun_ChangeTarget+0x608>)
 80031dc:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
			}
			/***云台控制输入**/
			Motor[Motor_Yaw_ID].target_angle -= (RC_Ctl.rc.ch3>>5)*0.001;
 80031e0:	4b6d      	ldr	r3, [pc, #436]	; (8003398 <fun_ChangeTarget+0x608>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fd f956 	bl	8000498 <__aeabi_f2d>
 80031ec:	4604      	mov	r4, r0
 80031ee:	460d      	mov	r5, r1
 80031f0:	4b60      	ldr	r3, [pc, #384]	; (8003374 <fun_ChangeTarget+0x5e4>)
 80031f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80031f6:	115b      	asrs	r3, r3, #5
 80031f8:	b21b      	sxth	r3, r3
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fd f93a 	bl	8000474 <__aeabi_i2d>
 8003200:	a359      	add	r3, pc, #356	; (adr r3, 8003368 <fun_ChangeTarget+0x5d8>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	f7fd f99f 	bl	8000548 <__aeabi_dmul>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	4620      	mov	r0, r4
 8003210:	4629      	mov	r1, r5
 8003212:	f7fc ffe1 	bl	80001d8 <__aeabi_dsub>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	f7fd fc6b 	bl	8000af8 <__aeabi_d2f>
 8003222:	4603      	mov	r3, r0
 8003224:	4a5c      	ldr	r2, [pc, #368]	; (8003398 <fun_ChangeTarget+0x608>)
 8003226:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
			Motor[Motor_Pitch_ID].target_angle += (RC_Ctl.rc.ch4>>6);
 800322a:	4b5b      	ldr	r3, [pc, #364]	; (8003398 <fun_ChangeTarget+0x608>)
 800322c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003230:	4b50      	ldr	r3, [pc, #320]	; (8003374 <fun_ChangeTarget+0x5e4>)
 8003232:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003236:	119b      	asrs	r3, r3, #6
 8003238:	b21b      	sxth	r3, r3
 800323a:	ee07 3a90 	vmov	s15, r3
 800323e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003246:	4b54      	ldr	r3, [pc, #336]	; (8003398 <fun_ChangeTarget+0x608>)
 8003248:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74

			if(Motor[6].target_angle > 3.1415926535f) Motor[6].target_angle -= 2*3.1415926535f;
 800324c:	4b52      	ldr	r3, [pc, #328]	; (8003398 <fun_ChangeTarget+0x608>)
 800324e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003252:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80033a0 <fun_ChangeTarget+0x610>
 8003256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800325a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325e:	dd09      	ble.n	8003274 <fun_ChangeTarget+0x4e4>
 8003260:	4b4d      	ldr	r3, [pc, #308]	; (8003398 <fun_ChangeTarget+0x608>)
 8003262:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003266:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80033a8 <fun_ChangeTarget+0x618>
 800326a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800326e:	4b4a      	ldr	r3, [pc, #296]	; (8003398 <fun_ChangeTarget+0x608>)
 8003270:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
			if(Motor[6].target_angle < -3.1415926535f) Motor[6].target_angle += 2*3.1415926535f;
 8003274:	4b48      	ldr	r3, [pc, #288]	; (8003398 <fun_ChangeTarget+0x608>)
 8003276:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800327a:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80033ac <fun_ChangeTarget+0x61c>
 800327e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003286:	d509      	bpl.n	800329c <fun_ChangeTarget+0x50c>
 8003288:	4b43      	ldr	r3, [pc, #268]	; (8003398 <fun_ChangeTarget+0x608>)
 800328a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800328e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80033a8 <fun_ChangeTarget+0x618>
 8003292:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003296:	4b40      	ldr	r3, [pc, #256]	; (8003398 <fun_ChangeTarget+0x608>)
 8003298:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

			if(Motor[Motor_Pitch_ID].target_angle > 3700)
 800329c:	4b3e      	ldr	r3, [pc, #248]	; (8003398 <fun_ChangeTarget+0x608>)
 800329e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80032a2:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80033b0 <fun_ChangeTarget+0x620>
 80032a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ae:	dd02      	ble.n	80032b6 <fun_ChangeTarget+0x526>
				Motor[Motor_Pitch_ID].target_angle = 3700;
 80032b0:	4b39      	ldr	r3, [pc, #228]	; (8003398 <fun_ChangeTarget+0x608>)
 80032b2:	4a40      	ldr	r2, [pc, #256]	; (80033b4 <fun_ChangeTarget+0x624>)
 80032b4:	675a      	str	r2, [r3, #116]	; 0x74
			if(Motor[Motor_Pitch_ID].target_angle < 2900)
 80032b6:	4b38      	ldr	r3, [pc, #224]	; (8003398 <fun_ChangeTarget+0x608>)
 80032b8:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80032bc:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80033b8 <fun_ChangeTarget+0x628>
 80032c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c8:	d502      	bpl.n	80032d0 <fun_ChangeTarget+0x540>
				Motor[Motor_Pitch_ID].target_angle = 2900;
 80032ca:	4b33      	ldr	r3, [pc, #204]	; (8003398 <fun_ChangeTarget+0x608>)
 80032cc:	4a3b      	ldr	r2, [pc, #236]	; (80033bc <fun_ChangeTarget+0x62c>)
 80032ce:	675a      	str	r2, [r3, #116]	; 0x74
			/*****拨弹轮控制输入******/
			if(RC_Ctl.rc.sw1 == 2)
 80032d0:	4b28      	ldr	r3, [pc, #160]	; (8003374 <fun_ChangeTarget+0x5e4>)
 80032d2:	7a1b      	ldrb	r3, [r3, #8]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d104      	bne.n	80032e2 <fun_ChangeTarget+0x552>
			{
				Motor[Motor_AmmoFeed_ID].target_speed = 1200;
 80032d8:	4b2f      	ldr	r3, [pc, #188]	; (8003398 <fun_ChangeTarget+0x608>)
 80032da:	4a39      	ldr	r2, [pc, #228]	; (80033c0 <fun_ChangeTarget+0x630>)
 80032dc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80032e0:	e004      	b.n	80032ec <fun_ChangeTarget+0x55c>
			}
			else
			{
				Motor[Motor_AmmoFeed_ID].target_speed = 0;
 80032e2:	4b2d      	ldr	r3, [pc, #180]	; (8003398 <fun_ChangeTarget+0x608>)
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			}
			/****底盘状态选择****/
			if(RC_Ctl.rc.sw2 == 2)
 80032ec:	4b21      	ldr	r3, [pc, #132]	; (8003374 <fun_ChangeTarget+0x5e4>)
 80032ee:	7a5b      	ldrb	r3, [r3, #9]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d10a      	bne.n	800330a <fun_ChangeTarget+0x57a>
			{
				PID_Motor_Angle[6].Ki = 0.1;
 80032f4:	4b33      	ldr	r3, [pc, #204]	; (80033c4 <fun_ChangeTarget+0x634>)
 80032f6:	4a34      	ldr	r2, [pc, #208]	; (80033c8 <fun_ChangeTarget+0x638>)
 80032f8:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
				PID_Motor_Angle[6].Err_sum_Max = 300;
 80032fc:	4b31      	ldr	r3, [pc, #196]	; (80033c4 <fun_ChangeTarget+0x634>)
 80032fe:	4a33      	ldr	r2, [pc, #204]	; (80033cc <fun_ChangeTarget+0x63c>)
 8003300:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
				Chassis_Spin();//小陀螺
 8003304:	f7fe f834 	bl	8001370 <Chassis_Spin>
 8003308:	e01c      	b.n	8003344 <fun_ChangeTarget+0x5b4>
	//			Motor[Motor_Yaw_ID].target_speed = 45;
			}
			else if(RC_Ctl.rc.sw2 == 1)
 800330a:	4b1a      	ldr	r3, [pc, #104]	; (8003374 <fun_ChangeTarget+0x5e4>)
 800330c:	7a5b      	ldrb	r3, [r3, #9]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d10b      	bne.n	800332a <fun_ChangeTarget+0x59a>
			{
				PID_Motor_Angle[6].Ki = 0;
 8003312:	4b2c      	ldr	r3, [pc, #176]	; (80033c4 <fun_ChangeTarget+0x634>)
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
				PID_Motor_Angle[6].Err_sum_Max = 100;
 800331c:	4b29      	ldr	r3, [pc, #164]	; (80033c4 <fun_ChangeTarget+0x634>)
 800331e:	4a2c      	ldr	r2, [pc, #176]	; (80033d0 <fun_ChangeTarget+0x640>)
 8003320:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
				Chassis_Follow();//底盘跟随
 8003324:	f7fe f802 	bl	800132c <Chassis_Follow>
 8003328:	e00c      	b.n	8003344 <fun_ChangeTarget+0x5b4>
	//			Motor[Motor_Yaw_ID].target_speed = 0;
			}
			else {
				PID_Motor_Angle[6].Ki = 0;
 800332a:	4b26      	ldr	r3, [pc, #152]	; (80033c4 <fun_ChangeTarget+0x634>)
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
				PID_Motor_Angle[6].Err_sum_Max = 50;
 8003334:	4b23      	ldr	r3, [pc, #140]	; (80033c4 <fun_ChangeTarget+0x634>)
 8003336:	4a27      	ldr	r2, [pc, #156]	; (80033d4 <fun_ChangeTarget+0x644>)
 8003338:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
				omega = 0;//底盘不跟随
 800333c:	4b26      	ldr	r3, [pc, #152]	; (80033d8 <fun_ChangeTarget+0x648>)
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
	//			Motor[Motor_Yaw_ID].target_speed = 0;
			}
		}
		/**掉线保护***/
		if(!remote_WatchDog.status && !referee_WatchDog.status)//遥控器和图传均掉线时pid超参数与输出全部置0
 8003344:	4b0a      	ldr	r3, [pc, #40]	; (8003370 <fun_ChangeTarget+0x5e0>)
 8003346:	791b      	ldrb	r3, [r3, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d174      	bne.n	8003436 <fun_ChangeTarget+0x6a6>
 800334c:	4b23      	ldr	r3, [pc, #140]	; (80033dc <fun_ChangeTarget+0x64c>)
 800334e:	791b      	ldrb	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d170      	bne.n	8003436 <fun_ChangeTarget+0x6a6>
		{
			for(int i=0;i<8;i++)
 8003354:	2300      	movs	r3, #0
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	e057      	b.n	800340a <fun_ChangeTarget+0x67a>
 800335a:	bf00      	nop
 800335c:	f3af 8000 	nop.w
 8003360:	30553261 	.word	0x30553261
 8003364:	3f53a92a 	.word	0x3f53a92a
 8003368:	d2f1a9fc 	.word	0xd2f1a9fc
 800336c:	3f50624d 	.word	0x3f50624d
 8003370:	20000368 	.word	0x20000368
 8003374:	20000db0 	.word	0x20000db0
 8003378:	200002dc 	.word	0x200002dc
 800337c:	200002e0 	.word	0x200002e0
 8003380:	20000350 	.word	0x20000350
 8003384:	20000570 	.word	0x20000570
 8003388:	2000056c 	.word	0x2000056c
 800338c:	3ca3d70a 	.word	0x3ca3d70a
 8003390:	20000578 	.word	0x20000578
 8003394:	20000574 	.word	0x20000574
 8003398:	20000ac0 	.word	0x20000ac0
 800339c:	45800000 	.word	0x45800000
 80033a0:	40490fdb 	.word	0x40490fdb
 80033a4:	45548000 	.word	0x45548000
 80033a8:	40c90fdb 	.word	0x40c90fdb
 80033ac:	c0490fdb 	.word	0xc0490fdb
 80033b0:	45674000 	.word	0x45674000
 80033b4:	45674000 	.word	0x45674000
 80033b8:	45354000 	.word	0x45354000
 80033bc:	45354000 	.word	0x45354000
 80033c0:	44960000 	.word	0x44960000
 80033c4:	20000920 	.word	0x20000920
 80033c8:	3dcccccd 	.word	0x3dcccccd
 80033cc:	43960000 	.word	0x43960000
 80033d0:	42c80000 	.word	0x42c80000
 80033d4:	42480000 	.word	0x42480000
 80033d8:	200002d8 	.word	0x200002d8
 80033dc:	20000370 	.word	0x20000370
			{
				PID_Clear(&PID_Motor_Angle[i]);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2234      	movs	r2, #52	; 0x34
 80033e4:	fb02 f303 	mul.w	r3, r2, r3
 80033e8:	4a1a      	ldr	r2, [pc, #104]	; (8003454 <fun_ChangeTarget+0x6c4>)
 80033ea:	4413      	add	r3, r2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 fe3f 	bl	8004070 <PID_Clear>
				PID_Clear(&PID_Motor_Speed[i]);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2234      	movs	r2, #52	; 0x34
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	4a17      	ldr	r2, [pc, #92]	; (8003458 <fun_ChangeTarget+0x6c8>)
 80033fc:	4413      	add	r3, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 fe36 	bl	8004070 <PID_Clear>
			for(int i=0;i<8;i++)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3301      	adds	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2b07      	cmp	r3, #7
 800340e:	dde7      	ble.n	80033e0 <fun_ChangeTarget+0x650>
			}
			temp_yaw = 0;
 8003410:	4b12      	ldr	r3, [pc, #72]	; (800345c <fun_ChangeTarget+0x6cc>)
 8003412:	2200      	movs	r2, #0
 8003414:	801a      	strh	r2, [r3, #0]
			temp_pitch = 0;
 8003416:	4b12      	ldr	r3, [pc, #72]	; (8003460 <fun_ChangeTarget+0x6d0>)
 8003418:	2200      	movs	r2, #0
 800341a:	801a      	strh	r2, [r3, #0]
			Chassis_ctrl[0] = 0;
 800341c:	4b11      	ldr	r3, [pc, #68]	; (8003464 <fun_ChangeTarget+0x6d4>)
 800341e:	2200      	movs	r2, #0
 8003420:	801a      	strh	r2, [r3, #0]
			Chassis_ctrl[1] = 0;
 8003422:	4b10      	ldr	r3, [pc, #64]	; (8003464 <fun_ChangeTarget+0x6d4>)
 8003424:	2200      	movs	r2, #0
 8003426:	805a      	strh	r2, [r3, #2]
			Chassis_ctrl[2] = 0;
 8003428:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <fun_ChangeTarget+0x6d4>)
 800342a:	2200      	movs	r2, #0
 800342c:	809a      	strh	r2, [r3, #4]
			Chassis_ctrl[3] = 0;
 800342e:	4b0d      	ldr	r3, [pc, #52]	; (8003464 <fun_ChangeTarget+0x6d4>)
 8003430:	2200      	movs	r2, #0
 8003432:	80da      	strh	r2, [r3, #6]
 8003434:	e009      	b.n	800344a <fun_ChangeTarget+0x6ba>
		}
		else if(PID_Motor_Speed[1].Kp == 0)//有至少一个控制器在线时重新初始化
 8003436:	4b08      	ldr	r3, [pc, #32]	; (8003458 <fun_ChangeTarget+0x6c8>)
 8003438:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800343c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003444:	d101      	bne.n	800344a <fun_ChangeTarget+0x6ba>
			PID_Init();
 8003446:	f000 fd2b 	bl	8003ea0 <PID_Init>

		osDelay(5);
 800344a:	2005      	movs	r0, #5
 800344c:	f00d f80a 	bl	8010464 <osDelay>
		Dog_Status_update(&remote_WatchDog);//遥控器看门狗状态更新
 8003450:	e4a2      	b.n	8002d98 <fun_ChangeTarget+0x8>
 8003452:	bf00      	nop
 8003454:	20000920 	.word	0x20000920
 8003458:	20000780 	.word	0x20000780
 800345c:	2000057c 	.word	0x2000057c
 8003460:	2000057e 	.word	0x2000057e
 8003464:	200002c8 	.word	0x200002c8

08003468 <StartIMU_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU_Read */
void StartIMU_Read(void *argument)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU_Read */
  /* Infinite loop */
  for(;;)
  {
	  /***读取imu***/
	 BMI088_read_Gyro(&imu_data);
 8003470:	48ad      	ldr	r0, [pc, #692]	; (8003728 <StartIMU_Read+0x2c0>)
 8003472:	f7fe f927 	bl	80016c4 <BMI088_read_Gyro>
	 BMI088_read_Accel(&imu_data);
 8003476:	48ac      	ldr	r0, [pc, #688]	; (8003728 <StartIMU_Read+0x2c0>)
 8003478:	f7fe f8b4 	bl	80015e4 <BMI088_read_Accel>
//	 IST8310_read(&imu_data);
	 /***量程转换***/
	 for(int i=0;i<3;i++)
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e037      	b.n	80034f2 <StartIMU_Read+0x8a>
	 {

			 imu_gyro[i] = (imu_data.gyro[i])/65.536*(PI/180);
 8003482:	4aa9      	ldr	r2, [pc, #676]	; (8003728 <StartIMU_Read+0x2c0>)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800348a:	4618      	mov	r0, r3
 800348c:	f7fc fff2 	bl	8000474 <__aeabi_i2d>
 8003490:	a39b      	add	r3, pc, #620	; (adr r3, 8003700 <StartIMU_Read+0x298>)
 8003492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003496:	f7fd f981 	bl	800079c <__aeabi_ddiv>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	4610      	mov	r0, r2
 80034a0:	4619      	mov	r1, r3
 80034a2:	a399      	add	r3, pc, #612	; (adr r3, 8003708 <StartIMU_Read+0x2a0>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f7fd f84e 	bl	8000548 <__aeabi_dmul>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4610      	mov	r0, r2
 80034b2:	4619      	mov	r1, r3
 80034b4:	f7fd fb20 	bl	8000af8 <__aeabi_d2f>
 80034b8:	4602      	mov	r2, r0
 80034ba:	499c      	ldr	r1, [pc, #624]	; (800372c <StartIMU_Read+0x2c4>)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	601a      	str	r2, [r3, #0]

			 imu_accel[i] = imu_data.accel[i]*0.0008974f;
 80034c4:	4a98      	ldr	r2, [pc, #608]	; (8003728 <StartIMU_Read+0x2c0>)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	4413      	add	r3, r2
 80034cc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80034d0:	ee07 3a90 	vmov	s15, r3
 80034d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034d8:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8003730 <StartIMU_Read+0x2c8>
 80034dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034e0:	4a94      	ldr	r2, [pc, #592]	; (8003734 <StartIMU_Read+0x2cc>)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	edc3 7a00 	vstr	s15, [r3]
	 for(int i=0;i<3;i++)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	3301      	adds	r3, #1
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	ddc4      	ble.n	8003482 <StartIMU_Read+0x1a>
//		 imu_mag[i] = imu_data.mag[i]*0.3;

	 }
	 /***减去零偏值（零偏需标定获取）***/
	 imu_gyro[1] -= (11.5390333f / 65.536)*(PI/180);
 80034f8:	4b8c      	ldr	r3, [pc, #560]	; (800372c <StartIMU_Read+0x2c4>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fc ffcb 	bl	8000498 <__aeabi_f2d>
 8003502:	a383      	add	r3, pc, #524	; (adr r3, 8003710 <StartIMU_Read+0x2a8>)
 8003504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003508:	f7fc fe66 	bl	80001d8 <__aeabi_dsub>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4610      	mov	r0, r2
 8003512:	4619      	mov	r1, r3
 8003514:	f7fd faf0 	bl	8000af8 <__aeabi_d2f>
 8003518:	4603      	mov	r3, r0
 800351a:	4a84      	ldr	r2, [pc, #528]	; (800372c <StartIMU_Read+0x2c4>)
 800351c:	6053      	str	r3, [r2, #4]
	 imu_gyro[2] -= (10.4231017f / 65.536)*(PI/180);
 800351e:	4b83      	ldr	r3, [pc, #524]	; (800372c <StartIMU_Read+0x2c4>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	4618      	mov	r0, r3
 8003524:	f7fc ffb8 	bl	8000498 <__aeabi_f2d>
 8003528:	a37b      	add	r3, pc, #492	; (adr r3, 8003718 <StartIMU_Read+0x2b0>)
 800352a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352e:	f7fc fe53 	bl	80001d8 <__aeabi_dsub>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f7fd fadd 	bl	8000af8 <__aeabi_d2f>
 800353e:	4603      	mov	r3, r0
 8003540:	4a7a      	ldr	r2, [pc, #488]	; (800372c <StartIMU_Read+0x2c4>)
 8003542:	6093      	str	r3, [r2, #8]
	 imu_accel[1] -= (141.763613f * 0.0008974);
 8003544:	4b7b      	ldr	r3, [pc, #492]	; (8003734 <StartIMU_Read+0x2cc>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4618      	mov	r0, r3
 800354a:	f7fc ffa5 	bl	8000498 <__aeabi_f2d>
 800354e:	a374      	add	r3, pc, #464	; (adr r3, 8003720 <StartIMU_Read+0x2b8>)
 8003550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003554:	f7fc fe40 	bl	80001d8 <__aeabi_dsub>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4610      	mov	r0, r2
 800355e:	4619      	mov	r1, r3
 8003560:	f7fd faca 	bl	8000af8 <__aeabi_d2f>
 8003564:	4603      	mov	r3, r0
 8003566:	4a73      	ldr	r2, [pc, #460]	; (8003734 <StartIMU_Read+0x2cc>)
 8003568:	6053      	str	r3, [r2, #4]

	 /***均值滤波***/
	 MahonyAHRSupdateIMU(imu_data.angle_q, imu_gyro[0], imu_gyro[1], imu_gyro[2], imu_accel[0], imu_accel[1], imu_accel[2]);
 800356a:	4b70      	ldr	r3, [pc, #448]	; (800372c <StartIMU_Read+0x2c4>)
 800356c:	edd3 7a00 	vldr	s15, [r3]
 8003570:	4b6e      	ldr	r3, [pc, #440]	; (800372c <StartIMU_Read+0x2c4>)
 8003572:	ed93 7a01 	vldr	s14, [r3, #4]
 8003576:	4b6d      	ldr	r3, [pc, #436]	; (800372c <StartIMU_Read+0x2c4>)
 8003578:	edd3 6a02 	vldr	s13, [r3, #8]
 800357c:	4b6d      	ldr	r3, [pc, #436]	; (8003734 <StartIMU_Read+0x2cc>)
 800357e:	ed93 6a00 	vldr	s12, [r3]
 8003582:	4b6c      	ldr	r3, [pc, #432]	; (8003734 <StartIMU_Read+0x2cc>)
 8003584:	edd3 5a01 	vldr	s11, [r3, #4]
 8003588:	4b6a      	ldr	r3, [pc, #424]	; (8003734 <StartIMU_Read+0x2cc>)
 800358a:	ed93 5a02 	vldr	s10, [r3, #8]
 800358e:	eef0 2a45 	vmov.f32	s5, s10
 8003592:	eeb0 2a65 	vmov.f32	s4, s11
 8003596:	eef0 1a46 	vmov.f32	s3, s12
 800359a:	eeb0 1a66 	vmov.f32	s2, s13
 800359e:	eef0 0a47 	vmov.f32	s1, s14
 80035a2:	eeb0 0a67 	vmov.f32	s0, s15
 80035a6:	4864      	ldr	r0, [pc, #400]	; (8003738 <StartIMU_Read+0x2d0>)
 80035a8:	f7fe f9b6 	bl	8001918 <MahonyAHRSupdateIMU>
	 imu_data.angle[0] = atan2f(2.0f*(imu_data.angle_q[0]*imu_data.angle_q[3]+imu_data.angle_q[1]*imu_data.angle_q[2]), 2.0f*(imu_data.angle_q[0]*imu_data.angle_q[0]+imu_data.angle_q[1]*imu_data.angle_q[1])-1.0f);
 80035ac:	4b5e      	ldr	r3, [pc, #376]	; (8003728 <StartIMU_Read+0x2c0>)
 80035ae:	ed93 7a05 	vldr	s14, [r3, #20]
 80035b2:	4b5d      	ldr	r3, [pc, #372]	; (8003728 <StartIMU_Read+0x2c0>)
 80035b4:	edd3 7a08 	vldr	s15, [r3, #32]
 80035b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035bc:	4b5a      	ldr	r3, [pc, #360]	; (8003728 <StartIMU_Read+0x2c0>)
 80035be:	edd3 6a06 	vldr	s13, [r3, #24]
 80035c2:	4b59      	ldr	r3, [pc, #356]	; (8003728 <StartIMU_Read+0x2c0>)
 80035c4:	edd3 7a07 	vldr	s15, [r3, #28]
 80035c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035d0:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80035d4:	4b54      	ldr	r3, [pc, #336]	; (8003728 <StartIMU_Read+0x2c0>)
 80035d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80035da:	4b53      	ldr	r3, [pc, #332]	; (8003728 <StartIMU_Read+0x2c0>)
 80035dc:	edd3 7a05 	vldr	s15, [r3, #20]
 80035e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035e4:	4b50      	ldr	r3, [pc, #320]	; (8003728 <StartIMU_Read+0x2c0>)
 80035e6:	edd3 6a06 	vldr	s13, [r3, #24]
 80035ea:	4b4f      	ldr	r3, [pc, #316]	; (8003728 <StartIMU_Read+0x2c0>)
 80035ec:	edd3 7a06 	vldr	s15, [r3, #24]
 80035f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80035fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003600:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003604:	eef0 0a67 	vmov.f32	s1, s15
 8003608:	eeb0 0a46 	vmov.f32	s0, s12
 800360c:	f010 fc1c 	bl	8013e48 <atan2f>
 8003610:	eef0 7a40 	vmov.f32	s15, s0
 8003614:	4b44      	ldr	r3, [pc, #272]	; (8003728 <StartIMU_Read+0x2c0>)
 8003616:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	 imu_data.angle[1] = asinf(-2.0f*(imu_data.angle_q[1]*imu_data.angle_q[3]-imu_data.angle_q[0]*imu_data.angle_q[2]));
 800361a:	4b43      	ldr	r3, [pc, #268]	; (8003728 <StartIMU_Read+0x2c0>)
 800361c:	ed93 7a06 	vldr	s14, [r3, #24]
 8003620:	4b41      	ldr	r3, [pc, #260]	; (8003728 <StartIMU_Read+0x2c0>)
 8003622:	edd3 7a08 	vldr	s15, [r3, #32]
 8003626:	ee27 7a27 	vmul.f32	s14, s14, s15
 800362a:	4b3f      	ldr	r3, [pc, #252]	; (8003728 <StartIMU_Read+0x2c0>)
 800362c:	edd3 6a05 	vldr	s13, [r3, #20]
 8003630:	4b3d      	ldr	r3, [pc, #244]	; (8003728 <StartIMU_Read+0x2c0>)
 8003632:	edd3 7a07 	vldr	s15, [r3, #28]
 8003636:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800363a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800363e:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003646:	eeb0 0a67 	vmov.f32	s0, s15
 800364a:	f010 fbd1 	bl	8013df0 <asinf>
 800364e:	eef0 7a40 	vmov.f32	s15, s0
 8003652:	4b35      	ldr	r3, [pc, #212]	; (8003728 <StartIMU_Read+0x2c0>)
 8003654:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	 imu_data.angle[2] = atan2f(2.0f*(imu_data.angle_q[0]*imu_data.angle_q[1]+imu_data.angle_q[2]*imu_data.angle_q[3]),2.0f*(imu_data.angle_q[0]*imu_data.angle_q[0]+imu_data.angle_q[3]*imu_data.angle_q[3])-1.0f);
 8003658:	4b33      	ldr	r3, [pc, #204]	; (8003728 <StartIMU_Read+0x2c0>)
 800365a:	ed93 7a05 	vldr	s14, [r3, #20]
 800365e:	4b32      	ldr	r3, [pc, #200]	; (8003728 <StartIMU_Read+0x2c0>)
 8003660:	edd3 7a06 	vldr	s15, [r3, #24]
 8003664:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003668:	4b2f      	ldr	r3, [pc, #188]	; (8003728 <StartIMU_Read+0x2c0>)
 800366a:	edd3 6a07 	vldr	s13, [r3, #28]
 800366e:	4b2e      	ldr	r3, [pc, #184]	; (8003728 <StartIMU_Read+0x2c0>)
 8003670:	edd3 7a08 	vldr	s15, [r3, #32]
 8003674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800367c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8003680:	4b29      	ldr	r3, [pc, #164]	; (8003728 <StartIMU_Read+0x2c0>)
 8003682:	ed93 7a05 	vldr	s14, [r3, #20]
 8003686:	4b28      	ldr	r3, [pc, #160]	; (8003728 <StartIMU_Read+0x2c0>)
 8003688:	edd3 7a05 	vldr	s15, [r3, #20]
 800368c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003690:	4b25      	ldr	r3, [pc, #148]	; (8003728 <StartIMU_Read+0x2c0>)
 8003692:	edd3 6a08 	vldr	s13, [r3, #32]
 8003696:	4b24      	ldr	r3, [pc, #144]	; (8003728 <StartIMU_Read+0x2c0>)
 8003698:	edd3 7a08 	vldr	s15, [r3, #32]
 800369c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036b0:	eef0 0a67 	vmov.f32	s1, s15
 80036b4:	eeb0 0a46 	vmov.f32	s0, s12
 80036b8:	f010 fbc6 	bl	8013e48 <atan2f>
 80036bc:	eef0 7a40 	vmov.f32	s15, s0
 80036c0:	4b19      	ldr	r3, [pc, #100]	; (8003728 <StartIMU_Read+0x2c0>)
 80036c2:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	 angle_yaw = imu_data.angle[0];
 80036c6:	4b18      	ldr	r3, [pc, #96]	; (8003728 <StartIMU_Read+0x2c0>)
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	4a1c      	ldr	r2, [pc, #112]	; (800373c <StartIMU_Read+0x2d4>)
 80036cc:	6013      	str	r3, [r2, #0]
	 angle_pitch = -(Motor[Motor_Pitch_ID].angle - 3400)*3.1415926353f/4096;
 80036ce:	4b1c      	ldr	r3, [pc, #112]	; (8003740 <StartIMU_Read+0x2d8>)
 80036d0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80036d4:	f5c3 6354 	rsb	r3, r3, #3392	; 0xd40
 80036d8:	3308      	adds	r3, #8
 80036da:	ee07 3a90 	vmov	s15, r3
 80036de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036e2:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003744 <StartIMU_Read+0x2dc>
 80036e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036ea:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003748 <StartIMU_Read+0x2e0>
 80036ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036f2:	4b16      	ldr	r3, [pc, #88]	; (800374c <StartIMU_Read+0x2e4>)
 80036f4:	edc3 7a00 	vstr	s15, [r3]

    osDelay(10);
 80036f8:	200a      	movs	r0, #10
 80036fa:	f00c feb3 	bl	8010464 <osDelay>
	 BMI088_read_Gyro(&imu_data);
 80036fe:	e6b7      	b.n	8003470 <StartIMU_Read+0x8>
 8003700:	d2f1a9fc 	.word	0xd2f1a9fc
 8003704:	4050624d 	.word	0x4050624d
 8003708:	a0000000 	.word	0xa0000000
 800370c:	3f91df46 	.word	0x3f91df46
 8003710:	9877a7e0 	.word	0x9877a7e0
 8003714:	3f692c9c 	.word	0x3f692c9c
 8003718:	a4459623 	.word	0xa4459623
 800371c:	3f66bd5b 	.word	0x3f66bd5b
 8003720:	81733227 	.word	0x81733227
 8003724:	3fc048b3 	.word	0x3fc048b3
 8003728:	200002ec 	.word	0x200002ec
 800372c:	20000324 	.word	0x20000324
 8003730:	3a6b3f7f 	.word	0x3a6b3f7f
 8003734:	20000330 	.word	0x20000330
 8003738:	20000300 	.word	0x20000300
 800373c:	2000056c 	.word	0x2000056c
 8003740:	20000ac0 	.word	0x20000ac0
 8003744:	40490fdb 	.word	0x40490fdb
 8003748:	45800000 	.word	0x45800000
 800374c:	20000570 	.word	0x20000570

08003750 <StartTask08>:
* @retval None
*/
/* USER CODE END Header_StartTask08 */
_send_packetinfo sd;
void StartTask08(void *argument)
{
 8003750:	b590      	push	{r4, r7, lr}
 8003752:	b09b      	sub	sp, #108	; 0x6c
 8003754:	af02      	add	r7, sp, #8
 8003756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */

		  sd = (_sendpacket *)malloc(sizeof(_sendpacket));
 8003758:	201c      	movs	r0, #28
 800375a:	f010 f885 	bl	8013868 <malloc>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	4b31      	ldr	r3, [pc, #196]	; (8003828 <StartTask08+0xd8>)
 8003764:	601a      	str	r2, [r3, #0]
		  uint8_t temp_CRC[14];
		  uint8_t Feed_Temp_Package[14];
		  uint8_t RecePackage[30];
		  uint8_t SendData[24];
		  receinfo = (_receive_packetinfo)malloc(sizeof(_receive_packet));
 8003766:	2020      	movs	r0, #32
 8003768:	f010 f87e 	bl	8013868 <malloc>
 800376c:	4603      	mov	r3, r0
 800376e:	461a      	mov	r2, r3
 8003770:	4b2e      	ldr	r3, [pc, #184]	; (800382c <StartTask08+0xdc>)
 8003772:	601a      	str	r2, [r3, #0]
		  sd->header = 0X5A;
 8003774:	4b2c      	ldr	r3, [pc, #176]	; (8003828 <StartTask08+0xd8>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	225a      	movs	r2, #90	; 0x5a
 800377a:	701a      	strb	r2, [r3, #0]
		  sd->robot_color = 1;
 800377c:	4b2a      	ldr	r3, [pc, #168]	; (8003828 <StartTask08+0xd8>)
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	7853      	ldrb	r3, [r2, #1]
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	7053      	strb	r3, [r2, #1]
		  sd->task_mode= 2;
 8003788:	4b27      	ldr	r3, [pc, #156]	; (8003828 <StartTask08+0xd8>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	7853      	ldrb	r3, [r2, #1]
 800378e:	2102      	movs	r1, #2
 8003790:	f361 0342 	bfi	r3, r1, #1, #2
 8003794:	7053      	strb	r3, [r2, #1]
		  sd->reserve = 5;
 8003796:	4b24      	ldr	r3, [pc, #144]	; (8003828 <StartTask08+0xd8>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	7853      	ldrb	r3, [r2, #1]
 800379c:	2105      	movs	r1, #5
 800379e:	f361 03c7 	bfi	r3, r1, #3, #5
 80037a2:	7053      	strb	r3, [r2, #1]

		  sd->checksum=0X00;
 80037a4:	4b20      	ldr	r3, [pc, #128]	; (8003828 <StartTask08+0xd8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2200      	movs	r2, #0
 80037aa:	831a      	strh	r2, [r3, #24]

	  /* Infinite loop */
	  for(;;)
	  {
		  /***向上位机发送角度***/
		  sd->pitch = angle_pitch;
 80037ac:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <StartTask08+0xd8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1f      	ldr	r2, [pc, #124]	; (8003830 <StartTask08+0xe0>)
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	605a      	str	r2, [r3, #4]
		  sd->yaw = angle_yaw;
 80037b6:	4b1c      	ldr	r3, [pc, #112]	; (8003828 <StartTask08+0xd8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a1e      	ldr	r2, [pc, #120]	; (8003834 <StartTask08+0xe4>)
 80037bc:	6812      	ldr	r2, [r2, #0]
 80037be:	609a      	str	r2, [r3, #8]
		  sd->aim_x = 0.0;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <StartTask08+0xd8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	60da      	str	r2, [r3, #12]
		  sd->aim_y = 0.0;
 80037ca:	4b17      	ldr	r3, [pc, #92]	; (8003828 <StartTask08+0xd8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	611a      	str	r2, [r3, #16]
		  sd->aim_z = 0.0;
 80037d4:	4b14      	ldr	r3, [pc, #80]	; (8003828 <StartTask08+0xd8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	615a      	str	r2, [r3, #20]
		  //memmove(temp_CRC,sd,10);
		  sd->checksum=Get_CRC16_Check_Sum(sd, temp_CRC, SendData, 24, 0xFFFF);
 80037de:	4b12      	ldr	r3, [pc, #72]	; (8003828 <StartTask08+0xd8>)
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <StartTask08+0xd8>)
 80037e4:	681c      	ldr	r4, [r3, #0]
 80037e6:	f107 0208 	add.w	r2, r7, #8
 80037ea:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80037ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	2318      	movs	r3, #24
 80037f6:	f7fe fbc5 	bl	8001f84 <Get_CRC16_Check_Sum>
 80037fa:	4603      	mov	r3, r0
 80037fc:	8323      	strh	r3, [r4, #24]
		  Pack_And_Send_Data_ROS2(sd,Feed_Temp_Package,SendData,24);
 80037fe:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <StartTask08+0xd8>)
 8003800:	6818      	ldr	r0, [r3, #0]
 8003802:	f107 0208 	add.w	r2, r7, #8
 8003806:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800380a:	2318      	movs	r3, #24
 800380c:	f7fe fb46 	bl	8001e9c <Pack_And_Send_Data_ROS2>
		  CDC_Receive_ROS2(RecePackage, 30, receinfo);
 8003810:	4b06      	ldr	r3, [pc, #24]	; (800382c <StartTask08+0xdc>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	f107 0320 	add.w	r3, r7, #32
 8003818:	211e      	movs	r1, #30
 800381a:	4618      	mov	r0, r3
 800381c:	f7fe fb65 	bl	8001eea <CDC_Receive_ROS2>
		  osDelay(1);
 8003820:	2001      	movs	r0, #1
 8003822:	f00c fe1f 	bl	8010464 <osDelay>
		  sd->pitch = angle_pitch;
 8003826:	e7c1      	b.n	80037ac <StartTask08+0x5c>
 8003828:	2000059c 	.word	0x2000059c
 800382c:	20000350 	.word	0x20000350
 8003830:	20000570 	.word	0x20000570
 8003834:	2000056c 	.word	0x2000056c

08003838 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08c      	sub	sp, #48	; 0x30
 800383c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800383e:	f107 031c 	add.w	r3, r7, #28
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	609a      	str	r2, [r3, #8]
 800384a:	60da      	str	r2, [r3, #12]
 800384c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	61bb      	str	r3, [r7, #24]
 8003852:	4b65      	ldr	r3, [pc, #404]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	4a64      	ldr	r2, [pc, #400]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800385c:	6313      	str	r3, [r2, #48]	; 0x30
 800385e:	4b62      	ldr	r3, [pc, #392]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003866:	61bb      	str	r3, [r7, #24]
 8003868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	4b5e      	ldr	r3, [pc, #376]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	4a5d      	ldr	r2, [pc, #372]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003874:	f043 0302 	orr.w	r3, r3, #2
 8003878:	6313      	str	r3, [r2, #48]	; 0x30
 800387a:	4b5b      	ldr	r3, [pc, #364]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	4b57      	ldr	r3, [pc, #348]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a56      	ldr	r2, [pc, #344]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b54      	ldr	r3, [pc, #336]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	613b      	str	r3, [r7, #16]
 80038a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	4b50      	ldr	r3, [pc, #320]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a4f      	ldr	r2, [pc, #316]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038ac:	f043 0308 	orr.w	r3, r3, #8
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b4d      	ldr	r3, [pc, #308]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	4b49      	ldr	r3, [pc, #292]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4a48      	ldr	r2, [pc, #288]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038c8:	f043 0304 	orr.w	r3, r3, #4
 80038cc:	6313      	str	r3, [r2, #48]	; 0x30
 80038ce:	4b46      	ldr	r3, [pc, #280]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	607b      	str	r3, [r7, #4]
 80038de:	4b42      	ldr	r3, [pc, #264]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a41      	ldr	r2, [pc, #260]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b3f      	ldr	r3, [pc, #252]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f2:	607b      	str	r3, [r7, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	603b      	str	r3, [r7, #0]
 80038fa:	4b3b      	ldr	r3, [pc, #236]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a3a      	ldr	r2, [pc, #232]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003900:	f043 0310 	orr.w	r3, r3, #16
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b38      	ldr	r3, [pc, #224]	; (80039e8 <MX_GPIO_Init+0x1b0>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IST8310_Reset_GPIO_Port, IST8310_Reset_Pin, GPIO_PIN_SET);
 8003912:	2201      	movs	r2, #1
 8003914:	2140      	movs	r1, #64	; 0x40
 8003916:	4835      	ldr	r0, [pc, #212]	; (80039ec <MX_GPIO_Init+0x1b4>)
 8003918:	f003 fd04 	bl	8007324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 800391c:	2200      	movs	r2, #0
 800391e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003922:	4833      	ldr	r0, [pc, #204]	; (80039f0 <MX_GPIO_Init+0x1b8>)
 8003924:	f003 fcfe 	bl	8007324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_RESET);
 8003928:	2200      	movs	r2, #0
 800392a:	2110      	movs	r1, #16
 800392c:	4831      	ldr	r0, [pc, #196]	; (80039f4 <MX_GPIO_Init+0x1bc>)
 800392e:	f003 fcf9 	bl	8007324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_RESET);
 8003932:	2200      	movs	r2, #0
 8003934:	2101      	movs	r1, #1
 8003936:	4830      	ldr	r0, [pc, #192]	; (80039f8 <MX_GPIO_Init+0x1c0>)
 8003938:	f003 fcf4 	bl	8007324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IST8310_Reset_Pin;
 800393c:	2340      	movs	r3, #64	; 0x40
 800393e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003940:	2301      	movs	r3, #1
 8003942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003944:	2301      	movs	r3, #1
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003948:	2300      	movs	r3, #0
 800394a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(IST8310_Reset_GPIO_Port, &GPIO_InitStruct);
 800394c:	f107 031c 	add.w	r3, r7, #28
 8003950:	4619      	mov	r1, r3
 8003952:	4826      	ldr	r0, [pc, #152]	; (80039ec <MX_GPIO_Init+0x1b4>)
 8003954:	f003 fb32 	bl	8006fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IS8310_Ready_Pin;
 8003958:	2308      	movs	r3, #8
 800395a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800395c:	2300      	movs	r3, #0
 800395e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003960:	2300      	movs	r3, #0
 8003962:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IS8310_Ready_GPIO_Port, &GPIO_InitStruct);
 8003964:	f107 031c 	add.w	r3, r7, #28
 8003968:	4619      	mov	r1, r3
 800396a:	4820      	ldr	r0, [pc, #128]	; (80039ec <MX_GPIO_Init+0x1b4>)
 800396c:	f003 fb26 	bl	8006fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8003970:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003976:	2301      	movs	r3, #1
 8003978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397a:	2300      	movs	r3, #0
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800397e:	2300      	movs	r3, #0
 8003980:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8003982:	f107 031c 	add.w	r3, r7, #28
 8003986:	4619      	mov	r1, r3
 8003988:	4819      	ldr	r0, [pc, #100]	; (80039f0 <MX_GPIO_Init+0x1b8>)
 800398a:	f003 fb17 	bl	8006fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Accel_Pin;
 800398e:	2310      	movs	r3, #16
 8003990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003992:	2301      	movs	r3, #1
 8003994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003996:	2301      	movs	r3, #1
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800399a:	2303      	movs	r3, #3
 800399c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 800399e:	f107 031c 	add.w	r3, r7, #28
 80039a2:	4619      	mov	r1, r3
 80039a4:	4813      	ldr	r0, [pc, #76]	; (80039f4 <MX_GPIO_Init+0x1bc>)
 80039a6:	f003 fb09 	bl	8006fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ammo_Counter_Pin;
 80039aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039b0:	2300      	movs	r3, #0
 80039b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039b4:	2301      	movs	r3, #1
 80039b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Ammo_Counter_GPIO_Port, &GPIO_InitStruct);
 80039b8:	f107 031c 	add.w	r3, r7, #28
 80039bc:	4619      	mov	r1, r3
 80039be:	480e      	ldr	r0, [pc, #56]	; (80039f8 <MX_GPIO_Init+0x1c0>)
 80039c0:	f003 fafc 	bl	8006fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 80039c4:	2301      	movs	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039c8:	2301      	movs	r3, #1
 80039ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039cc:	2301      	movs	r3, #1
 80039ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d0:	2303      	movs	r3, #3
 80039d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 80039d4:	f107 031c 	add.w	r3, r7, #28
 80039d8:	4619      	mov	r1, r3
 80039da:	4807      	ldr	r0, [pc, #28]	; (80039f8 <MX_GPIO_Init+0x1c0>)
 80039dc:	f003 faee 	bl	8006fbc <HAL_GPIO_Init>

}
 80039e0:	bf00      	nop
 80039e2:	3730      	adds	r7, #48	; 0x30
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40023800 	.word	0x40023800
 80039ec:	40021800 	.word	0x40021800
 80039f0:	40021c00 	.word	0x40021c00
 80039f4:	40020000 	.word	0x40020000
 80039f8:	40020400 	.word	0x40020400

080039fc <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003a00:	4b12      	ldr	r3, [pc, #72]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a02:	4a13      	ldr	r2, [pc, #76]	; (8003a50 <MX_I2C3_Init+0x54>)
 8003a04:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8003a06:	4b11      	ldr	r3, [pc, #68]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a08:	4a12      	ldr	r2, [pc, #72]	; (8003a54 <MX_I2C3_Init+0x58>)
 8003a0a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a0c:	4b0f      	ldr	r3, [pc, #60]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003a12:	4b0e      	ldr	r3, [pc, #56]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a18:	4b0c      	ldr	r3, [pc, #48]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a1e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a20:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003a26:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a2c:	4b07      	ldr	r3, [pc, #28]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a32:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003a38:	4804      	ldr	r0, [pc, #16]	; (8003a4c <MX_I2C3_Init+0x50>)
 8003a3a:	f003 fca7 	bl	800738c <HAL_I2C_Init>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003a44:	f000 fa26 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003a48:	bf00      	nop
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	200005a0 	.word	0x200005a0
 8003a50:	40005c00 	.word	0x40005c00
 8003a54:	00061a80 	.word	0x00061a80

08003a58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a60:	f107 0314 	add.w	r3, r7, #20
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	605a      	str	r2, [r3, #4]
 8003a6a:	609a      	str	r2, [r3, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a28      	ldr	r2, [pc, #160]	; (8003b18 <HAL_I2C_MspInit+0xc0>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d14a      	bne.n	8003b10 <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	4b27      	ldr	r3, [pc, #156]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	4a26      	ldr	r2, [pc, #152]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003a84:	f043 0304 	orr.w	r3, r3, #4
 8003a88:	6313      	str	r3, [r2, #48]	; 0x30
 8003a8a:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	4b20      	ldr	r3, [pc, #128]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9e:	4a1f      	ldr	r2, [pc, #124]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PH7     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003ab2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ab8:	2312      	movs	r3, #18
 8003aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ac4:	2304      	movs	r3, #4
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ac8:	f107 0314 	add.w	r3, r7, #20
 8003acc:	4619      	mov	r1, r3
 8003ace:	4814      	ldr	r0, [pc, #80]	; (8003b20 <HAL_I2C_MspInit+0xc8>)
 8003ad0:	f003 fa74 	bl	8006fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ad4:	2380      	movs	r3, #128	; 0x80
 8003ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ad8:	2312      	movs	r3, #18
 8003ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003ae8:	f107 0314 	add.w	r3, r7, #20
 8003aec:	4619      	mov	r1, r3
 8003aee:	480d      	ldr	r0, [pc, #52]	; (8003b24 <HAL_I2C_MspInit+0xcc>)
 8003af0:	f003 fa64 	bl	8006fbc <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003af4:	2300      	movs	r3, #0
 8003af6:	60bb      	str	r3, [r7, #8]
 8003af8:	4b08      	ldr	r3, [pc, #32]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	4a07      	ldr	r2, [pc, #28]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003afe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b02:	6413      	str	r3, [r2, #64]	; 0x40
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <HAL_I2C_MspInit+0xc4>)
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8003b10:	bf00      	nop
 8003b12:	3728      	adds	r7, #40	; 0x28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40005c00 	.word	0x40005c00
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	40020800 	.word	0x40020800
 8003b24:	40021c00 	.word	0x40021c00

08003b28 <KalmanFilter_Init>:
 * @param	卡尔曼滤波结构体
 * @retval 	无
 *
 */
void KalmanFilter_Init(Kalman_TypeDef *klm_typedef)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	klm_typedef->K = 0;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	611a      	str	r2, [r3, #16]
	klm_typedef->Q = 0.01;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <KalmanFilter_Init+0x40>)
 8003b3c:	605a      	str	r2, [r3, #4]
	klm_typedef->R = 0.3;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <KalmanFilter_Init+0x44>)
 8003b42:	601a      	str	r2, [r3, #0]
	klm_typedef->p_now = 0;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f04f 0200 	mov.w	r2, #0
 8003b4a:	60da      	str	r2, [r3, #12]
	klm_typedef->p_past = 0;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	609a      	str	r2, [r3, #8]
	klm_typedef->output_Max = 40;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a06      	ldr	r2, [pc, #24]	; (8003b70 <KalmanFilter_Init+0x48>)
 8003b58:	619a      	str	r2, [r3, #24]
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	3c23d70a 	.word	0x3c23d70a
 8003b6c:	3e99999a 	.word	0x3e99999a
 8003b70:	42200000 	.word	0x42200000

08003b74 <IMU_fliter_Init>:
 * @param	卡尔曼滤波结构体
 * @retval 	无
 *
 */
void IMU_fliter_Init(IMU_fliter_TypeDef *f)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
	f->P[0][0] = 0.001;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a12      	ldr	r2, [pc, #72]	; (8003bc8 <IMU_fliter_Init+0x54>)
 8003b80:	619a      	str	r2, [r3, #24]
	f->P[0][1] = 0.001;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a10      	ldr	r2, [pc, #64]	; (8003bc8 <IMU_fliter_Init+0x54>)
 8003b86:	61da      	str	r2, [r3, #28]
	f->P[1][0] = 0.001;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a0f      	ldr	r2, [pc, #60]	; (8003bc8 <IMU_fliter_Init+0x54>)
 8003b8c:	625a      	str	r2, [r3, #36]	; 0x24
	f->P[1][1] = 0.001;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a0d      	ldr	r2, [pc, #52]	; (8003bc8 <IMU_fliter_Init+0x54>)
 8003b92:	629a      	str	r2, [r3, #40]	; 0x28
	f->K[0] = 0;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	63da      	str	r2, [r3, #60]	; 0x3c
	f->K[1] = 0;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	641a      	str	r2, [r3, #64]	; 0x40
	f->Q_angle = 0.01;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a09      	ldr	r2, [pc, #36]	; (8003bcc <IMU_fliter_Init+0x58>)
 8003ba8:	609a      	str	r2, [r3, #8]
	f->Q_gyro = 0.012;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a08      	ldr	r2, [pc, #32]	; (8003bd0 <IMU_fliter_Init+0x5c>)
 8003bae:	60da      	str	r2, [r3, #12]
	f->R_angle = 0.001;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a05      	ldr	r2, [pc, #20]	; (8003bc8 <IMU_fliter_Init+0x54>)
 8003bb4:	601a      	str	r2, [r3, #0]
	f->R_gyro = 0.003;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a06      	ldr	r2, [pc, #24]	; (8003bd4 <IMU_fliter_Init+0x60>)
 8003bba:	605a      	str	r2, [r3, #4]
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	3a83126f 	.word	0x3a83126f
 8003bcc:	3c23d70a 	.word	0x3c23d70a
 8003bd0:	3c449ba6 	.word	0x3c449ba6
 8003bd4:	3b449ba6 	.word	0x3b449ba6

08003bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bde:	f001 fd83 	bl	80056e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003be2:	f000 f8b5 	bl	8003d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003be6:	f7ff fe27 	bl	8003838 <MX_GPIO_Init>
  MX_DMA_Init();
 8003bea:	f7fe fef1 	bl	80029d0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003bee:	f001 fb4b 	bl	8005288 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8003bf2:	f7fe fc2f 	bl	8002454 <MX_CAN1_Init>
  MX_TIM1_Init();
 8003bf6:	f001 f957 	bl	8004ea8 <MX_TIM1_Init>
  MX_TIM5_Init();
 8003bfa:	f001 fa01 	bl	8005000 <MX_TIM5_Init>
  MX_SPI1_Init();
 8003bfe:	f000 fed5 	bl	80049ac <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8003c02:	f001 fb6b 	bl	80052dc <MX_USART3_UART_Init>
  MX_I2C3_Init();
 8003c06:	f7ff fef9 	bl	80039fc <MX_I2C3_Init>
  MX_USART6_UART_Init();
 8003c0a:	f001 fb93 	bl	8005334 <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003c0e:	f000 f909 	bl	8003e24 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Can_MessageConfig();
 8003c12:	f7fe fcbd 	bl	8002590 <Can_MessageConfig>
  Can_Filter1Config();
 8003c16:	f7fe fd5f 	bl	80026d8 <Can_Filter1Config>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	483d      	ldr	r0, [pc, #244]	; (8003d14 <main+0x13c>)
 8003c1e:	f002 f8fb 	bl	8005e18 <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan1);
 8003c22:	483c      	ldr	r0, [pc, #240]	; (8003d14 <main+0x13c>)
 8003c24:	f001 ffa2 	bl	8005b6c <HAL_CAN_Start>
  PID_Clear(&PID_Motor_Speed[0]);
 8003c28:	483b      	ldr	r0, [pc, #236]	; (8003d18 <main+0x140>)
 8003c2a:	f000 fa21 	bl	8004070 <PID_Clear>
  PID_Clear(&PID_Motor_Angle[0]);
 8003c2e:	483b      	ldr	r0, [pc, #236]	; (8003d1c <main+0x144>)
 8003c30:	f000 fa1e 	bl	8004070 <PID_Clear>
  PID_Init();
 8003c34:	f000 f934 	bl	8003ea0 <PID_Init>
  KalmanFilter_Init(&Klm_Motor[0]);
 8003c38:	4839      	ldr	r0, [pc, #228]	; (8003d20 <main+0x148>)
 8003c3a:	f7ff ff75 	bl	8003b28 <KalmanFilter_Init>
  HAL_Delay(1000);
 8003c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c42:	f001 fd93 	bl	800576c <HAL_Delay>
  PWM_INIT();
 8003c46:	f000 f8f9 	bl	8003e3c <PWM_INIT>

//  SPEED_INIT(1);
//  SPEED_SET(1000);
  BMI088_init();
 8003c4a:	f7fd fdf5 	bl	8001838 <BMI088_init>
  IST8310_init();
 8003c4e:	f7fd fe41 	bl	80018d4 <IST8310_init>
  Motor[Motor_Yaw_ID].target_angle = 0;
 8003c52:	4b34      	ldr	r3, [pc, #208]	; (8003d24 <main+0x14c>)
 8003c54:	f04f 0200 	mov.w	r2, #0
 8003c58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  Motor[Motor_Pitch_ID].target_angle = 3300;
 8003c5c:	4b31      	ldr	r3, [pc, #196]	; (8003d24 <main+0x14c>)
 8003c5e:	4a32      	ldr	r2, [pc, #200]	; (8003d28 <main+0x150>)
 8003c60:	675a      	str	r2, [r3, #116]	; 0x74
  Motor[Motor_Yaw_ID].target_speed = 0;
 8003c62:	4b30      	ldr	r3, [pc, #192]	; (8003d24 <main+0x14c>)
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  imu_data.angle_q[0] = 1;
 8003c6c:	4b2f      	ldr	r3, [pc, #188]	; (8003d2c <main+0x154>)
 8003c6e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c72:	615a      	str	r2, [r3, #20]
  for(int i=0;i<3;i++){
 8003c74:	2300      	movs	r3, #0
 8003c76:	607b      	str	r3, [r7, #4]
 8003c78:	e00b      	b.n	8003c92 <main+0xba>
	  IMU_fliter_Init(imu_fliter + i);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	224c      	movs	r2, #76	; 0x4c
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	4a2b      	ldr	r2, [pc, #172]	; (8003d30 <main+0x158>)
 8003c84:	4413      	add	r3, r2
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff ff74 	bl	8003b74 <IMU_fliter_Init>
  for(int i=0;i<3;i++){
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3301      	adds	r3, #1
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	ddf0      	ble.n	8003c7a <main+0xa2>
  }

    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化遥控器DMA
 8003c98:	2212      	movs	r2, #18
 8003c9a:	4926      	ldr	r1, [pc, #152]	; (8003d34 <main+0x15c>)
 8003c9c:	4826      	ldr	r0, [pc, #152]	; (8003d38 <main+0x160>)
 8003c9e:	f007 fd78 	bl	800b792 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 8003ca2:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <main+0x160>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	4b23      	ldr	r3, [pc, #140]	; (8003d38 <main+0x160>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f042 0210 	orr.w	r2, r2, #16
 8003cb0:	60da      	str	r2, [r3, #12]
//图传、裁判系统串口DMA
      HAL_UART_Receive_DMA(&huart1, referee_rx_buf, referee_rx_len);
 8003cb2:	4b22      	ldr	r3, [pc, #136]	; (8003d3c <main+0x164>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4921      	ldr	r1, [pc, #132]	; (8003d40 <main+0x168>)
 8003cbc:	4821      	ldr	r0, [pc, #132]	; (8003d44 <main+0x16c>)
 8003cbe:	f007 fd68 	bl	800b792 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8003cc2:	4b20      	ldr	r3, [pc, #128]	; (8003d44 <main+0x16c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68da      	ldr	r2, [r3, #12]
 8003cc8:	4b1e      	ldr	r3, [pc, #120]	; (8003d44 <main+0x16c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f042 0210 	orr.w	r2, r2, #16
 8003cd0:	60da      	str	r2, [r3, #12]
      HAL_UART_Receive_DMA(&huart6, referee_rx_buf, referee_rx_len);
 8003cd2:	4b1a      	ldr	r3, [pc, #104]	; (8003d3c <main+0x164>)
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4919      	ldr	r1, [pc, #100]	; (8003d40 <main+0x168>)
 8003cdc:	481a      	ldr	r0, [pc, #104]	; (8003d48 <main+0x170>)
 8003cde:	f007 fd58 	bl	800b792 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 8003ce2:	4b19      	ldr	r3, [pc, #100]	; (8003d48 <main+0x170>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	4b17      	ldr	r3, [pc, #92]	; (8003d48 <main+0x170>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 0210 	orr.w	r2, r2, #16
 8003cf0:	60da      	str	r2, [r3, #12]
//  HAL_Delay(1000);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8003cf2:	f00c fadb 	bl	80102ac <osKernelInitialize>
  MX_FREERTOS_Init();
 8003cf6:	f7fe fea9 	bl	8002a4c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003cfa:	f00c fafb 	bl	80102f4 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8003cfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d02:	4812      	ldr	r0, [pc, #72]	; (8003d4c <main+0x174>)
 8003d04:	f003 fb27 	bl	8007356 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8003d08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d0c:	f001 fd2e 	bl	800576c <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8003d10:	e7f5      	b.n	8003cfe <main+0x126>
 8003d12:	bf00      	nop
 8003d14:	20000544 	.word	0x20000544
 8003d18:	20000780 	.word	0x20000780
 8003d1c:	20000920 	.word	0x20000920
 8003d20:	200005f4 	.word	0x200005f4
 8003d24:	20000ac0 	.word	0x20000ac0
 8003d28:	454e4000 	.word	0x454e4000
 8003d2c:	200002ec 	.word	0x200002ec
 8003d30:	2000069c 	.word	0x2000069c
 8003d34:	20000dc8 	.word	0x20000dc8
 8003d38:	20000f54 	.word	0x20000f54
 8003d3c:	20000b60 	.word	0x20000b60
 8003d40:	20000b64 	.word	0x20000b64
 8003d44:	20000f10 	.word	0x20000f10
 8003d48:	20000f98 	.word	0x20000f98
 8003d4c:	40021c00 	.word	0x40021c00

08003d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b094      	sub	sp, #80	; 0x50
 8003d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d56:	f107 0320 	add.w	r3, r7, #32
 8003d5a:	2230      	movs	r2, #48	; 0x30
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f00f fdb2 	bl	80138c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d64:	f107 030c 	add.w	r3, r7, #12
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	605a      	str	r2, [r3, #4]
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	60da      	str	r2, [r3, #12]
 8003d72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d74:	2300      	movs	r3, #0
 8003d76:	60bb      	str	r3, [r7, #8]
 8003d78:	4b28      	ldr	r3, [pc, #160]	; (8003e1c <SystemClock_Config+0xcc>)
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	4a27      	ldr	r2, [pc, #156]	; (8003e1c <SystemClock_Config+0xcc>)
 8003d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d82:	6413      	str	r3, [r2, #64]	; 0x40
 8003d84:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <SystemClock_Config+0xcc>)
 8003d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d90:	2300      	movs	r3, #0
 8003d92:	607b      	str	r3, [r7, #4]
 8003d94:	4b22      	ldr	r3, [pc, #136]	; (8003e20 <SystemClock_Config+0xd0>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a21      	ldr	r2, [pc, #132]	; (8003e20 <SystemClock_Config+0xd0>)
 8003d9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	4b1f      	ldr	r3, [pc, #124]	; (8003e20 <SystemClock_Config+0xd0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003da8:	607b      	str	r3, [r7, #4]
 8003daa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003dac:	2301      	movs	r3, #1
 8003dae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003db0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003db6:	2302      	movs	r3, #2
 8003db8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003dba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8003dc0:	2306      	movs	r3, #6
 8003dc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003dc4:	23a8      	movs	r3, #168	; 0xa8
 8003dc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003dcc:	2307      	movs	r3, #7
 8003dce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003dd0:	f107 0320 	add.w	r3, r7, #32
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f005 f9b1 	bl	800913c <HAL_RCC_OscConfig>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003de0:	f000 f858 	bl	8003e94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003de4:	230f      	movs	r3, #15
 8003de6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003de8:	2302      	movs	r3, #2
 8003dea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003df0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003df4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dfa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003dfc:	f107 030c 	add.w	r3, r7, #12
 8003e00:	2105      	movs	r1, #5
 8003e02:	4618      	mov	r0, r3
 8003e04:	f005 fc12 	bl	800962c <HAL_RCC_ClockConfig>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003e0e:	f000 f841 	bl	8003e94 <Error_Handler>
  }
}
 8003e12:	bf00      	nop
 8003e14:	3750      	adds	r7, #80	; 0x50
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	40007000 	.word	0x40007000

08003e24 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 8003e28:	2200      	movs	r2, #0
 8003e2a:	2106      	movs	r1, #6
 8003e2c:	2027      	movs	r0, #39	; 0x27
 8003e2e:	f002 fb01 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e32:	2027      	movs	r0, #39	; 0x27
 8003e34:	f002 fb1a 	bl	800646c <HAL_NVIC_EnableIRQ>
}
 8003e38:	bf00      	nop
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <PWM_INIT>:

/* USER CODE BEGIN 4 */


void PWM_INIT(){
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim1);
 8003e40:	480a      	ldr	r0, [pc, #40]	; (8003e6c <PWM_INIT+0x30>)
 8003e42:	f006 fbb3 	bl	800a5ac <HAL_TIM_Base_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8003e46:	2100      	movs	r1, #0
 8003e48:	4808      	ldr	r0, [pc, #32]	; (8003e6c <PWM_INIT+0x30>)
 8003e4a:	f006 fce1 	bl	800a810 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8003e4e:	2104      	movs	r1, #4
 8003e50:	4806      	ldr	r0, [pc, #24]	; (8003e6c <PWM_INIT+0x30>)
 8003e52:	f006 fcdd 	bl	800a810 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003e56:	2108      	movs	r1, #8
 8003e58:	4804      	ldr	r0, [pc, #16]	; (8003e6c <PWM_INIT+0x30>)
 8003e5a:	f006 fcd9 	bl	800a810 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003e5e:	210c      	movs	r1, #12
 8003e60:	4802      	ldr	r0, [pc, #8]	; (8003e6c <PWM_INIT+0x30>)
 8003e62:	f006 fcd5 	bl	800a810 <HAL_TIM_PWM_Start>
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000e80 	.word	0x20000e80

08003e70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a04      	ldr	r2, [pc, #16]	; (8003e90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d101      	bne.n	8003e86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003e82:	f001 fc53 	bl	800572c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40001000 	.word	0x40001000

08003e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e98:	b672      	cpsid	i
}
 8003e9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e9c:	e7fe      	b.n	8003e9c <Error_Handler+0x8>
	...

08003ea0 <PID_Init>:
 * @param	无
 * @retval 	无
 * 备注：单独使用该文件时建议改为传参的形式
 */
void PID_Init()
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
	for(int i=0;i<8;i++)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	607b      	str	r3, [r7, #4]
 8003eaa:	e05e      	b.n	8003f6a <PID_Init+0xca>
	{
		PID_Motor_Speed[i].Kp = PID_SpeedCtrl_Config[i][0];
 8003eac:	496c      	ldr	r1, [pc, #432]	; (8004060 <PID_Init+0x1c0>)
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4969      	ldr	r1, [pc, #420]	; (8004064 <PID_Init+0x1c4>)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2034      	movs	r0, #52	; 0x34
 8003ec2:	fb00 f303 	mul.w	r3, r0, r3
 8003ec6:	440b      	add	r3, r1
 8003ec8:	601a      	str	r2, [r3, #0]
		PID_Motor_Speed[i].Ki = PID_SpeedCtrl_Config[i][1];
 8003eca:	4965      	ldr	r1, [pc, #404]	; (8004060 <PID_Init+0x1c0>)
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	3304      	adds	r3, #4
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	4961      	ldr	r1, [pc, #388]	; (8004064 <PID_Init+0x1c4>)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2034      	movs	r0, #52	; 0x34
 8003ee2:	fb00 f303 	mul.w	r3, r0, r3
 8003ee6:	440b      	add	r3, r1
 8003ee8:	3304      	adds	r3, #4
 8003eea:	601a      	str	r2, [r3, #0]
		PID_Motor_Speed[i].Kd = PID_SpeedCtrl_Config[i][2];
 8003eec:	495c      	ldr	r1, [pc, #368]	; (8004060 <PID_Init+0x1c0>)
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	3308      	adds	r3, #8
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	4959      	ldr	r1, [pc, #356]	; (8004064 <PID_Init+0x1c4>)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2034      	movs	r0, #52	; 0x34
 8003f04:	fb00 f303 	mul.w	r3, r0, r3
 8003f08:	440b      	add	r3, r1
 8003f0a:	3308      	adds	r3, #8
 8003f0c:	601a      	str	r2, [r3, #0]
		PID_Motor_Speed[i].Output_Max = PID_SpeedCtrl_Config[i][3];
 8003f0e:	4954      	ldr	r1, [pc, #336]	; (8004060 <PID_Init+0x1c0>)
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4950      	ldr	r1, [pc, #320]	; (8004064 <PID_Init+0x1c4>)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2034      	movs	r0, #52	; 0x34
 8003f26:	fb00 f303 	mul.w	r3, r0, r3
 8003f2a:	440b      	add	r3, r1
 8003f2c:	3324      	adds	r3, #36	; 0x24
 8003f2e:	601a      	str	r2, [r3, #0]
		PID_Motor_Speed[i].Err_sum_Max = PID_SpeedCtrl_Config[i][4];
 8003f30:	494b      	ldr	r1, [pc, #300]	; (8004060 <PID_Init+0x1c0>)
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4413      	add	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	3310      	adds	r3, #16
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4948      	ldr	r1, [pc, #288]	; (8004064 <PID_Init+0x1c4>)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2034      	movs	r0, #52	; 0x34
 8003f48:	fb00 f303 	mul.w	r3, r0, r3
 8003f4c:	440b      	add	r3, r1
 8003f4e:	3328      	adds	r3, #40	; 0x28
 8003f50:	601a      	str	r2, [r3, #0]
		PID_Motor_Speed[i].PID_Type = Speed;
 8003f52:	4a44      	ldr	r2, [pc, #272]	; (8004064 <PID_Init+0x1c4>)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2134      	movs	r1, #52	; 0x34
 8003f58:	fb01 f303 	mul.w	r3, r1, r3
 8003f5c:	4413      	add	r3, r2
 8003f5e:	332c      	adds	r3, #44	; 0x2c
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3301      	adds	r3, #1
 8003f68:	607b      	str	r3, [r7, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b07      	cmp	r3, #7
 8003f6e:	dd9d      	ble.n	8003eac <PID_Init+0xc>
	}
	for(int i=0;i<8;i++)
 8003f70:	2300      	movs	r3, #0
 8003f72:	603b      	str	r3, [r7, #0]
 8003f74:	e069      	b.n	800404a <PID_Init+0x1aa>
	{
		PID_Motor_Angle[i].Kp = PID_AngleCtrl_Config[i][0];
 8003f76:	493c      	ldr	r1, [pc, #240]	; (8004068 <PID_Init+0x1c8>)
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	4939      	ldr	r1, [pc, #228]	; (800406c <PID_Init+0x1cc>)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	2034      	movs	r0, #52	; 0x34
 8003f8c:	fb00 f303 	mul.w	r3, r0, r3
 8003f90:	440b      	add	r3, r1
 8003f92:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].Ki = PID_AngleCtrl_Config[i][1];
 8003f94:	4934      	ldr	r1, [pc, #208]	; (8004068 <PID_Init+0x1c8>)
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	4931      	ldr	r1, [pc, #196]	; (800406c <PID_Init+0x1cc>)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2034      	movs	r0, #52	; 0x34
 8003fac:	fb00 f303 	mul.w	r3, r0, r3
 8003fb0:	440b      	add	r3, r1
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].Kd = PID_AngleCtrl_Config[i][2];
 8003fb6:	492c      	ldr	r1, [pc, #176]	; (8004068 <PID_Init+0x1c8>)
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4413      	add	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4928      	ldr	r1, [pc, #160]	; (800406c <PID_Init+0x1cc>)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2034      	movs	r0, #52	; 0x34
 8003fce:	fb00 f303 	mul.w	r3, r0, r3
 8003fd2:	440b      	add	r3, r1
 8003fd4:	3308      	adds	r3, #8
 8003fd6:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].Output_Max = PID_AngleCtrl_Config[i][3];
 8003fd8:	4923      	ldr	r1, [pc, #140]	; (8004068 <PID_Init+0x1c8>)
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	330c      	adds	r3, #12
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	4920      	ldr	r1, [pc, #128]	; (800406c <PID_Init+0x1cc>)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	2034      	movs	r0, #52	; 0x34
 8003ff0:	fb00 f303 	mul.w	r3, r0, r3
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3324      	adds	r3, #36	; 0x24
 8003ff8:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].Err_sum_Max = PID_AngleCtrl_Config[i][4];
 8003ffa:	491b      	ldr	r1, [pc, #108]	; (8004068 <PID_Init+0x1c8>)
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	4613      	mov	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	440b      	add	r3, r1
 8004008:	3310      	adds	r3, #16
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	4917      	ldr	r1, [pc, #92]	; (800406c <PID_Init+0x1cc>)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2034      	movs	r0, #52	; 0x34
 8004012:	fb00 f303 	mul.w	r3, r0, r3
 8004016:	440b      	add	r3, r1
 8004018:	3328      	adds	r3, #40	; 0x28
 800401a:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].PID_Type = Angle;
 800401c:	4a13      	ldr	r2, [pc, #76]	; (800406c <PID_Init+0x1cc>)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2134      	movs	r1, #52	; 0x34
 8004022:	fb01 f303 	mul.w	r3, r1, r3
 8004026:	4413      	add	r3, r2
 8004028:	332c      	adds	r3, #44	; 0x2c
 800402a:	2201      	movs	r2, #1
 800402c:	601a      	str	r2, [r3, #0]
		PID_Motor_Angle[i].ID = i;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	b2d8      	uxtb	r0, r3
 8004032:	4a0e      	ldr	r2, [pc, #56]	; (800406c <PID_Init+0x1cc>)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	2134      	movs	r1, #52	; 0x34
 8004038:	fb01 f303 	mul.w	r3, r1, r3
 800403c:	4413      	add	r3, r2
 800403e:	3330      	adds	r3, #48	; 0x30
 8004040:	4602      	mov	r2, r0
 8004042:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	3301      	adds	r3, #1
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b07      	cmp	r3, #7
 800404e:	dd92      	ble.n	8003f76 <PID_Init+0xd6>
	}
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000004 	.word	0x20000004
 8004064:	20000780 	.word	0x20000780
 8004068:	200000a4 	.word	0x200000a4
 800406c:	20000920 	.word	0x20000920

08004070 <PID_Clear>:
 * @param	pid结构体
 * @retval 	无
 *
 */
void PID_Clear(PID_TypeDef *hpid)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
	hpid->Output_Max = 0;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	625a      	str	r2, [r3, #36]	; 0x24
	hpid->Kp = 0;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f04f 0200 	mov.w	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
	hpid->Ki = 0;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	605a      	str	r2, [r3, #4]
	hpid->Kd = 0;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	609a      	str	r2, [r3, #8]
	hpid->Err_sum_Max = 0;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <PID_Origin>:
 * 		target_now		目标值
 * @retval 	控制量（在hpid中）
 *
 */
void PID_Origin(PID_TypeDef *hpid, float val_now, float target_now)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80040b8:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_now - val_now > 4096) val_now += 8192;
 80040bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80040c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80040c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040c8:	ed9f 7a79 	vldr	s14, [pc, #484]	; 80042b0 <PID_Origin+0x204>
 80040cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040d4:	dd07      	ble.n	80040e6 <PID_Origin+0x3a>
 80040d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80040da:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80042b4 <PID_Origin+0x208>
 80040de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040e2:	edc7 7a02 	vstr	s15, [r7, #8]
	if(val_now - target_now > 4096) val_now -= 8192;
 80040e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80040ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80040ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040f2:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80042b0 <PID_Origin+0x204>
 80040f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040fe:	dd07      	ble.n	8004110 <PID_Origin+0x64>
 8004100:	edd7 7a02 	vldr	s15, [r7, #8]
 8004104:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80042b4 <PID_Origin+0x208>
 8004108:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800410c:	edc7 7a02 	vstr	s15, [r7, #8]

	if(hpid->ID == 6)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004116:	2b06      	cmp	r3, #6
 8004118:	d129      	bne.n	800416e <PID_Origin+0xc2>
	{
		if(target_now - val_now > 3.1415926535f) val_now += 2*3.1415926535f;
 800411a:	ed97 7a01 	vldr	s14, [r7, #4]
 800411e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004122:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004126:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80042b8 <PID_Origin+0x20c>
 800412a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	dd07      	ble.n	8004144 <PID_Origin+0x98>
 8004134:	edd7 7a02 	vldr	s15, [r7, #8]
 8004138:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80042bc <PID_Origin+0x210>
 800413c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004140:	edc7 7a02 	vstr	s15, [r7, #8]
		if(val_now - target_now > 3.1415926535f) val_now -= 2*3.1415926535f;
 8004144:	ed97 7a02 	vldr	s14, [r7, #8]
 8004148:	edd7 7a01 	vldr	s15, [r7, #4]
 800414c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004150:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80042b8 <PID_Origin+0x20c>
 8004154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800415c:	dd07      	ble.n	800416e <PID_Origin+0xc2>
 800415e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004162:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80042bc <PID_Origin+0x210>
 8004166:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800416a:	edc7 7a02 	vstr	s15, [r7, #8]
	}

	switch(hpid->PID_Type)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <PID_Origin+0xd0>
 8004176:	2b01      	cmp	r3, #1
 8004178:	d00c      	beq.n	8004194 <PID_Origin+0xe8>
 800417a:	e014      	b.n	80041a6 <PID_Origin+0xfa>
	{
	case Speed:
		hpid->Err_now = 2*target_now - val_now;
 800417c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004180:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004184:	edd7 7a02 	vldr	s15, [r7, #8]
 8004188:	ee77 7a67 	vsub.f32	s15, s14, s15
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	edc3 7a05 	vstr	s15, [r3, #20]
		break;
 8004192:	e008      	b.n	80041a6 <PID_Origin+0xfa>
	case Angle:
		hpid->Err_now = target_now - val_now;
 8004194:	ed97 7a01 	vldr	s14, [r7, #4]
 8004198:	edd7 7a02 	vldr	s15, [r7, #8]
 800419c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	hpid->Err_sum += hpid->Err_now;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	ed93 7a06 	vldr	s14, [r3, #24]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	edd3 7a05 	vldr	s15, [r3, #20]
 80041b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	edc3 7a06 	vstr	s15, [r3, #24]
    if(hpid->Err_sum < -hpid->Err_sum_Max) hpid->Err_sum = -hpid->Err_sum_Max;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	ed93 7a06 	vldr	s14, [r3, #24]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80041c8:	eef1 7a67 	vneg.f32	s15, s15
 80041cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d4:	d507      	bpl.n	80041e6 <PID_Origin+0x13a>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80041dc:	eef1 7a67 	vneg.f32	s15, s15
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	edc3 7a06 	vstr	s15, [r3, #24]
	if(hpid->Err_sum > hpid->Err_sum_Max) hpid->Err_sum = hpid->Err_sum_Max;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	ed93 7a06 	vldr	s14, [r3, #24]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80041f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fa:	dd03      	ble.n	8004204 <PID_Origin+0x158>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	619a      	str	r2, [r3, #24]

	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	ed93 7a00 	vldr	s14, [r3]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	edd3 7a05 	vldr	s15, [r3, #20]
 8004210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	edd3 6a01 	vldr	s13, [r3, #4]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004220:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004224:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (hpid->Kd)*(hpid->Err_now - hpid->Err_last);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	edd3 6a02 	vldr	s13, [r3, #8]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	ed93 6a05 	vldr	s12, [r3, #20]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	edd3 7a04 	vldr	s15, [r3, #16]
 800423a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800423e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004242:	ee77 7a27 	vadd.f32	s15, s14, s15
	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	edc3 7a08 	vstr	s15, [r3, #32]
    if(hpid->Output > hpid->Output_Max)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800425c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004260:	dd03      	ble.n	800426a <PID_Origin+0x1be>
		hpid->Output = hpid->Output_Max;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max )
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	ed93 7a08 	vldr	s14, [r3, #32]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004276:	eef1 7a67 	vneg.f32	s15, s15
 800427a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800427e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004282:	d507      	bpl.n	8004294 <PID_Origin+0x1e8>
		hpid->Output = -hpid->Output_Max;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800428a:	eef1 7a67 	vneg.f32	s15, s15
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	edc3 7a08 	vstr	s15, [r3, #32]

	hpid->Err_former = hpid->Err_last;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	691a      	ldr	r2, [r3, #16]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	60da      	str	r2, [r3, #12]
	hpid->Err_last = hpid->Err_now;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	695a      	ldr	r2, [r3, #20]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	611a      	str	r2, [r3, #16]
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	45800000 	.word	0x45800000
 80042b4:	46000000 	.word	0x46000000
 80042b8:	40490fdb 	.word	0x40490fdb
 80042bc:	40c90fdb 	.word	0x40c90fdb

080042c0 <PID_Incr>:
 * 		target_now		目标值
 * @retval 	控制量的增量
 *
 */
void PID_Incr(PID_TypeDef *hpid, float val_now, float target_now)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80042cc:	edc7 0a01 	vstr	s1, [r7, #4]
	hpid->Err_now = target_now - val_now;
 80042d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80042d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80042d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	edc3 7a05 	vstr	s15, [r3, #20]
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	ed93 7a00 	vldr	s14, [r3]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	edd3 6a05 	vldr	s13, [r3, #20]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80042f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80042f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	edd3 7a05 	vldr	s15, [r3, #20]
 8004308:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800430c:	ee37 7a27 	vadd.f32	s14, s14, s15
    		+ hpid->Kd*(hpid->Err_now - hpid->Err_last - hpid->Err_diff);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	edd3 6a02 	vldr	s13, [r3, #8]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	ed93 6a05 	vldr	s12, [r3, #20]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004322:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	edd3 7a07 	vldr	s15, [r3, #28]
 800432c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004334:	ee77 7a27 	vadd.f32	s15, s14, s15
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	edc3 7a08 	vstr	s15, [r3, #32]
	if(hpid->Output > hpid->Output_Max) hpid->Output = hpid->Output_Max;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	ed93 7a08 	vldr	s14, [r3, #32]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800434a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800434e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004352:	dd03      	ble.n	800435c <PID_Incr+0x9c>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max) hpid->Output = -hpid->Output_Max;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004368:	eef1 7a67 	vneg.f32	s15, s15
 800436c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004374:	d507      	bpl.n	8004386 <PID_Incr+0xc6>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800437c:	eef1 7a67 	vneg.f32	s15, s15
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	edc3 7a08 	vstr	s15, [r3, #32]
	hpid->Err_diff = hpid->Err_now - hpid->Err_last;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	ed93 7a05 	vldr	s14, [r3, #20]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	edc3 7a07 	vstr	s15, [r3, #28]
	hpid->Err_last = hpid->Err_now;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	695a      	ldr	r2, [r3, #20]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	611a      	str	r2, [r3, #16]
}
 80043a4:	bf00      	nop
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <USART1_IRQHandler>:
Referee_InfoTypedef Ref_Info;
ext_robot_command_t Robot_Cmd;
int counter_test = 0;
uint8_t referee_test_msg[] = "IRQ_entered/n";
void USART1_IRQHandler(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	//stm32f4xx_it.c文件中相应函数已被注释
	if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)  //空闲中断
 80043b6:	4b1f      	ldr	r3, [pc, #124]	; (8004434 <USART1_IRQHandler+0x84>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0310 	and.w	r3, r3, #16
 80043c0:	2b10      	cmp	r3, #16
 80043c2:	d130      	bne.n	8004426 <USART1_IRQHandler+0x76>
	{
	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80043c4:	2300      	movs	r3, #0
 80043c6:	607b      	str	r3, [r7, #4]
 80043c8:	4b1a      	ldr	r3, [pc, #104]	; (8004434 <USART1_IRQHandler+0x84>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	607b      	str	r3, [r7, #4]
 80043d0:	4b18      	ldr	r3, [pc, #96]	; (8004434 <USART1_IRQHandler+0x84>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]
	HAL_UART_DMAStop(&huart1);
 80043da:	4816      	ldr	r0, [pc, #88]	; (8004434 <USART1_IRQHandler+0x84>)
 80043dc:	f007 fa09 	bl	800b7f2 <HAL_UART_DMAStop>
	referee_rx_len = referee_buf_size - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 80043e0:	4b15      	ldr	r3, [pc, #84]	; (8004438 <USART1_IRQHandler+0x88>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	f06f 0337 	mvn.w	r3, #55	; 0x37
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	4b12      	ldr	r3, [pc, #72]	; (800443c <USART1_IRQHandler+0x8c>)
 80043f2:	701a      	strb	r2, [r3, #0]

//	if(Referee_Status == referee_OK)

		memcpy(referee_data, referee_rx_buf, referee_rx_len);
 80043f4:	4b11      	ldr	r3, [pc, #68]	; (800443c <USART1_IRQHandler+0x8c>)
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	4911      	ldr	r1, [pc, #68]	; (8004440 <USART1_IRQHandler+0x90>)
 80043fc:	4811      	ldr	r0, [pc, #68]	; (8004444 <USART1_IRQHandler+0x94>)
 80043fe:	f00f fa3b 	bl	8013878 <memcpy>


    memset(referee_rx_buf, 0, referee_buf_size);
 8004402:	22c8      	movs	r2, #200	; 0xc8
 8004404:	2100      	movs	r1, #0
 8004406:	480e      	ldr	r0, [pc, #56]	; (8004440 <USART1_IRQHandler+0x90>)
 8004408:	f00f fa5e 	bl	80138c8 <memset>
    HAL_UART_Receive_DMA(&huart1, referee_rx_buf, referee_buf_size);
 800440c:	22c8      	movs	r2, #200	; 0xc8
 800440e:	490c      	ldr	r1, [pc, #48]	; (8004440 <USART1_IRQHandler+0x90>)
 8004410:	4808      	ldr	r0, [pc, #32]	; (8004434 <USART1_IRQHandler+0x84>)
 8004412:	f007 f9be 	bl	800b792 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8004416:	4b07      	ldr	r3, [pc, #28]	; (8004434 <USART1_IRQHandler+0x84>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	4b05      	ldr	r3, [pc, #20]	; (8004434 <USART1_IRQHandler+0x84>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 0210 	orr.w	r2, r2, #16
 8004424:	60da      	str	r2, [r3, #12]

	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004426:	4803      	ldr	r0, [pc, #12]	; (8004434 <USART1_IRQHandler+0x84>)
 8004428:	f007 fa62 	bl	800b8f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20000f10 	.word	0x20000f10
 8004438:	20000fdc 	.word	0x20000fdc
 800443c:	20000b60 	.word	0x20000b60
 8004440:	20000b64 	.word	0x20000b64
 8004444:	20000c2c 	.word	0x20000c2c

08004448 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	feedDog(&referee_WatchDog);//若进入中断，则喂狗
 800444e:	481f      	ldr	r0, [pc, #124]	; (80044cc <USART6_IRQHandler+0x84>)
 8004450:	f7fd ffd2 	bl	80023f8 <feedDog>
	//stm32f4xx_it.c文件中相应函数已被注释
	if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE) == SET)  //空闲中断
 8004454:	4b1e      	ldr	r3, [pc, #120]	; (80044d0 <USART6_IRQHandler+0x88>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0310 	and.w	r3, r3, #16
 800445e:	2b10      	cmp	r3, #16
 8004460:	d12c      	bne.n	80044bc <USART6_IRQHandler+0x74>
	{
	__HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8004462:	2300      	movs	r3, #0
 8004464:	607b      	str	r3, [r7, #4]
 8004466:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <USART6_IRQHandler+0x88>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	607b      	str	r3, [r7, #4]
 800446e:	4b18      	ldr	r3, [pc, #96]	; (80044d0 <USART6_IRQHandler+0x88>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	607b      	str	r3, [r7, #4]
 8004476:	687b      	ldr	r3, [r7, #4]
	HAL_UART_DMAStop(&huart6);
 8004478:	4815      	ldr	r0, [pc, #84]	; (80044d0 <USART6_IRQHandler+0x88>)
 800447a:	f007 f9ba 	bl	800b7f2 <HAL_UART_DMAStop>
	referee_rx_len = referee_buf_size - __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 800447e:	4b15      	ldr	r3, [pc, #84]	; (80044d4 <USART6_IRQHandler+0x8c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	f06f 0337 	mvn.w	r3, #55	; 0x37
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	b2da      	uxtb	r2, r3
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <USART6_IRQHandler+0x90>)
 8004490:	701a      	strb	r2, [r3, #0]

//	if(Referee_Status == referee_OK)

	referee_solve(referee_rx_buf);
 8004492:	4812      	ldr	r0, [pc, #72]	; (80044dc <USART6_IRQHandler+0x94>)
 8004494:	f000 f824 	bl	80044e0 <referee_solve>
    memset(referee_rx_buf, 0, referee_buf_size);
 8004498:	22c8      	movs	r2, #200	; 0xc8
 800449a:	2100      	movs	r1, #0
 800449c:	480f      	ldr	r0, [pc, #60]	; (80044dc <USART6_IRQHandler+0x94>)
 800449e:	f00f fa13 	bl	80138c8 <memset>

    HAL_UART_Receive_DMA(&huart6, referee_rx_buf, referee_buf_size);
 80044a2:	22c8      	movs	r2, #200	; 0xc8
 80044a4:	490d      	ldr	r1, [pc, #52]	; (80044dc <USART6_IRQHandler+0x94>)
 80044a6:	480a      	ldr	r0, [pc, #40]	; (80044d0 <USART6_IRQHandler+0x88>)
 80044a8:	f007 f973 	bl	800b792 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 80044ac:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <USART6_IRQHandler+0x88>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68da      	ldr	r2, [r3, #12]
 80044b2:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <USART6_IRQHandler+0x88>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0210 	orr.w	r2, r2, #16
 80044ba:	60da      	str	r2, [r3, #12]

	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80044bc:	4804      	ldr	r0, [pc, #16]	; (80044d0 <USART6_IRQHandler+0x88>)
 80044be:	f007 fa17 	bl	800b8f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000370 	.word	0x20000370
 80044d0:	20000f98 	.word	0x20000f98
 80044d4:	2000109c 	.word	0x2000109c
 80044d8:	20000b60 	.word	0x20000b60
 80044dc:	20000b64 	.word	0x20000b64

080044e0 <referee_solve>:
void referee_solve(uint8_t *data)
{
 80044e0:	b5b0      	push	{r4, r5, r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]

	if(data[0] != 0xA5)       //起始字节非0xA5直接跳出
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2ba5      	cmp	r3, #165	; 0xa5
 80044ee:	d003      	beq.n	80044f8 <referee_solve+0x18>
	{
		Referee_Status = referee_error;
 80044f0:	4b99      	ldr	r3, [pc, #612]	; (8004758 <referee_solve+0x278>)
 80044f2:	2202      	movs	r2, #2
 80044f4:	701a      	strb	r2, [r3, #0]
		return;
 80044f6:	e12c      	b.n	8004752 <referee_solve+0x272>
	}
//	Referee_Status = referee_solving;
	uint16_t offset_frame_tail = (data[Offset_SOF_DataLength + 1]<<8) + data[Offset_SOF_DataLength]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3302      	adds	r3, #2
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	b29b      	uxth	r3, r3
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	b29a      	uxth	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3301      	adds	r3, #1
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	b29b      	uxth	r3, r3
 800450c:	4413      	add	r3, r2
 800450e:	b29b      	uxth	r3, r3
 8004510:	3307      	adds	r3, #7
 8004512:	81fb      	strh	r3, [r7, #14]
						+LEN_CMD_ID +LEN_FRAME_HEAD;
	uint16_t cmd_id = (data[Offset_cmd_ID + 1] << 8) + data[Offset_cmd_ID];
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3306      	adds	r3, #6
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	b29b      	uxth	r3, r3
 800451c:	021b      	lsls	r3, r3, #8
 800451e:	b29a      	uxth	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3305      	adds	r3, #5
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	b29b      	uxth	r3, r3
 8004528:	4413      	add	r3, r2
 800452a:	81bb      	strh	r3, [r7, #12]
	uint16_t data_length = (data[Offset_SOF_DataLength + 1] >> 8) + data[Offset_SOF_DataLength];
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3302      	adds	r3, #2
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	121b      	asrs	r3, r3, #8
 8004534:	b29a      	uxth	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3301      	adds	r3, #1
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	b29b      	uxth	r3, r3
 800453e:	4413      	add	r3, r2
 8004540:	817b      	strh	r3, [r7, #10]
	switch(cmd_id)
 8004542:	89bb      	ldrh	r3, [r7, #12]
 8004544:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 8004548:	f000 80fb 	beq.w	8004742 <referee_solve+0x262>
 800454c:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 8004550:	f300 80ff 	bgt.w	8004752 <referee_solve+0x272>
 8004554:	f240 220a 	movw	r2, #522	; 0x20a
 8004558:	4293      	cmp	r3, r2
 800455a:	f300 80fa 	bgt.w	8004752 <referee_solve+0x272>
 800455e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004562:	dc04      	bgt.n	800456e <referee_solve+0x8e>
 8004564:	2b04      	cmp	r3, #4
 8004566:	dc41      	bgt.n	80045ec <referee_solve+0x10c>
 8004568:	2b00      	cmp	r3, #0
 800456a:	dc2f      	bgt.n	80045cc <referee_solve+0xec>
 800456c:	e0f1      	b.n	8004752 <referee_solve+0x272>
 800456e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8004572:	2b09      	cmp	r3, #9
 8004574:	f200 80ed 	bhi.w	8004752 <referee_solve+0x272>
 8004578:	a201      	add	r2, pc, #4	; (adr r2, 8004580 <referee_solve+0xa0>)
 800457a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457e:	bf00      	nop
 8004580:	0800467f 	.word	0x0800467f
 8004584:	080046a9 	.word	0x080046a9
 8004588:	080046c1 	.word	0x080046c1
 800458c:	080046d9 	.word	0x080046d9
 8004590:	080046e7 	.word	0x080046e7
 8004594:	080046f5 	.word	0x080046f5
 8004598:	08004701 	.word	0x08004701
 800459c:	08004711 	.word	0x08004711
 80045a0:	08004721 	.word	0x08004721
 80045a4:	08004731 	.word	0x08004731
 80045a8:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	f200 80d0 	bhi.w	8004752 <referee_solve+0x272>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <referee_solve+0xd8>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	08004641 	.word	0x08004641
 80045bc:	08004651 	.word	0x08004651
 80045c0:	08004753 	.word	0x08004753
 80045c4:	08004661 	.word	0x08004661
 80045c8:	08004671 	.word	0x08004671
 80045cc:	3b01      	subs	r3, #1
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	f200 80bf 	bhi.w	8004752 <referee_solve+0x272>
 80045d4:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <referee_solve+0xfc>)
 80045d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045da:	bf00      	nop
 80045dc:	080045fd 	.word	0x080045fd
 80045e0:	08004613 	.word	0x08004613
 80045e4:	0800461f 	.word	0x0800461f
 80045e8:	0800462f 	.word	0x0800462f
 80045ec:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 80045f0:	f280 80af 	bge.w	8004752 <referee_solve+0x272>
 80045f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f8:	dcd6      	bgt.n	80045a8 <referee_solve+0xc8>
 80045fa:	e0aa      	b.n	8004752 <referee_solve+0x272>
	{
	//0x000
	case ID_game_status:
		memcpy(&(Ref_Info.Game_Status), (data + Offset_data), LEN_game_state);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	1dda      	adds	r2, r3, #7
 8004600:	4b56      	ldr	r3, [pc, #344]	; (800475c <referee_solve+0x27c>)
 8004602:	6810      	ldr	r0, [r2, #0]
 8004604:	6851      	ldr	r1, [r2, #4]
 8004606:	c303      	stmia	r3!, {r0, r1}
 8004608:	8911      	ldrh	r1, [r2, #8]
 800460a:	7a92      	ldrb	r2, [r2, #10]
 800460c:	8019      	strh	r1, [r3, #0]
 800460e:	709a      	strb	r2, [r3, #2]
		break;
 8004610:	e09f      	b.n	8004752 <referee_solve+0x272>
	case ID_game_result:
		memcpy(&(Ref_Info.Game_Result), (data + Offset_data), LEN_game_result);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	3307      	adds	r3, #7
 8004616:	781a      	ldrb	r2, [r3, #0]
 8004618:	4b50      	ldr	r3, [pc, #320]	; (800475c <referee_solve+0x27c>)
 800461a:	72da      	strb	r2, [r3, #11]
		break;
 800461c:	e099      	b.n	8004752 <referee_solve+0x272>
	case ID_game_robot_hp:
		memcpy(&(Ref_Info.Game_Robot_HP), (data + Offset_data), data_length); //v1.4中有冲突，按sof中为准
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	3307      	adds	r3, #7
 8004622:	897a      	ldrh	r2, [r7, #10]
 8004624:	4619      	mov	r1, r3
 8004626:	484e      	ldr	r0, [pc, #312]	; (8004760 <referee_solve+0x280>)
 8004628:	f00f f926 	bl	8013878 <memcpy>
		break;
 800462c:	e091      	b.n	8004752 <referee_solve+0x272>
	case ID_game_dart_state:
		memcpy(&(Ref_Info.Game_Dart_status), (data + Offset_data), LEN_game_dart_state);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	1dda      	adds	r2, r3, #7
 8004632:	4b4a      	ldr	r3, [pc, #296]	; (800475c <referee_solve+0x27c>)
 8004634:	332c      	adds	r3, #44	; 0x2c
 8004636:	8811      	ldrh	r1, [r2, #0]
 8004638:	7892      	ldrb	r2, [r2, #2]
 800463a:	8019      	strh	r1, [r3, #0]
 800463c:	709a      	strb	r2, [r3, #2]
		break;
 800463e:	e088      	b.n	8004752 <referee_solve+0x272>

	//0x100
	case ID_event_data:
			memcpy(&(Ref_Info.Event_Data), (data + Offset_data), LEN_event_data);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3307      	adds	r3, #7
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	461a      	mov	r2, r3
 8004648:	4b44      	ldr	r3, [pc, #272]	; (800475c <referee_solve+0x27c>)
 800464a:	f8c3 203a 	str.w	r2, [r3, #58]	; 0x3a
			break;
 800464e:	e080      	b.n	8004752 <referee_solve+0x272>
	case ID_supply_projectile_action:
			memcpy(&(Ref_Info.Supply_Projectile_Action), (data + Offset_data), LEN_supply_projectile_action);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3307      	adds	r3, #7
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	4b40      	ldr	r3, [pc, #256]	; (800475c <referee_solve+0x27c>)
 800465a:	f8c3 203e 	str.w	r2, [r3, #62]	; 0x3e
			break;
 800465e:	e078      	b.n	8004752 <referee_solve+0x272>
	case ID_referee_warn:
			memcpy(&(Ref_Info.Referee_Warning), (data + Offset_data), LEN_referee_warn);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3307      	adds	r3, #7
 8004664:	881b      	ldrh	r3, [r3, #0]
 8004666:	b29a      	uxth	r2, r3
 8004668:	4b3c      	ldr	r3, [pc, #240]	; (800475c <referee_solve+0x27c>)
 800466a:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			break;
 800466e:	e070      	b.n	8004752 <referee_solve+0x272>
	case ID_dart_shoot_time:
			memcpy(&(Ref_Info.dart_remaining_time), (data + Offset_data), LEN_dart_remaining_time);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	3307      	adds	r3, #7
 8004674:	781a      	ldrb	r2, [r3, #0]
 8004676:	4b39      	ldr	r3, [pc, #228]	; (800475c <referee_solve+0x27c>)
 8004678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			break;
 800467c:	e069      	b.n	8004752 <referee_solve+0x272>

	//0x200
	case ID_game_robot_state:
			memcpy(&(Ref_Info.Game_Robot_state), (data + Offset_data), LEN_game_robot_state);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	1dda      	adds	r2, r3, #7
 8004682:	4b36      	ldr	r3, [pc, #216]	; (800475c <referee_solve+0x27c>)
 8004684:	3345      	adds	r3, #69	; 0x45
 8004686:	6810      	ldr	r0, [r2, #0]
 8004688:	6851      	ldr	r1, [r2, #4]
 800468a:	6895      	ldr	r5, [r2, #8]
 800468c:	68d4      	ldr	r4, [r2, #12]
 800468e:	6018      	str	r0, [r3, #0]
 8004690:	6059      	str	r1, [r3, #4]
 8004692:	609d      	str	r5, [r3, #8]
 8004694:	60dc      	str	r4, [r3, #12]
 8004696:	6910      	ldr	r0, [r2, #16]
 8004698:	6951      	ldr	r1, [r2, #20]
 800469a:	6118      	str	r0, [r3, #16]
 800469c:	6159      	str	r1, [r3, #20]
 800469e:	8b11      	ldrh	r1, [r2, #24]
 80046a0:	7e92      	ldrb	r2, [r2, #26]
 80046a2:	8319      	strh	r1, [r3, #24]
 80046a4:	769a      	strb	r2, [r3, #26]
			break;
 80046a6:	e054      	b.n	8004752 <referee_solve+0x272>
	case ID_power_heat_data:
			memcpy(&(Ref_Info.Power_Heat_Data), (data + Offset_data), LEN_power_heat_data);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	1dda      	adds	r2, r3, #7
 80046ac:	4b2b      	ldr	r3, [pc, #172]	; (800475c <referee_solve+0x27c>)
 80046ae:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80046b2:	4613      	mov	r3, r2
 80046b4:	6818      	ldr	r0, [r3, #0]
 80046b6:	6859      	ldr	r1, [r3, #4]
 80046b8:	689a      	ldr	r2, [r3, #8]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
			break;
 80046be:	e048      	b.n	8004752 <referee_solve+0x272>
	case ID_game_robot_pos:
			memcpy(&(Ref_Info.Game_Robot_Pos), (data + Offset_data), LEN_game_robot_pos);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	1dda      	adds	r2, r3, #7
 80046c4:	4b25      	ldr	r3, [pc, #148]	; (800475c <referee_solve+0x27c>)
 80046c6:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80046ca:	4613      	mov	r3, r2
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	6859      	ldr	r1, [r3, #4]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
			break;
 80046d6:	e03c      	b.n	8004752 <referee_solve+0x272>
	case ID_buff_musk:
			memcpy(&(Ref_Info.Buff_Musk), (data + Offset_data), LEN_buff_musk);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3307      	adds	r3, #7
 80046dc:	781a      	ldrb	r2, [r3, #0]
 80046de:	4b1f      	ldr	r3, [pc, #124]	; (800475c <referee_solve+0x27c>)
 80046e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			break;
 80046e4:	e035      	b.n	8004752 <referee_solve+0x272>
	case ID_aerial_robot_energy:
			memcpy(&(Ref_Info.Aerial_Robot_Energy), (data + Offset_data), LEN_aerial_robot_energy);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	3307      	adds	r3, #7
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	4b1b      	ldr	r3, [pc, #108]	; (800475c <referee_solve+0x27c>)
 80046ee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
			break;
 80046f2:	e02e      	b.n	8004752 <referee_solve+0x272>
	case ID_robot_hurt:
			memcpy(&(Ref_Info.Game_Status), (data + Offset_data), LEN_robot_hurt);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3307      	adds	r3, #7
 80046f8:	781a      	ldrb	r2, [r3, #0]
 80046fa:	4b18      	ldr	r3, [pc, #96]	; (800475c <referee_solve+0x27c>)
 80046fc:	701a      	strb	r2, [r3, #0]
			break;
 80046fe:	e028      	b.n	8004752 <referee_solve+0x272>
	case ID_shoot_data:
			memcpy(&(Ref_Info.Shoot_Data), (data + Offset_data), data_length);//v1.4中冲突，以sof中为准
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3307      	adds	r3, #7
 8004704:	897a      	ldrh	r2, [r7, #10]
 8004706:	4619      	mov	r1, r3
 8004708:	4816      	ldr	r0, [pc, #88]	; (8004764 <referee_solve+0x284>)
 800470a:	f00f f8b5 	bl	8013878 <memcpy>
			break;
 800470e:	e020      	b.n	8004752 <referee_solve+0x272>
	case ID_bullet_remaining:
			memcpy(&(Ref_Info.bullet_remaining), (data + Offset_data), data_length);//v1.4中冲突，以sof中为准
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3307      	adds	r3, #7
 8004714:	897a      	ldrh	r2, [r7, #10]
 8004716:	4619      	mov	r1, r3
 8004718:	4813      	ldr	r0, [pc, #76]	; (8004768 <referee_solve+0x288>)
 800471a:	f00f f8ad 	bl	8013878 <memcpy>
			break;
 800471e:	e018      	b.n	8004752 <referee_solve+0x272>
	case ID_rfid_status:
			memcpy(&(Ref_Info.rfid_status), (data + Offset_data), LEN_rfid_status);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3307      	adds	r3, #7
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	4b0c      	ldr	r3, [pc, #48]	; (800475c <referee_solve+0x27c>)
 800472a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
			break;
 800472e:	e010      	b.n	8004752 <referee_solve+0x272>
	case ID_dart_client_directive:
			memcpy(&(Ref_Info.dart_client), (data + Offset_data), LEN_dart_client_directive);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	1dda      	adds	r2, r3, #7
 8004734:	4b09      	ldr	r3, [pc, #36]	; (800475c <referee_solve+0x27c>)
 8004736:	3394      	adds	r3, #148	; 0x94
 8004738:	6810      	ldr	r0, [r2, #0]
 800473a:	6851      	ldr	r1, [r2, #4]
 800473c:	6892      	ldr	r2, [r2, #8]
 800473e:	c307      	stmia	r3!, {r0, r1, r2}
			break;
 8004740:	e007      	b.n	8004752 <referee_solve+0x272>

	//0x300
	case ID_keyboard_information:
			memcpy(&(RC_Ctl.keyboard), (data + Offset_data), LEN_keyboard_information);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3307      	adds	r3, #7
 8004746:	220c      	movs	r2, #12
 8004748:	4619      	mov	r1, r3
 800474a:	4808      	ldr	r0, [pc, #32]	; (800476c <referee_solve+0x28c>)
 800474c:	f00f f894 	bl	8013878 <memcpy>
			break;
 8004750:	bf00      	nop
	}
//	memset(referee_data, 0, referee_buf_size);

}
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bdb0      	pop	{r4, r5, r7, pc}
 8004758:	20000144 	.word	0x20000144
 800475c:	20000cf4 	.word	0x20000cf4
 8004760:	20000d00 	.word	0x20000d00
 8004764:	20000d77 	.word	0x20000d77
 8004768:	20000d7e 	.word	0x20000d7e
 800476c:	20000dbc 	.word	0x20000dbc

08004770 <HAL_UART_RxCpltCallback>:
#include <stdlib.h>
#include "WatchDog.h"
RC_Ctl_t RC_Ctl;
uint8_t RC_buff[18],count_remote_skip;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	feedDog(&remote_WatchDog);//进回调则喂狗
 8004778:	4887      	ldr	r0, [pc, #540]	; (8004998 <HAL_UART_RxCpltCallback+0x228>)
 800477a:	f7fd fe3d 	bl	80023f8 <feedDog>
	if(huart->Instance == USART3)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a86      	ldr	r2, [pc, #536]	; (800499c <HAL_UART_RxCpltCallback+0x22c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	f040 8103 	bne.w	8004990 <HAL_UART_RxCpltCallback+0x220>
	{
		RC_Ctl.rc.ch1 = (RC_buff[0] | RC_buff[1] << 8) & 0x07FF;
 800478a:	4b85      	ldr	r3, [pc, #532]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	b21a      	sxth	r2, r3
 8004790:	4b83      	ldr	r3, [pc, #524]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 8004792:	785b      	ldrb	r3, [r3, #1]
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	b21b      	sxth	r3, r3
 8004798:	4313      	orrs	r3, r2
 800479a:	b21b      	sxth	r3, r3
 800479c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047a0:	b21a      	sxth	r2, r3
 80047a2:	4b80      	ldr	r3, [pc, #512]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047a4:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch1 -= 1024;
 80047a6:	4b7f      	ldr	r3, [pc, #508]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	b21a      	sxth	r2, r3
 80047b6:	4b7b      	ldr	r3, [pc, #492]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047b8:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch2 = (RC_buff[1] >> 3 | RC_buff[2] << 5) & 0x07FF;
 80047ba:	4b79      	ldr	r3, [pc, #484]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80047bc:	785b      	ldrb	r3, [r3, #1]
 80047be:	08db      	lsrs	r3, r3, #3
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	b21a      	sxth	r2, r3
 80047c4:	4b76      	ldr	r3, [pc, #472]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80047c6:	789b      	ldrb	r3, [r3, #2]
 80047c8:	015b      	lsls	r3, r3, #5
 80047ca:	b21b      	sxth	r3, r3
 80047cc:	4313      	orrs	r3, r2
 80047ce:	b21b      	sxth	r3, r3
 80047d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047d4:	b21a      	sxth	r2, r3
 80047d6:	4b73      	ldr	r3, [pc, #460]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047d8:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch2 -= 1024;
 80047da:	4b72      	ldr	r3, [pc, #456]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047dc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	b21a      	sxth	r2, r3
 80047ea:	4b6e      	ldr	r3, [pc, #440]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80047ec:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch3 = (RC_buff[2] >> 6 | RC_buff[3] << 2 | RC_buff[4] << 10) & 0x07FF;
 80047ee:	4b6c      	ldr	r3, [pc, #432]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80047f0:	789b      	ldrb	r3, [r3, #2]
 80047f2:	099b      	lsrs	r3, r3, #6
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	b21a      	sxth	r2, r3
 80047f8:	4b69      	ldr	r3, [pc, #420]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80047fa:	78db      	ldrb	r3, [r3, #3]
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	b21b      	sxth	r3, r3
 8004800:	4313      	orrs	r3, r2
 8004802:	b21a      	sxth	r2, r3
 8004804:	4b66      	ldr	r3, [pc, #408]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 8004806:	791b      	ldrb	r3, [r3, #4]
 8004808:	029b      	lsls	r3, r3, #10
 800480a:	b21b      	sxth	r3, r3
 800480c:	4313      	orrs	r3, r2
 800480e:	b21b      	sxth	r3, r3
 8004810:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004814:	b21a      	sxth	r2, r3
 8004816:	4b63      	ldr	r3, [pc, #396]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004818:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch3 -= 1024;
 800481a:	4b62      	ldr	r3, [pc, #392]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800481c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004820:	b29b      	uxth	r3, r3
 8004822:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8004826:	b29b      	uxth	r3, r3
 8004828:	b21a      	sxth	r2, r3
 800482a:	4b5e      	ldr	r3, [pc, #376]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800482c:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch4 = (RC_buff[4] >> 1 | RC_buff[5] << 7) & 0x07FF;
 800482e:	4b5c      	ldr	r3, [pc, #368]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 8004830:	791b      	ldrb	r3, [r3, #4]
 8004832:	085b      	lsrs	r3, r3, #1
 8004834:	b2db      	uxtb	r3, r3
 8004836:	b21a      	sxth	r2, r3
 8004838:	4b59      	ldr	r3, [pc, #356]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 800483a:	795b      	ldrb	r3, [r3, #5]
 800483c:	01db      	lsls	r3, r3, #7
 800483e:	b21b      	sxth	r3, r3
 8004840:	4313      	orrs	r3, r2
 8004842:	b21b      	sxth	r3, r3
 8004844:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004848:	b21a      	sxth	r2, r3
 800484a:	4b56      	ldr	r3, [pc, #344]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800484c:	80da      	strh	r2, [r3, #6]
		RC_Ctl.rc.ch4 -= 1024;
 800484e:	4b55      	ldr	r3, [pc, #340]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004850:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004854:	b29b      	uxth	r3, r3
 8004856:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800485a:	b29b      	uxth	r3, r3
 800485c:	b21a      	sxth	r2, r3
 800485e:	4b51      	ldr	r3, [pc, #324]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004860:	80da      	strh	r2, [r3, #6]
	    /* prevent remote control zero deviation */
	    if (RC_Ctl.rc.ch1 <= 5 && RC_Ctl.rc.ch1 >= -5)
 8004862:	4b50      	ldr	r3, [pc, #320]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004864:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004868:	2b05      	cmp	r3, #5
 800486a:	dc08      	bgt.n	800487e <HAL_UART_RxCpltCallback+0x10e>
 800486c:	4b4d      	ldr	r3, [pc, #308]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800486e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004872:	f113 0f05 	cmn.w	r3, #5
 8004876:	db02      	blt.n	800487e <HAL_UART_RxCpltCallback+0x10e>
	    {
	    	RC_Ctl.rc.ch1 = 0;
 8004878:	4b4a      	ldr	r3, [pc, #296]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800487a:	2200      	movs	r2, #0
 800487c:	801a      	strh	r2, [r3, #0]
	    }
	    if (RC_Ctl.rc.ch2 <= 5 && RC_Ctl.rc.ch2 >= -5)
 800487e:	4b49      	ldr	r3, [pc, #292]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004880:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004884:	2b05      	cmp	r3, #5
 8004886:	dc08      	bgt.n	800489a <HAL_UART_RxCpltCallback+0x12a>
 8004888:	4b46      	ldr	r3, [pc, #280]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800488a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800488e:	f113 0f05 	cmn.w	r3, #5
 8004892:	db02      	blt.n	800489a <HAL_UART_RxCpltCallback+0x12a>
	    {
	    	RC_Ctl.rc.ch2 = 0;
 8004894:	4b43      	ldr	r3, [pc, #268]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004896:	2200      	movs	r2, #0
 8004898:	805a      	strh	r2, [r3, #2]
	    }
	    if (RC_Ctl.rc.ch3 <= 5 && RC_Ctl.rc.ch3 >= -5)
 800489a:	4b42      	ldr	r3, [pc, #264]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 800489c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80048a0:	2b05      	cmp	r3, #5
 80048a2:	dc08      	bgt.n	80048b6 <HAL_UART_RxCpltCallback+0x146>
 80048a4:	4b3f      	ldr	r3, [pc, #252]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048a6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80048aa:	f113 0f05 	cmn.w	r3, #5
 80048ae:	db02      	blt.n	80048b6 <HAL_UART_RxCpltCallback+0x146>
	    {
	    	RC_Ctl.rc.ch3 = 0;
 80048b0:	4b3c      	ldr	r3, [pc, #240]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	809a      	strh	r2, [r3, #4]
	    }
	    if (RC_Ctl.rc.ch4 <= 5 && RC_Ctl.rc.ch4 >= -5)
 80048b6:	4b3b      	ldr	r3, [pc, #236]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048b8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80048bc:	2b05      	cmp	r3, #5
 80048be:	dc08      	bgt.n	80048d2 <HAL_UART_RxCpltCallback+0x162>
 80048c0:	4b38      	ldr	r3, [pc, #224]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048c2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80048c6:	f113 0f05 	cmn.w	r3, #5
 80048ca:	db02      	blt.n	80048d2 <HAL_UART_RxCpltCallback+0x162>
	    {
	    	RC_Ctl.rc.ch4 = 0;
 80048cc:	4b35      	ldr	r3, [pc, #212]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	80da      	strh	r2, [r3, #6]
	    }

	    RC_Ctl.rc.sw1 = ((RC_buff[5] >> 4) & 0x000C) >> 2;
 80048d2:	4b33      	ldr	r3, [pc, #204]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80048d4:	795b      	ldrb	r3, [r3, #5]
 80048d6:	091b      	lsrs	r3, r3, #4
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	109b      	asrs	r3, r3, #2
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	4b2f      	ldr	r3, [pc, #188]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048e6:	721a      	strb	r2, [r3, #8]
	    RC_Ctl.rc.sw2 = (RC_buff[5] >> 4) & 0x0003;
 80048e8:	4b2d      	ldr	r3, [pc, #180]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 80048ea:	795b      	ldrb	r3, [r3, #5]
 80048ec:	091b      	lsrs	r3, r3, #4
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	f003 0303 	and.w	r3, r3, #3
 80048f4:	b2da      	uxtb	r2, r3
 80048f6:	4b2b      	ldr	r3, [pc, #172]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048f8:	725a      	strb	r2, [r3, #9]
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 80048fa:	4b2a      	ldr	r3, [pc, #168]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 80048fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004900:	2b00      	cmp	r3, #0
 8004902:	bfb8      	it	lt
 8004904:	425b      	neglt	r3, r3
 8004906:	b29b      	uxth	r3, r3
 8004908:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800490c:	d81d      	bhi.n	800494a <HAL_UART_RxCpltCallback+0x1da>
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 800490e:	4b25      	ldr	r3, [pc, #148]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004910:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004914:	2b00      	cmp	r3, #0
 8004916:	bfb8      	it	lt
 8004918:	425b      	neglt	r3, r3
 800491a:	b29b      	uxth	r3, r3
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 800491c:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8004920:	d813      	bhi.n	800494a <HAL_UART_RxCpltCallback+0x1da>
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8004922:	4b20      	ldr	r3, [pc, #128]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004924:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	bfb8      	it	lt
 800492c:	425b      	neglt	r3, r3
 800492e:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8004930:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8004934:	d809      	bhi.n	800494a <HAL_UART_RxCpltCallback+0x1da>
	            (abs(RC_Ctl.rc.ch4) > 660))
 8004936:	4b1b      	ldr	r3, [pc, #108]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004938:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800493c:	2b00      	cmp	r3, #0
 800493e:	bfb8      	it	lt
 8004940:	425b      	neglt	r3, r3
 8004942:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8004944:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8004948:	d905      	bls.n	8004956 <HAL_UART_RxCpltCallback+0x1e6>
	    {
	        memset(&RC_Ctl, 0, sizeof(RC_Ctl));
 800494a:	2216      	movs	r2, #22
 800494c:	2100      	movs	r1, #0
 800494e:	4815      	ldr	r0, [pc, #84]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004950:	f00e ffba 	bl	80138c8 <memset>
	        return ;
 8004954:	e01c      	b.n	8004990 <HAL_UART_RxCpltCallback+0x220>
//
//	    RC_Ctl.rc.mouse.l = RC_buff[12];
//	    RC_Ctl.rc.mouse.r = RC_buff[13];
//
//	    RC_Ctl.rc.kb.key_code = RC_buff[14] | RC_buff[15] << 8; // key borad code
	    RC_Ctl.rc.wheel = (RC_buff[16] | RC_buff[17] << 8) - 1024;
 8004956:	4b12      	ldr	r3, [pc, #72]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 8004958:	7c1b      	ldrb	r3, [r3, #16]
 800495a:	b21a      	sxth	r2, r3
 800495c:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 800495e:	7c5b      	ldrb	r3, [r3, #17]
 8004960:	021b      	lsls	r3, r3, #8
 8004962:	b21b      	sxth	r3, r3
 8004964:	4313      	orrs	r3, r2
 8004966:	b21b      	sxth	r3, r3
 8004968:	b29b      	uxth	r3, r3
 800496a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800496e:	b29b      	uxth	r3, r3
 8004970:	b21a      	sxth	r2, r3
 8004972:	4b0c      	ldr	r3, [pc, #48]	; (80049a4 <HAL_UART_RxCpltCallback+0x234>)
 8004974:	815a      	strh	r2, [r3, #10]
	    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化DMA
 8004976:	2212      	movs	r2, #18
 8004978:	4909      	ldr	r1, [pc, #36]	; (80049a0 <HAL_UART_RxCpltCallback+0x230>)
 800497a:	480b      	ldr	r0, [pc, #44]	; (80049a8 <HAL_UART_RxCpltCallback+0x238>)
 800497c:	f006 ff09 	bl	800b792 <HAL_UART_Receive_DMA>
	    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 8004980:	4b09      	ldr	r3, [pc, #36]	; (80049a8 <HAL_UART_RxCpltCallback+0x238>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68da      	ldr	r2, [r3, #12]
 8004986:	4b08      	ldr	r3, [pc, #32]	; (80049a8 <HAL_UART_RxCpltCallback+0x238>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0210 	orr.w	r2, r2, #16
 800498e:	60da      	str	r2, [r3, #12]
	}
}
 8004990:	3708      	adds	r7, #8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	20000368 	.word	0x20000368
 800499c:	40004800 	.word	0x40004800
 80049a0:	20000dc8 	.word	0x20000dc8
 80049a4:	20000db0 	.word	0x20000db0
 80049a8:	20000f54 	.word	0x20000f54

080049ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80049b0:	4b17      	ldr	r3, [pc, #92]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049b2:	4a18      	ldr	r2, [pc, #96]	; (8004a14 <MX_SPI1_Init+0x68>)
 80049b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80049b6:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80049bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80049be:	4b14      	ldr	r3, [pc, #80]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80049c4:	4b12      	ldr	r3, [pc, #72]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80049ca:	4b11      	ldr	r3, [pc, #68]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049cc:	2202      	movs	r2, #2
 80049ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80049d0:	4b0f      	ldr	r3, [pc, #60]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049d2:	2201      	movs	r2, #1
 80049d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80049d6:	4b0e      	ldr	r3, [pc, #56]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80049de:	4b0c      	ldr	r3, [pc, #48]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049e0:	2210      	movs	r2, #16
 80049e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80049ea:	4b09      	ldr	r3, [pc, #36]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049f0:	4b07      	ldr	r3, [pc, #28]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80049f6:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049f8:	220a      	movs	r2, #10
 80049fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80049fc:	4804      	ldr	r0, [pc, #16]	; (8004a10 <MX_SPI1_Init+0x64>)
 80049fe:	f005 f827 	bl	8009a50 <HAL_SPI_Init>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004a08:	f7ff fa44 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004a0c:	bf00      	nop
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	20000ddc 	.word	0x20000ddc
 8004a14:	40013000 	.word	0x40013000

08004a18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b08a      	sub	sp, #40	; 0x28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a20:	f107 0314 	add.w	r3, r7, #20
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	605a      	str	r2, [r3, #4]
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	60da      	str	r2, [r3, #12]
 8004a2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2c      	ldr	r2, [pc, #176]	; (8004ae8 <HAL_SPI_MspInit+0xd0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d151      	bne.n	8004ade <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	613b      	str	r3, [r7, #16]
 8004a3e:	4b2b      	ldr	r3, [pc, #172]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a42:	4a2a      	ldr	r2, [pc, #168]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a48:	6453      	str	r3, [r2, #68]	; 0x44
 8004a4a:	4b28      	ldr	r3, [pc, #160]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a52:	613b      	str	r3, [r7, #16]
 8004a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	4b24      	ldr	r3, [pc, #144]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	4a23      	ldr	r2, [pc, #140]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a60:	f043 0302 	orr.w	r3, r3, #2
 8004a64:	6313      	str	r3, [r2, #48]	; 0x30
 8004a66:	4b21      	ldr	r3, [pc, #132]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	4a1c      	ldr	r2, [pc, #112]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a7c:	f043 0301 	orr.w	r3, r3, #1
 8004a80:	6313      	str	r3, [r2, #48]	; 0x30
 8004a82:	4b1a      	ldr	r3, [pc, #104]	; (8004aec <HAL_SPI_MspInit+0xd4>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	60bb      	str	r3, [r7, #8]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8004a8e:	2318      	movs	r3, #24
 8004a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a92:	2302      	movs	r3, #2
 8004a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a9e:	2305      	movs	r3, #5
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa2:	f107 0314 	add.w	r3, r7, #20
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4811      	ldr	r0, [pc, #68]	; (8004af0 <HAL_SPI_MspInit+0xd8>)
 8004aaa:	f002 fa87 	bl	8006fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004aae:	2380      	movs	r3, #128	; 0x80
 8004ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aba:	2303      	movs	r3, #3
 8004abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004abe:	2305      	movs	r3, #5
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac2:	f107 0314 	add.w	r3, r7, #20
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	480a      	ldr	r0, [pc, #40]	; (8004af4 <HAL_SPI_MspInit+0xdc>)
 8004aca:	f002 fa77 	bl	8006fbc <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2106      	movs	r1, #6
 8004ad2:	2023      	movs	r0, #35	; 0x23
 8004ad4:	f001 fcae 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004ad8:	2023      	movs	r0, #35	; 0x23
 8004ada:	f001 fcc7 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004ade:	bf00      	nop
 8004ae0:	3728      	adds	r7, #40	; 0x28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40013000 	.word	0x40013000
 8004aec:	40023800 	.word	0x40023800
 8004af0:	40020400 	.word	0x40020400
 8004af4:	40020000 	.word	0x40020000

08004af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004afe:	2300      	movs	r3, #0
 8004b00:	607b      	str	r3, [r7, #4]
 8004b02:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <HAL_MspInit+0x74>)
 8004b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b06:	4a19      	ldr	r2, [pc, #100]	; (8004b6c <HAL_MspInit+0x74>)
 8004b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b0e:	4b17      	ldr	r3, [pc, #92]	; (8004b6c <HAL_MspInit+0x74>)
 8004b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b16:	607b      	str	r3, [r7, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	603b      	str	r3, [r7, #0]
 8004b1e:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <HAL_MspInit+0x74>)
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	4a12      	ldr	r2, [pc, #72]	; (8004b6c <HAL_MspInit+0x74>)
 8004b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b28:	6413      	str	r3, [r2, #64]	; 0x40
 8004b2a:	4b10      	ldr	r3, [pc, #64]	; (8004b6c <HAL_MspInit+0x74>)
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b36:	2200      	movs	r2, #0
 8004b38:	210f      	movs	r1, #15
 8004b3a:	f06f 0001 	mvn.w	r0, #1
 8004b3e:	f001 fc79 	bl	8006434 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8004b42:	2200      	movs	r2, #0
 8004b44:	2105      	movs	r1, #5
 8004b46:	2004      	movs	r0, #4
 8004b48:	f001 fc74 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8004b4c:	2004      	movs	r0, #4
 8004b4e:	f001 fc8d 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004b52:	2200      	movs	r2, #0
 8004b54:	2105      	movs	r1, #5
 8004b56:	2005      	movs	r0, #5
 8004b58:	f001 fc6c 	bl	8006434 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004b5c:	2005      	movs	r0, #5
 8004b5e:	f001 fc85 	bl	800646c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b62:	bf00      	nop
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800

08004b70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08e      	sub	sp, #56	; 0x38
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	4b33      	ldr	r3, [pc, #204]	; (8004c54 <HAL_InitTick+0xe4>)
 8004b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b88:	4a32      	ldr	r2, [pc, #200]	; (8004c54 <HAL_InitTick+0xe4>)
 8004b8a:	f043 0310 	orr.w	r3, r3, #16
 8004b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8004b90:	4b30      	ldr	r3, [pc, #192]	; (8004c54 <HAL_InitTick+0xe4>)
 8004b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b94:	f003 0310 	and.w	r3, r3, #16
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b9c:	f107 0210 	add.w	r2, r7, #16
 8004ba0:	f107 0314 	add.w	r3, r7, #20
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f004 ff20 	bl	80099ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d103      	bne.n	8004bbe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004bb6:	f004 fef1 	bl	800999c <HAL_RCC_GetPCLK1Freq>
 8004bba:	6378      	str	r0, [r7, #52]	; 0x34
 8004bbc:	e004      	b.n	8004bc8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004bbe:	f004 feed 	bl	800999c <HAL_RCC_GetPCLK1Freq>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bca:	4a23      	ldr	r2, [pc, #140]	; (8004c58 <HAL_InitTick+0xe8>)
 8004bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd0:	0c9b      	lsrs	r3, r3, #18
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004bd6:	4b21      	ldr	r3, [pc, #132]	; (8004c5c <HAL_InitTick+0xec>)
 8004bd8:	4a21      	ldr	r2, [pc, #132]	; (8004c60 <HAL_InitTick+0xf0>)
 8004bda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004bdc:	4b1f      	ldr	r3, [pc, #124]	; (8004c5c <HAL_InitTick+0xec>)
 8004bde:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004be2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004be4:	4a1d      	ldr	r2, [pc, #116]	; (8004c5c <HAL_InitTick+0xec>)
 8004be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004bea:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <HAL_InitTick+0xec>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bf0:	4b1a      	ldr	r3, [pc, #104]	; (8004c5c <HAL_InitTick+0xec>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bf6:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <HAL_InitTick+0xec>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004bfc:	4817      	ldr	r0, [pc, #92]	; (8004c5c <HAL_InitTick+0xec>)
 8004bfe:	f005 fc85 	bl	800a50c <HAL_TIM_Base_Init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004c08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d11b      	bne.n	8004c48 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004c10:	4812      	ldr	r0, [pc, #72]	; (8004c5c <HAL_InitTick+0xec>)
 8004c12:	f005 fd33 	bl	800a67c <HAL_TIM_Base_Start_IT>
 8004c16:	4603      	mov	r3, r0
 8004c18:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8004c1c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d111      	bne.n	8004c48 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c24:	2036      	movs	r0, #54	; 0x36
 8004c26:	f001 fc21 	bl	800646c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b0f      	cmp	r3, #15
 8004c2e:	d808      	bhi.n	8004c42 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004c30:	2200      	movs	r2, #0
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	2036      	movs	r0, #54	; 0x36
 8004c36:	f001 fbfd 	bl	8006434 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c3a:	4a0a      	ldr	r2, [pc, #40]	; (8004c64 <HAL_InitTick+0xf4>)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	e002      	b.n	8004c48 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004c48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3738      	adds	r7, #56	; 0x38
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40023800 	.word	0x40023800
 8004c58:	431bde83 	.word	0x431bde83
 8004c5c:	20000e34 	.word	0x20000e34
 8004c60:	40001000 	.word	0x40001000
 8004c64:	2000014c 	.word	0x2000014c

08004c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c6c:	e7fe      	b.n	8004c6c <NMI_Handler+0x4>

08004c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c72:	e7fe      	b.n	8004c72 <HardFault_Handler+0x4>

08004c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c78:	e7fe      	b.n	8004c78 <MemManage_Handler+0x4>

08004c7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c7e:	e7fe      	b.n	8004c7e <BusFault_Handler+0x4>

08004c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c84:	e7fe      	b.n	8004c84 <UsageFault_Handler+0x4>

08004c86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c86:	b480      	push	{r7}
 8004c88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8004c98:	f001 fff8 	bl	8006c8c <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8004c9c:	bf00      	nop
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004ca4:	bf00      	nop
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
	...

08004cb0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004cb4:	4802      	ldr	r0, [pc, #8]	; (8004cc0 <DMA1_Stream1_IRQHandler+0x10>)
 8004cb6:	f001 fd7f 	bl	80067b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	2000103c 	.word	0x2000103c

08004cc4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <CAN1_TX_IRQHandler+0x10>)
 8004cca:	f001 f8cb 	bl	8005e64 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20000544 	.word	0x20000544

08004cd8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004cdc:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <CAN1_RX0_IRQHandler+0x10>)
 8004cde:	f001 f8c1 	bl	8005e64 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004ce2:	bf00      	nop
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20000544 	.word	0x20000544

08004cec <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004cf0:	4802      	ldr	r0, [pc, #8]	; (8004cfc <CAN1_RX1_IRQHandler+0x10>)
 8004cf2:	f001 f8b7 	bl	8005e64 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000544 	.word	0x20000544

08004d00 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d04:	4802      	ldr	r0, [pc, #8]	; (8004d10 <CAN1_SCE_IRQHandler+0x10>)
 8004d06:	f001 f8ad 	bl	8005e64 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000544 	.word	0x20000544

08004d14 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004d18:	4802      	ldr	r0, [pc, #8]	; (8004d24 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004d1a:	f005 fe41 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20000e80 	.word	0x20000e80

08004d28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004d2c:	4802      	ldr	r0, [pc, #8]	; (8004d38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004d2e:	f005 fe37 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004d32:	bf00      	nop
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	20000e80 	.word	0x20000e80

08004d3c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004d40:	4802      	ldr	r0, [pc, #8]	; (8004d4c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004d42:	f005 fe2d 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004d46:	bf00      	nop
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20000e80 	.word	0x20000e80

08004d50 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004d54:	4802      	ldr	r0, [pc, #8]	; (8004d60 <TIM1_CC_IRQHandler+0x10>)
 8004d56:	f005 fe23 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004d5a:	bf00      	nop
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	20000e80 	.word	0x20000e80

08004d64 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004d68:	4802      	ldr	r0, [pc, #8]	; (8004d74 <SPI1_IRQHandler+0x10>)
 8004d6a:	f005 f9d9 	bl	800a120 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004d6e:	bf00      	nop
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000ddc 	.word	0x20000ddc

08004d78 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

	if(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_IDLE) != RESET)
 8004d7e:	4b0c      	ldr	r3, [pc, #48]	; (8004db0 <USART3_IRQHandler+0x38>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0310 	and.w	r3, r3, #16
 8004d88:	2b10      	cmp	r3, #16
 8004d8a:	d10a      	bne.n	8004da2 <USART3_IRQHandler+0x2a>
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	607b      	str	r3, [r7, #4]
 8004d90:	4b07      	ldr	r3, [pc, #28]	; (8004db0 <USART3_IRQHandler+0x38>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	607b      	str	r3, [r7, #4]
 8004d98:	4b05      	ldr	r3, [pc, #20]	; (8004db0 <USART3_IRQHandler+0x38>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	607b      	str	r3, [r7, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004da2:	4803      	ldr	r0, [pc, #12]	; (8004db0 <USART3_IRQHandler+0x38>)
 8004da4:	f006 fda4 	bl	800b8f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004da8:	bf00      	nop
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000f54 	.word	0x20000f54

08004db4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004db8:	4802      	ldr	r0, [pc, #8]	; (8004dc4 <TIM5_IRQHandler+0x10>)
 8004dba:	f005 fdf1 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004dbe:	bf00      	nop
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20000ec8 	.word	0x20000ec8

08004dc8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004dcc:	4802      	ldr	r0, [pc, #8]	; (8004dd8 <TIM6_DAC_IRQHandler+0x10>)
 8004dce:	f005 fde7 	bl	800a9a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004dd2:	bf00      	nop
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20000e34 	.word	0x20000e34

08004ddc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004de0:	4802      	ldr	r0, [pc, #8]	; (8004dec <DMA2_Stream1_IRQHandler+0x10>)
 8004de2:	f001 fce9 	bl	80067b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004de6:	bf00      	nop
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	2000109c 	.word	0x2000109c

08004df0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004df4:	4802      	ldr	r0, [pc, #8]	; (8004e00 <DMA2_Stream2_IRQHandler+0x10>)
 8004df6:	f001 fcdf 	bl	80067b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000fdc 	.word	0x20000fdc

08004e04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004e08:	4802      	ldr	r0, [pc, #8]	; (8004e14 <OTG_FS_IRQHandler+0x10>)
 8004e0a:	f003 f86a 	bl	8007ee2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20007014 	.word	0x20007014

08004e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e20:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <_sbrk+0x5c>)
 8004e22:	4b15      	ldr	r3, [pc, #84]	; (8004e78 <_sbrk+0x60>)
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e2c:	4b13      	ldr	r3, [pc, #76]	; (8004e7c <_sbrk+0x64>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d102      	bne.n	8004e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e34:	4b11      	ldr	r3, [pc, #68]	; (8004e7c <_sbrk+0x64>)
 8004e36:	4a12      	ldr	r2, [pc, #72]	; (8004e80 <_sbrk+0x68>)
 8004e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e3a:	4b10      	ldr	r3, [pc, #64]	; (8004e7c <_sbrk+0x64>)
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4413      	add	r3, r2
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d207      	bcs.n	8004e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e48:	f00e fce2 	bl	8013810 <__errno>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	220c      	movs	r2, #12
 8004e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e52:	f04f 33ff 	mov.w	r3, #4294967295
 8004e56:	e009      	b.n	8004e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e58:	4b08      	ldr	r3, [pc, #32]	; (8004e7c <_sbrk+0x64>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e5e:	4b07      	ldr	r3, [pc, #28]	; (8004e7c <_sbrk+0x64>)
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4413      	add	r3, r2
 8004e66:	4a05      	ldr	r2, [pc, #20]	; (8004e7c <_sbrk+0x64>)
 8004e68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20020000 	.word	0x20020000
 8004e78:	00000400 	.word	0x00000400
 8004e7c:	20000e7c 	.word	0x20000e7c
 8004e80:	20007750 	.word	0x20007750

08004e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e88:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <SystemInit+0x20>)
 8004e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8e:	4a05      	ldr	r2, [pc, #20]	; (8004ea4 <SystemInit+0x20>)
 8004e90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e98:	bf00      	nop
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	e000ed00 	.word	0xe000ed00

08004ea8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b096      	sub	sp, #88	; 0x58
 8004eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004eae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	605a      	str	r2, [r3, #4]
 8004eb8:	609a      	str	r2, [r3, #8]
 8004eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ebc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	605a      	str	r2, [r3, #4]
 8004ed0:	609a      	str	r2, [r3, #8]
 8004ed2:	60da      	str	r2, [r3, #12]
 8004ed4:	611a      	str	r2, [r3, #16]
 8004ed6:	615a      	str	r2, [r3, #20]
 8004ed8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004eda:	1d3b      	adds	r3, r7, #4
 8004edc:	2220      	movs	r2, #32
 8004ede:	2100      	movs	r1, #0
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f00e fcf1 	bl	80138c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ee6:	4b44      	ldr	r3, [pc, #272]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004ee8:	4a44      	ldr	r2, [pc, #272]	; (8004ffc <MX_TIM1_Init+0x154>)
 8004eea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8004eec:	4b42      	ldr	r3, [pc, #264]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004eee:	22a7      	movs	r2, #167	; 0xa7
 8004ef0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ef2:	4b41      	ldr	r3, [pc, #260]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8004ef8:	4b3f      	ldr	r3, [pc, #252]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004efa:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004efe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f00:	4b3d      	ldr	r3, [pc, #244]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004f06:	4b3c      	ldr	r3, [pc, #240]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004f0c:	4b3a      	ldr	r3, [pc, #232]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f0e:	2280      	movs	r2, #128	; 0x80
 8004f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004f12:	4839      	ldr	r0, [pc, #228]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f14:	f005 fafa 	bl	800a50c <HAL_TIM_Base_Init>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004f1e:	f7fe ffb9 	bl	8003e94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f26:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004f28:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4832      	ldr	r0, [pc, #200]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f30:	f005 ff00 	bl	800ad34 <HAL_TIM_ConfigClockSource>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004f3a:	f7fe ffab 	bl	8003e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004f3e:	482e      	ldr	r0, [pc, #184]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f40:	f005 fc0c 	bl	800a75c <HAL_TIM_PWM_Init>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004f4a:	f7fe ffa3 	bl	8003e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f52:	2300      	movs	r3, #0
 8004f54:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004f56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4826      	ldr	r0, [pc, #152]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f5e:	f006 fae9 	bl	800b534 <HAL_TIMEx_MasterConfigSynchronization>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004f68:	f7fe ff94 	bl	8003e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f6c:	2360      	movs	r3, #96	; 0x60
 8004f6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004f80:	2300      	movs	r3, #0
 8004f82:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004f84:	2300      	movs	r3, #0
 8004f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	4619      	mov	r1, r3
 8004f90:	4819      	ldr	r0, [pc, #100]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004f92:	f005 fe0d 	bl	800abb0 <HAL_TIM_PWM_ConfigChannel>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004f9c:	f7fe ff7a 	bl	8003e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fa4:	2204      	movs	r2, #4
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4813      	ldr	r0, [pc, #76]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004faa:	f005 fe01 	bl	800abb0 <HAL_TIM_PWM_ConfigChannel>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004fb4:	f7fe ff6e 	bl	8003e94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fd0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004fd6:	1d3b      	adds	r3, r7, #4
 8004fd8:	4619      	mov	r1, r3
 8004fda:	4807      	ldr	r0, [pc, #28]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004fdc:	f006 fb26 	bl	800b62c <HAL_TIMEx_ConfigBreakDeadTime>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8004fe6:	f7fe ff55 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004fea:	4803      	ldr	r0, [pc, #12]	; (8004ff8 <MX_TIM1_Init+0x150>)
 8004fec:	f000 f8e8 	bl	80051c0 <HAL_TIM_MspPostInit>

}
 8004ff0:	bf00      	nop
 8004ff2:	3758      	adds	r7, #88	; 0x58
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	20000e80 	.word	0x20000e80
 8004ffc:	40010000 	.word	0x40010000

08005000 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08e      	sub	sp, #56	; 0x38
 8005004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005006:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	605a      	str	r2, [r3, #4]
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005014:	f107 0320 	add.w	r3, r7, #32
 8005018:	2200      	movs	r2, #0
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800501e:	1d3b      	adds	r3, r7, #4
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	605a      	str	r2, [r3, #4]
 8005026:	609a      	str	r2, [r3, #8]
 8005028:	60da      	str	r2, [r3, #12]
 800502a:	611a      	str	r2, [r3, #16]
 800502c:	615a      	str	r2, [r3, #20]
 800502e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005030:	4b32      	ldr	r3, [pc, #200]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005032:	4a33      	ldr	r2, [pc, #204]	; (8005100 <MX_TIM5_Init+0x100>)
 8005034:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8005036:	4b31      	ldr	r3, [pc, #196]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005038:	22a7      	movs	r2, #167	; 0xa7
 800503a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800503c:	4b2f      	ldr	r3, [pc, #188]	; (80050fc <MX_TIM5_Init+0xfc>)
 800503e:	2200      	movs	r2, #0
 8005040:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8005042:	4b2e      	ldr	r3, [pc, #184]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005044:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005048:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800504a:	4b2c      	ldr	r3, [pc, #176]	; (80050fc <MX_TIM5_Init+0xfc>)
 800504c:	2200      	movs	r2, #0
 800504e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005050:	4b2a      	ldr	r3, [pc, #168]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005052:	2280      	movs	r2, #128	; 0x80
 8005054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005056:	4829      	ldr	r0, [pc, #164]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005058:	f005 fa58 	bl	800a50c <HAL_TIM_Base_Init>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005062:	f7fe ff17 	bl	8003e94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800506a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800506c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005070:	4619      	mov	r1, r3
 8005072:	4822      	ldr	r0, [pc, #136]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005074:	f005 fe5e 	bl	800ad34 <HAL_TIM_ConfigClockSource>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800507e:	f7fe ff09 	bl	8003e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005082:	481e      	ldr	r0, [pc, #120]	; (80050fc <MX_TIM5_Init+0xfc>)
 8005084:	f005 fb6a 	bl	800a75c <HAL_TIM_PWM_Init>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800508e:	f7fe ff01 	bl	8003e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005092:	2300      	movs	r3, #0
 8005094:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005096:	2300      	movs	r3, #0
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800509a:	f107 0320 	add.w	r3, r7, #32
 800509e:	4619      	mov	r1, r3
 80050a0:	4816      	ldr	r0, [pc, #88]	; (80050fc <MX_TIM5_Init+0xfc>)
 80050a2:	f006 fa47 	bl	800b534 <HAL_TIMEx_MasterConfigSynchronization>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80050ac:	f7fe fef2 	bl	8003e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80050b0:	2360      	movs	r3, #96	; 0x60
 80050b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80050b4:	2300      	movs	r3, #0
 80050b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050b8:	2300      	movs	r3, #0
 80050ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	2200      	movs	r2, #0
 80050c4:	4619      	mov	r1, r3
 80050c6:	480d      	ldr	r0, [pc, #52]	; (80050fc <MX_TIM5_Init+0xfc>)
 80050c8:	f005 fd72 	bl	800abb0 <HAL_TIM_PWM_ConfigChannel>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80050d2:	f7fe fedf 	bl	8003e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80050d6:	1d3b      	adds	r3, r7, #4
 80050d8:	2208      	movs	r2, #8
 80050da:	4619      	mov	r1, r3
 80050dc:	4807      	ldr	r0, [pc, #28]	; (80050fc <MX_TIM5_Init+0xfc>)
 80050de:	f005 fd67 	bl	800abb0 <HAL_TIM_PWM_ConfigChannel>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 80050e8:	f7fe fed4 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80050ec:	4803      	ldr	r0, [pc, #12]	; (80050fc <MX_TIM5_Init+0xfc>)
 80050ee:	f000 f867 	bl	80051c0 <HAL_TIM_MspPostInit>

}
 80050f2:	bf00      	nop
 80050f4:	3738      	adds	r7, #56	; 0x38
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	20000ec8 	.word	0x20000ec8
 8005100:	40000c00 	.word	0x40000c00

08005104 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a28      	ldr	r2, [pc, #160]	; (80051b4 <HAL_TIM_Base_MspInit+0xb0>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d12e      	bne.n	8005174 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	4b27      	ldr	r3, [pc, #156]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 800511c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511e:	4a26      	ldr	r2, [pc, #152]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 8005120:	f043 0301 	orr.w	r3, r3, #1
 8005124:	6453      	str	r3, [r2, #68]	; 0x44
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 8005128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8005132:	2200      	movs	r2, #0
 8005134:	2105      	movs	r1, #5
 8005136:	2018      	movs	r0, #24
 8005138:	f001 f97c 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800513c:	2018      	movs	r0, #24
 800513e:	f001 f995 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8005142:	2200      	movs	r2, #0
 8005144:	2105      	movs	r1, #5
 8005146:	2019      	movs	r0, #25
 8005148:	f001 f974 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800514c:	2019      	movs	r0, #25
 800514e:	f001 f98d 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8005152:	2200      	movs	r2, #0
 8005154:	2105      	movs	r1, #5
 8005156:	201a      	movs	r0, #26
 8005158:	f001 f96c 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800515c:	201a      	movs	r0, #26
 800515e:	f001 f985 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8005162:	2200      	movs	r2, #0
 8005164:	2105      	movs	r1, #5
 8005166:	201b      	movs	r0, #27
 8005168:	f001 f964 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800516c:	201b      	movs	r0, #27
 800516e:	f001 f97d 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005172:	e01a      	b.n	80051aa <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a10      	ldr	r2, [pc, #64]	; (80051bc <HAL_TIM_Base_MspInit+0xb8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d115      	bne.n	80051aa <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	60bb      	str	r3, [r7, #8]
 8005182:	4b0d      	ldr	r3, [pc, #52]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	4a0c      	ldr	r2, [pc, #48]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 8005188:	f043 0308 	orr.w	r3, r3, #8
 800518c:	6413      	str	r3, [r2, #64]	; 0x40
 800518e:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <HAL_TIM_Base_MspInit+0xb4>)
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	f003 0308 	and.w	r3, r3, #8
 8005196:	60bb      	str	r3, [r7, #8]
 8005198:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800519a:	2200      	movs	r2, #0
 800519c:	2105      	movs	r1, #5
 800519e:	2032      	movs	r0, #50	; 0x32
 80051a0:	f001 f948 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80051a4:	2032      	movs	r0, #50	; 0x32
 80051a6:	f001 f961 	bl	800646c <HAL_NVIC_EnableIRQ>
}
 80051aa:	bf00      	nop
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	40010000 	.word	0x40010000
 80051b8:	40023800 	.word	0x40023800
 80051bc:	40000c00 	.word	0x40000c00

080051c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08a      	sub	sp, #40	; 0x28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c8:	f107 0314 	add.w	r3, r7, #20
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a25      	ldr	r2, [pc, #148]	; (8005274 <HAL_TIM_MspPostInit+0xb4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d11f      	bne.n	8005222 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80051e2:	2300      	movs	r3, #0
 80051e4:	613b      	str	r3, [r7, #16]
 80051e6:	4b24      	ldr	r3, [pc, #144]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 80051e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ea:	4a23      	ldr	r2, [pc, #140]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 80051ec:	f043 0310 	orr.w	r3, r3, #16
 80051f0:	6313      	str	r3, [r2, #48]	; 0x30
 80051f2:	4b21      	ldr	r3, [pc, #132]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 80051f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f6:	f003 0310 	and.w	r3, r3, #16
 80051fa:	613b      	str	r3, [r7, #16]
 80051fc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80051fe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005204:	2302      	movs	r3, #2
 8005206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005208:	2300      	movs	r3, #0
 800520a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800520c:	2302      	movs	r3, #2
 800520e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005210:	2301      	movs	r3, #1
 8005212:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005214:	f107 0314 	add.w	r3, r7, #20
 8005218:	4619      	mov	r1, r3
 800521a:	4818      	ldr	r0, [pc, #96]	; (800527c <HAL_TIM_MspPostInit+0xbc>)
 800521c:	f001 fece 	bl	8006fbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005220:	e023      	b.n	800526a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a16      	ldr	r2, [pc, #88]	; (8005280 <HAL_TIM_MspPostInit+0xc0>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d11e      	bne.n	800526a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	4b11      	ldr	r3, [pc, #68]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 8005232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005234:	4a10      	ldr	r2, [pc, #64]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 8005236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800523a:	6313      	str	r3, [r2, #48]	; 0x30
 800523c:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <HAL_TIM_MspPostInit+0xb8>)
 800523e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin;
 8005248:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800524c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800524e:	2302      	movs	r3, #2
 8005250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005252:	2300      	movs	r3, #0
 8005254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005256:	2302      	movs	r3, #2
 8005258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800525a:	2302      	movs	r3, #2
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800525e:	f107 0314 	add.w	r3, r7, #20
 8005262:	4619      	mov	r1, r3
 8005264:	4807      	ldr	r0, [pc, #28]	; (8005284 <HAL_TIM_MspPostInit+0xc4>)
 8005266:	f001 fea9 	bl	8006fbc <HAL_GPIO_Init>
}
 800526a:	bf00      	nop
 800526c:	3728      	adds	r7, #40	; 0x28
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	40010000 	.word	0x40010000
 8005278:	40023800 	.word	0x40023800
 800527c:	40021000 	.word	0x40021000
 8005280:	40000c00 	.word	0x40000c00
 8005284:	40021c00 	.word	0x40021c00

08005288 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800528c:	4b11      	ldr	r3, [pc, #68]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 800528e:	4a12      	ldr	r2, [pc, #72]	; (80052d8 <MX_USART1_UART_Init+0x50>)
 8005290:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005292:	4b10      	ldr	r3, [pc, #64]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 8005294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005298:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800529a:	4b0e      	ldr	r3, [pc, #56]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 800529c:	2200      	movs	r2, #0
 800529e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80052a0:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052a6:	4b0b      	ldr	r3, [pc, #44]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052ac:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052ae:	220c      	movs	r2, #12
 80052b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052b2:	4b08      	ldr	r3, [pc, #32]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052b8:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80052be:	4805      	ldr	r0, [pc, #20]	; (80052d4 <MX_USART1_UART_Init+0x4c>)
 80052c0:	f006 fa1a 	bl	800b6f8 <HAL_UART_Init>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80052ca:	f7fe fde3 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80052ce:	bf00      	nop
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000f10 	.word	0x20000f10
 80052d8:	40011000 	.word	0x40011000

080052dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80052e0:	4b11      	ldr	r3, [pc, #68]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 80052e2:	4a12      	ldr	r2, [pc, #72]	; (800532c <MX_USART3_UART_Init+0x50>)
 80052e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 80052e6:	4b10      	ldr	r3, [pc, #64]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 80052e8:	4a11      	ldr	r2, [pc, #68]	; (8005330 <MX_USART3_UART_Init+0x54>)
 80052ea:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80052ec:	4b0e      	ldr	r3, [pc, #56]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 80052ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80052f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80052f4:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80052fa:	4b0b      	ldr	r3, [pc, #44]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 80052fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005300:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8005302:	4b09      	ldr	r3, [pc, #36]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 8005304:	2204      	movs	r2, #4
 8005306:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005308:	4b07      	ldr	r3, [pc, #28]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 800530a:	2200      	movs	r2, #0
 800530c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800530e:	4b06      	ldr	r3, [pc, #24]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 8005310:	2200      	movs	r2, #0
 8005312:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005314:	4804      	ldr	r0, [pc, #16]	; (8005328 <MX_USART3_UART_Init+0x4c>)
 8005316:	f006 f9ef 	bl	800b6f8 <HAL_UART_Init>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8005320:	f7fe fdb8 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005324:	bf00      	nop
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000f54 	.word	0x20000f54
 800532c:	40004800 	.word	0x40004800
 8005330:	000186a0 	.word	0x000186a0

08005334 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005338:	4b11      	ldr	r3, [pc, #68]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 800533a:	4a12      	ldr	r2, [pc, #72]	; (8005384 <MX_USART6_UART_Init+0x50>)
 800533c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800533e:	4b10      	ldr	r3, [pc, #64]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 8005340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005344:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005346:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 8005348:	2200      	movs	r2, #0
 800534a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800534c:	4b0c      	ldr	r3, [pc, #48]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 800534e:	2200      	movs	r2, #0
 8005350:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005352:	4b0b      	ldr	r3, [pc, #44]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 8005354:	2200      	movs	r2, #0
 8005356:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005358:	4b09      	ldr	r3, [pc, #36]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 800535a:	220c      	movs	r2, #12
 800535c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800535e:	4b08      	ldr	r3, [pc, #32]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 8005360:	2200      	movs	r2, #0
 8005362:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005364:	4b06      	ldr	r3, [pc, #24]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 8005366:	2200      	movs	r2, #0
 8005368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800536a:	4805      	ldr	r0, [pc, #20]	; (8005380 <MX_USART6_UART_Init+0x4c>)
 800536c:	f006 f9c4 	bl	800b6f8 <HAL_UART_Init>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005376:	f7fe fd8d 	bl	8003e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800537a:	bf00      	nop
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	20000f98 	.word	0x20000f98
 8005384:	40011400 	.word	0x40011400

08005388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08e      	sub	sp, #56	; 0x38
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	605a      	str	r2, [r3, #4]
 800539a:	609a      	str	r2, [r3, #8]
 800539c:	60da      	str	r2, [r3, #12]
 800539e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a75      	ldr	r2, [pc, #468]	; (800557c <HAL_UART_MspInit+0x1f4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	f040 8084 	bne.w	80054b4 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80053ac:	2300      	movs	r3, #0
 80053ae:	623b      	str	r3, [r7, #32]
 80053b0:	4b73      	ldr	r3, [pc, #460]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b4:	4a72      	ldr	r2, [pc, #456]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053b6:	f043 0310 	orr.w	r3, r3, #16
 80053ba:	6453      	str	r3, [r2, #68]	; 0x44
 80053bc:	4b70      	ldr	r3, [pc, #448]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c0:	f003 0310 	and.w	r3, r3, #16
 80053c4:	623b      	str	r3, [r7, #32]
 80053c6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]
 80053cc:	4b6c      	ldr	r3, [pc, #432]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d0:	4a6b      	ldr	r2, [pc, #428]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053d2:	f043 0302 	orr.w	r3, r3, #2
 80053d6:	6313      	str	r3, [r2, #48]	; 0x30
 80053d8:	4b69      	ldr	r3, [pc, #420]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053dc:	f003 0302 	and.w	r3, r3, #2
 80053e0:	61fb      	str	r3, [r7, #28]
 80053e2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053e4:	2300      	movs	r3, #0
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	4b65      	ldr	r3, [pc, #404]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ec:	4a64      	ldr	r2, [pc, #400]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053ee:	f043 0301 	orr.w	r3, r3, #1
 80053f2:	6313      	str	r3, [r2, #48]	; 0x30
 80053f4:	4b62      	ldr	r3, [pc, #392]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80053f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	61bb      	str	r3, [r7, #24]
 80053fe:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005400:	2380      	movs	r3, #128	; 0x80
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005404:	2302      	movs	r3, #2
 8005406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005408:	2300      	movs	r3, #0
 800540a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800540c:	2303      	movs	r3, #3
 800540e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005410:	2307      	movs	r3, #7
 8005412:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005418:	4619      	mov	r1, r3
 800541a:	485a      	ldr	r0, [pc, #360]	; (8005584 <HAL_UART_MspInit+0x1fc>)
 800541c:	f001 fdce 	bl	8006fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005420:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005426:	2302      	movs	r3, #2
 8005428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542a:	2300      	movs	r3, #0
 800542c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800542e:	2303      	movs	r3, #3
 8005430:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005432:	2307      	movs	r3, #7
 8005434:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800543a:	4619      	mov	r1, r3
 800543c:	4852      	ldr	r0, [pc, #328]	; (8005588 <HAL_UART_MspInit+0x200>)
 800543e:	f001 fdbd 	bl	8006fbc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8005442:	4b52      	ldr	r3, [pc, #328]	; (800558c <HAL_UART_MspInit+0x204>)
 8005444:	4a52      	ldr	r2, [pc, #328]	; (8005590 <HAL_UART_MspInit+0x208>)
 8005446:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005448:	4b50      	ldr	r3, [pc, #320]	; (800558c <HAL_UART_MspInit+0x204>)
 800544a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800544e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005450:	4b4e      	ldr	r3, [pc, #312]	; (800558c <HAL_UART_MspInit+0x204>)
 8005452:	2200      	movs	r2, #0
 8005454:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005456:	4b4d      	ldr	r3, [pc, #308]	; (800558c <HAL_UART_MspInit+0x204>)
 8005458:	2200      	movs	r2, #0
 800545a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800545c:	4b4b      	ldr	r3, [pc, #300]	; (800558c <HAL_UART_MspInit+0x204>)
 800545e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005462:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005464:	4b49      	ldr	r3, [pc, #292]	; (800558c <HAL_UART_MspInit+0x204>)
 8005466:	2200      	movs	r2, #0
 8005468:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800546a:	4b48      	ldr	r3, [pc, #288]	; (800558c <HAL_UART_MspInit+0x204>)
 800546c:	2200      	movs	r2, #0
 800546e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005470:	4b46      	ldr	r3, [pc, #280]	; (800558c <HAL_UART_MspInit+0x204>)
 8005472:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005476:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005478:	4b44      	ldr	r3, [pc, #272]	; (800558c <HAL_UART_MspInit+0x204>)
 800547a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800547e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005480:	4b42      	ldr	r3, [pc, #264]	; (800558c <HAL_UART_MspInit+0x204>)
 8005482:	2200      	movs	r2, #0
 8005484:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005486:	4841      	ldr	r0, [pc, #260]	; (800558c <HAL_UART_MspInit+0x204>)
 8005488:	f000 fffe 	bl	8006488 <HAL_DMA_Init>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8005492:	f7fe fcff 	bl	8003e94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a3c      	ldr	r2, [pc, #240]	; (800558c <HAL_UART_MspInit+0x204>)
 800549a:	639a      	str	r2, [r3, #56]	; 0x38
 800549c:	4a3b      	ldr	r2, [pc, #236]	; (800558c <HAL_UART_MspInit+0x204>)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80054a2:	2200      	movs	r2, #0
 80054a4:	2107      	movs	r1, #7
 80054a6:	2025      	movs	r0, #37	; 0x25
 80054a8:	f000 ffc4 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80054ac:	2025      	movs	r0, #37	; 0x25
 80054ae:	f000 ffdd 	bl	800646c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80054b2:	e0e1      	b.n	8005678 <HAL_UART_MspInit+0x2f0>
  else if(uartHandle->Instance==USART3)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a36      	ldr	r2, [pc, #216]	; (8005594 <HAL_UART_MspInit+0x20c>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d172      	bne.n	80055a4 <HAL_UART_MspInit+0x21c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80054be:	2300      	movs	r3, #0
 80054c0:	617b      	str	r3, [r7, #20]
 80054c2:	4b2f      	ldr	r3, [pc, #188]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c6:	4a2e      	ldr	r2, [pc, #184]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054cc:	6413      	str	r3, [r2, #64]	; 0x40
 80054ce:	4b2c      	ldr	r3, [pc, #176]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054d6:	617b      	str	r3, [r7, #20]
 80054d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80054da:	2300      	movs	r3, #0
 80054dc:	613b      	str	r3, [r7, #16]
 80054de:	4b28      	ldr	r3, [pc, #160]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	4a27      	ldr	r2, [pc, #156]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054e4:	f043 0304 	orr.w	r3, r3, #4
 80054e8:	6313      	str	r3, [r2, #48]	; 0x30
 80054ea:	4b25      	ldr	r3, [pc, #148]	; (8005580 <HAL_UART_MspInit+0x1f8>)
 80054ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ee:	f003 0304 	and.w	r3, r3, #4
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80054f6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80054fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054fc:	2302      	movs	r3, #2
 80054fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005500:	2300      	movs	r3, #0
 8005502:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005504:	2303      	movs	r3, #3
 8005506:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005508:	2307      	movs	r3, #7
 800550a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800550c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005510:	4619      	mov	r1, r3
 8005512:	4821      	ldr	r0, [pc, #132]	; (8005598 <HAL_UART_MspInit+0x210>)
 8005514:	f001 fd52 	bl	8006fbc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8005518:	4b20      	ldr	r3, [pc, #128]	; (800559c <HAL_UART_MspInit+0x214>)
 800551a:	4a21      	ldr	r2, [pc, #132]	; (80055a0 <HAL_UART_MspInit+0x218>)
 800551c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800551e:	4b1f      	ldr	r3, [pc, #124]	; (800559c <HAL_UART_MspInit+0x214>)
 8005520:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005524:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005526:	4b1d      	ldr	r3, [pc, #116]	; (800559c <HAL_UART_MspInit+0x214>)
 8005528:	2200      	movs	r2, #0
 800552a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800552c:	4b1b      	ldr	r3, [pc, #108]	; (800559c <HAL_UART_MspInit+0x214>)
 800552e:	2200      	movs	r2, #0
 8005530:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005532:	4b1a      	ldr	r3, [pc, #104]	; (800559c <HAL_UART_MspInit+0x214>)
 8005534:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005538:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800553a:	4b18      	ldr	r3, [pc, #96]	; (800559c <HAL_UART_MspInit+0x214>)
 800553c:	2200      	movs	r2, #0
 800553e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005540:	4b16      	ldr	r3, [pc, #88]	; (800559c <HAL_UART_MspInit+0x214>)
 8005542:	2200      	movs	r2, #0
 8005544:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005546:	4b15      	ldr	r3, [pc, #84]	; (800559c <HAL_UART_MspInit+0x214>)
 8005548:	f44f 7280 	mov.w	r2, #256	; 0x100
 800554c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800554e:	4b13      	ldr	r3, [pc, #76]	; (800559c <HAL_UART_MspInit+0x214>)
 8005550:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005554:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005556:	4b11      	ldr	r3, [pc, #68]	; (800559c <HAL_UART_MspInit+0x214>)
 8005558:	2200      	movs	r2, #0
 800555a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800555c:	480f      	ldr	r0, [pc, #60]	; (800559c <HAL_UART_MspInit+0x214>)
 800555e:	f000 ff93 	bl	8006488 <HAL_DMA_Init>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_UART_MspInit+0x1e4>
      Error_Handler();
 8005568:	f7fe fc94 	bl	8003e94 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a0b      	ldr	r2, [pc, #44]	; (800559c <HAL_UART_MspInit+0x214>)
 8005570:	639a      	str	r2, [r3, #56]	; 0x38
 8005572:	4a0a      	ldr	r2, [pc, #40]	; (800559c <HAL_UART_MspInit+0x214>)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005578:	e07e      	b.n	8005678 <HAL_UART_MspInit+0x2f0>
 800557a:	bf00      	nop
 800557c:	40011000 	.word	0x40011000
 8005580:	40023800 	.word	0x40023800
 8005584:	40020400 	.word	0x40020400
 8005588:	40020000 	.word	0x40020000
 800558c:	20000fdc 	.word	0x20000fdc
 8005590:	40026440 	.word	0x40026440
 8005594:	40004800 	.word	0x40004800
 8005598:	40020800 	.word	0x40020800
 800559c:	2000103c 	.word	0x2000103c
 80055a0:	40026028 	.word	0x40026028
  else if(uartHandle->Instance==USART6)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a35      	ldr	r2, [pc, #212]	; (8005680 <HAL_UART_MspInit+0x2f8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d164      	bne.n	8005678 <HAL_UART_MspInit+0x2f0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80055ae:	2300      	movs	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
 80055b2:	4b34      	ldr	r3, [pc, #208]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b6:	4a33      	ldr	r2, [pc, #204]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055b8:	f043 0320 	orr.w	r3, r3, #32
 80055bc:	6453      	str	r3, [r2, #68]	; 0x44
 80055be:	4b31      	ldr	r3, [pc, #196]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c2:	f003 0320 	and.w	r3, r3, #32
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80055ca:	2300      	movs	r3, #0
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	4b2d      	ldr	r3, [pc, #180]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d2:	4a2c      	ldr	r2, [pc, #176]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055d8:	6313      	str	r3, [r2, #48]	; 0x30
 80055da:	4b2a      	ldr	r3, [pc, #168]	; (8005684 <HAL_UART_MspInit+0x2fc>)
 80055dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e2:	60bb      	str	r3, [r7, #8]
 80055e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80055e6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80055ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055ec:	2302      	movs	r3, #2
 80055ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055f0:	2300      	movs	r3, #0
 80055f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055f4:	2303      	movs	r3, #3
 80055f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80055f8:	2308      	movs	r3, #8
 80055fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80055fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005600:	4619      	mov	r1, r3
 8005602:	4821      	ldr	r0, [pc, #132]	; (8005688 <HAL_UART_MspInit+0x300>)
 8005604:	f001 fcda 	bl	8006fbc <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005608:	4b20      	ldr	r3, [pc, #128]	; (800568c <HAL_UART_MspInit+0x304>)
 800560a:	4a21      	ldr	r2, [pc, #132]	; (8005690 <HAL_UART_MspInit+0x308>)
 800560c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800560e:	4b1f      	ldr	r3, [pc, #124]	; (800568c <HAL_UART_MspInit+0x304>)
 8005610:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005614:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005616:	4b1d      	ldr	r3, [pc, #116]	; (800568c <HAL_UART_MspInit+0x304>)
 8005618:	2200      	movs	r2, #0
 800561a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800561c:	4b1b      	ldr	r3, [pc, #108]	; (800568c <HAL_UART_MspInit+0x304>)
 800561e:	2200      	movs	r2, #0
 8005620:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005622:	4b1a      	ldr	r3, [pc, #104]	; (800568c <HAL_UART_MspInit+0x304>)
 8005624:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005628:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800562a:	4b18      	ldr	r3, [pc, #96]	; (800568c <HAL_UART_MspInit+0x304>)
 800562c:	2200      	movs	r2, #0
 800562e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005630:	4b16      	ldr	r3, [pc, #88]	; (800568c <HAL_UART_MspInit+0x304>)
 8005632:	2200      	movs	r2, #0
 8005634:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005636:	4b15      	ldr	r3, [pc, #84]	; (800568c <HAL_UART_MspInit+0x304>)
 8005638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800563c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800563e:	4b13      	ldr	r3, [pc, #76]	; (800568c <HAL_UART_MspInit+0x304>)
 8005640:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005644:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005646:	4b11      	ldr	r3, [pc, #68]	; (800568c <HAL_UART_MspInit+0x304>)
 8005648:	2200      	movs	r2, #0
 800564a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800564c:	480f      	ldr	r0, [pc, #60]	; (800568c <HAL_UART_MspInit+0x304>)
 800564e:	f000 ff1b 	bl	8006488 <HAL_DMA_Init>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_UART_MspInit+0x2d4>
      Error_Handler();
 8005658:	f7fe fc1c 	bl	8003e94 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a0b      	ldr	r2, [pc, #44]	; (800568c <HAL_UART_MspInit+0x304>)
 8005660:	639a      	str	r2, [r3, #56]	; 0x38
 8005662:	4a0a      	ldr	r2, [pc, #40]	; (800568c <HAL_UART_MspInit+0x304>)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8005668:	2200      	movs	r2, #0
 800566a:	2106      	movs	r1, #6
 800566c:	2047      	movs	r0, #71	; 0x47
 800566e:	f000 fee1 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005672:	2047      	movs	r0, #71	; 0x47
 8005674:	f000 fefa 	bl	800646c <HAL_NVIC_EnableIRQ>
}
 8005678:	bf00      	nop
 800567a:	3738      	adds	r7, #56	; 0x38
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	40011400 	.word	0x40011400
 8005684:	40023800 	.word	0x40023800
 8005688:	40021800 	.word	0x40021800
 800568c:	2000109c 	.word	0x2000109c
 8005690:	40026428 	.word	0x40026428

08005694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005694:	f8df d034 	ldr.w	sp, [pc, #52]	; 80056cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005698:	480d      	ldr	r0, [pc, #52]	; (80056d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800569a:	490e      	ldr	r1, [pc, #56]	; (80056d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800569c:	4a0e      	ldr	r2, [pc, #56]	; (80056d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800569e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80056a0:	e002      	b.n	80056a8 <LoopCopyDataInit>

080056a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80056a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056a6:	3304      	adds	r3, #4

080056a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056ac:	d3f9      	bcc.n	80056a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056ae:	4a0b      	ldr	r2, [pc, #44]	; (80056dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80056b0:	4c0b      	ldr	r4, [pc, #44]	; (80056e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80056b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056b4:	e001      	b.n	80056ba <LoopFillZerobss>

080056b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056b8:	3204      	adds	r2, #4

080056ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056bc:	d3fb      	bcc.n	80056b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80056be:	f7ff fbe1 	bl	8004e84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80056c2:	f00e f8ab 	bl	801381c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80056c6:	f7fe fa87 	bl	8003bd8 <main>
  bx  lr    
 80056ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80056cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80056d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056d4:	200002ac 	.word	0x200002ac
  ldr r2, =_sidata
 80056d8:	080163b0 	.word	0x080163b0
  ldr r2, =_sbss
 80056dc:	200002ac 	.word	0x200002ac
  ldr r4, =_ebss
 80056e0:	20007750 	.word	0x20007750

080056e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056e4:	e7fe      	b.n	80056e4 <ADC_IRQHandler>
	...

080056e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80056ec:	4b0e      	ldr	r3, [pc, #56]	; (8005728 <HAL_Init+0x40>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a0d      	ldr	r2, [pc, #52]	; (8005728 <HAL_Init+0x40>)
 80056f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80056f8:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <HAL_Init+0x40>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a0a      	ldr	r2, [pc, #40]	; (8005728 <HAL_Init+0x40>)
 80056fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005704:	4b08      	ldr	r3, [pc, #32]	; (8005728 <HAL_Init+0x40>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a07      	ldr	r2, [pc, #28]	; (8005728 <HAL_Init+0x40>)
 800570a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800570e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005710:	2003      	movs	r0, #3
 8005712:	f000 fe84 	bl	800641e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005716:	200f      	movs	r0, #15
 8005718:	f7ff fa2a 	bl	8004b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800571c:	f7ff f9ec 	bl	8004af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40023c00 	.word	0x40023c00

0800572c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005730:	4b06      	ldr	r3, [pc, #24]	; (800574c <HAL_IncTick+0x20>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	4b06      	ldr	r3, [pc, #24]	; (8005750 <HAL_IncTick+0x24>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4413      	add	r3, r2
 800573c:	4a04      	ldr	r2, [pc, #16]	; (8005750 <HAL_IncTick+0x24>)
 800573e:	6013      	str	r3, [r2, #0]
}
 8005740:	bf00      	nop
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	20000150 	.word	0x20000150
 8005750:	200010fc 	.word	0x200010fc

08005754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  return uwTick;
 8005758:	4b03      	ldr	r3, [pc, #12]	; (8005768 <HAL_GetTick+0x14>)
 800575a:	681b      	ldr	r3, [r3, #0]
}
 800575c:	4618      	mov	r0, r3
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	200010fc 	.word	0x200010fc

0800576c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005774:	f7ff ffee 	bl	8005754 <HAL_GetTick>
 8005778:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005784:	d005      	beq.n	8005792 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005786:	4b0a      	ldr	r3, [pc, #40]	; (80057b0 <HAL_Delay+0x44>)
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4413      	add	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005792:	bf00      	nop
 8005794:	f7ff ffde 	bl	8005754 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d8f7      	bhi.n	8005794 <HAL_Delay+0x28>
  {
  }
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000150 	.word	0x20000150

080057b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e0ed      	b.n	80059a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d102      	bne.n	80057d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fc fe74 	bl	80024c0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0201 	orr.w	r2, r2, #1
 80057e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057e8:	f7ff ffb4 	bl	8005754 <HAL_GetTick>
 80057ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80057ee:	e012      	b.n	8005816 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80057f0:	f7ff ffb0 	bl	8005754 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b0a      	cmp	r3, #10
 80057fc:	d90b      	bls.n	8005816 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005802:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2205      	movs	r2, #5
 800580e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e0c5      	b.n	80059a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0e5      	beq.n	80057f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0202 	bic.w	r2, r2, #2
 8005832:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005834:	f7ff ff8e 	bl	8005754 <HAL_GetTick>
 8005838:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800583a:	e012      	b.n	8005862 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800583c:	f7ff ff8a 	bl	8005754 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b0a      	cmp	r3, #10
 8005848:	d90b      	bls.n	8005862 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2205      	movs	r2, #5
 800585a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e09f      	b.n	80059a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1e5      	bne.n	800583c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	7e1b      	ldrb	r3, [r3, #24]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d108      	bne.n	800588a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	e007      	b.n	800589a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005898:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	7e5b      	ldrb	r3, [r3, #25]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d108      	bne.n	80058b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	e007      	b.n	80058c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	7e9b      	ldrb	r3, [r3, #26]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d108      	bne.n	80058de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0220 	orr.w	r2, r2, #32
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	e007      	b.n	80058ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 0220 	bic.w	r2, r2, #32
 80058ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	7edb      	ldrb	r3, [r3, #27]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d108      	bne.n	8005908 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f022 0210 	bic.w	r2, r2, #16
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	e007      	b.n	8005918 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0210 	orr.w	r2, r2, #16
 8005916:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	7f1b      	ldrb	r3, [r3, #28]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d108      	bne.n	8005932 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0208 	orr.w	r2, r2, #8
 800592e:	601a      	str	r2, [r3, #0]
 8005930:	e007      	b.n	8005942 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f022 0208 	bic.w	r2, r2, #8
 8005940:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	7f5b      	ldrb	r3, [r3, #29]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d108      	bne.n	800595c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0204 	orr.w	r2, r2, #4
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	e007      	b.n	800596c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0204 	bic.w	r2, r2, #4
 800596a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689a      	ldr	r2, [r3, #8]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	431a      	orrs	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	431a      	orrs	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	ea42 0103 	orr.w	r1, r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	1e5a      	subs	r2, r3, #1
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b087      	sub	sp, #28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d003      	beq.n	80059d2 <HAL_CAN_ConfigFilter+0x26>
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	f040 80be 	bne.w	8005b4e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80059d2:	4b65      	ldr	r3, [pc, #404]	; (8005b68 <HAL_CAN_ConfigFilter+0x1bc>)
 80059d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80059dc:	f043 0201 	orr.w	r2, r3, #1
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80059ec:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	431a      	orrs	r2, r3
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	f003 031f 	and.w	r3, r3, #31
 8005a12:	2201      	movs	r2, #1
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	43db      	mvns	r3, r3
 8005a24:	401a      	ands	r2, r3
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	69db      	ldr	r3, [r3, #28]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d123      	bne.n	8005a7c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	401a      	ands	r2, r3
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a56:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	3248      	adds	r2, #72	; 0x48
 8005a5c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a70:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a72:	6979      	ldr	r1, [r7, #20]
 8005a74:	3348      	adds	r3, #72	; 0x48
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	440b      	add	r3, r1
 8005a7a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d122      	bne.n	8005aca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005aa0:	683a      	ldr	r2, [r7, #0]
 8005aa2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005aa4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	3248      	adds	r2, #72	; 0x48
 8005aaa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005abe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ac0:	6979      	ldr	r1, [r7, #20]
 8005ac2:	3348      	adds	r3, #72	; 0x48
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	440b      	add	r3, r1
 8005ac8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d109      	bne.n	8005ae6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	43db      	mvns	r3, r3
 8005adc:	401a      	ands	r2, r3
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005ae4:	e007      	b.n	8005af6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	431a      	orrs	r2, r3
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d109      	bne.n	8005b12 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	43db      	mvns	r3, r3
 8005b08:	401a      	ands	r2, r3
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005b10:	e007      	b.n	8005b22 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	431a      	orrs	r2, r3
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d107      	bne.n	8005b3a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	431a      	orrs	r2, r3
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b40:	f023 0201 	bic.w	r2, r3, #1
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	e006      	b.n	8005b5c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b52:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
  }
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	371c      	adds	r7, #28
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	40006400 	.word	0x40006400

08005b6c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d12e      	bne.n	8005bde <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f022 0201 	bic.w	r2, r2, #1
 8005b96:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b98:	f7ff fddc 	bl	8005754 <HAL_GetTick>
 8005b9c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005b9e:	e012      	b.n	8005bc6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ba0:	f7ff fdd8 	bl	8005754 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b0a      	cmp	r3, #10
 8005bac:	d90b      	bls.n	8005bc6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2205      	movs	r2, #5
 8005bbe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e012      	b.n	8005bec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e5      	bne.n	8005ba0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	e006      	b.n	8005bec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
  }
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c08:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c0a:	7dfb      	ldrb	r3, [r7, #23]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d003      	beq.n	8005c18 <HAL_CAN_GetRxMessage+0x24>
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	f040 80f3 	bne.w	8005dfe <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10e      	bne.n	8005c3c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 0303 	and.w	r3, r3, #3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d116      	bne.n	8005c5a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c30:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e0e7      	b.n	8005e0c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d107      	bne.n	8005c5a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e0d8      	b.n	8005e0c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	331b      	adds	r3, #27
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	4413      	add	r3, r2
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0204 	and.w	r2, r3, #4
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10c      	bne.n	8005c92 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	331b      	adds	r3, #27
 8005c80:	011b      	lsls	r3, r3, #4
 8005c82:	4413      	add	r3, r2
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	0d5b      	lsrs	r3, r3, #21
 8005c88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	601a      	str	r2, [r3, #0]
 8005c90:	e00b      	b.n	8005caa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	331b      	adds	r3, #27
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	4413      	add	r3, r2
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	08db      	lsrs	r3, r3, #3
 8005ca2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	331b      	adds	r3, #27
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	4413      	add	r3, r2
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0202 	and.w	r2, r3, #2
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	331b      	adds	r3, #27
 8005cc8:	011b      	lsls	r3, r3, #4
 8005cca:	4413      	add	r3, r2
 8005ccc:	3304      	adds	r3, #4
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 020f 	and.w	r2, r3, #15
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	331b      	adds	r3, #27
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	4413      	add	r3, r2
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	0a1b      	lsrs	r3, r3, #8
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	331b      	adds	r3, #27
 8005cf8:	011b      	lsls	r3, r3, #4
 8005cfa:	4413      	add	r3, r2
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	0c1b      	lsrs	r3, r3, #16
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	011b      	lsls	r3, r3, #4
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	4413      	add	r3, r2
 8005d28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	0a1a      	lsrs	r2, r3, #8
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	3301      	adds	r3, #1
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	0c1a      	lsrs	r2, r3, #16
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	3302      	adds	r3, #2
 8005d4e:	b2d2      	uxtb	r2, r2
 8005d50:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	0e1a      	lsrs	r2, r3, #24
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	3303      	adds	r3, #3
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	011b      	lsls	r3, r3, #4
 8005d74:	4413      	add	r3, r2
 8005d76:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	b2d2      	uxtb	r2, r2
 8005d82:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	0a1a      	lsrs	r2, r3, #8
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	3305      	adds	r3, #5
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	4413      	add	r3, r2
 8005da8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	0c1a      	lsrs	r2, r3, #16
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	3306      	adds	r3, #6
 8005db4:	b2d2      	uxtb	r2, r2
 8005db6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	0e1a      	lsrs	r2, r3, #24
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	3307      	adds	r3, #7
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d108      	bne.n	8005dea <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68da      	ldr	r2, [r3, #12]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0220 	orr.w	r2, r2, #32
 8005de6:	60da      	str	r2, [r3, #12]
 8005de8:	e007      	b.n	8005dfa <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	691a      	ldr	r2, [r3, #16]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0220 	orr.w	r2, r2, #32
 8005df8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	e006      	b.n	8005e0c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e02:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
  }
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e28:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d002      	beq.n	8005e36 <HAL_CAN_ActivateNotification+0x1e>
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d109      	bne.n	8005e4a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6959      	ldr	r1, [r3, #20]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	683a      	ldr	r2, [r7, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e006      	b.n	8005e58 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
  }
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b08a      	sub	sp, #40	; 0x28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005ea0:	6a3b      	ldr	r3, [r7, #32]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d07c      	beq.n	8005fa4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f003 0301 	and.w	r3, r3, #1
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d023      	beq.n	8005efc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	f003 0302 	and.w	r3, r3, #2
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d003      	beq.n	8005ece <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f983 	bl	80061d2 <HAL_CAN_TxMailbox0CompleteCallback>
 8005ecc:	e016      	b.n	8005efc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d004      	beq.n	8005ee2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ede:	627b      	str	r3, [r7, #36]	; 0x24
 8005ee0:	e00c      	b.n	8005efc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	f003 0308 	and.w	r3, r3, #8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d004      	beq.n	8005ef6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ef2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef4:	e002      	b.n	8005efc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f989 	bl	800620e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d024      	beq.n	8005f50 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f0e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f963 	bl	80061e6 <HAL_CAN_TxMailbox1CompleteCallback>
 8005f20:	e016      	b.n	8005f50 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d004      	beq.n	8005f36 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005f32:	627b      	str	r3, [r7, #36]	; 0x24
 8005f34:	e00c      	b.n	8005f50 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d004      	beq.n	8005f4a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
 8005f48:	e002      	b.n	8005f50 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f969 	bl	8006222 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d024      	beq.n	8005fa4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f62:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005f64:	69bb      	ldr	r3, [r7, #24]
 8005f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f943 	bl	80061fa <HAL_CAN_TxMailbox2CompleteCallback>
 8005f74:	e016      	b.n	8005fa4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f86:	627b      	str	r3, [r7, #36]	; 0x24
 8005f88:	e00c      	b.n	8005fa4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d004      	beq.n	8005f9e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f9c:	e002      	b.n	8005fa4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f949 	bl	8006236 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00c      	beq.n	8005fc8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f003 0310 	and.w	r3, r3, #16
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2210      	movs	r2, #16
 8005fc6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005fc8:	6a3b      	ldr	r3, [r7, #32]
 8005fca:	f003 0304 	and.w	r3, r3, #4
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00b      	beq.n	8005fea <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d006      	beq.n	8005fea <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2208      	movs	r2, #8
 8005fe2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 f930 	bl	800624a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d009      	beq.n	8006008 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f003 0303 	and.w	r3, r3, #3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d002      	beq.n	8006008 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fc fb88 	bl	8002718 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00c      	beq.n	800602c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	f003 0310 	and.w	r3, r3, #16
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006022:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2210      	movs	r2, #16
 800602a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	f003 0320 	and.w	r3, r3, #32
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00b      	beq.n	800604e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f003 0308 	and.w	r3, r3, #8
 800603c:	2b00      	cmp	r3, #0
 800603e:	d006      	beq.n	800604e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2208      	movs	r2, #8
 8006046:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f912 	bl	8006272 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	f003 0310 	and.w	r3, r3, #16
 8006054:	2b00      	cmp	r3, #0
 8006056:	d009      	beq.n	800606c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d002      	beq.n	800606c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f8f9 	bl	800625e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800606c:	6a3b      	ldr	r3, [r7, #32]
 800606e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00b      	beq.n	800608e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	f003 0310 	and.w	r3, r3, #16
 800607c:	2b00      	cmp	r3, #0
 800607e:	d006      	beq.n	800608e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2210      	movs	r2, #16
 8006086:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 f8fc 	bl	8006286 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800608e:	6a3b      	ldr	r3, [r7, #32]
 8006090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00b      	beq.n	80060b0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f003 0308 	and.w	r3, r3, #8
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d006      	beq.n	80060b0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2208      	movs	r2, #8
 80060a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f8f5 	bl	800629a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d07b      	beq.n	80061b2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	f003 0304 	and.w	r3, r3, #4
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d072      	beq.n	80061aa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d008      	beq.n	80060e0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d003      	beq.n	80060e0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	f043 0301 	orr.w	r3, r3, #1
 80060de:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80060e0:	6a3b      	ldr	r3, [r7, #32]
 80060e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d008      	beq.n	80060fc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d003      	beq.n	80060fc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	f043 0302 	orr.w	r3, r3, #2
 80060fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006102:	2b00      	cmp	r3, #0
 8006104:	d008      	beq.n	8006118 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	f043 0304 	orr.w	r3, r3, #4
 8006116:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800611e:	2b00      	cmp	r3, #0
 8006120:	d043      	beq.n	80061aa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006128:	2b00      	cmp	r3, #0
 800612a:	d03e      	beq.n	80061aa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006132:	2b60      	cmp	r3, #96	; 0x60
 8006134:	d02b      	beq.n	800618e <HAL_CAN_IRQHandler+0x32a>
 8006136:	2b60      	cmp	r3, #96	; 0x60
 8006138:	d82e      	bhi.n	8006198 <HAL_CAN_IRQHandler+0x334>
 800613a:	2b50      	cmp	r3, #80	; 0x50
 800613c:	d022      	beq.n	8006184 <HAL_CAN_IRQHandler+0x320>
 800613e:	2b50      	cmp	r3, #80	; 0x50
 8006140:	d82a      	bhi.n	8006198 <HAL_CAN_IRQHandler+0x334>
 8006142:	2b40      	cmp	r3, #64	; 0x40
 8006144:	d019      	beq.n	800617a <HAL_CAN_IRQHandler+0x316>
 8006146:	2b40      	cmp	r3, #64	; 0x40
 8006148:	d826      	bhi.n	8006198 <HAL_CAN_IRQHandler+0x334>
 800614a:	2b30      	cmp	r3, #48	; 0x30
 800614c:	d010      	beq.n	8006170 <HAL_CAN_IRQHandler+0x30c>
 800614e:	2b30      	cmp	r3, #48	; 0x30
 8006150:	d822      	bhi.n	8006198 <HAL_CAN_IRQHandler+0x334>
 8006152:	2b10      	cmp	r3, #16
 8006154:	d002      	beq.n	800615c <HAL_CAN_IRQHandler+0x2f8>
 8006156:	2b20      	cmp	r3, #32
 8006158:	d005      	beq.n	8006166 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800615a:	e01d      	b.n	8006198 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	f043 0308 	orr.w	r3, r3, #8
 8006162:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006164:	e019      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006168:	f043 0310 	orr.w	r3, r3, #16
 800616c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800616e:	e014      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006172:	f043 0320 	orr.w	r3, r3, #32
 8006176:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006178:	e00f      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800617a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006180:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006182:	e00a      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800618a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800618c:	e005      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006194:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006196:	e000      	b.n	800619a <HAL_CAN_IRQHandler+0x336>
            break;
 8006198:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	699a      	ldr	r2, [r3, #24]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80061a8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2204      	movs	r2, #4
 80061b0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80061b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f872 	bl	80062ae <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80061ca:	bf00      	nop
 80061cc:	3728      	adds	r7, #40	; 0x28
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b083      	sub	sp, #12
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b083      	sub	sp, #12
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80061ee:	bf00      	nop
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr

080061fa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061fa:	b480      	push	{r7}
 80061fc:	b083      	sub	sp, #12
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006202:	bf00      	nop
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006252:	bf00      	nop
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr

0800625e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800625e:	b480      	push	{r7}
 8006260:	b083      	sub	sp, #12
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006272:	b480      	push	{r7}
 8006274:	b083      	sub	sp, #12
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006286:	b480      	push	{r7}
 8006288:	b083      	sub	sp, #12
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800628e:	bf00      	nop
 8006290:	370c      	adds	r7, #12
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800629a:	b480      	push	{r7}
 800629c:	b083      	sub	sp, #12
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b083      	sub	sp, #12
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
	...

080062c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062d4:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <__NVIC_SetPriorityGrouping+0x44>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80062e0:	4013      	ands	r3, r2
 80062e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80062f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062f6:	4a04      	ldr	r2, [pc, #16]	; (8006308 <__NVIC_SetPriorityGrouping+0x44>)
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	60d3      	str	r3, [r2, #12]
}
 80062fc:	bf00      	nop
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	e000ed00 	.word	0xe000ed00

0800630c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800630c:	b480      	push	{r7}
 800630e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006310:	4b04      	ldr	r3, [pc, #16]	; (8006324 <__NVIC_GetPriorityGrouping+0x18>)
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	0a1b      	lsrs	r3, r3, #8
 8006316:	f003 0307 	and.w	r3, r3, #7
}
 800631a:	4618      	mov	r0, r3
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	e000ed00 	.word	0xe000ed00

08006328 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	4603      	mov	r3, r0
 8006330:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006336:	2b00      	cmp	r3, #0
 8006338:	db0b      	blt.n	8006352 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800633a:	79fb      	ldrb	r3, [r7, #7]
 800633c:	f003 021f 	and.w	r2, r3, #31
 8006340:	4907      	ldr	r1, [pc, #28]	; (8006360 <__NVIC_EnableIRQ+0x38>)
 8006342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006346:	095b      	lsrs	r3, r3, #5
 8006348:	2001      	movs	r0, #1
 800634a:	fa00 f202 	lsl.w	r2, r0, r2
 800634e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	e000e100 	.word	0xe000e100

08006364 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	4603      	mov	r3, r0
 800636c:	6039      	str	r1, [r7, #0]
 800636e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006374:	2b00      	cmp	r3, #0
 8006376:	db0a      	blt.n	800638e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	b2da      	uxtb	r2, r3
 800637c:	490c      	ldr	r1, [pc, #48]	; (80063b0 <__NVIC_SetPriority+0x4c>)
 800637e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006382:	0112      	lsls	r2, r2, #4
 8006384:	b2d2      	uxtb	r2, r2
 8006386:	440b      	add	r3, r1
 8006388:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800638c:	e00a      	b.n	80063a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	b2da      	uxtb	r2, r3
 8006392:	4908      	ldr	r1, [pc, #32]	; (80063b4 <__NVIC_SetPriority+0x50>)
 8006394:	79fb      	ldrb	r3, [r7, #7]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	3b04      	subs	r3, #4
 800639c:	0112      	lsls	r2, r2, #4
 800639e:	b2d2      	uxtb	r2, r2
 80063a0:	440b      	add	r3, r1
 80063a2:	761a      	strb	r2, [r3, #24]
}
 80063a4:	bf00      	nop
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr
 80063b0:	e000e100 	.word	0xe000e100
 80063b4:	e000ed00 	.word	0xe000ed00

080063b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b089      	sub	sp, #36	; 0x24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f003 0307 	and.w	r3, r3, #7
 80063ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	f1c3 0307 	rsb	r3, r3, #7
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	bf28      	it	cs
 80063d6:	2304      	movcs	r3, #4
 80063d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	3304      	adds	r3, #4
 80063de:	2b06      	cmp	r3, #6
 80063e0:	d902      	bls.n	80063e8 <NVIC_EncodePriority+0x30>
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	3b03      	subs	r3, #3
 80063e6:	e000      	b.n	80063ea <NVIC_EncodePriority+0x32>
 80063e8:	2300      	movs	r3, #0
 80063ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063ec:	f04f 32ff 	mov.w	r2, #4294967295
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	fa02 f303 	lsl.w	r3, r2, r3
 80063f6:	43da      	mvns	r2, r3
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	401a      	ands	r2, r3
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006400:	f04f 31ff 	mov.w	r1, #4294967295
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	fa01 f303 	lsl.w	r3, r1, r3
 800640a:	43d9      	mvns	r1, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006410:	4313      	orrs	r3, r2
         );
}
 8006412:	4618      	mov	r0, r3
 8006414:	3724      	adds	r7, #36	; 0x24
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800641e:	b580      	push	{r7, lr}
 8006420:	b082      	sub	sp, #8
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff ff4c 	bl	80062c4 <__NVIC_SetPriorityGrouping>
}
 800642c:	bf00      	nop
 800642e:	3708      	adds	r7, #8
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	4603      	mov	r3, r0
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
 8006440:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006446:	f7ff ff61 	bl	800630c <__NVIC_GetPriorityGrouping>
 800644a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	68b9      	ldr	r1, [r7, #8]
 8006450:	6978      	ldr	r0, [r7, #20]
 8006452:	f7ff ffb1 	bl	80063b8 <NVIC_EncodePriority>
 8006456:	4602      	mov	r2, r0
 8006458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800645c:	4611      	mov	r1, r2
 800645e:	4618      	mov	r0, r3
 8006460:	f7ff ff80 	bl	8006364 <__NVIC_SetPriority>
}
 8006464:	bf00      	nop
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	4603      	mov	r3, r0
 8006474:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff ff54 	bl	8006328 <__NVIC_EnableIRQ>
}
 8006480:	bf00      	nop
 8006482:	3708      	adds	r7, #8
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006494:	f7ff f95e 	bl	8005754 <HAL_GetTick>
 8006498:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d101      	bne.n	80064a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e099      	b.n	80065d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0201 	bic.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064c4:	e00f      	b.n	80064e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064c6:	f7ff f945 	bl	8005754 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b05      	cmp	r3, #5
 80064d2:	d908      	bls.n	80064e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2220      	movs	r2, #32
 80064d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2203      	movs	r2, #3
 80064de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e078      	b.n	80065d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e8      	bne.n	80064c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	4b38      	ldr	r3, [pc, #224]	; (80065e0 <HAL_DMA_Init+0x158>)
 8006500:	4013      	ands	r3, r2
 8006502:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006512:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800651e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800652a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a1b      	ldr	r3, [r3, #32]
 8006530:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	4313      	orrs	r3, r2
 8006536:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653c:	2b04      	cmp	r3, #4
 800653e:	d107      	bne.n	8006550 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006548:	4313      	orrs	r3, r2
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	697a      	ldr	r2, [r7, #20]
 8006556:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0307 	bic.w	r3, r3, #7
 8006566:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006576:	2b04      	cmp	r3, #4
 8006578:	d117      	bne.n	80065aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00e      	beq.n	80065aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 fb01 	bl	8006b94 <DMA_CheckFifoParam>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d008      	beq.n	80065aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2240      	movs	r2, #64	; 0x40
 800659c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80065a6:	2301      	movs	r3, #1
 80065a8:	e016      	b.n	80065d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 fab8 	bl	8006b28 <DMA_CalcBaseAndBitshift>
 80065b8:	4603      	mov	r3, r0
 80065ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065c0:	223f      	movs	r2, #63	; 0x3f
 80065c2:	409a      	lsls	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	f010803f 	.word	0xf010803f

080065e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006602:	2b01      	cmp	r3, #1
 8006604:	d101      	bne.n	800660a <HAL_DMA_Start_IT+0x26>
 8006606:	2302      	movs	r3, #2
 8006608:	e040      	b.n	800668c <HAL_DMA_Start_IT+0xa8>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b01      	cmp	r3, #1
 800661c:	d12f      	bne.n	800667e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2202      	movs	r2, #2
 8006622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 fa4a 	bl	8006acc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800663c:	223f      	movs	r2, #63	; 0x3f
 800663e:	409a      	lsls	r2, r3
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0216 	orr.w	r2, r2, #22
 8006652:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d007      	beq.n	800666c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 0208 	orr.w	r2, r2, #8
 800666a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	e005      	b.n	800668a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006686:	2302      	movs	r3, #2
 8006688:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800668a:	7dfb      	ldrb	r3, [r7, #23]
}
 800668c:	4618      	mov	r0, r3
 800668e:	3718      	adds	r7, #24
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80066a2:	f7ff f857 	bl	8005754 <HAL_GetTick>
 80066a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d008      	beq.n	80066c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2280      	movs	r2, #128	; 0x80
 80066b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e052      	b.n	800676c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f022 0216 	bic.w	r2, r2, #22
 80066d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	695a      	ldr	r2, [r3, #20]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d103      	bne.n	80066f6 <HAL_DMA_Abort+0x62>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d007      	beq.n	8006706 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 0208 	bic.w	r2, r2, #8
 8006704:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f022 0201 	bic.w	r2, r2, #1
 8006714:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006716:	e013      	b.n	8006740 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006718:	f7ff f81c 	bl	8005754 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	2b05      	cmp	r3, #5
 8006724:	d90c      	bls.n	8006740 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2203      	movs	r2, #3
 8006730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e015      	b.n	800676c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1e4      	bne.n	8006718 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006752:	223f      	movs	r2, #63	; 0x3f
 8006754:	409a      	lsls	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b02      	cmp	r3, #2
 8006786:	d004      	beq.n	8006792 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2280      	movs	r2, #128	; 0x80
 800678c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e00c      	b.n	80067ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2205      	movs	r2, #5
 8006796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0201 	bic.w	r2, r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80067c0:	2300      	movs	r3, #0
 80067c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80067c4:	4b8e      	ldr	r3, [pc, #568]	; (8006a00 <HAL_DMA_IRQHandler+0x248>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a8e      	ldr	r2, [pc, #568]	; (8006a04 <HAL_DMA_IRQHandler+0x24c>)
 80067ca:	fba2 2303 	umull	r2, r3, r2, r3
 80067ce:	0a9b      	lsrs	r3, r3, #10
 80067d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067e2:	2208      	movs	r2, #8
 80067e4:	409a      	lsls	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4013      	ands	r3, r2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d01a      	beq.n	8006824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d013      	beq.n	8006824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 0204 	bic.w	r2, r2, #4
 800680a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006810:	2208      	movs	r2, #8
 8006812:	409a      	lsls	r2, r3
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800681c:	f043 0201 	orr.w	r2, r3, #1
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006828:	2201      	movs	r2, #1
 800682a:	409a      	lsls	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4013      	ands	r3, r2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d012      	beq.n	800685a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00b      	beq.n	800685a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006846:	2201      	movs	r2, #1
 8006848:	409a      	lsls	r2, r3
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006852:	f043 0202 	orr.w	r2, r3, #2
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800685e:	2204      	movs	r2, #4
 8006860:	409a      	lsls	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d012      	beq.n	8006890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00b      	beq.n	8006890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800687c:	2204      	movs	r2, #4
 800687e:	409a      	lsls	r2, r3
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006888:	f043 0204 	orr.w	r2, r3, #4
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006894:	2210      	movs	r2, #16
 8006896:	409a      	lsls	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4013      	ands	r3, r2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d043      	beq.n	8006928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d03c      	beq.n	8006928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068b2:	2210      	movs	r2, #16
 80068b4:	409a      	lsls	r2, r3
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d018      	beq.n	80068fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d108      	bne.n	80068e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d024      	beq.n	8006928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	4798      	blx	r3
 80068e6:	e01f      	b.n	8006928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d01b      	beq.n	8006928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	4798      	blx	r3
 80068f8:	e016      	b.n	8006928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006904:	2b00      	cmp	r3, #0
 8006906:	d107      	bne.n	8006918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f022 0208 	bic.w	r2, r2, #8
 8006916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800692c:	2220      	movs	r2, #32
 800692e:	409a      	lsls	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	4013      	ands	r3, r2
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 808f 	beq.w	8006a58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0310 	and.w	r3, r3, #16
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 8087 	beq.w	8006a58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800694e:	2220      	movs	r2, #32
 8006950:	409a      	lsls	r2, r3
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b05      	cmp	r3, #5
 8006960:	d136      	bne.n	80069d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 0216 	bic.w	r2, r2, #22
 8006970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	695a      	ldr	r2, [r3, #20]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	2b00      	cmp	r3, #0
 8006988:	d103      	bne.n	8006992 <HAL_DMA_IRQHandler+0x1da>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800698e:	2b00      	cmp	r3, #0
 8006990:	d007      	beq.n	80069a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 0208 	bic.w	r2, r2, #8
 80069a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069a6:	223f      	movs	r2, #63	; 0x3f
 80069a8:	409a      	lsls	r2, r3
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d07e      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	4798      	blx	r3
        }
        return;
 80069ce:	e079      	b.n	8006ac4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d01d      	beq.n	8006a1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10d      	bne.n	8006a08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d031      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	4798      	blx	r3
 80069fc:	e02c      	b.n	8006a58 <HAL_DMA_IRQHandler+0x2a0>
 80069fe:	bf00      	nop
 8006a00:	20000148 	.word	0x20000148
 8006a04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d023      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	4798      	blx	r3
 8006a18:	e01e      	b.n	8006a58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10f      	bne.n	8006a48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 0210 	bic.w	r2, r2, #16
 8006a36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d003      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d032      	beq.n	8006ac6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a64:	f003 0301 	and.w	r3, r3, #1
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d022      	beq.n	8006ab2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2205      	movs	r2, #5
 8006a70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0201 	bic.w	r2, r2, #1
 8006a82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	3301      	adds	r3, #1
 8006a88:	60bb      	str	r3, [r7, #8]
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d307      	bcc.n	8006aa0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1f2      	bne.n	8006a84 <HAL_DMA_IRQHandler+0x2cc>
 8006a9e:	e000      	b.n	8006aa2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006aa0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	4798      	blx	r3
 8006ac2:	e000      	b.n	8006ac6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006ac4:	bf00      	nop
    }
  }
}
 8006ac6:	3718      	adds	r7, #24
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
 8006ad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	2b40      	cmp	r3, #64	; 0x40
 8006af8:	d108      	bne.n	8006b0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006b0a:	e007      	b.n	8006b1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	60da      	str	r2, [r3, #12]
}
 8006b1c:	bf00      	nop
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	3b10      	subs	r3, #16
 8006b38:	4a14      	ldr	r2, [pc, #80]	; (8006b8c <DMA_CalcBaseAndBitshift+0x64>)
 8006b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b3e:	091b      	lsrs	r3, r3, #4
 8006b40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b42:	4a13      	ldr	r2, [pc, #76]	; (8006b90 <DMA_CalcBaseAndBitshift+0x68>)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d909      	bls.n	8006b6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b5e:	f023 0303 	bic.w	r3, r3, #3
 8006b62:	1d1a      	adds	r2, r3, #4
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	659a      	str	r2, [r3, #88]	; 0x58
 8006b68:	e007      	b.n	8006b7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b72:	f023 0303 	bic.w	r3, r3, #3
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	aaaaaaab 	.word	0xaaaaaaab
 8006b90:	08016084 	.word	0x08016084

08006b94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d11f      	bne.n	8006bee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	2b03      	cmp	r3, #3
 8006bb2:	d856      	bhi.n	8006c62 <DMA_CheckFifoParam+0xce>
 8006bb4:	a201      	add	r2, pc, #4	; (adr r2, 8006bbc <DMA_CheckFifoParam+0x28>)
 8006bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bba:	bf00      	nop
 8006bbc:	08006bcd 	.word	0x08006bcd
 8006bc0:	08006bdf 	.word	0x08006bdf
 8006bc4:	08006bcd 	.word	0x08006bcd
 8006bc8:	08006c63 	.word	0x08006c63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d046      	beq.n	8006c66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bdc:	e043      	b.n	8006c66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006be6:	d140      	bne.n	8006c6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bec:	e03d      	b.n	8006c6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bf6:	d121      	bne.n	8006c3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b03      	cmp	r3, #3
 8006bfc:	d837      	bhi.n	8006c6e <DMA_CheckFifoParam+0xda>
 8006bfe:	a201      	add	r2, pc, #4	; (adr r2, 8006c04 <DMA_CheckFifoParam+0x70>)
 8006c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c04:	08006c15 	.word	0x08006c15
 8006c08:	08006c1b 	.word	0x08006c1b
 8006c0c:	08006c15 	.word	0x08006c15
 8006c10:	08006c2d 	.word	0x08006c2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	73fb      	strb	r3, [r7, #15]
      break;
 8006c18:	e030      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d025      	beq.n	8006c72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c2a:	e022      	b.n	8006c72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c34:	d11f      	bne.n	8006c76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c3a:	e01c      	b.n	8006c76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d903      	bls.n	8006c4a <DMA_CheckFifoParam+0xb6>
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	2b03      	cmp	r3, #3
 8006c46:	d003      	beq.n	8006c50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c48:	e018      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8006c4e:	e015      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00e      	beq.n	8006c7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006c60:	e00b      	b.n	8006c7a <DMA_CheckFifoParam+0xe6>
      break;
 8006c62:	bf00      	nop
 8006c64:	e00a      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;
 8006c66:	bf00      	nop
 8006c68:	e008      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;
 8006c6a:	bf00      	nop
 8006c6c:	e006      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;
 8006c6e:	bf00      	nop
 8006c70:	e004      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;
 8006c72:	bf00      	nop
 8006c74:	e002      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;   
 8006c76:	bf00      	nop
 8006c78:	e000      	b.n	8006c7c <DMA_CheckFifoParam+0xe8>
      break;
 8006c7a:	bf00      	nop
    }
  } 
  
  return status; 
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop

08006c8c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006c96:	4b4b      	ldr	r3, [pc, #300]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d020      	beq.n	8006ce4 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8006ca2:	4b49      	ldr	r3, [pc, #292]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d107      	bne.n	8006cbc <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8006cac:	4b46      	ldr	r3, [pc, #280]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8006cb2:	4b45      	ldr	r3, [pc, #276]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	e00b      	b.n	8006cd4 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8006cbc:	4b42      	ldr	r3, [pc, #264]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d103      	bne.n	8006cce <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8006cc6:	4b40      	ldr	r3, [pc, #256]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cc8:	691b      	ldr	r3, [r3, #16]
 8006cca:	607b      	str	r3, [r7, #4]
 8006ccc:	e002      	b.n	8006cd4 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8006cce:	4b3e      	ldr	r3, [pc, #248]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8006cd4:	f000 f88e 	bl	8006df4 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 f881 	bl	8006de0 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8006cde:	4b3a      	ldr	r3, [pc, #232]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006ce4:	4b37      	ldr	r3, [pc, #220]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d04a      	beq.n	8006d86 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006cf0:	4b34      	ldr	r3, [pc, #208]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8006cf6:	4b34      	ldr	r3, [pc, #208]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d12d      	bne.n	8006d5c <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8006d00:	4b31      	ldr	r3, [pc, #196]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	4a30      	ldr	r2, [pc, #192]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d08:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8006d0a:	4b2f      	ldr	r3, [pc, #188]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d015      	beq.n	8006d3e <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8006d12:	4b2d      	ldr	r3, [pc, #180]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f857 	bl	8006dcc <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8006d1e:	4b2a      	ldr	r3, [pc, #168]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	3301      	adds	r3, #1
 8006d24:	4a28      	ldr	r2, [pc, #160]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d26:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8006d28:	4b27      	ldr	r3, [pc, #156]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8006d2e:	4b26      	ldr	r3, [pc, #152]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d30:	7a1b      	ldrb	r3, [r3, #8]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	4619      	mov	r1, r3
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f8b2 	bl	8006ea0 <FLASH_Erase_Sector>
 8006d3c:	e023      	b.n	8006d86 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8006d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d42:	607b      	str	r3, [r7, #4]
 8006d44:	4a20      	ldr	r2, [pc, #128]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8006d4a:	4b1f      	ldr	r3, [pc, #124]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8006d50:	f000 f8ee 	bl	8006f30 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f839 	bl	8006dcc <HAL_FLASH_EndOfOperationCallback>
 8006d5a:	e014      	b.n	8006d86 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8006d5c:	4b1a      	ldr	r3, [pc, #104]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d107      	bne.n	8006d76 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8006d66:	f000 f8e3 	bl	8006f30 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8006d6a:	4b17      	ldr	r3, [pc, #92]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 f82c 	bl	8006dcc <HAL_FLASH_EndOfOperationCallback>
 8006d74:	e004      	b.n	8006d80 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8006d76:	4b14      	ldr	r3, [pc, #80]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 f826 	bl	8006dcc <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8006d80:	4b11      	ldr	r3, [pc, #68]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8006d86:	4b10      	ldr	r3, [pc, #64]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d114      	bne.n	8006dba <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8006d90:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	4a0b      	ldr	r2, [pc, #44]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006d96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006d9a:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8006d9c:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	4a08      	ldr	r2, [pc, #32]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006da2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006da6:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8006da8:	4b06      	ldr	r3, [pc, #24]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	4a05      	ldr	r2, [pc, #20]	; (8006dc4 <HAL_FLASH_IRQHandler+0x138>)
 8006dae:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006db2:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8006db4:	4b04      	ldr	r3, [pc, #16]	; (8006dc8 <HAL_FLASH_IRQHandler+0x13c>)
 8006db6:	2200      	movs	r2, #0
 8006db8:	761a      	strb	r2, [r3, #24]
  }
}
 8006dba:	bf00      	nop
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	40023c00 	.word	0x40023c00
 8006dc8:	20001100 	.word	0x20001100

08006dcc <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006df4:	b480      	push	{r7}
 8006df6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006df8:	4b27      	ldr	r3, [pc, #156]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f003 0310 	and.w	r3, r3, #16
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d008      	beq.n	8006e16 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006e04:	4b25      	ldr	r3, [pc, #148]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f043 0310 	orr.w	r3, r3, #16
 8006e0c:	4a23      	ldr	r2, [pc, #140]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e0e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006e10:	4b21      	ldr	r3, [pc, #132]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e12:	2210      	movs	r2, #16
 8006e14:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006e16:	4b20      	ldr	r3, [pc, #128]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	f003 0320 	and.w	r3, r3, #32
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d008      	beq.n	8006e34 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006e22:	4b1e      	ldr	r3, [pc, #120]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f043 0308 	orr.w	r3, r3, #8
 8006e2a:	4a1c      	ldr	r2, [pc, #112]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e2c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006e2e:	4b1a      	ldr	r3, [pc, #104]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e30:	2220      	movs	r2, #32
 8006e32:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006e34:	4b18      	ldr	r3, [pc, #96]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d008      	beq.n	8006e52 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006e40:	4b16      	ldr	r3, [pc, #88]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e42:	69db      	ldr	r3, [r3, #28]
 8006e44:	f043 0304 	orr.w	r3, r3, #4
 8006e48:	4a14      	ldr	r2, [pc, #80]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e4a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006e4c:	4b12      	ldr	r3, [pc, #72]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e4e:	2240      	movs	r2, #64	; 0x40
 8006e50:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006e52:	4b11      	ldr	r3, [pc, #68]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d008      	beq.n	8006e70 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006e5e:	4b0f      	ldr	r3, [pc, #60]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	f043 0302 	orr.w	r3, r3, #2
 8006e66:	4a0d      	ldr	r2, [pc, #52]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e68:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006e6a:	4b0b      	ldr	r3, [pc, #44]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e6c:	2280      	movs	r2, #128	; 0x80
 8006e6e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006e70:	4b09      	ldr	r3, [pc, #36]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006e7c:	4b07      	ldr	r3, [pc, #28]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e7e:	69db      	ldr	r3, [r3, #28]
 8006e80:	f043 0320 	orr.w	r3, r3, #32
 8006e84:	4a05      	ldr	r2, [pc, #20]	; (8006e9c <FLASH_SetErrorCode+0xa8>)
 8006e86:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006e88:	4b03      	ldr	r3, [pc, #12]	; (8006e98 <FLASH_SetErrorCode+0xa4>)
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	60da      	str	r2, [r3, #12]
  }
}
 8006e8e:	bf00      	nop
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	40023c00 	.word	0x40023c00
 8006e9c:	20001100 	.word	0x20001100

08006ea0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006eb0:	78fb      	ldrb	r3, [r7, #3]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d102      	bne.n	8006ebc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60fb      	str	r3, [r7, #12]
 8006eba:	e010      	b.n	8006ede <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006ebc:	78fb      	ldrb	r3, [r7, #3]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d103      	bne.n	8006eca <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ec6:	60fb      	str	r3, [r7, #12]
 8006ec8:	e009      	b.n	8006ede <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d103      	bne.n	8006ed8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006ed0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ed4:	60fb      	str	r3, [r7, #12]
 8006ed6:	e002      	b.n	8006ede <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006ed8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006edc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006ede:	4b13      	ldr	r3, [pc, #76]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	4a12      	ldr	r2, [pc, #72]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006ee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006eea:	4b10      	ldr	r3, [pc, #64]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006eec:	691a      	ldr	r2, [r3, #16]
 8006eee:	490f      	ldr	r1, [pc, #60]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006ef6:	4b0d      	ldr	r3, [pc, #52]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	4a0c      	ldr	r2, [pc, #48]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006efc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006f00:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006f02:	4b0a      	ldr	r3, [pc, #40]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006f04:	691a      	ldr	r2, [r3, #16]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	00db      	lsls	r3, r3, #3
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	4a07      	ldr	r2, [pc, #28]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006f0e:	f043 0302 	orr.w	r3, r3, #2
 8006f12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006f14:	4b05      	ldr	r3, [pc, #20]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	4a04      	ldr	r2, [pc, #16]	; (8006f2c <FLASH_Erase_Sector+0x8c>)
 8006f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f1e:	6113      	str	r3, [r2, #16]
}
 8006f20:	bf00      	nop
 8006f22:	3714      	adds	r7, #20
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	40023c00 	.word	0x40023c00

08006f30 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006f30:	b480      	push	{r7}
 8006f32:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006f34:	4b20      	ldr	r3, [pc, #128]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d017      	beq.n	8006f70 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006f40:	4b1d      	ldr	r3, [pc, #116]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a1c      	ldr	r2, [pc, #112]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f46:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f4a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006f4c:	4b1a      	ldr	r3, [pc, #104]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a19      	ldr	r2, [pc, #100]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	4b17      	ldr	r3, [pc, #92]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a16      	ldr	r2, [pc, #88]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f62:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006f64:	4b14      	ldr	r3, [pc, #80]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a13      	ldr	r2, [pc, #76]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f6e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006f70:	4b11      	ldr	r3, [pc, #68]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d017      	beq.n	8006fac <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006f7c:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a0d      	ldr	r2, [pc, #52]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f86:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006f88:	4b0b      	ldr	r3, [pc, #44]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a0a      	ldr	r2, [pc, #40]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f8e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f92:	6013      	str	r3, [r2, #0]
 8006f94:	4b08      	ldr	r3, [pc, #32]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a07      	ldr	r2, [pc, #28]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006f9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f9e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006fa0:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a04      	ldr	r2, [pc, #16]	; (8006fb8 <FLASH_FlushCaches+0x88>)
 8006fa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006faa:	6013      	str	r3, [r2, #0]
  }
}
 8006fac:	bf00      	nop
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	40023c00 	.word	0x40023c00

08006fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b089      	sub	sp, #36	; 0x24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
 8006fd6:	e16b      	b.n	80072b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fd8:	2201      	movs	r2, #1
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	f040 815a 	bne.w	80072aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f003 0303 	and.w	r3, r3, #3
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d005      	beq.n	800700e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800700a:	2b02      	cmp	r3, #2
 800700c:	d130      	bne.n	8007070 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	2203      	movs	r2, #3
 800701a:	fa02 f303 	lsl.w	r3, r2, r3
 800701e:	43db      	mvns	r3, r3
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	4013      	ands	r3, r2
 8007024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	005b      	lsls	r3, r3, #1
 800702e:	fa02 f303 	lsl.w	r3, r2, r3
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	4313      	orrs	r3, r2
 8007036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007044:	2201      	movs	r2, #1
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	fa02 f303 	lsl.w	r3, r2, r3
 800704c:	43db      	mvns	r3, r3
 800704e:	69ba      	ldr	r2, [r7, #24]
 8007050:	4013      	ands	r3, r2
 8007052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	091b      	lsrs	r3, r3, #4
 800705a:	f003 0201 	and.w	r2, r3, #1
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	fa02 f303 	lsl.w	r3, r2, r3
 8007064:	69ba      	ldr	r2, [r7, #24]
 8007066:	4313      	orrs	r3, r2
 8007068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f003 0303 	and.w	r3, r3, #3
 8007078:	2b03      	cmp	r3, #3
 800707a:	d017      	beq.n	80070ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	2203      	movs	r2, #3
 8007088:	fa02 f303 	lsl.w	r3, r2, r3
 800708c:	43db      	mvns	r3, r3
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	4013      	ands	r3, r2
 8007092:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	005b      	lsls	r3, r3, #1
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	69ba      	ldr	r2, [r7, #24]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f003 0303 	and.w	r3, r3, #3
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d123      	bne.n	8007100 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	08da      	lsrs	r2, r3, #3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	3208      	adds	r2, #8
 80070c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	220f      	movs	r2, #15
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	43db      	mvns	r3, r3
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	4013      	ands	r3, r2
 80070da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	691a      	ldr	r2, [r3, #16]
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ec:	69ba      	ldr	r2, [r7, #24]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	08da      	lsrs	r2, r3, #3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	3208      	adds	r2, #8
 80070fa:	69b9      	ldr	r1, [r7, #24]
 80070fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	2203      	movs	r2, #3
 800710c:	fa02 f303 	lsl.w	r3, r2, r3
 8007110:	43db      	mvns	r3, r3
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	4013      	ands	r3, r2
 8007116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f003 0203 	and.w	r2, r3, #3
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	fa02 f303 	lsl.w	r3, r2, r3
 8007128:	69ba      	ldr	r2, [r7, #24]
 800712a:	4313      	orrs	r3, r2
 800712c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 80b4 	beq.w	80072aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	4b60      	ldr	r3, [pc, #384]	; (80072c8 <HAL_GPIO_Init+0x30c>)
 8007148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714a:	4a5f      	ldr	r2, [pc, #380]	; (80072c8 <HAL_GPIO_Init+0x30c>)
 800714c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007150:	6453      	str	r3, [r2, #68]	; 0x44
 8007152:	4b5d      	ldr	r3, [pc, #372]	; (80072c8 <HAL_GPIO_Init+0x30c>)
 8007154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800715a:	60fb      	str	r3, [r7, #12]
 800715c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800715e:	4a5b      	ldr	r2, [pc, #364]	; (80072cc <HAL_GPIO_Init+0x310>)
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	089b      	lsrs	r3, r3, #2
 8007164:	3302      	adds	r3, #2
 8007166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800716a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	f003 0303 	and.w	r3, r3, #3
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	220f      	movs	r2, #15
 8007176:	fa02 f303 	lsl.w	r3, r2, r3
 800717a:	43db      	mvns	r3, r3
 800717c:	69ba      	ldr	r2, [r7, #24]
 800717e:	4013      	ands	r3, r2
 8007180:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a52      	ldr	r2, [pc, #328]	; (80072d0 <HAL_GPIO_Init+0x314>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d02b      	beq.n	80071e2 <HAL_GPIO_Init+0x226>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a51      	ldr	r2, [pc, #324]	; (80072d4 <HAL_GPIO_Init+0x318>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d025      	beq.n	80071de <HAL_GPIO_Init+0x222>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a50      	ldr	r2, [pc, #320]	; (80072d8 <HAL_GPIO_Init+0x31c>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d01f      	beq.n	80071da <HAL_GPIO_Init+0x21e>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a4f      	ldr	r2, [pc, #316]	; (80072dc <HAL_GPIO_Init+0x320>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d019      	beq.n	80071d6 <HAL_GPIO_Init+0x21a>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a4e      	ldr	r2, [pc, #312]	; (80072e0 <HAL_GPIO_Init+0x324>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d013      	beq.n	80071d2 <HAL_GPIO_Init+0x216>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a4d      	ldr	r2, [pc, #308]	; (80072e4 <HAL_GPIO_Init+0x328>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d00d      	beq.n	80071ce <HAL_GPIO_Init+0x212>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a4c      	ldr	r2, [pc, #304]	; (80072e8 <HAL_GPIO_Init+0x32c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d007      	beq.n	80071ca <HAL_GPIO_Init+0x20e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a4b      	ldr	r2, [pc, #300]	; (80072ec <HAL_GPIO_Init+0x330>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d101      	bne.n	80071c6 <HAL_GPIO_Init+0x20a>
 80071c2:	2307      	movs	r3, #7
 80071c4:	e00e      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071c6:	2308      	movs	r3, #8
 80071c8:	e00c      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071ca:	2306      	movs	r3, #6
 80071cc:	e00a      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071ce:	2305      	movs	r3, #5
 80071d0:	e008      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071d2:	2304      	movs	r3, #4
 80071d4:	e006      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071d6:	2303      	movs	r3, #3
 80071d8:	e004      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071da:	2302      	movs	r3, #2
 80071dc:	e002      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071de:	2301      	movs	r3, #1
 80071e0:	e000      	b.n	80071e4 <HAL_GPIO_Init+0x228>
 80071e2:	2300      	movs	r3, #0
 80071e4:	69fa      	ldr	r2, [r7, #28]
 80071e6:	f002 0203 	and.w	r2, r2, #3
 80071ea:	0092      	lsls	r2, r2, #2
 80071ec:	4093      	lsls	r3, r2
 80071ee:	69ba      	ldr	r2, [r7, #24]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071f4:	4935      	ldr	r1, [pc, #212]	; (80072cc <HAL_GPIO_Init+0x310>)
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	089b      	lsrs	r3, r3, #2
 80071fa:	3302      	adds	r3, #2
 80071fc:	69ba      	ldr	r2, [r7, #24]
 80071fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007202:	4b3b      	ldr	r3, [pc, #236]	; (80072f0 <HAL_GPIO_Init+0x334>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	43db      	mvns	r3, r3
 800720c:	69ba      	ldr	r2, [r7, #24]
 800720e:	4013      	ands	r3, r2
 8007210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800721e:	69ba      	ldr	r2, [r7, #24]
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	4313      	orrs	r3, r2
 8007224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007226:	4a32      	ldr	r2, [pc, #200]	; (80072f0 <HAL_GPIO_Init+0x334>)
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800722c:	4b30      	ldr	r3, [pc, #192]	; (80072f0 <HAL_GPIO_Init+0x334>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	43db      	mvns	r3, r3
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	4013      	ands	r3, r2
 800723a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d003      	beq.n	8007250 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007248:	69ba      	ldr	r2, [r7, #24]
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	4313      	orrs	r3, r2
 800724e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007250:	4a27      	ldr	r2, [pc, #156]	; (80072f0 <HAL_GPIO_Init+0x334>)
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007256:	4b26      	ldr	r3, [pc, #152]	; (80072f0 <HAL_GPIO_Init+0x334>)
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	43db      	mvns	r3, r3
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	4013      	ands	r3, r2
 8007264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	4313      	orrs	r3, r2
 8007278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800727a:	4a1d      	ldr	r2, [pc, #116]	; (80072f0 <HAL_GPIO_Init+0x334>)
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007280:	4b1b      	ldr	r3, [pc, #108]	; (80072f0 <HAL_GPIO_Init+0x334>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	43db      	mvns	r3, r3
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	4013      	ands	r3, r2
 800728e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800729c:	69ba      	ldr	r2, [r7, #24]
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80072a4:	4a12      	ldr	r2, [pc, #72]	; (80072f0 <HAL_GPIO_Init+0x334>)
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	3301      	adds	r3, #1
 80072ae:	61fb      	str	r3, [r7, #28]
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	2b0f      	cmp	r3, #15
 80072b4:	f67f ae90 	bls.w	8006fd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072b8:	bf00      	nop
 80072ba:	bf00      	nop
 80072bc:	3724      	adds	r7, #36	; 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	40023800 	.word	0x40023800
 80072cc:	40013800 	.word	0x40013800
 80072d0:	40020000 	.word	0x40020000
 80072d4:	40020400 	.word	0x40020400
 80072d8:	40020800 	.word	0x40020800
 80072dc:	40020c00 	.word	0x40020c00
 80072e0:	40021000 	.word	0x40021000
 80072e4:	40021400 	.word	0x40021400
 80072e8:	40021800 	.word	0x40021800
 80072ec:	40021c00 	.word	0x40021c00
 80072f0:	40013c00 	.word	0x40013c00

080072f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	460b      	mov	r3, r1
 80072fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	691a      	ldr	r2, [r3, #16]
 8007304:	887b      	ldrh	r3, [r7, #2]
 8007306:	4013      	ands	r3, r2
 8007308:	2b00      	cmp	r3, #0
 800730a:	d002      	beq.n	8007312 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800730c:	2301      	movs	r3, #1
 800730e:	73fb      	strb	r3, [r7, #15]
 8007310:	e001      	b.n	8007316 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007312:	2300      	movs	r3, #0
 8007314:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007316:	7bfb      	ldrb	r3, [r7, #15]
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	460b      	mov	r3, r1
 800732e:	807b      	strh	r3, [r7, #2]
 8007330:	4613      	mov	r3, r2
 8007332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007334:	787b      	ldrb	r3, [r7, #1]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d003      	beq.n	8007342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800733a:	887a      	ldrh	r2, [r7, #2]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007340:	e003      	b.n	800734a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007342:	887b      	ldrh	r3, [r7, #2]
 8007344:	041a      	lsls	r2, r3, #16
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	619a      	str	r2, [r3, #24]
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007356:	b480      	push	{r7}
 8007358:	b085      	sub	sp, #20
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
 800735e:	460b      	mov	r3, r1
 8007360:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007368:	887a      	ldrh	r2, [r7, #2]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4013      	ands	r3, r2
 800736e:	041a      	lsls	r2, r3, #16
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	43d9      	mvns	r1, r3
 8007374:	887b      	ldrh	r3, [r7, #2]
 8007376:	400b      	ands	r3, r1
 8007378:	431a      	orrs	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	619a      	str	r2, [r3, #24]
}
 800737e:	bf00      	nop
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr
	...

0800738c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e12b      	b.n	80075f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d106      	bne.n	80073b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7fc fb50 	bl	8003a58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2224      	movs	r2, #36	; 0x24
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 0201 	bic.w	r2, r2, #1
 80073ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80073f0:	f002 fad4 	bl	800999c <HAL_RCC_GetPCLK1Freq>
 80073f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	4a81      	ldr	r2, [pc, #516]	; (8007600 <HAL_I2C_Init+0x274>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d807      	bhi.n	8007410 <HAL_I2C_Init+0x84>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	4a80      	ldr	r2, [pc, #512]	; (8007604 <HAL_I2C_Init+0x278>)
 8007404:	4293      	cmp	r3, r2
 8007406:	bf94      	ite	ls
 8007408:	2301      	movls	r3, #1
 800740a:	2300      	movhi	r3, #0
 800740c:	b2db      	uxtb	r3, r3
 800740e:	e006      	b.n	800741e <HAL_I2C_Init+0x92>
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	4a7d      	ldr	r2, [pc, #500]	; (8007608 <HAL_I2C_Init+0x27c>)
 8007414:	4293      	cmp	r3, r2
 8007416:	bf94      	ite	ls
 8007418:	2301      	movls	r3, #1
 800741a:	2300      	movhi	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d001      	beq.n	8007426 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e0e7      	b.n	80075f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4a78      	ldr	r2, [pc, #480]	; (800760c <HAL_I2C_Init+0x280>)
 800742a:	fba2 2303 	umull	r2, r3, r2, r3
 800742e:	0c9b      	lsrs	r3, r3, #18
 8007430:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68ba      	ldr	r2, [r7, #8]
 8007442:	430a      	orrs	r2, r1
 8007444:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6a1b      	ldr	r3, [r3, #32]
 800744c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	4a6a      	ldr	r2, [pc, #424]	; (8007600 <HAL_I2C_Init+0x274>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d802      	bhi.n	8007460 <HAL_I2C_Init+0xd4>
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	3301      	adds	r3, #1
 800745e:	e009      	b.n	8007474 <HAL_I2C_Init+0xe8>
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007466:	fb02 f303 	mul.w	r3, r2, r3
 800746a:	4a69      	ldr	r2, [pc, #420]	; (8007610 <HAL_I2C_Init+0x284>)
 800746c:	fba2 2303 	umull	r2, r3, r2, r3
 8007470:	099b      	lsrs	r3, r3, #6
 8007472:	3301      	adds	r3, #1
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	6812      	ldr	r2, [r2, #0]
 8007478:	430b      	orrs	r3, r1
 800747a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007486:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	495c      	ldr	r1, [pc, #368]	; (8007600 <HAL_I2C_Init+0x274>)
 8007490:	428b      	cmp	r3, r1
 8007492:	d819      	bhi.n	80074c8 <HAL_I2C_Init+0x13c>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	1e59      	subs	r1, r3, #1
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	fbb1 f3f3 	udiv	r3, r1, r3
 80074a2:	1c59      	adds	r1, r3, #1
 80074a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80074a8:	400b      	ands	r3, r1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d00a      	beq.n	80074c4 <HAL_I2C_Init+0x138>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	1e59      	subs	r1, r3, #1
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80074bc:	3301      	adds	r3, #1
 80074be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074c2:	e051      	b.n	8007568 <HAL_I2C_Init+0x1dc>
 80074c4:	2304      	movs	r3, #4
 80074c6:	e04f      	b.n	8007568 <HAL_I2C_Init+0x1dc>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d111      	bne.n	80074f4 <HAL_I2C_Init+0x168>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	1e58      	subs	r0, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6859      	ldr	r1, [r3, #4]
 80074d8:	460b      	mov	r3, r1
 80074da:	005b      	lsls	r3, r3, #1
 80074dc:	440b      	add	r3, r1
 80074de:	fbb0 f3f3 	udiv	r3, r0, r3
 80074e2:	3301      	adds	r3, #1
 80074e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	bf0c      	ite	eq
 80074ec:	2301      	moveq	r3, #1
 80074ee:	2300      	movne	r3, #0
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	e012      	b.n	800751a <HAL_I2C_Init+0x18e>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	1e58      	subs	r0, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6859      	ldr	r1, [r3, #4]
 80074fc:	460b      	mov	r3, r1
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	440b      	add	r3, r1
 8007502:	0099      	lsls	r1, r3, #2
 8007504:	440b      	add	r3, r1
 8007506:	fbb0 f3f3 	udiv	r3, r0, r3
 800750a:	3301      	adds	r3, #1
 800750c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007510:	2b00      	cmp	r3, #0
 8007512:	bf0c      	ite	eq
 8007514:	2301      	moveq	r3, #1
 8007516:	2300      	movne	r3, #0
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d001      	beq.n	8007522 <HAL_I2C_Init+0x196>
 800751e:	2301      	movs	r3, #1
 8007520:	e022      	b.n	8007568 <HAL_I2C_Init+0x1dc>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10e      	bne.n	8007548 <HAL_I2C_Init+0x1bc>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	1e58      	subs	r0, r3, #1
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6859      	ldr	r1, [r3, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	005b      	lsls	r3, r3, #1
 8007536:	440b      	add	r3, r1
 8007538:	fbb0 f3f3 	udiv	r3, r0, r3
 800753c:	3301      	adds	r3, #1
 800753e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007546:	e00f      	b.n	8007568 <HAL_I2C_Init+0x1dc>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	1e58      	subs	r0, r3, #1
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6859      	ldr	r1, [r3, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	0099      	lsls	r1, r3, #2
 8007558:	440b      	add	r3, r1
 800755a:	fbb0 f3f3 	udiv	r3, r0, r3
 800755e:	3301      	adds	r3, #1
 8007560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007568:	6879      	ldr	r1, [r7, #4]
 800756a:	6809      	ldr	r1, [r1, #0]
 800756c:	4313      	orrs	r3, r2
 800756e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	69da      	ldr	r2, [r3, #28]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	431a      	orrs	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	430a      	orrs	r2, r1
 800758a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007596:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	6911      	ldr	r1, [r2, #16]
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	68d2      	ldr	r2, [r2, #12]
 80075a2:	4311      	orrs	r1, r2
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6812      	ldr	r2, [r2, #0]
 80075a8:	430b      	orrs	r3, r1
 80075aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	695a      	ldr	r2, [r3, #20]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	431a      	orrs	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f042 0201 	orr.w	r2, r2, #1
 80075d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2220      	movs	r2, #32
 80075e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	000186a0 	.word	0x000186a0
 8007604:	001e847f 	.word	0x001e847f
 8007608:	003d08ff 	.word	0x003d08ff
 800760c:	431bde83 	.word	0x431bde83
 8007610:	10624dd3 	.word	0x10624dd3

08007614 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b088      	sub	sp, #32
 8007618:	af02      	add	r7, sp, #8
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	4608      	mov	r0, r1
 800761e:	4611      	mov	r1, r2
 8007620:	461a      	mov	r2, r3
 8007622:	4603      	mov	r3, r0
 8007624:	817b      	strh	r3, [r7, #10]
 8007626:	460b      	mov	r3, r1
 8007628:	813b      	strh	r3, [r7, #8]
 800762a:	4613      	mov	r3, r2
 800762c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800762e:	f7fe f891 	bl	8005754 <HAL_GetTick>
 8007632:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800763a:	b2db      	uxtb	r3, r3
 800763c:	2b20      	cmp	r3, #32
 800763e:	f040 80d9 	bne.w	80077f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	9300      	str	r3, [sp, #0]
 8007646:	2319      	movs	r3, #25
 8007648:	2201      	movs	r2, #1
 800764a:	496d      	ldr	r1, [pc, #436]	; (8007800 <HAL_I2C_Mem_Write+0x1ec>)
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 f971 	bl	8007934 <I2C_WaitOnFlagUntilTimeout>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d001      	beq.n	800765c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007658:	2302      	movs	r3, #2
 800765a:	e0cc      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007662:	2b01      	cmp	r3, #1
 8007664:	d101      	bne.n	800766a <HAL_I2C_Mem_Write+0x56>
 8007666:	2302      	movs	r3, #2
 8007668:	e0c5      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b01      	cmp	r3, #1
 800767e:	d007      	beq.n	8007690 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800769e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2221      	movs	r2, #33	; 0x21
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2240      	movs	r2, #64	; 0x40
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6a3a      	ldr	r2, [r7, #32]
 80076ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80076c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c6:	b29a      	uxth	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4a4d      	ldr	r2, [pc, #308]	; (8007804 <HAL_I2C_Mem_Write+0x1f0>)
 80076d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076d2:	88f8      	ldrh	r0, [r7, #6]
 80076d4:	893a      	ldrh	r2, [r7, #8]
 80076d6:	8979      	ldrh	r1, [r7, #10]
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	9301      	str	r3, [sp, #4]
 80076dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076de:	9300      	str	r3, [sp, #0]
 80076e0:	4603      	mov	r3, r0
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 f890 	bl	8007808 <I2C_RequestMemoryWrite>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d052      	beq.n	8007794 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e081      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f000 f9f2 	bl	8007ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00d      	beq.n	800771e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007706:	2b04      	cmp	r3, #4
 8007708:	d107      	bne.n	800771a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007718:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e06b      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007722:	781a      	ldrb	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772e:	1c5a      	adds	r2, r3, #1
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007738:	3b01      	subs	r3, #1
 800773a:	b29a      	uxth	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007744:	b29b      	uxth	r3, r3
 8007746:	3b01      	subs	r3, #1
 8007748:	b29a      	uxth	r2, r3
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	695b      	ldr	r3, [r3, #20]
 8007754:	f003 0304 	and.w	r3, r3, #4
 8007758:	2b04      	cmp	r3, #4
 800775a:	d11b      	bne.n	8007794 <HAL_I2C_Mem_Write+0x180>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007760:	2b00      	cmp	r3, #0
 8007762:	d017      	beq.n	8007794 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007768:	781a      	ldrb	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	1c5a      	adds	r2, r3, #1
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800777e:	3b01      	subs	r3, #1
 8007780:	b29a      	uxth	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800778a:	b29b      	uxth	r3, r3
 800778c:	3b01      	subs	r3, #1
 800778e:	b29a      	uxth	r2, r3
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1aa      	bne.n	80076f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f000 f9de 	bl	8007b62 <I2C_WaitOnBTFFlagUntilTimeout>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00d      	beq.n	80077c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b0:	2b04      	cmp	r3, #4
 80077b2:	d107      	bne.n	80077c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e016      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2220      	movs	r2, #32
 80077dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	e000      	b.n	80077f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077f4:	2302      	movs	r3, #2
  }
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	00100002 	.word	0x00100002
 8007804:	ffff0000 	.word	0xffff0000

08007808 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b088      	sub	sp, #32
 800780c:	af02      	add	r7, sp, #8
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	4608      	mov	r0, r1
 8007812:	4611      	mov	r1, r2
 8007814:	461a      	mov	r2, r3
 8007816:	4603      	mov	r3, r0
 8007818:	817b      	strh	r3, [r7, #10]
 800781a:	460b      	mov	r3, r1
 800781c:	813b      	strh	r3, [r7, #8]
 800781e:	4613      	mov	r3, r2
 8007820:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007830:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	2200      	movs	r2, #0
 800783a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f000 f878 	bl	8007934 <I2C_WaitOnFlagUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00d      	beq.n	8007866 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007858:	d103      	bne.n	8007862 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007860:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007862:	2303      	movs	r3, #3
 8007864:	e05f      	b.n	8007926 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007866:	897b      	ldrh	r3, [r7, #10]
 8007868:	b2db      	uxtb	r3, r3
 800786a:	461a      	mov	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007874:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007878:	6a3a      	ldr	r2, [r7, #32]
 800787a:	492d      	ldr	r1, [pc, #180]	; (8007930 <I2C_RequestMemoryWrite+0x128>)
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 f8b0 	bl	80079e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d001      	beq.n	800788c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e04c      	b.n	8007926 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800788c:	2300      	movs	r3, #0
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	695b      	ldr	r3, [r3, #20]
 8007896:	617b      	str	r3, [r7, #20]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	617b      	str	r3, [r7, #20]
 80078a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a4:	6a39      	ldr	r1, [r7, #32]
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 f91a 	bl	8007ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00d      	beq.n	80078ce <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b6:	2b04      	cmp	r3, #4
 80078b8:	d107      	bne.n	80078ca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e02b      	b.n	8007926 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80078ce:	88fb      	ldrh	r3, [r7, #6]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d105      	bne.n	80078e0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078d4:	893b      	ldrh	r3, [r7, #8]
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	611a      	str	r2, [r3, #16]
 80078de:	e021      	b.n	8007924 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80078e0:	893b      	ldrh	r3, [r7, #8]
 80078e2:	0a1b      	lsrs	r3, r3, #8
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	b2da      	uxtb	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078f0:	6a39      	ldr	r1, [r7, #32]
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f000 f8f4 	bl	8007ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00d      	beq.n	800791a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007902:	2b04      	cmp	r3, #4
 8007904:	d107      	bne.n	8007916 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007914:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e005      	b.n	8007926 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800791a:	893b      	ldrh	r3, [r7, #8]
 800791c:	b2da      	uxtb	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3718      	adds	r7, #24
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	00010002 	.word	0x00010002

08007934 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	603b      	str	r3, [r7, #0]
 8007940:	4613      	mov	r3, r2
 8007942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007944:	e025      	b.n	8007992 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794c:	d021      	beq.n	8007992 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800794e:	f7fd ff01 	bl	8005754 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	683a      	ldr	r2, [r7, #0]
 800795a:	429a      	cmp	r2, r3
 800795c:	d302      	bcc.n	8007964 <I2C_WaitOnFlagUntilTimeout+0x30>
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d116      	bne.n	8007992 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2220      	movs	r2, #32
 800796e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797e:	f043 0220 	orr.w	r2, r3, #32
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	e023      	b.n	80079da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	0c1b      	lsrs	r3, r3, #16
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	d10d      	bne.n	80079b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	43da      	mvns	r2, r3
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4013      	ands	r3, r2
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	bf0c      	ite	eq
 80079ae:	2301      	moveq	r3, #1
 80079b0:	2300      	movne	r3, #0
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	461a      	mov	r2, r3
 80079b6:	e00c      	b.n	80079d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	43da      	mvns	r2, r3
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4013      	ands	r3, r2
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	bf0c      	ite	eq
 80079ca:	2301      	moveq	r3, #1
 80079cc:	2300      	movne	r3, #0
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	461a      	mov	r2, r3
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d0b6      	beq.n	8007946 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3710      	adds	r7, #16
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b084      	sub	sp, #16
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	60f8      	str	r0, [r7, #12]
 80079ea:	60b9      	str	r1, [r7, #8]
 80079ec:	607a      	str	r2, [r7, #4]
 80079ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079f0:	e051      	b.n	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a00:	d123      	bne.n	8007a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a10:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007a1a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a36:	f043 0204 	orr.w	r2, r3, #4
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e046      	b.n	8007ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a50:	d021      	beq.n	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a52:	f7fd fe7f 	bl	8005754 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d302      	bcc.n	8007a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d116      	bne.n	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a82:	f043 0220 	orr.w	r2, r3, #32
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e020      	b.n	8007ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	0c1b      	lsrs	r3, r3, #16
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d10c      	bne.n	8007aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695b      	ldr	r3, [r3, #20]
 8007aa6:	43da      	mvns	r2, r3
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	4013      	ands	r3, r2
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	bf14      	ite	ne
 8007ab2:	2301      	movne	r3, #1
 8007ab4:	2300      	moveq	r3, #0
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	e00b      	b.n	8007ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	43da      	mvns	r2, r3
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bf14      	ite	ne
 8007acc:	2301      	movne	r3, #1
 8007ace:	2300      	moveq	r3, #0
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d18d      	bne.n	80079f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3710      	adds	r7, #16
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007aec:	e02d      	b.n	8007b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f000 f878 	bl	8007be4 <I2C_IsAcknowledgeFailed>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e02d      	b.n	8007b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b04:	d021      	beq.n	8007b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b06:	f7fd fe25 	bl	8005754 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d302      	bcc.n	8007b1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d116      	bne.n	8007b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2220      	movs	r2, #32
 8007b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b36:	f043 0220 	orr.w	r2, r3, #32
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e007      	b.n	8007b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b54:	2b80      	cmp	r3, #128	; 0x80
 8007b56:	d1ca      	bne.n	8007aee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}

08007b62 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b084      	sub	sp, #16
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	60f8      	str	r0, [r7, #12]
 8007b6a:	60b9      	str	r1, [r7, #8]
 8007b6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b6e:	e02d      	b.n	8007bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f000 f837 	bl	8007be4 <I2C_IsAcknowledgeFailed>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d001      	beq.n	8007b80 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e02d      	b.n	8007bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b86:	d021      	beq.n	8007bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b88:	f7fd fde4 	bl	8005754 <HAL_GetTick>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	68ba      	ldr	r2, [r7, #8]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d302      	bcc.n	8007b9e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d116      	bne.n	8007bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb8:	f043 0220 	orr.w	r2, r3, #32
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e007      	b.n	8007bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	f003 0304 	and.w	r3, r3, #4
 8007bd6:	2b04      	cmp	r3, #4
 8007bd8:	d1ca      	bne.n	8007b70 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bda:	2300      	movs	r3, #0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bfa:	d11b      	bne.n	8007c34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c20:	f043 0204 	orr.w	r2, r3, #4
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e000      	b.n	8007c36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c44:	b08f      	sub	sp, #60	; 0x3c
 8007c46:	af0a      	add	r7, sp, #40	; 0x28
 8007c48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e10f      	b.n	8007e74 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f00b faba 	bl	80131e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2203      	movs	r2, #3
 8007c78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f004 ffc5 	bl	800cc22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	603b      	str	r3, [r7, #0]
 8007c9e:	687e      	ldr	r6, [r7, #4]
 8007ca0:	466d      	mov	r5, sp
 8007ca2:	f106 0410 	add.w	r4, r6, #16
 8007ca6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ca8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007cb2:	e885 0003 	stmia.w	r5, {r0, r1}
 8007cb6:	1d33      	adds	r3, r6, #4
 8007cb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007cba:	6838      	ldr	r0, [r7, #0]
 8007cbc:	f004 fe9c 	bl	800c9f8 <USB_CoreInit>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d005      	beq.n	8007cd2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e0d0      	b.n	8007e74 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f004 ffb3 	bl	800cc44 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cde:	2300      	movs	r3, #0
 8007ce0:	73fb      	strb	r3, [r7, #15]
 8007ce2:	e04a      	b.n	8007d7a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007ce4:	7bfa      	ldrb	r2, [r7, #15]
 8007ce6:	6879      	ldr	r1, [r7, #4]
 8007ce8:	4613      	mov	r3, r2
 8007cea:	00db      	lsls	r3, r3, #3
 8007cec:	4413      	add	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	440b      	add	r3, r1
 8007cf2:	333d      	adds	r3, #61	; 0x3d
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007cf8:	7bfa      	ldrb	r2, [r7, #15]
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	00db      	lsls	r3, r3, #3
 8007d00:	4413      	add	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	440b      	add	r3, r1
 8007d06:	333c      	adds	r3, #60	; 0x3c
 8007d08:	7bfa      	ldrb	r2, [r7, #15]
 8007d0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007d0c:	7bfa      	ldrb	r2, [r7, #15]
 8007d0e:	7bfb      	ldrb	r3, [r7, #15]
 8007d10:	b298      	uxth	r0, r3
 8007d12:	6879      	ldr	r1, [r7, #4]
 8007d14:	4613      	mov	r3, r2
 8007d16:	00db      	lsls	r3, r3, #3
 8007d18:	4413      	add	r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	440b      	add	r3, r1
 8007d1e:	3344      	adds	r3, #68	; 0x44
 8007d20:	4602      	mov	r2, r0
 8007d22:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d24:	7bfa      	ldrb	r2, [r7, #15]
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	00db      	lsls	r3, r3, #3
 8007d2c:	4413      	add	r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	3340      	adds	r3, #64	; 0x40
 8007d34:	2200      	movs	r2, #0
 8007d36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d38:	7bfa      	ldrb	r2, [r7, #15]
 8007d3a:	6879      	ldr	r1, [r7, #4]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	00db      	lsls	r3, r3, #3
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	440b      	add	r3, r1
 8007d46:	3348      	adds	r3, #72	; 0x48
 8007d48:	2200      	movs	r2, #0
 8007d4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d4c:	7bfa      	ldrb	r2, [r7, #15]
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	334c      	adds	r3, #76	; 0x4c
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d60:	7bfa      	ldrb	r2, [r7, #15]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	4613      	mov	r3, r2
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4413      	add	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	3354      	adds	r3, #84	; 0x54
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d74:	7bfb      	ldrb	r3, [r7, #15]
 8007d76:	3301      	adds	r3, #1
 8007d78:	73fb      	strb	r3, [r7, #15]
 8007d7a:	7bfa      	ldrb	r2, [r7, #15]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d3af      	bcc.n	8007ce4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d84:	2300      	movs	r3, #0
 8007d86:	73fb      	strb	r3, [r7, #15]
 8007d88:	e044      	b.n	8007e14 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007d8a:	7bfa      	ldrb	r2, [r7, #15]
 8007d8c:	6879      	ldr	r1, [r7, #4]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	00db      	lsls	r3, r3, #3
 8007d92:	4413      	add	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	440b      	add	r3, r1
 8007d98:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007da0:	7bfa      	ldrb	r2, [r7, #15]
 8007da2:	6879      	ldr	r1, [r7, #4]
 8007da4:	4613      	mov	r3, r2
 8007da6:	00db      	lsls	r3, r3, #3
 8007da8:	4413      	add	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	440b      	add	r3, r1
 8007dae:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8007db2:	7bfa      	ldrb	r2, [r7, #15]
 8007db4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007db6:	7bfa      	ldrb	r2, [r7, #15]
 8007db8:	6879      	ldr	r1, [r7, #4]
 8007dba:	4613      	mov	r3, r2
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	4413      	add	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	440b      	add	r3, r1
 8007dc4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007dc8:	2200      	movs	r2, #0
 8007dca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007dcc:	7bfa      	ldrb	r2, [r7, #15]
 8007dce:	6879      	ldr	r1, [r7, #4]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	00db      	lsls	r3, r3, #3
 8007dd4:	4413      	add	r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	440b      	add	r3, r1
 8007dda:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007dde:	2200      	movs	r2, #0
 8007de0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007de2:	7bfa      	ldrb	r2, [r7, #15]
 8007de4:	6879      	ldr	r1, [r7, #4]
 8007de6:	4613      	mov	r3, r2
 8007de8:	00db      	lsls	r3, r3, #3
 8007dea:	4413      	add	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	440b      	add	r3, r1
 8007df0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007df4:	2200      	movs	r2, #0
 8007df6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007df8:	7bfa      	ldrb	r2, [r7, #15]
 8007dfa:	6879      	ldr	r1, [r7, #4]
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	4413      	add	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	440b      	add	r3, r1
 8007e06:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e0e:	7bfb      	ldrb	r3, [r7, #15]
 8007e10:	3301      	adds	r3, #1
 8007e12:	73fb      	strb	r3, [r7, #15]
 8007e14:	7bfa      	ldrb	r2, [r7, #15]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d3b5      	bcc.n	8007d8a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	603b      	str	r3, [r7, #0]
 8007e24:	687e      	ldr	r6, [r7, #4]
 8007e26:	466d      	mov	r5, sp
 8007e28:	f106 0410 	add.w	r4, r6, #16
 8007e2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e34:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007e38:	e885 0003 	stmia.w	r5, {r0, r1}
 8007e3c:	1d33      	adds	r3, r6, #4
 8007e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e40:	6838      	ldr	r0, [r7, #0]
 8007e42:	f004 ff4b 	bl	800ccdc <USB_DevInit>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d005      	beq.n	8007e58 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e00d      	b.n	8007e74 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f006 f89a 	bl	800dfa6 <USB_DevDisconnect>

  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007e7c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_PCD_Start+0x1c>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e020      	b.n	8007eda <HAL_PCD_Start+0x5e>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d109      	bne.n	8007ebc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d005      	beq.n	8007ebc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f004 fe9d 	bl	800cc00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f006 f84a 	bl	800df64 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007ee2:	b590      	push	{r4, r7, lr}
 8007ee4:	b08d      	sub	sp, #52	; 0x34
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f006 f908 	bl	800e10e <USB_GetMode>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f040 848a 	bne.w	800881a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f006 f86c 	bl	800dfe8 <USB_ReadInterrupts>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 8480 	beq.w	8008818 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	0a1b      	lsrs	r3, r3, #8
 8007f22:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4618      	mov	r0, r3
 8007f32:	f006 f859 	bl	800dfe8 <USB_ReadInterrupts>
 8007f36:	4603      	mov	r3, r0
 8007f38:	f003 0302 	and.w	r3, r3, #2
 8007f3c:	2b02      	cmp	r3, #2
 8007f3e:	d107      	bne.n	8007f50 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	695a      	ldr	r2, [r3, #20]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f002 0202 	and.w	r2, r2, #2
 8007f4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4618      	mov	r0, r3
 8007f56:	f006 f847 	bl	800dfe8 <USB_ReadInterrupts>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	f003 0310 	and.w	r3, r3, #16
 8007f60:	2b10      	cmp	r3, #16
 8007f62:	d161      	bne.n	8008028 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	699a      	ldr	r2, [r3, #24]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f022 0210 	bic.w	r2, r2, #16
 8007f72:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	6a1b      	ldr	r3, [r3, #32]
 8007f78:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	f003 020f 	and.w	r2, r3, #15
 8007f80:	4613      	mov	r3, r2
 8007f82:	00db      	lsls	r3, r3, #3
 8007f84:	4413      	add	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	4413      	add	r3, r2
 8007f90:	3304      	adds	r3, #4
 8007f92:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	0c5b      	lsrs	r3, r3, #17
 8007f98:	f003 030f 	and.w	r3, r3, #15
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d124      	bne.n	8007fea <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007fa0:	69ba      	ldr	r2, [r7, #24]
 8007fa2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d035      	beq.n	8008018 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	091b      	lsrs	r3, r3, #4
 8007fb4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	6a38      	ldr	r0, [r7, #32]
 8007fc0:	f005 fe7e 	bl	800dcc0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	091b      	lsrs	r3, r3, #4
 8007fcc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fd0:	441a      	add	r2, r3
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	6a1a      	ldr	r2, [r3, #32]
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	091b      	lsrs	r3, r3, #4
 8007fde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fe2:	441a      	add	r2, r3
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	621a      	str	r2, [r3, #32]
 8007fe8:	e016      	b.n	8008018 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	0c5b      	lsrs	r3, r3, #17
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	2b06      	cmp	r3, #6
 8007ff4:	d110      	bne.n	8008018 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007ffc:	2208      	movs	r2, #8
 8007ffe:	4619      	mov	r1, r3
 8008000:	6a38      	ldr	r0, [r7, #32]
 8008002:	f005 fe5d 	bl	800dcc0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	091b      	lsrs	r3, r3, #4
 800800e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008012:	441a      	add	r2, r3
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699a      	ldr	r2, [r3, #24]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0210 	orr.w	r2, r2, #16
 8008026:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4618      	mov	r0, r3
 800802e:	f005 ffdb 	bl	800dfe8 <USB_ReadInterrupts>
 8008032:	4603      	mov	r3, r0
 8008034:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008038:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800803c:	f040 80a7 	bne.w	800818e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008040:	2300      	movs	r3, #0
 8008042:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4618      	mov	r0, r3
 800804a:	f005 ffe0 	bl	800e00e <USB_ReadDevAllOutEpInterrupt>
 800804e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008050:	e099      	b.n	8008186 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 808e 	beq.w	800817a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008064:	b2d2      	uxtb	r2, r2
 8008066:	4611      	mov	r1, r2
 8008068:	4618      	mov	r0, r3
 800806a:	f006 f804 	bl	800e076 <USB_ReadDevOutEPInterrupt>
 800806e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00c      	beq.n	8008094 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	4413      	add	r3, r2
 8008082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008086:	461a      	mov	r2, r3
 8008088:	2301      	movs	r3, #1
 800808a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800808c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fec2 	bl	8008e18 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	f003 0308 	and.w	r3, r3, #8
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00c      	beq.n	80080b8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800809e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a0:	015a      	lsls	r2, r3, #5
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	4413      	add	r3, r2
 80080a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080aa:	461a      	mov	r2, r3
 80080ac:	2308      	movs	r3, #8
 80080ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80080b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 ff98 	bl	8008fe8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f003 0310 	and.w	r3, r3, #16
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d008      	beq.n	80080d4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80080c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ce:	461a      	mov	r2, r3
 80080d0:	2310      	movs	r3, #16
 80080d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d030      	beq.n	8008140 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80080de:	6a3b      	ldr	r3, [r7, #32]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080e6:	2b80      	cmp	r3, #128	; 0x80
 80080e8:	d109      	bne.n	80080fe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	69fa      	ldr	r2, [r7, #28]
 80080f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80080fc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80080fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008100:	4613      	mov	r3, r2
 8008102:	00db      	lsls	r3, r3, #3
 8008104:	4413      	add	r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	4413      	add	r3, r2
 8008110:	3304      	adds	r3, #4
 8008112:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	78db      	ldrb	r3, [r3, #3]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d108      	bne.n	800812e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	2200      	movs	r2, #0
 8008120:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008124:	b2db      	uxtb	r3, r3
 8008126:	4619      	mov	r1, r3
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f00b f963 	bl	80133f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800812e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	4413      	add	r3, r2
 8008136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800813a:	461a      	mov	r2, r3
 800813c:	2302      	movs	r3, #2
 800813e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d008      	beq.n	800815c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814c:	015a      	lsls	r2, r3, #5
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	4413      	add	r3, r2
 8008152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008156:	461a      	mov	r2, r3
 8008158:	2320      	movs	r3, #32
 800815a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d009      	beq.n	800817a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008168:	015a      	lsls	r2, r3, #5
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	4413      	add	r3, r2
 800816e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008172:	461a      	mov	r2, r3
 8008174:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008178:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	3301      	adds	r3, #1
 800817e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008182:	085b      	lsrs	r3, r3, #1
 8008184:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008188:	2b00      	cmp	r3, #0
 800818a:	f47f af62 	bne.w	8008052 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4618      	mov	r0, r3
 8008194:	f005 ff28 	bl	800dfe8 <USB_ReadInterrupts>
 8008198:	4603      	mov	r3, r0
 800819a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800819e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081a2:	f040 80db 	bne.w	800835c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4618      	mov	r0, r3
 80081ac:	f005 ff49 	bl	800e042 <USB_ReadDevAllInEpInterrupt>
 80081b0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80081b6:	e0cd      	b.n	8008354 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80081b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f000 80c2 	beq.w	8008348 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ca:	b2d2      	uxtb	r2, r2
 80081cc:	4611      	mov	r1, r2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f005 ff6f 	bl	800e0b2 <USB_ReadDevInEPInterrupt>
 80081d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	f003 0301 	and.w	r3, r3, #1
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d057      	beq.n	8008290 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80081e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e2:	f003 030f 	and.w	r3, r3, #15
 80081e6:	2201      	movs	r2, #1
 80081e8:	fa02 f303 	lsl.w	r3, r2, r3
 80081ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	43db      	mvns	r3, r3
 80081fa:	69f9      	ldr	r1, [r7, #28]
 80081fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008200:	4013      	ands	r3, r2
 8008202:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008210:	461a      	mov	r2, r3
 8008212:	2301      	movs	r3, #1
 8008214:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b01      	cmp	r3, #1
 800821c:	d132      	bne.n	8008284 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008222:	4613      	mov	r3, r2
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	4413      	add	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	440b      	add	r3, r1
 800822c:	334c      	adds	r3, #76	; 0x4c
 800822e:	6819      	ldr	r1, [r3, #0]
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008234:	4613      	mov	r3, r2
 8008236:	00db      	lsls	r3, r3, #3
 8008238:	4413      	add	r3, r2
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	4403      	add	r3, r0
 800823e:	3348      	adds	r3, #72	; 0x48
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4419      	add	r1, r3
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008248:	4613      	mov	r3, r2
 800824a:	00db      	lsls	r3, r3, #3
 800824c:	4413      	add	r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4403      	add	r3, r0
 8008252:	334c      	adds	r3, #76	; 0x4c
 8008254:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008258:	2b00      	cmp	r3, #0
 800825a:	d113      	bne.n	8008284 <HAL_PCD_IRQHandler+0x3a2>
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008260:	4613      	mov	r3, r2
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	4413      	add	r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	440b      	add	r3, r1
 800826a:	3354      	adds	r3, #84	; 0x54
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d108      	bne.n	8008284 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6818      	ldr	r0, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800827c:	461a      	mov	r2, r3
 800827e:	2101      	movs	r1, #1
 8008280:	f005 ff76 	bl	800e170 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008286:	b2db      	uxtb	r3, r3
 8008288:	4619      	mov	r1, r3
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f00b f82d 	bl	80132ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	f003 0308 	and.w	r3, r3, #8
 8008296:	2b00      	cmp	r3, #0
 8008298:	d008      	beq.n	80082ac <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800829a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829c:	015a      	lsls	r2, r3, #5
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	4413      	add	r3, r2
 80082a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a6:	461a      	mov	r2, r3
 80082a8:	2308      	movs	r3, #8
 80082aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f003 0310 	and.w	r3, r3, #16
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d008      	beq.n	80082c8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80082b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b8:	015a      	lsls	r2, r3, #5
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	4413      	add	r3, r2
 80082be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c2:	461a      	mov	r2, r3
 80082c4:	2310      	movs	r3, #16
 80082c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d008      	beq.n	80082e4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d4:	015a      	lsls	r2, r3, #5
 80082d6:	69fb      	ldr	r3, [r7, #28]
 80082d8:	4413      	add	r3, r2
 80082da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082de:	461a      	mov	r2, r3
 80082e0:	2340      	movs	r3, #64	; 0x40
 80082e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	f003 0302 	and.w	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d023      	beq.n	8008336 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80082ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80082f0:	6a38      	ldr	r0, [r7, #32]
 80082f2:	f004 fe57 	bl	800cfa4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80082f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4413      	add	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	3338      	adds	r3, #56	; 0x38
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	4413      	add	r3, r2
 8008306:	3304      	adds	r3, #4
 8008308:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	78db      	ldrb	r3, [r3, #3]
 800830e:	2b01      	cmp	r3, #1
 8008310:	d108      	bne.n	8008324 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	2200      	movs	r2, #0
 8008316:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831a:	b2db      	uxtb	r3, r3
 800831c:	4619      	mov	r1, r3
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f00b f87a 	bl	8013418 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008326:	015a      	lsls	r2, r3, #5
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	4413      	add	r3, r2
 800832c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008330:	461a      	mov	r2, r3
 8008332:	2302      	movs	r3, #2
 8008334:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800833c:	2b00      	cmp	r3, #0
 800833e:	d003      	beq.n	8008348 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008340:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fcdb 	bl	8008cfe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834a:	3301      	adds	r3, #1
 800834c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800834e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008350:	085b      	lsrs	r3, r3, #1
 8008352:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008356:	2b00      	cmp	r3, #0
 8008358:	f47f af2e 	bne.w	80081b8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4618      	mov	r0, r3
 8008362:	f005 fe41 	bl	800dfe8 <USB_ReadInterrupts>
 8008366:	4603      	mov	r3, r0
 8008368:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800836c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008370:	d122      	bne.n	80083b8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	69fa      	ldr	r2, [r7, #28]
 800837c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008380:	f023 0301 	bic.w	r3, r3, #1
 8008384:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800838c:	2b01      	cmp	r3, #1
 800838e:	d108      	bne.n	80083a2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008398:	2100      	movs	r1, #0
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fec2 	bl	8009124 <HAL_PCDEx_LPM_Callback>
 80083a0:	e002      	b.n	80083a8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f00b f818 	bl	80133d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	695a      	ldr	r2, [r3, #20]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80083b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4618      	mov	r0, r3
 80083be:	f005 fe13 	bl	800dfe8 <USB_ReadInterrupts>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083cc:	d112      	bne.n	80083f4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d102      	bne.n	80083e4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f00a ffd4 	bl	801338c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	695a      	ldr	r2, [r3, #20]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80083f2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4618      	mov	r0, r3
 80083fa:	f005 fdf5 	bl	800dfe8 <USB_ReadInterrupts>
 80083fe:	4603      	mov	r3, r0
 8008400:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008404:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008408:	f040 80b7 	bne.w	800857a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	69fa      	ldr	r2, [r7, #28]
 8008416:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800841a:	f023 0301 	bic.w	r3, r3, #1
 800841e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2110      	movs	r1, #16
 8008426:	4618      	mov	r0, r3
 8008428:	f004 fdbc 	bl	800cfa4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800842c:	2300      	movs	r3, #0
 800842e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008430:	e046      	b.n	80084c0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	4413      	add	r3, r2
 800843a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800843e:	461a      	mov	r2, r3
 8008440:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008444:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008448:	015a      	lsls	r2, r3, #5
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	4413      	add	r3, r2
 800844e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008456:	0151      	lsls	r1, r2, #5
 8008458:	69fa      	ldr	r2, [r7, #28]
 800845a:	440a      	add	r2, r1
 800845c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008460:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008464:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	4413      	add	r3, r2
 800846e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008472:	461a      	mov	r2, r3
 8008474:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008478:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847c:	015a      	lsls	r2, r3, #5
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	4413      	add	r3, r2
 8008482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800848a:	0151      	lsls	r1, r2, #5
 800848c:	69fa      	ldr	r2, [r7, #28]
 800848e:	440a      	add	r2, r1
 8008490:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008494:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008498:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800849a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800849c:	015a      	lsls	r2, r3, #5
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	4413      	add	r3, r2
 80084a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084aa:	0151      	lsls	r1, r2, #5
 80084ac:	69fa      	ldr	r2, [r7, #28]
 80084ae:	440a      	add	r2, r1
 80084b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084b4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084bc:	3301      	adds	r3, #1
 80084be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d3b3      	bcc.n	8008432 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	69fa      	ldr	r2, [r7, #28]
 80084d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084d8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80084dc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d016      	beq.n	8008514 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084f0:	69fa      	ldr	r2, [r7, #28]
 80084f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084f6:	f043 030b 	orr.w	r3, r3, #11
 80084fa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008506:	69fa      	ldr	r2, [r7, #28]
 8008508:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800850c:	f043 030b 	orr.w	r3, r3, #11
 8008510:	6453      	str	r3, [r2, #68]	; 0x44
 8008512:	e015      	b.n	8008540 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	69fa      	ldr	r2, [r7, #28]
 800851e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008522:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008526:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800852a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	69fa      	ldr	r2, [r7, #28]
 8008536:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800853a:	f043 030b 	orr.w	r3, r3, #11
 800853e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800854e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008552:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008564:	461a      	mov	r2, r3
 8008566:	f005 fe03 	bl	800e170 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	695a      	ldr	r2, [r3, #20]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008578:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4618      	mov	r0, r3
 8008580:	f005 fd32 	bl	800dfe8 <USB_ReadInterrupts>
 8008584:	4603      	mov	r3, r0
 8008586:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800858a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800858e:	d124      	bne.n	80085da <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4618      	mov	r0, r3
 8008596:	f005 fdc8 	bl	800e12a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4618      	mov	r0, r3
 80085a0:	f004 fd7d 	bl	800d09e <USB_GetDevSpeed>
 80085a4:	4603      	mov	r3, r0
 80085a6:	461a      	mov	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681c      	ldr	r4, [r3, #0]
 80085b0:	f001 f9e8 	bl	8009984 <HAL_RCC_GetHCLKFreq>
 80085b4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	461a      	mov	r2, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	f004 fa7c 	bl	800cabc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f00a feb8 	bl	801333a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	695a      	ldr	r2, [r3, #20]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80085d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4618      	mov	r0, r3
 80085e0:	f005 fd02 	bl	800dfe8 <USB_ReadInterrupts>
 80085e4:	4603      	mov	r3, r0
 80085e6:	f003 0308 	and.w	r3, r3, #8
 80085ea:	2b08      	cmp	r3, #8
 80085ec:	d10a      	bne.n	8008604 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f00a fe95 	bl	801331e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	695a      	ldr	r2, [r3, #20]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f002 0208 	and.w	r2, r2, #8
 8008602:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4618      	mov	r0, r3
 800860a:	f005 fced 	bl	800dfe8 <USB_ReadInterrupts>
 800860e:	4603      	mov	r3, r0
 8008610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008614:	2b80      	cmp	r3, #128	; 0x80
 8008616:	d122      	bne.n	800865e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008618:	6a3b      	ldr	r3, [r7, #32]
 800861a:	699b      	ldr	r3, [r3, #24]
 800861c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008624:	2301      	movs	r3, #1
 8008626:	627b      	str	r3, [r7, #36]	; 0x24
 8008628:	e014      	b.n	8008654 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800862a:	6879      	ldr	r1, [r7, #4]
 800862c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800862e:	4613      	mov	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	4413      	add	r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	2b01      	cmp	r3, #1
 8008640:	d105      	bne.n	800864e <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008644:	b2db      	uxtb	r3, r3
 8008646:	4619      	mov	r1, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fb27 	bl	8008c9c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800864e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008650:	3301      	adds	r3, #1
 8008652:	627b      	str	r3, [r7, #36]	; 0x24
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800865a:	429a      	cmp	r2, r3
 800865c:	d3e5      	bcc.n	800862a <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4618      	mov	r0, r3
 8008664:	f005 fcc0 	bl	800dfe8 <USB_ReadInterrupts>
 8008668:	4603      	mov	r3, r0
 800866a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800866e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008672:	d13b      	bne.n	80086ec <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008674:	2301      	movs	r3, #1
 8008676:	627b      	str	r3, [r7, #36]	; 0x24
 8008678:	e02b      	b.n	80086d2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800867a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800868a:	6879      	ldr	r1, [r7, #4]
 800868c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800868e:	4613      	mov	r3, r2
 8008690:	00db      	lsls	r3, r3, #3
 8008692:	4413      	add	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	440b      	add	r3, r1
 8008698:	3340      	adds	r3, #64	; 0x40
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b01      	cmp	r3, #1
 800869e:	d115      	bne.n	80086cc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80086a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	da12      	bge.n	80086cc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086aa:	4613      	mov	r3, r2
 80086ac:	00db      	lsls	r3, r3, #3
 80086ae:	4413      	add	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	440b      	add	r3, r1
 80086b4:	333f      	adds	r3, #63	; 0x3f
 80086b6:	2201      	movs	r2, #1
 80086b8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80086ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fae8 	bl	8008c9c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80086cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ce:	3301      	adds	r3, #1
 80086d0:	627b      	str	r3, [r7, #36]	; 0x24
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d8:	429a      	cmp	r2, r3
 80086da:	d3ce      	bcc.n	800867a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	695a      	ldr	r2, [r3, #20]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80086ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f005 fc79 	bl	800dfe8 <USB_ReadInterrupts>
 80086f6:	4603      	mov	r3, r0
 80086f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008700:	d155      	bne.n	80087ae <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008702:	2301      	movs	r3, #1
 8008704:	627b      	str	r3, [r7, #36]	; 0x24
 8008706:	e045      	b.n	8008794 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	4413      	add	r3, r2
 8008710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008718:	6879      	ldr	r1, [r7, #4]
 800871a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800871c:	4613      	mov	r3, r2
 800871e:	00db      	lsls	r3, r3, #3
 8008720:	4413      	add	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	440b      	add	r3, r1
 8008726:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d12e      	bne.n	800878e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008730:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008732:	2b00      	cmp	r3, #0
 8008734:	da2b      	bge.n	800878e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008742:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008746:	429a      	cmp	r2, r3
 8008748:	d121      	bne.n	800878e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800874e:	4613      	mov	r3, r2
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	4413      	add	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	440b      	add	r3, r1
 8008758:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800875c:	2201      	movs	r2, #1
 800875e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008760:	6a3b      	ldr	r3, [r7, #32]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008768:	6a3b      	ldr	r3, [r7, #32]
 800876a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800876c:	6a3b      	ldr	r3, [r7, #32]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10a      	bne.n	800878e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	69fa      	ldr	r2, [r7, #28]
 8008782:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800878a:	6053      	str	r3, [r2, #4]
            break;
 800878c:	e007      	b.n	800879e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800878e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008790:	3301      	adds	r3, #1
 8008792:	627b      	str	r3, [r7, #36]	; 0x24
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800879a:	429a      	cmp	r2, r3
 800879c:	d3b4      	bcc.n	8008708 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	695a      	ldr	r2, [r3, #20]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80087ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4618      	mov	r0, r3
 80087b4:	f005 fc18 	bl	800dfe8 <USB_ReadInterrupts>
 80087b8:	4603      	mov	r3, r0
 80087ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087c2:	d10a      	bne.n	80087da <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f00a fe39 	bl	801343c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	695a      	ldr	r2, [r3, #20]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80087d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4618      	mov	r0, r3
 80087e0:	f005 fc02 	bl	800dfe8 <USB_ReadInterrupts>
 80087e4:	4603      	mov	r3, r0
 80087e6:	f003 0304 	and.w	r3, r3, #4
 80087ea:	2b04      	cmp	r3, #4
 80087ec:	d115      	bne.n	800881a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	f003 0304 	and.w	r3, r3, #4
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d002      	beq.n	8008806 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f00a fe29 	bl	8013458 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6859      	ldr	r1, [r3, #4]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
 8008816:	e000      	b.n	800881a <HAL_PCD_IRQHandler+0x938>
      return;
 8008818:	bf00      	nop
    }
  }
}
 800881a:	3734      	adds	r7, #52	; 0x34
 800881c:	46bd      	mov	sp, r7
 800881e:	bd90      	pop	{r4, r7, pc}

08008820 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	460b      	mov	r3, r1
 800882a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008832:	2b01      	cmp	r3, #1
 8008834:	d101      	bne.n	800883a <HAL_PCD_SetAddress+0x1a>
 8008836:	2302      	movs	r3, #2
 8008838:	e013      	b.n	8008862 <HAL_PCD_SetAddress+0x42>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2201      	movs	r2, #1
 800883e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	78fa      	ldrb	r2, [r7, #3]
 8008846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	78fa      	ldrb	r2, [r7, #3]
 8008850:	4611      	mov	r1, r2
 8008852:	4618      	mov	r0, r3
 8008854:	f005 fb60 	bl	800df18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3708      	adds	r7, #8
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b084      	sub	sp, #16
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	4608      	mov	r0, r1
 8008874:	4611      	mov	r1, r2
 8008876:	461a      	mov	r2, r3
 8008878:	4603      	mov	r3, r0
 800887a:	70fb      	strb	r3, [r7, #3]
 800887c:	460b      	mov	r3, r1
 800887e:	803b      	strh	r3, [r7, #0]
 8008880:	4613      	mov	r3, r2
 8008882:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008884:	2300      	movs	r3, #0
 8008886:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008888:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800888c:	2b00      	cmp	r3, #0
 800888e:	da0f      	bge.n	80088b0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008890:	78fb      	ldrb	r3, [r7, #3]
 8008892:	f003 020f 	and.w	r2, r3, #15
 8008896:	4613      	mov	r3, r2
 8008898:	00db      	lsls	r3, r3, #3
 800889a:	4413      	add	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	3338      	adds	r3, #56	; 0x38
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	4413      	add	r3, r2
 80088a4:	3304      	adds	r3, #4
 80088a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2201      	movs	r2, #1
 80088ac:	705a      	strb	r2, [r3, #1]
 80088ae:	e00f      	b.n	80088d0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	f003 020f 	and.w	r2, r3, #15
 80088b6:	4613      	mov	r3, r2
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	4413      	add	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	4413      	add	r3, r2
 80088c6:	3304      	adds	r3, #4
 80088c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80088d0:	78fb      	ldrb	r3, [r7, #3]
 80088d2:	f003 030f 	and.w	r3, r3, #15
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80088dc:	883a      	ldrh	r2, [r7, #0]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	78ba      	ldrb	r2, [r7, #2]
 80088e6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	785b      	ldrb	r3, [r3, #1]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d004      	beq.n	80088fa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	b29a      	uxth	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80088fa:	78bb      	ldrb	r3, [r7, #2]
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d102      	bne.n	8008906 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2200      	movs	r2, #0
 8008904:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800890c:	2b01      	cmp	r3, #1
 800890e:	d101      	bne.n	8008914 <HAL_PCD_EP_Open+0xaa>
 8008910:	2302      	movs	r3, #2
 8008912:	e00e      	b.n	8008932 <HAL_PCD_EP_Open+0xc8>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68f9      	ldr	r1, [r7, #12]
 8008922:	4618      	mov	r0, r3
 8008924:	f004 fbe0 	bl	800d0e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008930:	7afb      	ldrb	r3, [r7, #11]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b084      	sub	sp, #16
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	460b      	mov	r3, r1
 8008944:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008946:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800894a:	2b00      	cmp	r3, #0
 800894c:	da0f      	bge.n	800896e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800894e:	78fb      	ldrb	r3, [r7, #3]
 8008950:	f003 020f 	and.w	r2, r3, #15
 8008954:	4613      	mov	r3, r2
 8008956:	00db      	lsls	r3, r3, #3
 8008958:	4413      	add	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	3338      	adds	r3, #56	; 0x38
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	4413      	add	r3, r2
 8008962:	3304      	adds	r3, #4
 8008964:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2201      	movs	r2, #1
 800896a:	705a      	strb	r2, [r3, #1]
 800896c:	e00f      	b.n	800898e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	f003 020f 	and.w	r2, r3, #15
 8008974:	4613      	mov	r3, r2
 8008976:	00db      	lsls	r3, r3, #3
 8008978:	4413      	add	r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	4413      	add	r3, r2
 8008984:	3304      	adds	r3, #4
 8008986:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800898e:	78fb      	ldrb	r3, [r7, #3]
 8008990:	f003 030f 	and.w	r3, r3, #15
 8008994:	b2da      	uxtb	r2, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d101      	bne.n	80089a8 <HAL_PCD_EP_Close+0x6e>
 80089a4:	2302      	movs	r3, #2
 80089a6:	e00e      	b.n	80089c6 <HAL_PCD_EP_Close+0x8c>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2201      	movs	r2, #1
 80089ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68f9      	ldr	r1, [r7, #12]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f004 fc1e 	bl	800d1f8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3710      	adds	r7, #16
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b086      	sub	sp, #24
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	60f8      	str	r0, [r7, #12]
 80089d6:	607a      	str	r2, [r7, #4]
 80089d8:	603b      	str	r3, [r7, #0]
 80089da:	460b      	mov	r3, r1
 80089dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80089de:	7afb      	ldrb	r3, [r7, #11]
 80089e0:	f003 020f 	and.w	r2, r3, #15
 80089e4:	4613      	mov	r3, r2
 80089e6:	00db      	lsls	r3, r3, #3
 80089e8:	4413      	add	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	4413      	add	r3, r2
 80089f4:	3304      	adds	r3, #4
 80089f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	2200      	movs	r2, #0
 8008a08:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a10:	7afb      	ldrb	r3, [r7, #11]
 8008a12:	f003 030f 	and.w	r3, r3, #15
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d102      	bne.n	8008a2a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008a2a:	7afb      	ldrb	r3, [r7, #11]
 8008a2c:	f003 030f 	and.w	r3, r3, #15
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d109      	bne.n	8008a48 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6818      	ldr	r0, [r3, #0]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	461a      	mov	r2, r3
 8008a40:	6979      	ldr	r1, [r7, #20]
 8008a42:	f004 fefd 	bl	800d840 <USB_EP0StartXfer>
 8008a46:	e008      	b.n	8008a5a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6818      	ldr	r0, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	461a      	mov	r2, r3
 8008a54:	6979      	ldr	r1, [r7, #20]
 8008a56:	f004 fcab 	bl	800d3b0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3718      	adds	r7, #24
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008a70:	78fb      	ldrb	r3, [r7, #3]
 8008a72:	f003 020f 	and.w	r2, r3, #15
 8008a76:	6879      	ldr	r1, [r7, #4]
 8008a78:	4613      	mov	r3, r2
 8008a7a:	00db      	lsls	r3, r3, #3
 8008a7c:	4413      	add	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	440b      	add	r3, r1
 8008a82:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8008a86:	681b      	ldr	r3, [r3, #0]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b086      	sub	sp, #24
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	607a      	str	r2, [r7, #4]
 8008a9e:	603b      	str	r3, [r7, #0]
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008aa4:	7afb      	ldrb	r3, [r7, #11]
 8008aa6:	f003 020f 	and.w	r2, r3, #15
 8008aaa:	4613      	mov	r3, r2
 8008aac:	00db      	lsls	r3, r3, #3
 8008aae:	4413      	add	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	3338      	adds	r3, #56	; 0x38
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	3304      	adds	r3, #4
 8008aba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	2200      	movs	r2, #0
 8008acc:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ad4:	7afb      	ldrb	r3, [r7, #11]
 8008ad6:	f003 030f 	and.w	r3, r3, #15
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d102      	bne.n	8008aee <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008aee:	7afb      	ldrb	r3, [r7, #11]
 8008af0:	f003 030f 	and.w	r3, r3, #15
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d109      	bne.n	8008b0c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6818      	ldr	r0, [r3, #0]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	461a      	mov	r2, r3
 8008b04:	6979      	ldr	r1, [r7, #20]
 8008b06:	f004 fe9b 	bl	800d840 <USB_EP0StartXfer>
 8008b0a:	e008      	b.n	8008b1e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	6818      	ldr	r0, [r3, #0]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	461a      	mov	r2, r3
 8008b18:	6979      	ldr	r1, [r7, #20]
 8008b1a:	f004 fc49 	bl	800d3b0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008b34:	78fb      	ldrb	r3, [r7, #3]
 8008b36:	f003 020f 	and.w	r2, r3, #15
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d901      	bls.n	8008b46 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e050      	b.n	8008be8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008b46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	da0f      	bge.n	8008b6e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008b4e:	78fb      	ldrb	r3, [r7, #3]
 8008b50:	f003 020f 	and.w	r2, r3, #15
 8008b54:	4613      	mov	r3, r2
 8008b56:	00db      	lsls	r3, r3, #3
 8008b58:	4413      	add	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	3338      	adds	r3, #56	; 0x38
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	4413      	add	r3, r2
 8008b62:	3304      	adds	r3, #4
 8008b64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	705a      	strb	r2, [r3, #1]
 8008b6c:	e00d      	b.n	8008b8a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008b6e:	78fa      	ldrb	r2, [r7, #3]
 8008b70:	4613      	mov	r3, r2
 8008b72:	00db      	lsls	r3, r3, #3
 8008b74:	4413      	add	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	4413      	add	r3, r2
 8008b80:	3304      	adds	r3, #4
 8008b82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2200      	movs	r2, #0
 8008b88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b90:	78fb      	ldrb	r3, [r7, #3]
 8008b92:	f003 030f 	and.w	r3, r3, #15
 8008b96:	b2da      	uxtb	r2, r3
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d101      	bne.n	8008baa <HAL_PCD_EP_SetStall+0x82>
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	e01e      	b.n	8008be8 <HAL_PCD_EP_SetStall+0xc0>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68f9      	ldr	r1, [r7, #12]
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f005 f8d9 	bl	800dd70 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008bbe:	78fb      	ldrb	r3, [r7, #3]
 8008bc0:	f003 030f 	and.w	r3, r3, #15
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10a      	bne.n	8008bde <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6818      	ldr	r0, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	691b      	ldr	r3, [r3, #16]
 8008bd0:	b2d9      	uxtb	r1, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008bd8:	461a      	mov	r2, r3
 8008bda:	f005 fac9 	bl	800e170 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008be6:	2300      	movs	r3, #0
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3710      	adds	r7, #16
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008bfc:	78fb      	ldrb	r3, [r7, #3]
 8008bfe:	f003 020f 	and.w	r2, r3, #15
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d901      	bls.n	8008c0e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e042      	b.n	8008c94 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008c0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	da0f      	bge.n	8008c36 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c16:	78fb      	ldrb	r3, [r7, #3]
 8008c18:	f003 020f 	and.w	r2, r3, #15
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	00db      	lsls	r3, r3, #3
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	3338      	adds	r3, #56	; 0x38
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	4413      	add	r3, r2
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2201      	movs	r2, #1
 8008c32:	705a      	strb	r2, [r3, #1]
 8008c34:	e00f      	b.n	8008c56 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c36:	78fb      	ldrb	r3, [r7, #3]
 8008c38:	f003 020f 	and.w	r2, r3, #15
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	00db      	lsls	r3, r3, #3
 8008c40:	4413      	add	r3, r2
 8008c42:	009b      	lsls	r3, r3, #2
 8008c44:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	3304      	adds	r3, #4
 8008c4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2200      	movs	r2, #0
 8008c54:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c5c:	78fb      	ldrb	r3, [r7, #3]
 8008c5e:	f003 030f 	and.w	r3, r3, #15
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d101      	bne.n	8008c76 <HAL_PCD_EP_ClrStall+0x86>
 8008c72:	2302      	movs	r3, #2
 8008c74:	e00e      	b.n	8008c94 <HAL_PCD_EP_ClrStall+0xa4>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68f9      	ldr	r1, [r7, #12]
 8008c84:	4618      	mov	r0, r3
 8008c86:	f005 f8e1 	bl	800de4c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008ca8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	da0c      	bge.n	8008cca <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cb0:	78fb      	ldrb	r3, [r7, #3]
 8008cb2:	f003 020f 	and.w	r2, r3, #15
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	00db      	lsls	r3, r3, #3
 8008cba:	4413      	add	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	3338      	adds	r3, #56	; 0x38
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	60fb      	str	r3, [r7, #12]
 8008cc8:	e00c      	b.n	8008ce4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	f003 020f 	and.w	r2, r3, #15
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	00db      	lsls	r3, r3, #3
 8008cd4:	4413      	add	r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	4413      	add	r3, r2
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68f9      	ldr	r1, [r7, #12]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f004 ff00 	bl	800daf0 <USB_EPStopXfer>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008cf4:	7afb      	ldrb	r3, [r7, #11]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b08a      	sub	sp, #40	; 0x28
 8008d02:	af02      	add	r7, sp, #8
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	4613      	mov	r3, r2
 8008d16:	00db      	lsls	r3, r3, #3
 8008d18:	4413      	add	r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	3338      	adds	r3, #56	; 0x38
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	4413      	add	r3, r2
 8008d22:	3304      	adds	r3, #4
 8008d24:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6a1a      	ldr	r2, [r3, #32]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	699b      	ldr	r3, [r3, #24]
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d901      	bls.n	8008d36 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e06c      	b.n	8008e10 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	699a      	ldr	r2, [r3, #24]
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6a1b      	ldr	r3, [r3, #32]
 8008d3e:	1ad3      	subs	r3, r2, r3
 8008d40:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	69fa      	ldr	r2, [r7, #28]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d902      	bls.n	8008d52 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	3303      	adds	r3, #3
 8008d56:	089b      	lsrs	r3, r3, #2
 8008d58:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008d5a:	e02b      	b.n	8008db4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	699a      	ldr	r2, [r3, #24]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	1ad3      	subs	r3, r2, r3
 8008d66:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	68db      	ldr	r3, [r3, #12]
 8008d6c:	69fa      	ldr	r2, [r7, #28]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d902      	bls.n	8008d78 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	3303      	adds	r3, #3
 8008d7c:	089b      	lsrs	r3, r3, #2
 8008d7e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6919      	ldr	r1, [r3, #16]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	b2da      	uxtb	r2, r3
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	9300      	str	r3, [sp, #0]
 8008d94:	4603      	mov	r3, r0
 8008d96:	6978      	ldr	r0, [r7, #20]
 8008d98:	f004 ff54 	bl	800dc44 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	691a      	ldr	r2, [r3, #16]
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	441a      	add	r2, r3
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6a1a      	ldr	r2, [r3, #32]
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	441a      	add	r2, r3
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	69ba      	ldr	r2, [r7, #24]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d809      	bhi.n	8008dde <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a1a      	ldr	r2, [r3, #32]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d203      	bcs.n	8008dde <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1be      	bne.n	8008d5c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	699a      	ldr	r2, [r3, #24]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6a1b      	ldr	r3, [r3, #32]
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d811      	bhi.n	8008e0e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	f003 030f 	and.w	r3, r3, #15
 8008df0:	2201      	movs	r2, #1
 8008df2:	fa02 f303 	lsl.w	r3, r2, r3
 8008df6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	43db      	mvns	r3, r3
 8008e04:	6939      	ldr	r1, [r7, #16]
 8008e06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e0a:	4013      	ands	r3, r2
 8008e0c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3720      	adds	r7, #32
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b088      	sub	sp, #32
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	333c      	adds	r3, #60	; 0x3c
 8008e30:	3304      	adds	r3, #4
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	015a      	lsls	r2, r3, #5
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d17b      	bne.n	8008f46 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f003 0308 	and.w	r3, r3, #8
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d015      	beq.n	8008e84 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	4a61      	ldr	r2, [pc, #388]	; (8008fe0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	f240 80b9 	bls.w	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 80b3 	beq.w	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	015a      	lsls	r2, r3, #5
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	4413      	add	r3, r2
 8008e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e80:	6093      	str	r3, [r2, #8]
 8008e82:	e0a7      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	f003 0320 	and.w	r3, r3, #32
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d009      	beq.n	8008ea2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	015a      	lsls	r2, r3, #5
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	4413      	add	r3, r2
 8008e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	2320      	movs	r3, #32
 8008e9e:	6093      	str	r3, [r2, #8]
 8008ea0:	e098      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f040 8093 	bne.w	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	4a4b      	ldr	r2, [pc, #300]	; (8008fe0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d90f      	bls.n	8008ed6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d00a      	beq.n	8008ed6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	015a      	lsls	r2, r3, #5
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ecc:	461a      	mov	r2, r3
 8008ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ed2:	6093      	str	r3, [r2, #8]
 8008ed4:	e07e      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008ed6:	683a      	ldr	r2, [r7, #0]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	00db      	lsls	r3, r3, #3
 8008edc:	4413      	add	r3, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	3304      	adds	r3, #4
 8008eea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	69da      	ldr	r2, [r3, #28]
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	0159      	lsls	r1, r3, #5
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	440b      	add	r3, r1
 8008ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f02:	1ad2      	subs	r2, r2, r3
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d114      	bne.n	8008f38 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d109      	bne.n	8008f2a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6818      	ldr	r0, [r3, #0]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008f20:	461a      	mov	r2, r3
 8008f22:	2101      	movs	r1, #1
 8008f24:	f005 f924 	bl	800e170 <USB_EP0_OutStart>
 8008f28:	e006      	b.n	8008f38 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	691a      	ldr	r2, [r3, #16]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6a1b      	ldr	r3, [r3, #32]
 8008f32:	441a      	add	r2, r3
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f00a f9b8 	bl	80132b4 <HAL_PCD_DataOutStageCallback>
 8008f44:	e046      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	4a26      	ldr	r2, [pc, #152]	; (8008fe4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d124      	bne.n	8008f98 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00a      	beq.n	8008f6e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	015a      	lsls	r2, r3, #5
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	4413      	add	r3, r2
 8008f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f64:	461a      	mov	r2, r3
 8008f66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f6a:	6093      	str	r3, [r2, #8]
 8008f6c:	e032      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	f003 0320 	and.w	r3, r3, #32
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d008      	beq.n	8008f8a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	69bb      	ldr	r3, [r7, #24]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f84:	461a      	mov	r2, r3
 8008f86:	2320      	movs	r3, #32
 8008f88:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f00a f98f 	bl	80132b4 <HAL_PCD_DataOutStageCallback>
 8008f96:	e01d      	b.n	8008fd4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d114      	bne.n	8008fc8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008f9e:	6879      	ldr	r1, [r7, #4]
 8008fa0:	683a      	ldr	r2, [r7, #0]
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	00db      	lsls	r3, r3, #3
 8008fa6:	4413      	add	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	440b      	add	r3, r1
 8008fac:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d108      	bne.n	8008fc8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6818      	ldr	r0, [r3, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	2100      	movs	r1, #0
 8008fc4:	f005 f8d4 	bl	800e170 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	4619      	mov	r1, r3
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f00a f970 	bl	80132b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3720      	adds	r7, #32
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	4f54300a 	.word	0x4f54300a
 8008fe4:	4f54310a 	.word	0x4f54310a

08008fe8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	333c      	adds	r3, #60	; 0x3c
 8009000:	3304      	adds	r3, #4
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	015a      	lsls	r2, r3, #5
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	4413      	add	r3, r2
 800900e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	4a15      	ldr	r2, [pc, #84]	; (8009070 <PCD_EP_OutSetupPacket_int+0x88>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d90e      	bls.n	800903c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009024:	2b00      	cmp	r3, #0
 8009026:	d009      	beq.n	800903c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	015a      	lsls	r2, r3, #5
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	4413      	add	r3, r2
 8009030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009034:	461a      	mov	r2, r3
 8009036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800903a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f00a f927 	bl	8013290 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	4a0a      	ldr	r2, [pc, #40]	; (8009070 <PCD_EP_OutSetupPacket_int+0x88>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d90c      	bls.n	8009064 <PCD_EP_OutSetupPacket_int+0x7c>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d108      	bne.n	8009064 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6818      	ldr	r0, [r3, #0]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800905c:	461a      	mov	r2, r3
 800905e:	2101      	movs	r1, #1
 8009060:	f005 f886 	bl	800e170 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3718      	adds	r7, #24
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	4f54300a 	.word	0x4f54300a

08009074 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009074:	b480      	push	{r7}
 8009076:	b085      	sub	sp, #20
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	70fb      	strb	r3, [r7, #3]
 8009080:	4613      	mov	r3, r2
 8009082:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800908c:	78fb      	ldrb	r3, [r7, #3]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d107      	bne.n	80090a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009092:	883b      	ldrh	r3, [r7, #0]
 8009094:	0419      	lsls	r1, r3, #16
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	68ba      	ldr	r2, [r7, #8]
 800909c:	430a      	orrs	r2, r1
 800909e:	629a      	str	r2, [r3, #40]	; 0x28
 80090a0:	e028      	b.n	80090f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a8:	0c1b      	lsrs	r3, r3, #16
 80090aa:	68ba      	ldr	r2, [r7, #8]
 80090ac:	4413      	add	r3, r2
 80090ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80090b0:	2300      	movs	r3, #0
 80090b2:	73fb      	strb	r3, [r7, #15]
 80090b4:	e00d      	b.n	80090d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	7bfb      	ldrb	r3, [r7, #15]
 80090bc:	3340      	adds	r3, #64	; 0x40
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	68ba      	ldr	r2, [r7, #8]
 80090c8:	4413      	add	r3, r2
 80090ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80090cc:	7bfb      	ldrb	r3, [r7, #15]
 80090ce:	3301      	adds	r3, #1
 80090d0:	73fb      	strb	r3, [r7, #15]
 80090d2:	7bfa      	ldrb	r2, [r7, #15]
 80090d4:	78fb      	ldrb	r3, [r7, #3]
 80090d6:	3b01      	subs	r3, #1
 80090d8:	429a      	cmp	r2, r3
 80090da:	d3ec      	bcc.n	80090b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80090dc:	883b      	ldrh	r3, [r7, #0]
 80090de:	0418      	lsls	r0, r3, #16
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6819      	ldr	r1, [r3, #0]
 80090e4:	78fb      	ldrb	r3, [r7, #3]
 80090e6:	3b01      	subs	r3, #1
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	4302      	orrs	r2, r0
 80090ec:	3340      	adds	r3, #64	; 0x40
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	440b      	add	r3, r1
 80090f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3714      	adds	r7, #20
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr

08009102 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009102:	b480      	push	{r7}
 8009104:	b083      	sub	sp, #12
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
 800910a:	460b      	mov	r3, r1
 800910c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	887a      	ldrh	r2, [r7, #2]
 8009114:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009116:	2300      	movs	r3, #0
}
 8009118:	4618      	mov	r0, r3
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	460b      	mov	r3, r1
 800912e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e267      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f003 0301 	and.w	r3, r3, #1
 8009156:	2b00      	cmp	r3, #0
 8009158:	d075      	beq.n	8009246 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800915a:	4b88      	ldr	r3, [pc, #544]	; (800937c <HAL_RCC_OscConfig+0x240>)
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f003 030c 	and.w	r3, r3, #12
 8009162:	2b04      	cmp	r3, #4
 8009164:	d00c      	beq.n	8009180 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009166:	4b85      	ldr	r3, [pc, #532]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009168:	689b      	ldr	r3, [r3, #8]
 800916a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800916e:	2b08      	cmp	r3, #8
 8009170:	d112      	bne.n	8009198 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009172:	4b82      	ldr	r3, [pc, #520]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800917a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800917e:	d10b      	bne.n	8009198 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009180:	4b7e      	ldr	r3, [pc, #504]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009188:	2b00      	cmp	r3, #0
 800918a:	d05b      	beq.n	8009244 <HAL_RCC_OscConfig+0x108>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d157      	bne.n	8009244 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	e242      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091a0:	d106      	bne.n	80091b0 <HAL_RCC_OscConfig+0x74>
 80091a2:	4b76      	ldr	r3, [pc, #472]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a75      	ldr	r2, [pc, #468]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091ac:	6013      	str	r3, [r2, #0]
 80091ae:	e01d      	b.n	80091ec <HAL_RCC_OscConfig+0xb0>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80091b8:	d10c      	bne.n	80091d4 <HAL_RCC_OscConfig+0x98>
 80091ba:	4b70      	ldr	r3, [pc, #448]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a6f      	ldr	r2, [pc, #444]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80091c4:	6013      	str	r3, [r2, #0]
 80091c6:	4b6d      	ldr	r3, [pc, #436]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a6c      	ldr	r2, [pc, #432]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	e00b      	b.n	80091ec <HAL_RCC_OscConfig+0xb0>
 80091d4:	4b69      	ldr	r3, [pc, #420]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a68      	ldr	r2, [pc, #416]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091de:	6013      	str	r3, [r2, #0]
 80091e0:	4b66      	ldr	r3, [pc, #408]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a65      	ldr	r2, [pc, #404]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80091e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80091ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d013      	beq.n	800921c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091f4:	f7fc faae 	bl	8005754 <HAL_GetTick>
 80091f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091fa:	e008      	b.n	800920e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80091fc:	f7fc faaa 	bl	8005754 <HAL_GetTick>
 8009200:	4602      	mov	r2, r0
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	1ad3      	subs	r3, r2, r3
 8009206:	2b64      	cmp	r3, #100	; 0x64
 8009208:	d901      	bls.n	800920e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800920a:	2303      	movs	r3, #3
 800920c:	e207      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800920e:	4b5b      	ldr	r3, [pc, #364]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0f0      	beq.n	80091fc <HAL_RCC_OscConfig+0xc0>
 800921a:	e014      	b.n	8009246 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800921c:	f7fc fa9a 	bl	8005754 <HAL_GetTick>
 8009220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009222:	e008      	b.n	8009236 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009224:	f7fc fa96 	bl	8005754 <HAL_GetTick>
 8009228:	4602      	mov	r2, r0
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	2b64      	cmp	r3, #100	; 0x64
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e1f3      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009236:	4b51      	ldr	r3, [pc, #324]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1f0      	bne.n	8009224 <HAL_RCC_OscConfig+0xe8>
 8009242:	e000      	b.n	8009246 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 0302 	and.w	r3, r3, #2
 800924e:	2b00      	cmp	r3, #0
 8009250:	d063      	beq.n	800931a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009252:	4b4a      	ldr	r3, [pc, #296]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	f003 030c 	and.w	r3, r3, #12
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00b      	beq.n	8009276 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800925e:	4b47      	ldr	r3, [pc, #284]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009266:	2b08      	cmp	r3, #8
 8009268:	d11c      	bne.n	80092a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800926a:	4b44      	ldr	r3, [pc, #272]	; (800937c <HAL_RCC_OscConfig+0x240>)
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009272:	2b00      	cmp	r3, #0
 8009274:	d116      	bne.n	80092a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009276:	4b41      	ldr	r3, [pc, #260]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f003 0302 	and.w	r3, r3, #2
 800927e:	2b00      	cmp	r3, #0
 8009280:	d005      	beq.n	800928e <HAL_RCC_OscConfig+0x152>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d001      	beq.n	800928e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800928a:	2301      	movs	r3, #1
 800928c:	e1c7      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800928e:	4b3b      	ldr	r3, [pc, #236]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	00db      	lsls	r3, r3, #3
 800929c:	4937      	ldr	r1, [pc, #220]	; (800937c <HAL_RCC_OscConfig+0x240>)
 800929e:	4313      	orrs	r3, r2
 80092a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80092a2:	e03a      	b.n	800931a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d020      	beq.n	80092ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80092ac:	4b34      	ldr	r3, [pc, #208]	; (8009380 <HAL_RCC_OscConfig+0x244>)
 80092ae:	2201      	movs	r2, #1
 80092b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092b2:	f7fc fa4f 	bl	8005754 <HAL_GetTick>
 80092b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092b8:	e008      	b.n	80092cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80092ba:	f7fc fa4b 	bl	8005754 <HAL_GetTick>
 80092be:	4602      	mov	r2, r0
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	1ad3      	subs	r3, r2, r3
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d901      	bls.n	80092cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80092c8:	2303      	movs	r3, #3
 80092ca:	e1a8      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092cc:	4b2b      	ldr	r3, [pc, #172]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f003 0302 	and.w	r3, r3, #2
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d0f0      	beq.n	80092ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092d8:	4b28      	ldr	r3, [pc, #160]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	00db      	lsls	r3, r3, #3
 80092e6:	4925      	ldr	r1, [pc, #148]	; (800937c <HAL_RCC_OscConfig+0x240>)
 80092e8:	4313      	orrs	r3, r2
 80092ea:	600b      	str	r3, [r1, #0]
 80092ec:	e015      	b.n	800931a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80092ee:	4b24      	ldr	r3, [pc, #144]	; (8009380 <HAL_RCC_OscConfig+0x244>)
 80092f0:	2200      	movs	r2, #0
 80092f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092f4:	f7fc fa2e 	bl	8005754 <HAL_GetTick>
 80092f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80092fa:	e008      	b.n	800930e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80092fc:	f7fc fa2a 	bl	8005754 <HAL_GetTick>
 8009300:	4602      	mov	r2, r0
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	1ad3      	subs	r3, r2, r3
 8009306:	2b02      	cmp	r3, #2
 8009308:	d901      	bls.n	800930e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800930a:	2303      	movs	r3, #3
 800930c:	e187      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800930e:	4b1b      	ldr	r3, [pc, #108]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f003 0302 	and.w	r3, r3, #2
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1f0      	bne.n	80092fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0308 	and.w	r3, r3, #8
 8009322:	2b00      	cmp	r3, #0
 8009324:	d036      	beq.n	8009394 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d016      	beq.n	800935c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800932e:	4b15      	ldr	r3, [pc, #84]	; (8009384 <HAL_RCC_OscConfig+0x248>)
 8009330:	2201      	movs	r2, #1
 8009332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009334:	f7fc fa0e 	bl	8005754 <HAL_GetTick>
 8009338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800933a:	e008      	b.n	800934e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800933c:	f7fc fa0a 	bl	8005754 <HAL_GetTick>
 8009340:	4602      	mov	r2, r0
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	2b02      	cmp	r3, #2
 8009348:	d901      	bls.n	800934e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800934a:	2303      	movs	r3, #3
 800934c:	e167      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800934e:	4b0b      	ldr	r3, [pc, #44]	; (800937c <HAL_RCC_OscConfig+0x240>)
 8009350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009352:	f003 0302 	and.w	r3, r3, #2
 8009356:	2b00      	cmp	r3, #0
 8009358:	d0f0      	beq.n	800933c <HAL_RCC_OscConfig+0x200>
 800935a:	e01b      	b.n	8009394 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800935c:	4b09      	ldr	r3, [pc, #36]	; (8009384 <HAL_RCC_OscConfig+0x248>)
 800935e:	2200      	movs	r2, #0
 8009360:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009362:	f7fc f9f7 	bl	8005754 <HAL_GetTick>
 8009366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009368:	e00e      	b.n	8009388 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800936a:	f7fc f9f3 	bl	8005754 <HAL_GetTick>
 800936e:	4602      	mov	r2, r0
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	1ad3      	subs	r3, r2, r3
 8009374:	2b02      	cmp	r3, #2
 8009376:	d907      	bls.n	8009388 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e150      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
 800937c:	40023800 	.word	0x40023800
 8009380:	42470000 	.word	0x42470000
 8009384:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009388:	4b88      	ldr	r3, [pc, #544]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800938a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800938c:	f003 0302 	and.w	r3, r3, #2
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1ea      	bne.n	800936a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f003 0304 	and.w	r3, r3, #4
 800939c:	2b00      	cmp	r3, #0
 800939e:	f000 8097 	beq.w	80094d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093a2:	2300      	movs	r3, #0
 80093a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093a6:	4b81      	ldr	r3, [pc, #516]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80093a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d10f      	bne.n	80093d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093b2:	2300      	movs	r3, #0
 80093b4:	60bb      	str	r3, [r7, #8]
 80093b6:	4b7d      	ldr	r3, [pc, #500]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80093b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ba:	4a7c      	ldr	r2, [pc, #496]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80093bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093c0:	6413      	str	r3, [r2, #64]	; 0x40
 80093c2:	4b7a      	ldr	r3, [pc, #488]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80093c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093ca:	60bb      	str	r3, [r7, #8]
 80093cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80093ce:	2301      	movs	r3, #1
 80093d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093d2:	4b77      	ldr	r3, [pc, #476]	; (80095b0 <HAL_RCC_OscConfig+0x474>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d118      	bne.n	8009410 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80093de:	4b74      	ldr	r3, [pc, #464]	; (80095b0 <HAL_RCC_OscConfig+0x474>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a73      	ldr	r2, [pc, #460]	; (80095b0 <HAL_RCC_OscConfig+0x474>)
 80093e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80093ea:	f7fc f9b3 	bl	8005754 <HAL_GetTick>
 80093ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093f0:	e008      	b.n	8009404 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80093f2:	f7fc f9af 	bl	8005754 <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d901      	bls.n	8009404 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009400:	2303      	movs	r3, #3
 8009402:	e10c      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009404:	4b6a      	ldr	r3, [pc, #424]	; (80095b0 <HAL_RCC_OscConfig+0x474>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800940c:	2b00      	cmp	r3, #0
 800940e:	d0f0      	beq.n	80093f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	2b01      	cmp	r3, #1
 8009416:	d106      	bne.n	8009426 <HAL_RCC_OscConfig+0x2ea>
 8009418:	4b64      	ldr	r3, [pc, #400]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800941a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800941c:	4a63      	ldr	r2, [pc, #396]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800941e:	f043 0301 	orr.w	r3, r3, #1
 8009422:	6713      	str	r3, [r2, #112]	; 0x70
 8009424:	e01c      	b.n	8009460 <HAL_RCC_OscConfig+0x324>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	2b05      	cmp	r3, #5
 800942c:	d10c      	bne.n	8009448 <HAL_RCC_OscConfig+0x30c>
 800942e:	4b5f      	ldr	r3, [pc, #380]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009432:	4a5e      	ldr	r2, [pc, #376]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009434:	f043 0304 	orr.w	r3, r3, #4
 8009438:	6713      	str	r3, [r2, #112]	; 0x70
 800943a:	4b5c      	ldr	r3, [pc, #368]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800943c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800943e:	4a5b      	ldr	r2, [pc, #364]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009440:	f043 0301 	orr.w	r3, r3, #1
 8009444:	6713      	str	r3, [r2, #112]	; 0x70
 8009446:	e00b      	b.n	8009460 <HAL_RCC_OscConfig+0x324>
 8009448:	4b58      	ldr	r3, [pc, #352]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800944a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800944c:	4a57      	ldr	r2, [pc, #348]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800944e:	f023 0301 	bic.w	r3, r3, #1
 8009452:	6713      	str	r3, [r2, #112]	; 0x70
 8009454:	4b55      	ldr	r3, [pc, #340]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009458:	4a54      	ldr	r2, [pc, #336]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 800945a:	f023 0304 	bic.w	r3, r3, #4
 800945e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d015      	beq.n	8009494 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009468:	f7fc f974 	bl	8005754 <HAL_GetTick>
 800946c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800946e:	e00a      	b.n	8009486 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009470:	f7fc f970 	bl	8005754 <HAL_GetTick>
 8009474:	4602      	mov	r2, r0
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	1ad3      	subs	r3, r2, r3
 800947a:	f241 3288 	movw	r2, #5000	; 0x1388
 800947e:	4293      	cmp	r3, r2
 8009480:	d901      	bls.n	8009486 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009482:	2303      	movs	r3, #3
 8009484:	e0cb      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009486:	4b49      	ldr	r3, [pc, #292]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800948a:	f003 0302 	and.w	r3, r3, #2
 800948e:	2b00      	cmp	r3, #0
 8009490:	d0ee      	beq.n	8009470 <HAL_RCC_OscConfig+0x334>
 8009492:	e014      	b.n	80094be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009494:	f7fc f95e 	bl	8005754 <HAL_GetTick>
 8009498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800949a:	e00a      	b.n	80094b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800949c:	f7fc f95a 	bl	8005754 <HAL_GetTick>
 80094a0:	4602      	mov	r2, r0
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d901      	bls.n	80094b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	e0b5      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094b2:	4b3e      	ldr	r3, [pc, #248]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80094b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094b6:	f003 0302 	and.w	r3, r3, #2
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1ee      	bne.n	800949c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80094be:	7dfb      	ldrb	r3, [r7, #23]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d105      	bne.n	80094d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094c4:	4b39      	ldr	r3, [pc, #228]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80094c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c8:	4a38      	ldr	r2, [pc, #224]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80094ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 80a1 	beq.w	800961c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80094da:	4b34      	ldr	r3, [pc, #208]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f003 030c 	and.w	r3, r3, #12
 80094e2:	2b08      	cmp	r3, #8
 80094e4:	d05c      	beq.n	80095a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d141      	bne.n	8009572 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80094ee:	4b31      	ldr	r3, [pc, #196]	; (80095b4 <HAL_RCC_OscConfig+0x478>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094f4:	f7fc f92e 	bl	8005754 <HAL_GetTick>
 80094f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094fa:	e008      	b.n	800950e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094fc:	f7fc f92a 	bl	8005754 <HAL_GetTick>
 8009500:	4602      	mov	r2, r0
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	1ad3      	subs	r3, r2, r3
 8009506:	2b02      	cmp	r3, #2
 8009508:	d901      	bls.n	800950e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800950a:	2303      	movs	r3, #3
 800950c:	e087      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800950e:	4b27      	ldr	r3, [pc, #156]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009516:	2b00      	cmp	r3, #0
 8009518:	d1f0      	bne.n	80094fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	69da      	ldr	r2, [r3, #28]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	431a      	orrs	r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009528:	019b      	lsls	r3, r3, #6
 800952a:	431a      	orrs	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009530:	085b      	lsrs	r3, r3, #1
 8009532:	3b01      	subs	r3, #1
 8009534:	041b      	lsls	r3, r3, #16
 8009536:	431a      	orrs	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953c:	061b      	lsls	r3, r3, #24
 800953e:	491b      	ldr	r1, [pc, #108]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009540:	4313      	orrs	r3, r2
 8009542:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009544:	4b1b      	ldr	r3, [pc, #108]	; (80095b4 <HAL_RCC_OscConfig+0x478>)
 8009546:	2201      	movs	r2, #1
 8009548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800954a:	f7fc f903 	bl	8005754 <HAL_GetTick>
 800954e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009550:	e008      	b.n	8009564 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009552:	f7fc f8ff 	bl	8005754 <HAL_GetTick>
 8009556:	4602      	mov	r2, r0
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	1ad3      	subs	r3, r2, r3
 800955c:	2b02      	cmp	r3, #2
 800955e:	d901      	bls.n	8009564 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009560:	2303      	movs	r3, #3
 8009562:	e05c      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009564:	4b11      	ldr	r3, [pc, #68]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800956c:	2b00      	cmp	r3, #0
 800956e:	d0f0      	beq.n	8009552 <HAL_RCC_OscConfig+0x416>
 8009570:	e054      	b.n	800961c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009572:	4b10      	ldr	r3, [pc, #64]	; (80095b4 <HAL_RCC_OscConfig+0x478>)
 8009574:	2200      	movs	r2, #0
 8009576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009578:	f7fc f8ec 	bl	8005754 <HAL_GetTick>
 800957c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009580:	f7fc f8e8 	bl	8005754 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e045      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009592:	4b06      	ldr	r3, [pc, #24]	; (80095ac <HAL_RCC_OscConfig+0x470>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f0      	bne.n	8009580 <HAL_RCC_OscConfig+0x444>
 800959e:	e03d      	b.n	800961c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	699b      	ldr	r3, [r3, #24]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d107      	bne.n	80095b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e038      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
 80095ac:	40023800 	.word	0x40023800
 80095b0:	40007000 	.word	0x40007000
 80095b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80095b8:	4b1b      	ldr	r3, [pc, #108]	; (8009628 <HAL_RCC_OscConfig+0x4ec>)
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	699b      	ldr	r3, [r3, #24]
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d028      	beq.n	8009618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d121      	bne.n	8009618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095de:	429a      	cmp	r2, r3
 80095e0:	d11a      	bne.n	8009618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80095e8:	4013      	ands	r3, r2
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80095ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d111      	bne.n	8009618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fe:	085b      	lsrs	r3, r3, #1
 8009600:	3b01      	subs	r3, #1
 8009602:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009604:	429a      	cmp	r2, r3
 8009606:	d107      	bne.n	8009618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009612:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009614:	429a      	cmp	r2, r3
 8009616:	d001      	beq.n	800961c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009618:	2301      	movs	r3, #1
 800961a:	e000      	b.n	800961e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3718      	adds	r7, #24
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	40023800 	.word	0x40023800

0800962c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e0cc      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009640:	4b68      	ldr	r3, [pc, #416]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0307 	and.w	r3, r3, #7
 8009648:	683a      	ldr	r2, [r7, #0]
 800964a:	429a      	cmp	r2, r3
 800964c:	d90c      	bls.n	8009668 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800964e:	4b65      	ldr	r3, [pc, #404]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009650:	683a      	ldr	r2, [r7, #0]
 8009652:	b2d2      	uxtb	r2, r2
 8009654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009656:	4b63      	ldr	r3, [pc, #396]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f003 0307 	and.w	r3, r3, #7
 800965e:	683a      	ldr	r2, [r7, #0]
 8009660:	429a      	cmp	r2, r3
 8009662:	d001      	beq.n	8009668 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e0b8      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f003 0302 	and.w	r3, r3, #2
 8009670:	2b00      	cmp	r3, #0
 8009672:	d020      	beq.n	80096b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f003 0304 	and.w	r3, r3, #4
 800967c:	2b00      	cmp	r3, #0
 800967e:	d005      	beq.n	800968c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009680:	4b59      	ldr	r3, [pc, #356]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	4a58      	ldr	r2, [pc, #352]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009686:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800968a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f003 0308 	and.w	r3, r3, #8
 8009694:	2b00      	cmp	r3, #0
 8009696:	d005      	beq.n	80096a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009698:	4b53      	ldr	r3, [pc, #332]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	4a52      	ldr	r2, [pc, #328]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 800969e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80096a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096a4:	4b50      	ldr	r3, [pc, #320]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	494d      	ldr	r1, [pc, #308]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80096b2:	4313      	orrs	r3, r2
 80096b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0301 	and.w	r3, r3, #1
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d044      	beq.n	800974c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d107      	bne.n	80096da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80096ca:	4b47      	ldr	r3, [pc, #284]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d119      	bne.n	800970a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e07f      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	2b02      	cmp	r3, #2
 80096e0:	d003      	beq.n	80096ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80096e6:	2b03      	cmp	r3, #3
 80096e8:	d107      	bne.n	80096fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80096ea:	4b3f      	ldr	r3, [pc, #252]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d109      	bne.n	800970a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e06f      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80096fa:	4b3b      	ldr	r3, [pc, #236]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f003 0302 	and.w	r3, r3, #2
 8009702:	2b00      	cmp	r3, #0
 8009704:	d101      	bne.n	800970a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e067      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800970a:	4b37      	ldr	r3, [pc, #220]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 800970c:	689b      	ldr	r3, [r3, #8]
 800970e:	f023 0203 	bic.w	r2, r3, #3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	4934      	ldr	r1, [pc, #208]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009718:	4313      	orrs	r3, r2
 800971a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800971c:	f7fc f81a 	bl	8005754 <HAL_GetTick>
 8009720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009722:	e00a      	b.n	800973a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009724:	f7fc f816 	bl	8005754 <HAL_GetTick>
 8009728:	4602      	mov	r2, r0
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009732:	4293      	cmp	r3, r2
 8009734:	d901      	bls.n	800973a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e04f      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800973a:	4b2b      	ldr	r3, [pc, #172]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	f003 020c 	and.w	r2, r3, #12
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	009b      	lsls	r3, r3, #2
 8009748:	429a      	cmp	r2, r3
 800974a:	d1eb      	bne.n	8009724 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800974c:	4b25      	ldr	r3, [pc, #148]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f003 0307 	and.w	r3, r3, #7
 8009754:	683a      	ldr	r2, [r7, #0]
 8009756:	429a      	cmp	r2, r3
 8009758:	d20c      	bcs.n	8009774 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800975a:	4b22      	ldr	r3, [pc, #136]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 800975c:	683a      	ldr	r2, [r7, #0]
 800975e:	b2d2      	uxtb	r2, r2
 8009760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009762:	4b20      	ldr	r3, [pc, #128]	; (80097e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f003 0307 	and.w	r3, r3, #7
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	429a      	cmp	r2, r3
 800976e:	d001      	beq.n	8009774 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009770:	2301      	movs	r3, #1
 8009772:	e032      	b.n	80097da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 0304 	and.w	r3, r3, #4
 800977c:	2b00      	cmp	r3, #0
 800977e:	d008      	beq.n	8009792 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009780:	4b19      	ldr	r3, [pc, #100]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	4916      	ldr	r1, [pc, #88]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 800978e:	4313      	orrs	r3, r2
 8009790:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 0308 	and.w	r3, r3, #8
 800979a:	2b00      	cmp	r3, #0
 800979c:	d009      	beq.n	80097b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800979e:	4b12      	ldr	r3, [pc, #72]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	691b      	ldr	r3, [r3, #16]
 80097aa:	00db      	lsls	r3, r3, #3
 80097ac:	490e      	ldr	r1, [pc, #56]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80097ae:	4313      	orrs	r3, r2
 80097b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80097b2:	f000 f821 	bl	80097f8 <HAL_RCC_GetSysClockFreq>
 80097b6:	4602      	mov	r2, r0
 80097b8:	4b0b      	ldr	r3, [pc, #44]	; (80097e8 <HAL_RCC_ClockConfig+0x1bc>)
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	091b      	lsrs	r3, r3, #4
 80097be:	f003 030f 	and.w	r3, r3, #15
 80097c2:	490a      	ldr	r1, [pc, #40]	; (80097ec <HAL_RCC_ClockConfig+0x1c0>)
 80097c4:	5ccb      	ldrb	r3, [r1, r3]
 80097c6:	fa22 f303 	lsr.w	r3, r2, r3
 80097ca:	4a09      	ldr	r2, [pc, #36]	; (80097f0 <HAL_RCC_ClockConfig+0x1c4>)
 80097cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80097ce:	4b09      	ldr	r3, [pc, #36]	; (80097f4 <HAL_RCC_ClockConfig+0x1c8>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fb f9cc 	bl	8004b70 <HAL_InitTick>

  return HAL_OK;
 80097d8:	2300      	movs	r3, #0
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	bf00      	nop
 80097e4:	40023c00 	.word	0x40023c00
 80097e8:	40023800 	.word	0x40023800
 80097ec:	0801606c 	.word	0x0801606c
 80097f0:	20000148 	.word	0x20000148
 80097f4:	2000014c 	.word	0x2000014c

080097f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097fc:	b090      	sub	sp, #64	; 0x40
 80097fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009800:	2300      	movs	r3, #0
 8009802:	637b      	str	r3, [r7, #52]	; 0x34
 8009804:	2300      	movs	r3, #0
 8009806:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009808:	2300      	movs	r3, #0
 800980a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009810:	4b59      	ldr	r3, [pc, #356]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f003 030c 	and.w	r3, r3, #12
 8009818:	2b08      	cmp	r3, #8
 800981a:	d00d      	beq.n	8009838 <HAL_RCC_GetSysClockFreq+0x40>
 800981c:	2b08      	cmp	r3, #8
 800981e:	f200 80a1 	bhi.w	8009964 <HAL_RCC_GetSysClockFreq+0x16c>
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <HAL_RCC_GetSysClockFreq+0x34>
 8009826:	2b04      	cmp	r3, #4
 8009828:	d003      	beq.n	8009832 <HAL_RCC_GetSysClockFreq+0x3a>
 800982a:	e09b      	b.n	8009964 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800982c:	4b53      	ldr	r3, [pc, #332]	; (800997c <HAL_RCC_GetSysClockFreq+0x184>)
 800982e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8009830:	e09b      	b.n	800996a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009832:	4b53      	ldr	r3, [pc, #332]	; (8009980 <HAL_RCC_GetSysClockFreq+0x188>)
 8009834:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009836:	e098      	b.n	800996a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009838:	4b4f      	ldr	r3, [pc, #316]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009840:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009842:	4b4d      	ldr	r3, [pc, #308]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d028      	beq.n	80098a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800984e:	4b4a      	ldr	r3, [pc, #296]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	099b      	lsrs	r3, r3, #6
 8009854:	2200      	movs	r2, #0
 8009856:	623b      	str	r3, [r7, #32]
 8009858:	627a      	str	r2, [r7, #36]	; 0x24
 800985a:	6a3b      	ldr	r3, [r7, #32]
 800985c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009860:	2100      	movs	r1, #0
 8009862:	4b47      	ldr	r3, [pc, #284]	; (8009980 <HAL_RCC_GetSysClockFreq+0x188>)
 8009864:	fb03 f201 	mul.w	r2, r3, r1
 8009868:	2300      	movs	r3, #0
 800986a:	fb00 f303 	mul.w	r3, r0, r3
 800986e:	4413      	add	r3, r2
 8009870:	4a43      	ldr	r2, [pc, #268]	; (8009980 <HAL_RCC_GetSysClockFreq+0x188>)
 8009872:	fba0 1202 	umull	r1, r2, r0, r2
 8009876:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009878:	460a      	mov	r2, r1
 800987a:	62ba      	str	r2, [r7, #40]	; 0x28
 800987c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800987e:	4413      	add	r3, r2
 8009880:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009884:	2200      	movs	r2, #0
 8009886:	61bb      	str	r3, [r7, #24]
 8009888:	61fa      	str	r2, [r7, #28]
 800988a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800988e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009892:	f7f7 f981 	bl	8000b98 <__aeabi_uldivmod>
 8009896:	4602      	mov	r2, r0
 8009898:	460b      	mov	r3, r1
 800989a:	4613      	mov	r3, r2
 800989c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800989e:	e053      	b.n	8009948 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80098a0:	4b35      	ldr	r3, [pc, #212]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	099b      	lsrs	r3, r3, #6
 80098a6:	2200      	movs	r2, #0
 80098a8:	613b      	str	r3, [r7, #16]
 80098aa:	617a      	str	r2, [r7, #20]
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80098b2:	f04f 0b00 	mov.w	fp, #0
 80098b6:	4652      	mov	r2, sl
 80098b8:	465b      	mov	r3, fp
 80098ba:	f04f 0000 	mov.w	r0, #0
 80098be:	f04f 0100 	mov.w	r1, #0
 80098c2:	0159      	lsls	r1, r3, #5
 80098c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80098c8:	0150      	lsls	r0, r2, #5
 80098ca:	4602      	mov	r2, r0
 80098cc:	460b      	mov	r3, r1
 80098ce:	ebb2 080a 	subs.w	r8, r2, sl
 80098d2:	eb63 090b 	sbc.w	r9, r3, fp
 80098d6:	f04f 0200 	mov.w	r2, #0
 80098da:	f04f 0300 	mov.w	r3, #0
 80098de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80098e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80098e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80098ea:	ebb2 0408 	subs.w	r4, r2, r8
 80098ee:	eb63 0509 	sbc.w	r5, r3, r9
 80098f2:	f04f 0200 	mov.w	r2, #0
 80098f6:	f04f 0300 	mov.w	r3, #0
 80098fa:	00eb      	lsls	r3, r5, #3
 80098fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009900:	00e2      	lsls	r2, r4, #3
 8009902:	4614      	mov	r4, r2
 8009904:	461d      	mov	r5, r3
 8009906:	eb14 030a 	adds.w	r3, r4, sl
 800990a:	603b      	str	r3, [r7, #0]
 800990c:	eb45 030b 	adc.w	r3, r5, fp
 8009910:	607b      	str	r3, [r7, #4]
 8009912:	f04f 0200 	mov.w	r2, #0
 8009916:	f04f 0300 	mov.w	r3, #0
 800991a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800991e:	4629      	mov	r1, r5
 8009920:	028b      	lsls	r3, r1, #10
 8009922:	4621      	mov	r1, r4
 8009924:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009928:	4621      	mov	r1, r4
 800992a:	028a      	lsls	r2, r1, #10
 800992c:	4610      	mov	r0, r2
 800992e:	4619      	mov	r1, r3
 8009930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009932:	2200      	movs	r2, #0
 8009934:	60bb      	str	r3, [r7, #8]
 8009936:	60fa      	str	r2, [r7, #12]
 8009938:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800993c:	f7f7 f92c 	bl	8000b98 <__aeabi_uldivmod>
 8009940:	4602      	mov	r2, r0
 8009942:	460b      	mov	r3, r1
 8009944:	4613      	mov	r3, r2
 8009946:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009948:	4b0b      	ldr	r3, [pc, #44]	; (8009978 <HAL_RCC_GetSysClockFreq+0x180>)
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	0c1b      	lsrs	r3, r3, #16
 800994e:	f003 0303 	and.w	r3, r3, #3
 8009952:	3301      	adds	r3, #1
 8009954:	005b      	lsls	r3, r3, #1
 8009956:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8009958:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800995a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009960:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009962:	e002      	b.n	800996a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009964:	4b05      	ldr	r3, [pc, #20]	; (800997c <HAL_RCC_GetSysClockFreq+0x184>)
 8009966:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800996a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800996c:	4618      	mov	r0, r3
 800996e:	3740      	adds	r7, #64	; 0x40
 8009970:	46bd      	mov	sp, r7
 8009972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009976:	bf00      	nop
 8009978:	40023800 	.word	0x40023800
 800997c:	00f42400 	.word	0x00f42400
 8009980:	00b71b00 	.word	0x00b71b00

08009984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009984:	b480      	push	{r7}
 8009986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009988:	4b03      	ldr	r3, [pc, #12]	; (8009998 <HAL_RCC_GetHCLKFreq+0x14>)
 800998a:	681b      	ldr	r3, [r3, #0]
}
 800998c:	4618      	mov	r0, r3
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	20000148 	.word	0x20000148

0800999c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80099a0:	f7ff fff0 	bl	8009984 <HAL_RCC_GetHCLKFreq>
 80099a4:	4602      	mov	r2, r0
 80099a6:	4b05      	ldr	r3, [pc, #20]	; (80099bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	0a9b      	lsrs	r3, r3, #10
 80099ac:	f003 0307 	and.w	r3, r3, #7
 80099b0:	4903      	ldr	r1, [pc, #12]	; (80099c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80099b2:	5ccb      	ldrb	r3, [r1, r3]
 80099b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	40023800 	.word	0x40023800
 80099c0:	0801607c 	.word	0x0801607c

080099c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80099c8:	f7ff ffdc 	bl	8009984 <HAL_RCC_GetHCLKFreq>
 80099cc:	4602      	mov	r2, r0
 80099ce:	4b05      	ldr	r3, [pc, #20]	; (80099e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	0b5b      	lsrs	r3, r3, #13
 80099d4:	f003 0307 	and.w	r3, r3, #7
 80099d8:	4903      	ldr	r1, [pc, #12]	; (80099e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80099da:	5ccb      	ldrb	r3, [r1, r3]
 80099dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	bd80      	pop	{r7, pc}
 80099e4:	40023800 	.word	0x40023800
 80099e8:	0801607c 	.word	0x0801607c

080099ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	220f      	movs	r2, #15
 80099fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80099fc:	4b12      	ldr	r3, [pc, #72]	; (8009a48 <HAL_RCC_GetClockConfig+0x5c>)
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	f003 0203 	and.w	r2, r3, #3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009a08:	4b0f      	ldr	r3, [pc, #60]	; (8009a48 <HAL_RCC_GetClockConfig+0x5c>)
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009a14:	4b0c      	ldr	r3, [pc, #48]	; (8009a48 <HAL_RCC_GetClockConfig+0x5c>)
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009a20:	4b09      	ldr	r3, [pc, #36]	; (8009a48 <HAL_RCC_GetClockConfig+0x5c>)
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	08db      	lsrs	r3, r3, #3
 8009a26:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009a2e:	4b07      	ldr	r3, [pc, #28]	; (8009a4c <HAL_RCC_GetClockConfig+0x60>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0207 	and.w	r2, r3, #7
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	601a      	str	r2, [r3, #0]
}
 8009a3a:	bf00      	nop
 8009a3c:	370c      	adds	r7, #12
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr
 8009a46:	bf00      	nop
 8009a48:	40023800 	.word	0x40023800
 8009a4c:	40023c00 	.word	0x40023c00

08009a50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e07b      	b.n	8009b5a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d108      	bne.n	8009a7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a72:	d009      	beq.n	8009a88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	61da      	str	r2, [r3, #28]
 8009a7a:	e005      	b.n	8009a88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d106      	bne.n	8009aa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f7fa ffb8 	bl	8004a18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009abe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009ad0:	431a      	orrs	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ada:	431a      	orrs	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	f003 0302 	and.w	r3, r3, #2
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	695b      	ldr	r3, [r3, #20]
 8009aea:	f003 0301 	and.w	r3, r3, #1
 8009aee:	431a      	orrs	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009af8:	431a      	orrs	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	69db      	ldr	r3, [r3, #28]
 8009afe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b02:	431a      	orrs	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a1b      	ldr	r3, [r3, #32]
 8009b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b0c:	ea42 0103 	orr.w	r1, r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b14:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	430a      	orrs	r2, r1
 8009b1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	699b      	ldr	r3, [r3, #24]
 8009b24:	0c1b      	lsrs	r3, r3, #16
 8009b26:	f003 0104 	and.w	r1, r3, #4
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b2e:	f003 0210 	and.w	r2, r3, #16
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	69da      	ldr	r2, [r3, #28]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	b088      	sub	sp, #32
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	60f8      	str	r0, [r7, #12]
 8009b6a:	60b9      	str	r1, [r7, #8]
 8009b6c:	603b      	str	r3, [r7, #0]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009b72:	2300      	movs	r3, #0
 8009b74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d101      	bne.n	8009b84 <HAL_SPI_Transmit+0x22>
 8009b80:	2302      	movs	r3, #2
 8009b82:	e126      	b.n	8009dd2 <HAL_SPI_Transmit+0x270>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b8c:	f7fb fde2 	bl	8005754 <HAL_GetTick>
 8009b90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009b92:	88fb      	ldrh	r3, [r7, #6]
 8009b94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d002      	beq.n	8009ba8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009ba2:	2302      	movs	r3, #2
 8009ba4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009ba6:	e10b      	b.n	8009dc0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d002      	beq.n	8009bb4 <HAL_SPI_Transmit+0x52>
 8009bae:	88fb      	ldrh	r3, [r7, #6]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d102      	bne.n	8009bba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bb8:	e102      	b.n	8009dc0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2203      	movs	r2, #3
 8009bbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	88fa      	ldrh	r2, [r7, #6]
 8009bd2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	88fa      	ldrh	r2, [r7, #6]
 8009bd8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2200      	movs	r2, #0
 8009be4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2200      	movs	r2, #0
 8009bea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c00:	d10f      	bne.n	8009c22 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c2c:	2b40      	cmp	r3, #64	; 0x40
 8009c2e:	d007      	beq.n	8009c40 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c48:	d14b      	bne.n	8009ce2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d002      	beq.n	8009c58 <HAL_SPI_Transmit+0xf6>
 8009c52:	8afb      	ldrh	r3, [r7, #22]
 8009c54:	2b01      	cmp	r3, #1
 8009c56:	d13e      	bne.n	8009cd6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c5c:	881a      	ldrh	r2, [r3, #0]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c68:	1c9a      	adds	r2, r3, #2
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	3b01      	subs	r3, #1
 8009c76:	b29a      	uxth	r2, r3
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009c7c:	e02b      	b.n	8009cd6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	f003 0302 	and.w	r3, r3, #2
 8009c88:	2b02      	cmp	r3, #2
 8009c8a:	d112      	bne.n	8009cb2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c90:	881a      	ldrh	r2, [r3, #0]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c9c:	1c9a      	adds	r2, r3, #2
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	b29a      	uxth	r2, r3
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	86da      	strh	r2, [r3, #54]	; 0x36
 8009cb0:	e011      	b.n	8009cd6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cb2:	f7fb fd4f 	bl	8005754 <HAL_GetTick>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	69bb      	ldr	r3, [r7, #24]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	683a      	ldr	r2, [r7, #0]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d803      	bhi.n	8009cca <HAL_SPI_Transmit+0x168>
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc8:	d102      	bne.n	8009cd0 <HAL_SPI_Transmit+0x16e>
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d102      	bne.n	8009cd6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009cd4:	e074      	b.n	8009dc0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d1ce      	bne.n	8009c7e <HAL_SPI_Transmit+0x11c>
 8009ce0:	e04c      	b.n	8009d7c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d002      	beq.n	8009cf0 <HAL_SPI_Transmit+0x18e>
 8009cea:	8afb      	ldrh	r3, [r7, #22]
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d140      	bne.n	8009d72 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	330c      	adds	r3, #12
 8009cfa:	7812      	ldrb	r2, [r2, #0]
 8009cfc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d02:	1c5a      	adds	r2, r3, #1
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009d16:	e02c      	b.n	8009d72 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	f003 0302 	and.w	r3, r3, #2
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d113      	bne.n	8009d4e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	330c      	adds	r3, #12
 8009d30:	7812      	ldrb	r2, [r2, #0]
 8009d32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d38:	1c5a      	adds	r2, r3, #1
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8009d4c:	e011      	b.n	8009d72 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d4e:	f7fb fd01 	bl	8005754 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	683a      	ldr	r2, [r7, #0]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d803      	bhi.n	8009d66 <HAL_SPI_Transmit+0x204>
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d64:	d102      	bne.n	8009d6c <HAL_SPI_Transmit+0x20a>
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d102      	bne.n	8009d72 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009d70:	e026      	b.n	8009dc0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1cd      	bne.n	8009d18 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d7c:	69ba      	ldr	r2, [r7, #24]
 8009d7e:	6839      	ldr	r1, [r7, #0]
 8009d80:	68f8      	ldr	r0, [r7, #12]
 8009d82:	f000 fb81 	bl	800a488 <SPI_EndRxTxTransaction>
 8009d86:	4603      	mov	r3, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d002      	beq.n	8009d92 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2220      	movs	r2, #32
 8009d90:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10a      	bne.n	8009db0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	613b      	str	r3, [r7, #16]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	613b      	str	r3, [r7, #16]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	613b      	str	r3, [r7, #16]
 8009dae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	77fb      	strb	r3, [r7, #31]
 8009dbc:	e000      	b.n	8009dc0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009dbe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009dd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3720      	adds	r7, #32
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b08c      	sub	sp, #48	; 0x30
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	60f8      	str	r0, [r7, #12]
 8009de2:	60b9      	str	r1, [r7, #8]
 8009de4:	607a      	str	r2, [r7, #4]
 8009de6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009de8:	2301      	movs	r3, #1
 8009dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009dec:	2300      	movs	r3, #0
 8009dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d101      	bne.n	8009e00 <HAL_SPI_TransmitReceive+0x26>
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	e18a      	b.n	800a116 <HAL_SPI_TransmitReceive+0x33c>
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2201      	movs	r2, #1
 8009e04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e08:	f7fb fca4 	bl	8005754 <HAL_GetTick>
 8009e0c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009e1e:	887b      	ldrh	r3, [r7, #2]
 8009e20:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009e22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d00f      	beq.n	8009e4a <HAL_SPI_TransmitReceive+0x70>
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e30:	d107      	bne.n	8009e42 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d103      	bne.n	8009e42 <HAL_SPI_TransmitReceive+0x68>
 8009e3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e3e:	2b04      	cmp	r3, #4
 8009e40:	d003      	beq.n	8009e4a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009e42:	2302      	movs	r3, #2
 8009e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e48:	e15b      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d005      	beq.n	8009e5c <HAL_SPI_TransmitReceive+0x82>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d002      	beq.n	8009e5c <HAL_SPI_TransmitReceive+0x82>
 8009e56:	887b      	ldrh	r3, [r7, #2]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d103      	bne.n	8009e64 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e62:	e14e      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	2b04      	cmp	r3, #4
 8009e6e:	d003      	beq.n	8009e78 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2205      	movs	r2, #5
 8009e74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	887a      	ldrh	r2, [r7, #2]
 8009e88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	887a      	ldrh	r2, [r7, #2]
 8009e8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	68ba      	ldr	r2, [r7, #8]
 8009e94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	887a      	ldrh	r2, [r7, #2]
 8009e9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	887a      	ldrh	r2, [r7, #2]
 8009ea0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eb8:	2b40      	cmp	r3, #64	; 0x40
 8009eba:	d007      	beq.n	8009ecc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009eca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ed4:	d178      	bne.n	8009fc8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d002      	beq.n	8009ee4 <HAL_SPI_TransmitReceive+0x10a>
 8009ede:	8b7b      	ldrh	r3, [r7, #26]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d166      	bne.n	8009fb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ee8:	881a      	ldrh	r2, [r3, #0]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ef4:	1c9a      	adds	r2, r3, #2
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	3b01      	subs	r3, #1
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f08:	e053      	b.n	8009fb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	f003 0302 	and.w	r3, r3, #2
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d11b      	bne.n	8009f50 <HAL_SPI_TransmitReceive+0x176>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d016      	beq.n	8009f50 <HAL_SPI_TransmitReceive+0x176>
 8009f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d113      	bne.n	8009f50 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f2c:	881a      	ldrh	r2, [r3, #0]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f38:	1c9a      	adds	r2, r3, #2
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	f003 0301 	and.w	r3, r3, #1
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d119      	bne.n	8009f92 <HAL_SPI_TransmitReceive+0x1b8>
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d014      	beq.n	8009f92 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	68da      	ldr	r2, [r3, #12]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f72:	b292      	uxth	r2, r2
 8009f74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f7a:	1c9a      	adds	r2, r3, #2
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	3b01      	subs	r3, #1
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f92:	f7fb fbdf 	bl	8005754 <HAL_GetTick>
 8009f96:	4602      	mov	r2, r0
 8009f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d807      	bhi.n	8009fb2 <HAL_SPI_TransmitReceive+0x1d8>
 8009fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa8:	d003      	beq.n	8009fb2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009faa:	2303      	movs	r3, #3
 8009fac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009fb0:	e0a7      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1a6      	bne.n	8009f0a <HAL_SPI_TransmitReceive+0x130>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1a1      	bne.n	8009f0a <HAL_SPI_TransmitReceive+0x130>
 8009fc6:	e07c      	b.n	800a0c2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d002      	beq.n	8009fd6 <HAL_SPI_TransmitReceive+0x1fc>
 8009fd0:	8b7b      	ldrh	r3, [r7, #26]
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d16b      	bne.n	800a0ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	330c      	adds	r3, #12
 8009fe0:	7812      	ldrb	r2, [r2, #0]
 8009fe2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fe8:	1c5a      	adds	r2, r3, #1
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	b29a      	uxth	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ffc:	e057      	b.n	800a0ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f003 0302 	and.w	r3, r3, #2
 800a008:	2b02      	cmp	r3, #2
 800a00a:	d11c      	bne.n	800a046 <HAL_SPI_TransmitReceive+0x26c>
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a010:	b29b      	uxth	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d017      	beq.n	800a046 <HAL_SPI_TransmitReceive+0x26c>
 800a016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d114      	bne.n	800a046 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	330c      	adds	r3, #12
 800a026:	7812      	ldrb	r2, [r2, #0]
 800a028:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a02e:	1c5a      	adds	r2, r3, #1
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a038:	b29b      	uxth	r3, r3
 800a03a:	3b01      	subs	r3, #1
 800a03c:	b29a      	uxth	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a042:	2300      	movs	r3, #0
 800a044:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b01      	cmp	r3, #1
 800a052:	d119      	bne.n	800a088 <HAL_SPI_TransmitReceive+0x2ae>
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a058:	b29b      	uxth	r3, r3
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d014      	beq.n	800a088 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68da      	ldr	r2, [r3, #12]
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a068:	b2d2      	uxtb	r2, r2
 800a06a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a070:	1c5a      	adds	r2, r3, #1
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	3b01      	subs	r3, #1
 800a07e:	b29a      	uxth	r2, r3
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a084:	2301      	movs	r3, #1
 800a086:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a088:	f7fb fb64 	bl	8005754 <HAL_GetTick>
 800a08c:	4602      	mov	r2, r0
 800a08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a090:	1ad3      	subs	r3, r2, r3
 800a092:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a094:	429a      	cmp	r2, r3
 800a096:	d803      	bhi.n	800a0a0 <HAL_SPI_TransmitReceive+0x2c6>
 800a098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a09e:	d102      	bne.n	800a0a6 <HAL_SPI_TransmitReceive+0x2cc>
 800a0a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d103      	bne.n	800a0ae <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a0ac:	e029      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0b2:	b29b      	uxth	r3, r3
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d1a2      	bne.n	8009ffe <HAL_SPI_TransmitReceive+0x224>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d19d      	bne.n	8009ffe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f000 f9de 	bl	800a488 <SPI_EndRxTxTransaction>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d006      	beq.n	800a0e0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2220      	movs	r2, #32
 800a0dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a0de:	e010      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d10b      	bne.n	800a100 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	617b      	str	r3, [r7, #20]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	617b      	str	r3, [r7, #20]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	617b      	str	r3, [r7, #20]
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	e000      	b.n	800a102 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a100:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2201      	movs	r2, #1
 800a106:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a112:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a116:	4618      	mov	r0, r3
 800a118:	3730      	adds	r7, #48	; 0x30
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
	...

0800a120 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b088      	sub	sp, #32
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a138:	69bb      	ldr	r3, [r7, #24]
 800a13a:	099b      	lsrs	r3, r3, #6
 800a13c:	f003 0301 	and.w	r3, r3, #1
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10f      	bne.n	800a164 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a144:	69bb      	ldr	r3, [r7, #24]
 800a146:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d00a      	beq.n	800a164 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	099b      	lsrs	r3, r3, #6
 800a152:	f003 0301 	and.w	r3, r3, #1
 800a156:	2b00      	cmp	r3, #0
 800a158:	d004      	beq.n	800a164 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	4798      	blx	r3
    return;
 800a162:	e0d7      	b.n	800a314 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	085b      	lsrs	r3, r3, #1
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00a      	beq.n	800a186 <HAL_SPI_IRQHandler+0x66>
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	09db      	lsrs	r3, r3, #7
 800a174:	f003 0301 	and.w	r3, r3, #1
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d004      	beq.n	800a186 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	4798      	blx	r3
    return;
 800a184:	e0c6      	b.n	800a314 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	095b      	lsrs	r3, r3, #5
 800a18a:	f003 0301 	and.w	r3, r3, #1
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d10c      	bne.n	800a1ac <HAL_SPI_IRQHandler+0x8c>
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	099b      	lsrs	r3, r3, #6
 800a196:	f003 0301 	and.w	r3, r3, #1
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d106      	bne.n	800a1ac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	0a1b      	lsrs	r3, r3, #8
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	f000 80b4 	beq.w	800a314 <HAL_SPI_IRQHandler+0x1f4>
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	095b      	lsrs	r3, r3, #5
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	f000 80ad 	beq.w	800a314 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	099b      	lsrs	r3, r3, #6
 800a1be:	f003 0301 	and.w	r3, r3, #1
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d023      	beq.n	800a20e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	2b03      	cmp	r3, #3
 800a1d0:	d011      	beq.n	800a1f6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1d6:	f043 0204 	orr.w	r2, r3, #4
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1de:	2300      	movs	r3, #0
 800a1e0:	617b      	str	r3, [r7, #20]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	617b      	str	r3, [r7, #20]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	617b      	str	r3, [r7, #20]
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	e00b      	b.n	800a20e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	613b      	str	r3, [r7, #16]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	613b      	str	r3, [r7, #16]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	613b      	str	r3, [r7, #16]
 800a20a:	693b      	ldr	r3, [r7, #16]
        return;
 800a20c:	e082      	b.n	800a314 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a20e:	69bb      	ldr	r3, [r7, #24]
 800a210:	095b      	lsrs	r3, r3, #5
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	2b00      	cmp	r3, #0
 800a218:	d014      	beq.n	800a244 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a21e:	f043 0201 	orr.w	r2, r3, #1
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a226:	2300      	movs	r3, #0
 800a228:	60fb      	str	r3, [r7, #12]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	60fb      	str	r3, [r7, #12]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a240:	601a      	str	r2, [r3, #0]
 800a242:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a244:	69bb      	ldr	r3, [r7, #24]
 800a246:	0a1b      	lsrs	r3, r3, #8
 800a248:	f003 0301 	and.w	r3, r3, #1
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d00c      	beq.n	800a26a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a254:	f043 0208 	orr.w	r2, r3, #8
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a25c:	2300      	movs	r3, #0
 800a25e:	60bb      	str	r3, [r7, #8]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	60bb      	str	r3, [r7, #8]
 800a268:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d04f      	beq.n	800a312 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	685a      	ldr	r2, [r3, #4]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a280:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	f003 0302 	and.w	r3, r3, #2
 800a290:	2b00      	cmp	r3, #0
 800a292:	d104      	bne.n	800a29e <HAL_SPI_IRQHandler+0x17e>
 800a294:	69fb      	ldr	r3, [r7, #28]
 800a296:	f003 0301 	and.w	r3, r3, #1
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d034      	beq.n	800a308 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	685a      	ldr	r2, [r3, #4]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f022 0203 	bic.w	r2, r2, #3
 800a2ac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d011      	beq.n	800a2da <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2ba:	4a18      	ldr	r2, [pc, #96]	; (800a31c <HAL_SPI_IRQHandler+0x1fc>)
 800a2bc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7fc fa56 	bl	8006774 <HAL_DMA_Abort_IT>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d005      	beq.n	800a2da <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d016      	beq.n	800a310 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2e6:	4a0d      	ldr	r2, [pc, #52]	; (800a31c <HAL_SPI_IRQHandler+0x1fc>)
 800a2e8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7fc fa40 	bl	8006774 <HAL_DMA_Abort_IT>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00a      	beq.n	800a310 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a306:	e003      	b.n	800a310 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f000 f809 	bl	800a320 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a30e:	e000      	b.n	800a312 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a310:	bf00      	nop
    return;
 800a312:	bf00      	nop
  }
}
 800a314:	3720      	adds	r7, #32
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	0800a351 	.word	0x0800a351

0800a320 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a328:	bf00      	nop
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a342:	b2db      	uxtb	r3, r3
}
 800a344:	4618      	mov	r0, r3
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a35c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2200      	movs	r2, #0
 800a362:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a36a:	68f8      	ldr	r0, [r7, #12]
 800a36c:	f7ff ffd8 	bl	800a320 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a370:	bf00      	nop
 800a372:	3710      	adds	r7, #16
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b088      	sub	sp, #32
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	603b      	str	r3, [r7, #0]
 800a384:	4613      	mov	r3, r2
 800a386:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a388:	f7fb f9e4 	bl	8005754 <HAL_GetTick>
 800a38c:	4602      	mov	r2, r0
 800a38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a390:	1a9b      	subs	r3, r3, r2
 800a392:	683a      	ldr	r2, [r7, #0]
 800a394:	4413      	add	r3, r2
 800a396:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a398:	f7fb f9dc 	bl	8005754 <HAL_GetTick>
 800a39c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a39e:	4b39      	ldr	r3, [pc, #228]	; (800a484 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	015b      	lsls	r3, r3, #5
 800a3a4:	0d1b      	lsrs	r3, r3, #20
 800a3a6:	69fa      	ldr	r2, [r7, #28]
 800a3a8:	fb02 f303 	mul.w	r3, r2, r3
 800a3ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a3ae:	e054      	b.n	800a45a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d050      	beq.n	800a45a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3b8:	f7fb f9cc 	bl	8005754 <HAL_GetTick>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	69fa      	ldr	r2, [r7, #28]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d902      	bls.n	800a3ce <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d13d      	bne.n	800a44a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	685a      	ldr	r2, [r3, #4]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3e6:	d111      	bne.n	800a40c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3f0:	d004      	beq.n	800a3fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3fa:	d107      	bne.n	800a40c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a40a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a414:	d10f      	bne.n	800a436 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a424:	601a      	str	r2, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a434:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2201      	movs	r2, #1
 800a43a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a446:	2303      	movs	r3, #3
 800a448:	e017      	b.n	800a47a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d101      	bne.n	800a454 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a450:	2300      	movs	r3, #0
 800a452:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	3b01      	subs	r3, #1
 800a458:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	689a      	ldr	r2, [r3, #8]
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	4013      	ands	r3, r2
 800a464:	68ba      	ldr	r2, [r7, #8]
 800a466:	429a      	cmp	r2, r3
 800a468:	bf0c      	ite	eq
 800a46a:	2301      	moveq	r3, #1
 800a46c:	2300      	movne	r3, #0
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	461a      	mov	r2, r3
 800a472:	79fb      	ldrb	r3, [r7, #7]
 800a474:	429a      	cmp	r2, r3
 800a476:	d19b      	bne.n	800a3b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3720      	adds	r7, #32
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	20000148 	.word	0x20000148

0800a488 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b088      	sub	sp, #32
 800a48c:	af02      	add	r7, sp, #8
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a494:	4b1b      	ldr	r3, [pc, #108]	; (800a504 <SPI_EndRxTxTransaction+0x7c>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a1b      	ldr	r2, [pc, #108]	; (800a508 <SPI_EndRxTxTransaction+0x80>)
 800a49a:	fba2 2303 	umull	r2, r3, r2, r3
 800a49e:	0d5b      	lsrs	r3, r3, #21
 800a4a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a4a4:	fb02 f303 	mul.w	r3, r2, r3
 800a4a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4b2:	d112      	bne.n	800a4da <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2180      	movs	r1, #128	; 0x80
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f7ff ff5a 	bl	800a378 <SPI_WaitFlagStateUntilTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d016      	beq.n	800a4f8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ce:	f043 0220 	orr.w	r2, r3, #32
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	e00f      	b.n	800a4fa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00a      	beq.n	800a4f6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4f0:	2b80      	cmp	r3, #128	; 0x80
 800a4f2:	d0f2      	beq.n	800a4da <SPI_EndRxTxTransaction+0x52>
 800a4f4:	e000      	b.n	800a4f8 <SPI_EndRxTxTransaction+0x70>
        break;
 800a4f6:	bf00      	nop
  }

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3718      	adds	r7, #24
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000148 	.word	0x20000148
 800a508:	165e9f81 	.word	0x165e9f81

0800a50c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d101      	bne.n	800a51e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e041      	b.n	800a5a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d106      	bne.n	800a538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7fa fde6 	bl	8005104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2202      	movs	r2, #2
 800a53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	3304      	adds	r3, #4
 800a548:	4619      	mov	r1, r3
 800a54a:	4610      	mov	r0, r2
 800a54c:	f000 fce2 	bl	800af14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2201      	movs	r2, #1
 800a584:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2201      	movs	r2, #1
 800a58c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2201      	movs	r2, #1
 800a594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
	...

0800a5ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d001      	beq.n	800a5c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e046      	b.n	800a652 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a23      	ldr	r2, [pc, #140]	; (800a660 <HAL_TIM_Base_Start+0xb4>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d022      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5de:	d01d      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a1f      	ldr	r2, [pc, #124]	; (800a664 <HAL_TIM_Base_Start+0xb8>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d018      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	4a1e      	ldr	r2, [pc, #120]	; (800a668 <HAL_TIM_Base_Start+0xbc>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d013      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a1c      	ldr	r2, [pc, #112]	; (800a66c <HAL_TIM_Base_Start+0xc0>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d00e      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a1b      	ldr	r2, [pc, #108]	; (800a670 <HAL_TIM_Base_Start+0xc4>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d009      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a19      	ldr	r2, [pc, #100]	; (800a674 <HAL_TIM_Base_Start+0xc8>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d004      	beq.n	800a61c <HAL_TIM_Base_Start+0x70>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4a18      	ldr	r2, [pc, #96]	; (800a678 <HAL_TIM_Base_Start+0xcc>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d111      	bne.n	800a640 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	f003 0307 	and.w	r3, r3, #7
 800a626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2b06      	cmp	r3, #6
 800a62c:	d010      	beq.n	800a650 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f042 0201 	orr.w	r2, r2, #1
 800a63c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a63e:	e007      	b.n	800a650 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f042 0201 	orr.w	r2, r2, #1
 800a64e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a650:	2300      	movs	r3, #0
}
 800a652:	4618      	mov	r0, r3
 800a654:	3714      	adds	r7, #20
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	40010000 	.word	0x40010000
 800a664:	40000400 	.word	0x40000400
 800a668:	40000800 	.word	0x40000800
 800a66c:	40000c00 	.word	0x40000c00
 800a670:	40010400 	.word	0x40010400
 800a674:	40014000 	.word	0x40014000
 800a678:	40001800 	.word	0x40001800

0800a67c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d001      	beq.n	800a694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e04e      	b.n	800a732 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2202      	movs	r2, #2
 800a698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	68da      	ldr	r2, [r3, #12]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f042 0201 	orr.w	r2, r2, #1
 800a6aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a23      	ldr	r2, [pc, #140]	; (800a740 <HAL_TIM_Base_Start_IT+0xc4>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d022      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6be:	d01d      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a1f      	ldr	r2, [pc, #124]	; (800a744 <HAL_TIM_Base_Start_IT+0xc8>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d018      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a1e      	ldr	r2, [pc, #120]	; (800a748 <HAL_TIM_Base_Start_IT+0xcc>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d013      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a1c      	ldr	r2, [pc, #112]	; (800a74c <HAL_TIM_Base_Start_IT+0xd0>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d00e      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a1b      	ldr	r2, [pc, #108]	; (800a750 <HAL_TIM_Base_Start_IT+0xd4>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d009      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a19      	ldr	r2, [pc, #100]	; (800a754 <HAL_TIM_Base_Start_IT+0xd8>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d004      	beq.n	800a6fc <HAL_TIM_Base_Start_IT+0x80>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a18      	ldr	r2, [pc, #96]	; (800a758 <HAL_TIM_Base_Start_IT+0xdc>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d111      	bne.n	800a720 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	f003 0307 	and.w	r3, r3, #7
 800a706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2b06      	cmp	r3, #6
 800a70c:	d010      	beq.n	800a730 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f042 0201 	orr.w	r2, r2, #1
 800a71c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a71e:	e007      	b.n	800a730 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	681a      	ldr	r2, [r3, #0]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f042 0201 	orr.w	r2, r2, #1
 800a72e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	40010000 	.word	0x40010000
 800a744:	40000400 	.word	0x40000400
 800a748:	40000800 	.word	0x40000800
 800a74c:	40000c00 	.word	0x40000c00
 800a750:	40010400 	.word	0x40010400
 800a754:	40014000 	.word	0x40014000
 800a758:	40001800 	.word	0x40001800

0800a75c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d101      	bne.n	800a76e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a76a:	2301      	movs	r3, #1
 800a76c:	e041      	b.n	800a7f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a774:	b2db      	uxtb	r3, r3
 800a776:	2b00      	cmp	r3, #0
 800a778:	d106      	bne.n	800a788 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 f839 	bl	800a7fa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2202      	movs	r2, #2
 800a78c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	3304      	adds	r3, #4
 800a798:	4619      	mov	r1, r3
 800a79a:	4610      	mov	r0, r2
 800a79c:	f000 fbba 	bl	800af14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3708      	adds	r7, #8
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}

0800a7fa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a7fa:	b480      	push	{r7}
 800a7fc:	b083      	sub	sp, #12
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a802:	bf00      	nop
 800a804:	370c      	adds	r7, #12
 800a806:	46bd      	mov	sp, r7
 800a808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80c:	4770      	bx	lr
	...

0800a810 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d109      	bne.n	800a834 <HAL_TIM_PWM_Start+0x24>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a826:	b2db      	uxtb	r3, r3
 800a828:	2b01      	cmp	r3, #1
 800a82a:	bf14      	ite	ne
 800a82c:	2301      	movne	r3, #1
 800a82e:	2300      	moveq	r3, #0
 800a830:	b2db      	uxtb	r3, r3
 800a832:	e022      	b.n	800a87a <HAL_TIM_PWM_Start+0x6a>
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	2b04      	cmp	r3, #4
 800a838:	d109      	bne.n	800a84e <HAL_TIM_PWM_Start+0x3e>
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a840:	b2db      	uxtb	r3, r3
 800a842:	2b01      	cmp	r3, #1
 800a844:	bf14      	ite	ne
 800a846:	2301      	movne	r3, #1
 800a848:	2300      	moveq	r3, #0
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	e015      	b.n	800a87a <HAL_TIM_PWM_Start+0x6a>
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	2b08      	cmp	r3, #8
 800a852:	d109      	bne.n	800a868 <HAL_TIM_PWM_Start+0x58>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	bf14      	ite	ne
 800a860:	2301      	movne	r3, #1
 800a862:	2300      	moveq	r3, #0
 800a864:	b2db      	uxtb	r3, r3
 800a866:	e008      	b.n	800a87a <HAL_TIM_PWM_Start+0x6a>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	2b01      	cmp	r3, #1
 800a872:	bf14      	ite	ne
 800a874:	2301      	movne	r3, #1
 800a876:	2300      	moveq	r3, #0
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d001      	beq.n	800a882 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a87e:	2301      	movs	r3, #1
 800a880:	e07c      	b.n	800a97c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d104      	bne.n	800a892 <HAL_TIM_PWM_Start+0x82>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2202      	movs	r2, #2
 800a88c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a890:	e013      	b.n	800a8ba <HAL_TIM_PWM_Start+0xaa>
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	2b04      	cmp	r3, #4
 800a896:	d104      	bne.n	800a8a2 <HAL_TIM_PWM_Start+0x92>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2202      	movs	r2, #2
 800a89c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a8a0:	e00b      	b.n	800a8ba <HAL_TIM_PWM_Start+0xaa>
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	2b08      	cmp	r3, #8
 800a8a6:	d104      	bne.n	800a8b2 <HAL_TIM_PWM_Start+0xa2>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2202      	movs	r2, #2
 800a8ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a8b0:	e003      	b.n	800a8ba <HAL_TIM_PWM_Start+0xaa>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2202      	movs	r2, #2
 800a8b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	6839      	ldr	r1, [r7, #0]
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f000 fe10 	bl	800b4e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a2d      	ldr	r2, [pc, #180]	; (800a984 <HAL_TIM_PWM_Start+0x174>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d004      	beq.n	800a8dc <HAL_TIM_PWM_Start+0xcc>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a2c      	ldr	r2, [pc, #176]	; (800a988 <HAL_TIM_PWM_Start+0x178>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d101      	bne.n	800a8e0 <HAL_TIM_PWM_Start+0xd0>
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e000      	b.n	800a8e2 <HAL_TIM_PWM_Start+0xd2>
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d007      	beq.n	800a8f6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a8f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a22      	ldr	r2, [pc, #136]	; (800a984 <HAL_TIM_PWM_Start+0x174>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d022      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a908:	d01d      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a1f      	ldr	r2, [pc, #124]	; (800a98c <HAL_TIM_PWM_Start+0x17c>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d018      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a1d      	ldr	r2, [pc, #116]	; (800a990 <HAL_TIM_PWM_Start+0x180>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d013      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a1c      	ldr	r2, [pc, #112]	; (800a994 <HAL_TIM_PWM_Start+0x184>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d00e      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	4a16      	ldr	r2, [pc, #88]	; (800a988 <HAL_TIM_PWM_Start+0x178>)
 800a92e:	4293      	cmp	r3, r2
 800a930:	d009      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a18      	ldr	r2, [pc, #96]	; (800a998 <HAL_TIM_PWM_Start+0x188>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d004      	beq.n	800a946 <HAL_TIM_PWM_Start+0x136>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a16      	ldr	r2, [pc, #88]	; (800a99c <HAL_TIM_PWM_Start+0x18c>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d111      	bne.n	800a96a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	f003 0307 	and.w	r3, r3, #7
 800a950:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2b06      	cmp	r3, #6
 800a956:	d010      	beq.n	800a97a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	681a      	ldr	r2, [r3, #0]
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f042 0201 	orr.w	r2, r2, #1
 800a966:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a968:	e007      	b.n	800a97a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f042 0201 	orr.w	r2, r2, #1
 800a978:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a97a:	2300      	movs	r3, #0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}
 800a984:	40010000 	.word	0x40010000
 800a988:	40010400 	.word	0x40010400
 800a98c:	40000400 	.word	0x40000400
 800a990:	40000800 	.word	0x40000800
 800a994:	40000c00 	.word	0x40000c00
 800a998:	40014000 	.word	0x40014000
 800a99c:	40001800 	.word	0x40001800

0800a9a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	691b      	ldr	r3, [r3, #16]
 800a9ae:	f003 0302 	and.w	r3, r3, #2
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d122      	bne.n	800a9fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	f003 0302 	and.w	r3, r3, #2
 800a9c0:	2b02      	cmp	r3, #2
 800a9c2:	d11b      	bne.n	800a9fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f06f 0202 	mvn.w	r2, #2
 800a9cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	699b      	ldr	r3, [r3, #24]
 800a9da:	f003 0303 	and.w	r3, r3, #3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d003      	beq.n	800a9ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 fa77 	bl	800aed6 <HAL_TIM_IC_CaptureCallback>
 800a9e8:	e005      	b.n	800a9f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 fa69 	bl	800aec2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 fa7a 	bl	800aeea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	f003 0304 	and.w	r3, r3, #4
 800aa06:	2b04      	cmp	r3, #4
 800aa08:	d122      	bne.n	800aa50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	68db      	ldr	r3, [r3, #12]
 800aa10:	f003 0304 	and.w	r3, r3, #4
 800aa14:	2b04      	cmp	r3, #4
 800aa16:	d11b      	bne.n	800aa50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f06f 0204 	mvn.w	r2, #4
 800aa20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2202      	movs	r2, #2
 800aa26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	699b      	ldr	r3, [r3, #24]
 800aa2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d003      	beq.n	800aa3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 fa4d 	bl	800aed6 <HAL_TIM_IC_CaptureCallback>
 800aa3c:	e005      	b.n	800aa4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fa3f 	bl	800aec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 fa50 	bl	800aeea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	691b      	ldr	r3, [r3, #16]
 800aa56:	f003 0308 	and.w	r3, r3, #8
 800aa5a:	2b08      	cmp	r3, #8
 800aa5c:	d122      	bne.n	800aaa4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	68db      	ldr	r3, [r3, #12]
 800aa64:	f003 0308 	and.w	r3, r3, #8
 800aa68:	2b08      	cmp	r3, #8
 800aa6a:	d11b      	bne.n	800aaa4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f06f 0208 	mvn.w	r2, #8
 800aa74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2204      	movs	r2, #4
 800aa7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	69db      	ldr	r3, [r3, #28]
 800aa82:	f003 0303 	and.w	r3, r3, #3
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d003      	beq.n	800aa92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 fa23 	bl	800aed6 <HAL_TIM_IC_CaptureCallback>
 800aa90:	e005      	b.n	800aa9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fa15 	bl	800aec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fa26 	bl	800aeea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	691b      	ldr	r3, [r3, #16]
 800aaaa:	f003 0310 	and.w	r3, r3, #16
 800aaae:	2b10      	cmp	r3, #16
 800aab0:	d122      	bne.n	800aaf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	f003 0310 	and.w	r3, r3, #16
 800aabc:	2b10      	cmp	r3, #16
 800aabe:	d11b      	bne.n	800aaf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f06f 0210 	mvn.w	r2, #16
 800aac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2208      	movs	r2, #8
 800aace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	69db      	ldr	r3, [r3, #28]
 800aad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d003      	beq.n	800aae6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f9f9 	bl	800aed6 <HAL_TIM_IC_CaptureCallback>
 800aae4:	e005      	b.n	800aaf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f9eb 	bl	800aec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f000 f9fc 	bl	800aeea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	f003 0301 	and.w	r3, r3, #1
 800ab02:	2b01      	cmp	r3, #1
 800ab04:	d10e      	bne.n	800ab24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	f003 0301 	and.w	r3, r3, #1
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	d107      	bne.n	800ab24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f06f 0201 	mvn.w	r2, #1
 800ab1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f7f9 f9a6 	bl	8003e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	691b      	ldr	r3, [r3, #16]
 800ab2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab2e:	2b80      	cmp	r3, #128	; 0x80
 800ab30:	d10e      	bne.n	800ab50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	68db      	ldr	r3, [r3, #12]
 800ab38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab3c:	2b80      	cmp	r3, #128	; 0x80
 800ab3e:	d107      	bne.n	800ab50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ab48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 fdca 	bl	800b6e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	691b      	ldr	r3, [r3, #16]
 800ab56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab5a:	2b40      	cmp	r3, #64	; 0x40
 800ab5c:	d10e      	bne.n	800ab7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab68:	2b40      	cmp	r3, #64	; 0x40
 800ab6a:	d107      	bne.n	800ab7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ab74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 f9c1 	bl	800aefe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	691b      	ldr	r3, [r3, #16]
 800ab82:	f003 0320 	and.w	r3, r3, #32
 800ab86:	2b20      	cmp	r3, #32
 800ab88:	d10e      	bne.n	800aba8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	f003 0320 	and.w	r3, r3, #32
 800ab94:	2b20      	cmp	r3, #32
 800ab96:	d107      	bne.n	800aba8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f06f 0220 	mvn.w	r2, #32
 800aba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fd94 	bl	800b6d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aba8:	bf00      	nop
 800abaa:	3708      	adds	r7, #8
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b086      	sub	sp, #24
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	60f8      	str	r0, [r7, #12]
 800abb8:	60b9      	str	r1, [r7, #8]
 800abba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abbc:	2300      	movs	r3, #0
 800abbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d101      	bne.n	800abce <HAL_TIM_PWM_ConfigChannel+0x1e>
 800abca:	2302      	movs	r3, #2
 800abcc:	e0ae      	b.n	800ad2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2b0c      	cmp	r3, #12
 800abda:	f200 809f 	bhi.w	800ad1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800abde:	a201      	add	r2, pc, #4	; (adr r2, 800abe4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe4:	0800ac19 	.word	0x0800ac19
 800abe8:	0800ad1d 	.word	0x0800ad1d
 800abec:	0800ad1d 	.word	0x0800ad1d
 800abf0:	0800ad1d 	.word	0x0800ad1d
 800abf4:	0800ac59 	.word	0x0800ac59
 800abf8:	0800ad1d 	.word	0x0800ad1d
 800abfc:	0800ad1d 	.word	0x0800ad1d
 800ac00:	0800ad1d 	.word	0x0800ad1d
 800ac04:	0800ac9b 	.word	0x0800ac9b
 800ac08:	0800ad1d 	.word	0x0800ad1d
 800ac0c:	0800ad1d 	.word	0x0800ad1d
 800ac10:	0800ad1d 	.word	0x0800ad1d
 800ac14:	0800acdb 	.word	0x0800acdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68b9      	ldr	r1, [r7, #8]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f000 fa18 	bl	800b054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	699a      	ldr	r2, [r3, #24]
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f042 0208 	orr.w	r2, r2, #8
 800ac32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	699a      	ldr	r2, [r3, #24]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f022 0204 	bic.w	r2, r2, #4
 800ac42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	6999      	ldr	r1, [r3, #24]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	691a      	ldr	r2, [r3, #16]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	430a      	orrs	r2, r1
 800ac54:	619a      	str	r2, [r3, #24]
      break;
 800ac56:	e064      	b.n	800ad22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	68b9      	ldr	r1, [r7, #8]
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f000 fa68 	bl	800b134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	699a      	ldr	r2, [r3, #24]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	699a      	ldr	r2, [r3, #24]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	6999      	ldr	r1, [r3, #24]
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	021a      	lsls	r2, r3, #8
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	430a      	orrs	r2, r1
 800ac96:	619a      	str	r2, [r3, #24]
      break;
 800ac98:	e043      	b.n	800ad22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	68b9      	ldr	r1, [r7, #8]
 800aca0:	4618      	mov	r0, r3
 800aca2:	f000 fabd 	bl	800b220 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	69da      	ldr	r2, [r3, #28]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f042 0208 	orr.w	r2, r2, #8
 800acb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	69da      	ldr	r2, [r3, #28]
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f022 0204 	bic.w	r2, r2, #4
 800acc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	69d9      	ldr	r1, [r3, #28]
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	691a      	ldr	r2, [r3, #16]
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	430a      	orrs	r2, r1
 800acd6:	61da      	str	r2, [r3, #28]
      break;
 800acd8:	e023      	b.n	800ad22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68b9      	ldr	r1, [r7, #8]
 800ace0:	4618      	mov	r0, r3
 800ace2:	f000 fb11 	bl	800b308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	69da      	ldr	r2, [r3, #28]
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800acf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	69da      	ldr	r2, [r3, #28]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ad04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	69d9      	ldr	r1, [r3, #28]
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	021a      	lsls	r2, r3, #8
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	430a      	orrs	r2, r1
 800ad18:	61da      	str	r2, [r3, #28]
      break;
 800ad1a:	e002      	b.n	800ad22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ad20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3718      	adds	r7, #24
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d101      	bne.n	800ad50 <HAL_TIM_ConfigClockSource+0x1c>
 800ad4c:	2302      	movs	r3, #2
 800ad4e:	e0b4      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x186>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2201      	movs	r2, #1
 800ad54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2202      	movs	r2, #2
 800ad5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ad6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	68ba      	ldr	r2, [r7, #8]
 800ad7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad88:	d03e      	beq.n	800ae08 <HAL_TIM_ConfigClockSource+0xd4>
 800ad8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad8e:	f200 8087 	bhi.w	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800ad92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad96:	f000 8086 	beq.w	800aea6 <HAL_TIM_ConfigClockSource+0x172>
 800ad9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad9e:	d87f      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800ada0:	2b70      	cmp	r3, #112	; 0x70
 800ada2:	d01a      	beq.n	800adda <HAL_TIM_ConfigClockSource+0xa6>
 800ada4:	2b70      	cmp	r3, #112	; 0x70
 800ada6:	d87b      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800ada8:	2b60      	cmp	r3, #96	; 0x60
 800adaa:	d050      	beq.n	800ae4e <HAL_TIM_ConfigClockSource+0x11a>
 800adac:	2b60      	cmp	r3, #96	; 0x60
 800adae:	d877      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800adb0:	2b50      	cmp	r3, #80	; 0x50
 800adb2:	d03c      	beq.n	800ae2e <HAL_TIM_ConfigClockSource+0xfa>
 800adb4:	2b50      	cmp	r3, #80	; 0x50
 800adb6:	d873      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800adb8:	2b40      	cmp	r3, #64	; 0x40
 800adba:	d058      	beq.n	800ae6e <HAL_TIM_ConfigClockSource+0x13a>
 800adbc:	2b40      	cmp	r3, #64	; 0x40
 800adbe:	d86f      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800adc0:	2b30      	cmp	r3, #48	; 0x30
 800adc2:	d064      	beq.n	800ae8e <HAL_TIM_ConfigClockSource+0x15a>
 800adc4:	2b30      	cmp	r3, #48	; 0x30
 800adc6:	d86b      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800adc8:	2b20      	cmp	r3, #32
 800adca:	d060      	beq.n	800ae8e <HAL_TIM_ConfigClockSource+0x15a>
 800adcc:	2b20      	cmp	r3, #32
 800adce:	d867      	bhi.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
 800add0:	2b00      	cmp	r3, #0
 800add2:	d05c      	beq.n	800ae8e <HAL_TIM_ConfigClockSource+0x15a>
 800add4:	2b10      	cmp	r3, #16
 800add6:	d05a      	beq.n	800ae8e <HAL_TIM_ConfigClockSource+0x15a>
 800add8:	e062      	b.n	800aea0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6818      	ldr	r0, [r3, #0]
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	6899      	ldr	r1, [r3, #8]
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	685a      	ldr	r2, [r3, #4]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	68db      	ldr	r3, [r3, #12]
 800adea:	f000 fb5d 	bl	800b4a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	689b      	ldr	r3, [r3, #8]
 800adf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800adfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	68ba      	ldr	r2, [r7, #8]
 800ae04:	609a      	str	r2, [r3, #8]
      break;
 800ae06:	e04f      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6818      	ldr	r0, [r3, #0]
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	6899      	ldr	r1, [r3, #8]
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	685a      	ldr	r2, [r3, #4]
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	68db      	ldr	r3, [r3, #12]
 800ae18:	f000 fb46 	bl	800b4a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	689a      	ldr	r2, [r3, #8]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae2a:	609a      	str	r2, [r3, #8]
      break;
 800ae2c:	e03c      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6818      	ldr	r0, [r3, #0]
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	6859      	ldr	r1, [r3, #4]
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f000 faba 	bl	800b3b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2150      	movs	r1, #80	; 0x50
 800ae46:	4618      	mov	r0, r3
 800ae48:	f000 fb13 	bl	800b472 <TIM_ITRx_SetConfig>
      break;
 800ae4c:	e02c      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6818      	ldr	r0, [r3, #0]
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	6859      	ldr	r1, [r3, #4]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	f000 fad9 	bl	800b412 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2160      	movs	r1, #96	; 0x60
 800ae66:	4618      	mov	r0, r3
 800ae68:	f000 fb03 	bl	800b472 <TIM_ITRx_SetConfig>
      break;
 800ae6c:	e01c      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6818      	ldr	r0, [r3, #0]
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	6859      	ldr	r1, [r3, #4]
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f000 fa9a 	bl	800b3b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	2140      	movs	r1, #64	; 0x40
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 faf3 	bl	800b472 <TIM_ITRx_SetConfig>
      break;
 800ae8c:	e00c      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4619      	mov	r1, r3
 800ae98:	4610      	mov	r0, r2
 800ae9a:	f000 faea 	bl	800b472 <TIM_ITRx_SetConfig>
      break;
 800ae9e:	e003      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	73fb      	strb	r3, [r7, #15]
      break;
 800aea4:	e000      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aea6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2201      	movs	r2, #1
 800aeac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aeb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aec2:	b480      	push	{r7}
 800aec4:	b083      	sub	sp, #12
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aeca:	bf00      	nop
 800aecc:	370c      	adds	r7, #12
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr

0800aed6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aed6:	b480      	push	{r7}
 800aed8:	b083      	sub	sp, #12
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aede:	bf00      	nop
 800aee0:	370c      	adds	r7, #12
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr

0800aeea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aeea:	b480      	push	{r7}
 800aeec:	b083      	sub	sp, #12
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aef2:	bf00      	nop
 800aef4:	370c      	adds	r7, #12
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr

0800aefe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aefe:	b480      	push	{r7}
 800af00:	b083      	sub	sp, #12
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af06:	bf00      	nop
 800af08:	370c      	adds	r7, #12
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
	...

0800af14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a40      	ldr	r2, [pc, #256]	; (800b028 <TIM_Base_SetConfig+0x114>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d013      	beq.n	800af54 <TIM_Base_SetConfig+0x40>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af32:	d00f      	beq.n	800af54 <TIM_Base_SetConfig+0x40>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a3d      	ldr	r2, [pc, #244]	; (800b02c <TIM_Base_SetConfig+0x118>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d00b      	beq.n	800af54 <TIM_Base_SetConfig+0x40>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a3c      	ldr	r2, [pc, #240]	; (800b030 <TIM_Base_SetConfig+0x11c>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d007      	beq.n	800af54 <TIM_Base_SetConfig+0x40>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a3b      	ldr	r2, [pc, #236]	; (800b034 <TIM_Base_SetConfig+0x120>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d003      	beq.n	800af54 <TIM_Base_SetConfig+0x40>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	4a3a      	ldr	r2, [pc, #232]	; (800b038 <TIM_Base_SetConfig+0x124>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d108      	bne.n	800af66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	68fa      	ldr	r2, [r7, #12]
 800af62:	4313      	orrs	r3, r2
 800af64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	4a2f      	ldr	r2, [pc, #188]	; (800b028 <TIM_Base_SetConfig+0x114>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d02b      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af74:	d027      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	4a2c      	ldr	r2, [pc, #176]	; (800b02c <TIM_Base_SetConfig+0x118>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d023      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a2b      	ldr	r2, [pc, #172]	; (800b030 <TIM_Base_SetConfig+0x11c>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d01f      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a2a      	ldr	r2, [pc, #168]	; (800b034 <TIM_Base_SetConfig+0x120>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d01b      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a29      	ldr	r2, [pc, #164]	; (800b038 <TIM_Base_SetConfig+0x124>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d017      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a28      	ldr	r2, [pc, #160]	; (800b03c <TIM_Base_SetConfig+0x128>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d013      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a27      	ldr	r2, [pc, #156]	; (800b040 <TIM_Base_SetConfig+0x12c>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d00f      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a26      	ldr	r2, [pc, #152]	; (800b044 <TIM_Base_SetConfig+0x130>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d00b      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a25      	ldr	r2, [pc, #148]	; (800b048 <TIM_Base_SetConfig+0x134>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d007      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	4a24      	ldr	r2, [pc, #144]	; (800b04c <TIM_Base_SetConfig+0x138>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d003      	beq.n	800afc6 <TIM_Base_SetConfig+0xb2>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4a23      	ldr	r2, [pc, #140]	; (800b050 <TIM_Base_SetConfig+0x13c>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d108      	bne.n	800afd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	4313      	orrs	r3, r2
 800afd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	695b      	ldr	r3, [r3, #20]
 800afe2:	4313      	orrs	r3, r2
 800afe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	68fa      	ldr	r2, [r7, #12]
 800afea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	689a      	ldr	r2, [r3, #8]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	681a      	ldr	r2, [r3, #0]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4a0a      	ldr	r2, [pc, #40]	; (800b028 <TIM_Base_SetConfig+0x114>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d003      	beq.n	800b00c <TIM_Base_SetConfig+0xf8>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a0c      	ldr	r2, [pc, #48]	; (800b038 <TIM_Base_SetConfig+0x124>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d103      	bne.n	800b014 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	691a      	ldr	r2, [r3, #16]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2201      	movs	r2, #1
 800b018:	615a      	str	r2, [r3, #20]
}
 800b01a:	bf00      	nop
 800b01c:	3714      	adds	r7, #20
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr
 800b026:	bf00      	nop
 800b028:	40010000 	.word	0x40010000
 800b02c:	40000400 	.word	0x40000400
 800b030:	40000800 	.word	0x40000800
 800b034:	40000c00 	.word	0x40000c00
 800b038:	40010400 	.word	0x40010400
 800b03c:	40014000 	.word	0x40014000
 800b040:	40014400 	.word	0x40014400
 800b044:	40014800 	.word	0x40014800
 800b048:	40001800 	.word	0x40001800
 800b04c:	40001c00 	.word	0x40001c00
 800b050:	40002000 	.word	0x40002000

0800b054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b054:	b480      	push	{r7}
 800b056:	b087      	sub	sp, #28
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
 800b05c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6a1b      	ldr	r3, [r3, #32]
 800b062:	f023 0201 	bic.w	r2, r3, #1
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6a1b      	ldr	r3, [r3, #32]
 800b06e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	699b      	ldr	r3, [r3, #24]
 800b07a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f023 0303 	bic.w	r3, r3, #3
 800b08a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	68fa      	ldr	r2, [r7, #12]
 800b092:	4313      	orrs	r3, r2
 800b094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	f023 0302 	bic.w	r3, r3, #2
 800b09c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	697a      	ldr	r2, [r7, #20]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a20      	ldr	r2, [pc, #128]	; (800b12c <TIM_OC1_SetConfig+0xd8>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d003      	beq.n	800b0b8 <TIM_OC1_SetConfig+0x64>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4a1f      	ldr	r2, [pc, #124]	; (800b130 <TIM_OC1_SetConfig+0xdc>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d10c      	bne.n	800b0d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	f023 0308 	bic.w	r3, r3, #8
 800b0be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f023 0304 	bic.w	r3, r3, #4
 800b0d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a15      	ldr	r2, [pc, #84]	; (800b12c <TIM_OC1_SetConfig+0xd8>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d003      	beq.n	800b0e2 <TIM_OC1_SetConfig+0x8e>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a14      	ldr	r2, [pc, #80]	; (800b130 <TIM_OC1_SetConfig+0xdc>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d111      	bne.n	800b106 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b0e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b0f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	695b      	ldr	r3, [r3, #20]
 800b0f6:	693a      	ldr	r2, [r7, #16]
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	693a      	ldr	r2, [r7, #16]
 800b102:	4313      	orrs	r3, r2
 800b104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	693a      	ldr	r2, [r7, #16]
 800b10a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	68fa      	ldr	r2, [r7, #12]
 800b110:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	685a      	ldr	r2, [r3, #4]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	697a      	ldr	r2, [r7, #20]
 800b11e:	621a      	str	r2, [r3, #32]
}
 800b120:	bf00      	nop
 800b122:	371c      	adds	r7, #28
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr
 800b12c:	40010000 	.word	0x40010000
 800b130:	40010400 	.word	0x40010400

0800b134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b134:	b480      	push	{r7}
 800b136:	b087      	sub	sp, #28
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6a1b      	ldr	r3, [r3, #32]
 800b142:	f023 0210 	bic.w	r2, r3, #16
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6a1b      	ldr	r3, [r3, #32]
 800b14e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	699b      	ldr	r3, [r3, #24]
 800b15a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b16a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	021b      	lsls	r3, r3, #8
 800b172:	68fa      	ldr	r2, [r7, #12]
 800b174:	4313      	orrs	r3, r2
 800b176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	f023 0320 	bic.w	r3, r3, #32
 800b17e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	011b      	lsls	r3, r3, #4
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	4313      	orrs	r3, r2
 800b18a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	4a22      	ldr	r2, [pc, #136]	; (800b218 <TIM_OC2_SetConfig+0xe4>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d003      	beq.n	800b19c <TIM_OC2_SetConfig+0x68>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a21      	ldr	r2, [pc, #132]	; (800b21c <TIM_OC2_SetConfig+0xe8>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d10d      	bne.n	800b1b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b1a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	68db      	ldr	r3, [r3, #12]
 800b1a8:	011b      	lsls	r3, r3, #4
 800b1aa:	697a      	ldr	r2, [r7, #20]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4a17      	ldr	r2, [pc, #92]	; (800b218 <TIM_OC2_SetConfig+0xe4>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d003      	beq.n	800b1c8 <TIM_OC2_SetConfig+0x94>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4a16      	ldr	r2, [pc, #88]	; (800b21c <TIM_OC2_SetConfig+0xe8>)
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	d113      	bne.n	800b1f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b1ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b1d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	009b      	lsls	r3, r3, #2
 800b1de:	693a      	ldr	r2, [r7, #16]
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	699b      	ldr	r3, [r3, #24]
 800b1e8:	009b      	lsls	r3, r3, #2
 800b1ea:	693a      	ldr	r2, [r7, #16]
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	68fa      	ldr	r2, [r7, #12]
 800b1fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	685a      	ldr	r2, [r3, #4]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	697a      	ldr	r2, [r7, #20]
 800b208:	621a      	str	r2, [r3, #32]
}
 800b20a:	bf00      	nop
 800b20c:	371c      	adds	r7, #28
 800b20e:	46bd      	mov	sp, r7
 800b210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop
 800b218:	40010000 	.word	0x40010000
 800b21c:	40010400 	.word	0x40010400

0800b220 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b220:	b480      	push	{r7}
 800b222:	b087      	sub	sp, #28
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6a1b      	ldr	r3, [r3, #32]
 800b22e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6a1b      	ldr	r3, [r3, #32]
 800b23a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	69db      	ldr	r3, [r3, #28]
 800b246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b24e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f023 0303 	bic.w	r3, r3, #3
 800b256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	68fa      	ldr	r2, [r7, #12]
 800b25e:	4313      	orrs	r3, r2
 800b260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	689b      	ldr	r3, [r3, #8]
 800b26e:	021b      	lsls	r3, r3, #8
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	4313      	orrs	r3, r2
 800b274:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	4a21      	ldr	r2, [pc, #132]	; (800b300 <TIM_OC3_SetConfig+0xe0>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d003      	beq.n	800b286 <TIM_OC3_SetConfig+0x66>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a20      	ldr	r2, [pc, #128]	; (800b304 <TIM_OC3_SetConfig+0xe4>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d10d      	bne.n	800b2a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b28c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	68db      	ldr	r3, [r3, #12]
 800b292:	021b      	lsls	r3, r3, #8
 800b294:	697a      	ldr	r2, [r7, #20]
 800b296:	4313      	orrs	r3, r2
 800b298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b2a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a16      	ldr	r2, [pc, #88]	; (800b300 <TIM_OC3_SetConfig+0xe0>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d003      	beq.n	800b2b2 <TIM_OC3_SetConfig+0x92>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a15      	ldr	r2, [pc, #84]	; (800b304 <TIM_OC3_SetConfig+0xe4>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d113      	bne.n	800b2da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b2b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	695b      	ldr	r3, [r3, #20]
 800b2c6:	011b      	lsls	r3, r3, #4
 800b2c8:	693a      	ldr	r2, [r7, #16]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	011b      	lsls	r3, r3, #4
 800b2d4:	693a      	ldr	r2, [r7, #16]
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	693a      	ldr	r2, [r7, #16]
 800b2de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	685a      	ldr	r2, [r3, #4]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	697a      	ldr	r2, [r7, #20]
 800b2f2:	621a      	str	r2, [r3, #32]
}
 800b2f4:	bf00      	nop
 800b2f6:	371c      	adds	r7, #28
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	40010000 	.word	0x40010000
 800b304:	40010400 	.word	0x40010400

0800b308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b308:	b480      	push	{r7}
 800b30a:	b087      	sub	sp, #28
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6a1b      	ldr	r3, [r3, #32]
 800b322:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	69db      	ldr	r3, [r3, #28]
 800b32e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b33e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	021b      	lsls	r3, r3, #8
 800b346:	68fa      	ldr	r2, [r7, #12]
 800b348:	4313      	orrs	r3, r2
 800b34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	031b      	lsls	r3, r3, #12
 800b35a:	693a      	ldr	r2, [r7, #16]
 800b35c:	4313      	orrs	r3, r2
 800b35e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a12      	ldr	r2, [pc, #72]	; (800b3ac <TIM_OC4_SetConfig+0xa4>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d003      	beq.n	800b370 <TIM_OC4_SetConfig+0x68>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a11      	ldr	r2, [pc, #68]	; (800b3b0 <TIM_OC4_SetConfig+0xa8>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d109      	bne.n	800b384 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	695b      	ldr	r3, [r3, #20]
 800b37c:	019b      	lsls	r3, r3, #6
 800b37e:	697a      	ldr	r2, [r7, #20]
 800b380:	4313      	orrs	r3, r2
 800b382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	697a      	ldr	r2, [r7, #20]
 800b388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	68fa      	ldr	r2, [r7, #12]
 800b38e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	685a      	ldr	r2, [r3, #4]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	621a      	str	r2, [r3, #32]
}
 800b39e:	bf00      	nop
 800b3a0:	371c      	adds	r7, #28
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	40010000 	.word	0x40010000
 800b3b0:	40010400 	.word	0x40010400

0800b3b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b087      	sub	sp, #28
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	6a1b      	ldr	r3, [r3, #32]
 800b3c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	f023 0201 	bic.w	r2, r3, #1
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	699b      	ldr	r3, [r3, #24]
 800b3d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b3de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	011b      	lsls	r3, r3, #4
 800b3e4:	693a      	ldr	r2, [r7, #16]
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	f023 030a 	bic.w	r3, r3, #10
 800b3f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b3f2:	697a      	ldr	r2, [r7, #20]
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	693a      	ldr	r2, [r7, #16]
 800b3fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	697a      	ldr	r2, [r7, #20]
 800b404:	621a      	str	r2, [r3, #32]
}
 800b406:	bf00      	nop
 800b408:	371c      	adds	r7, #28
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr

0800b412 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b412:	b480      	push	{r7}
 800b414:	b087      	sub	sp, #28
 800b416:	af00      	add	r7, sp, #0
 800b418:	60f8      	str	r0, [r7, #12]
 800b41a:	60b9      	str	r1, [r7, #8]
 800b41c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6a1b      	ldr	r3, [r3, #32]
 800b422:	f023 0210 	bic.w	r2, r3, #16
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	699b      	ldr	r3, [r3, #24]
 800b42e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6a1b      	ldr	r3, [r3, #32]
 800b434:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b43c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	031b      	lsls	r3, r3, #12
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	4313      	orrs	r3, r2
 800b446:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b44e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	011b      	lsls	r3, r3, #4
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	4313      	orrs	r3, r2
 800b458:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	697a      	ldr	r2, [r7, #20]
 800b45e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	693a      	ldr	r2, [r7, #16]
 800b464:	621a      	str	r2, [r3, #32]
}
 800b466:	bf00      	nop
 800b468:	371c      	adds	r7, #28
 800b46a:	46bd      	mov	sp, r7
 800b46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b470:	4770      	bx	lr

0800b472 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b472:	b480      	push	{r7}
 800b474:	b085      	sub	sp, #20
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
 800b47a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b488:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b48a:	683a      	ldr	r2, [r7, #0]
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	4313      	orrs	r3, r2
 800b490:	f043 0307 	orr.w	r3, r3, #7
 800b494:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	609a      	str	r2, [r3, #8]
}
 800b49c:	bf00      	nop
 800b49e:	3714      	adds	r7, #20
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b087      	sub	sp, #28
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	607a      	str	r2, [r7, #4]
 800b4b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b4c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	021a      	lsls	r2, r3, #8
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	431a      	orrs	r2, r3
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	697a      	ldr	r2, [r7, #20]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	697a      	ldr	r2, [r7, #20]
 800b4da:	609a      	str	r2, [r3, #8]
}
 800b4dc:	bf00      	nop
 800b4de:	371c      	adds	r7, #28
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr

0800b4e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b087      	sub	sp, #28
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	f003 031f 	and.w	r3, r3, #31
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	fa02 f303 	lsl.w	r3, r2, r3
 800b500:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6a1a      	ldr	r2, [r3, #32]
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	43db      	mvns	r3, r3
 800b50a:	401a      	ands	r2, r3
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6a1a      	ldr	r2, [r3, #32]
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	f003 031f 	and.w	r3, r3, #31
 800b51a:	6879      	ldr	r1, [r7, #4]
 800b51c:	fa01 f303 	lsl.w	r3, r1, r3
 800b520:	431a      	orrs	r2, r3
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	621a      	str	r2, [r3, #32]
}
 800b526:	bf00      	nop
 800b528:	371c      	adds	r7, #28
 800b52a:	46bd      	mov	sp, r7
 800b52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b530:	4770      	bx	lr
	...

0800b534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b534:	b480      	push	{r7}
 800b536:	b085      	sub	sp, #20
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
 800b53c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b544:	2b01      	cmp	r3, #1
 800b546:	d101      	bne.n	800b54c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b548:	2302      	movs	r3, #2
 800b54a:	e05a      	b.n	800b602 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2202      	movs	r2, #2
 800b558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b572:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	4a21      	ldr	r2, [pc, #132]	; (800b610 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d022      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b598:	d01d      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4a1d      	ldr	r2, [pc, #116]	; (800b614 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d018      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a1b      	ldr	r2, [pc, #108]	; (800b618 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d013      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a1a      	ldr	r2, [pc, #104]	; (800b61c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d00e      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a18      	ldr	r2, [pc, #96]	; (800b620 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d009      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4a17      	ldr	r2, [pc, #92]	; (800b624 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d004      	beq.n	800b5d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a15      	ldr	r2, [pc, #84]	; (800b628 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d10c      	bne.n	800b5f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b5dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3714      	adds	r7, #20
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	40010000 	.word	0x40010000
 800b614:	40000400 	.word	0x40000400
 800b618:	40000800 	.word	0x40000800
 800b61c:	40000c00 	.word	0x40000c00
 800b620:	40010400 	.word	0x40010400
 800b624:	40014000 	.word	0x40014000
 800b628:	40001800 	.word	0x40001800

0800b62c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b636:	2300      	movs	r3, #0
 800b638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b640:	2b01      	cmp	r3, #1
 800b642:	d101      	bne.n	800b648 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b644:	2302      	movs	r3, #2
 800b646:	e03d      	b.n	800b6c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2201      	movs	r2, #1
 800b64c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	68db      	ldr	r3, [r3, #12]
 800b65a:	4313      	orrs	r3, r2
 800b65c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	4313      	orrs	r3, r2
 800b66a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	4313      	orrs	r3, r2
 800b678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4313      	orrs	r3, r2
 800b686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	4313      	orrs	r3, r2
 800b694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	695b      	ldr	r3, [r3, #20]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	69db      	ldr	r3, [r3, #28]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	68fa      	ldr	r2, [r7, #12]
 800b6b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b6c2:	2300      	movs	r3, #0
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3714      	adds	r7, #20
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b083      	sub	sp, #12
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b6d8:	bf00      	nop
 800b6da:	370c      	adds	r7, #12
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b6ec:	bf00      	nop
 800b6ee:	370c      	adds	r7, #12
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr

0800b6f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d101      	bne.n	800b70a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b706:	2301      	movs	r3, #1
 800b708:	e03f      	b.n	800b78a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b710:	b2db      	uxtb	r3, r3
 800b712:	2b00      	cmp	r3, #0
 800b714:	d106      	bne.n	800b724 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2200      	movs	r2, #0
 800b71a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f7f9 fe32 	bl	8005388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2224      	movs	r2, #36	; 0x24
 800b728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68da      	ldr	r2, [r3, #12]
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b73a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fee7 	bl	800c510 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	691a      	ldr	r2, [r3, #16]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b750:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	695a      	ldr	r2, [r3, #20]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b760:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68da      	ldr	r2, [r3, #12]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b770:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2220      	movs	r2, #32
 800b77c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2220      	movs	r2, #32
 800b784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b788:	2300      	movs	r3, #0
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3708      	adds	r7, #8
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}

0800b792 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b792:	b580      	push	{r7, lr}
 800b794:	b084      	sub	sp, #16
 800b796:	af00      	add	r7, sp, #0
 800b798:	60f8      	str	r0, [r7, #12]
 800b79a:	60b9      	str	r1, [r7, #8]
 800b79c:	4613      	mov	r3, r2
 800b79e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	2b20      	cmp	r3, #32
 800b7aa:	d11d      	bne.n	800b7e8 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d002      	beq.n	800b7b8 <HAL_UART_Receive_DMA+0x26>
 800b7b2:	88fb      	ldrh	r3, [r7, #6]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d101      	bne.n	800b7bc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e016      	b.n	800b7ea <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	d101      	bne.n	800b7ca <HAL_UART_Receive_DMA+0x38>
 800b7c6:	2302      	movs	r3, #2
 800b7c8:	e00f      	b.n	800b7ea <HAL_UART_Receive_DMA+0x58>
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b7d8:	88fb      	ldrh	r3, [r7, #6]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	68b9      	ldr	r1, [r7, #8]
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f000 fc36 	bl	800c050 <UART_Start_Receive_DMA>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	e000      	b.n	800b7ea <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b7e8:	2302      	movs	r3, #2
  }
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3710      	adds	r7, #16
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}

0800b7f2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800b7f2:	b580      	push	{r7, lr}
 800b7f4:	b090      	sub	sp, #64	; 0x40
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	695b      	ldr	r3, [r3, #20]
 800b804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b808:	2b80      	cmp	r3, #128	; 0x80
 800b80a:	bf0c      	ite	eq
 800b80c:	2301      	moveq	r3, #1
 800b80e:	2300      	movne	r3, #0
 800b810:	b2db      	uxtb	r3, r3
 800b812:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	2b21      	cmp	r3, #33	; 0x21
 800b81e:	d128      	bne.n	800b872 <HAL_UART_DMAStop+0x80>
 800b820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b822:	2b00      	cmp	r3, #0
 800b824:	d025      	beq.n	800b872 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	3314      	adds	r3, #20
 800b82c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b830:	e853 3f00 	ldrex	r3, [r3]
 800b834:	623b      	str	r3, [r7, #32]
   return(result);
 800b836:	6a3b      	ldr	r3, [r7, #32]
 800b838:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b83c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	3314      	adds	r3, #20
 800b844:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b846:	633a      	str	r2, [r7, #48]	; 0x30
 800b848:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b84c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b84e:	e841 2300 	strex	r3, r2, [r1]
 800b852:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b856:	2b00      	cmp	r3, #0
 800b858:	d1e5      	bne.n	800b826 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d004      	beq.n	800b86c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b866:	4618      	mov	r0, r3
 800b868:	f7fa ff14 	bl	8006694 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 fc8d 	bl	800c18c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	695b      	ldr	r3, [r3, #20]
 800b878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b87c:	2b40      	cmp	r3, #64	; 0x40
 800b87e:	bf0c      	ite	eq
 800b880:	2301      	moveq	r3, #1
 800b882:	2300      	movne	r3, #0
 800b884:	b2db      	uxtb	r3, r3
 800b886:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	2b22      	cmp	r3, #34	; 0x22
 800b892:	d128      	bne.n	800b8e6 <HAL_UART_DMAStop+0xf4>
 800b894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b896:	2b00      	cmp	r3, #0
 800b898:	d025      	beq.n	800b8e6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	3314      	adds	r3, #20
 800b8a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	e853 3f00 	ldrex	r3, [r3]
 800b8a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b8b0:	637b      	str	r3, [r7, #52]	; 0x34
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	3314      	adds	r3, #20
 800b8b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8ba:	61fa      	str	r2, [r7, #28]
 800b8bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8be:	69b9      	ldr	r1, [r7, #24]
 800b8c0:	69fa      	ldr	r2, [r7, #28]
 800b8c2:	e841 2300 	strex	r3, r2, [r1]
 800b8c6:	617b      	str	r3, [r7, #20]
   return(result);
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1e5      	bne.n	800b89a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d004      	beq.n	800b8e0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fa feda 	bl	8006694 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800b8e0:	6878      	ldr	r0, [r7, #4]
 800b8e2:	f000 fc7b 	bl	800c1dc <UART_EndRxTransfer>
  }

  return HAL_OK;
 800b8e6:	2300      	movs	r3, #0
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3740      	adds	r7, #64	; 0x40
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b0ba      	sub	sp, #232	; 0xe8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	68db      	ldr	r3, [r3, #12]
 800b908:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	695b      	ldr	r3, [r3, #20]
 800b912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b916:	2300      	movs	r3, #0
 800b918:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b91c:	2300      	movs	r3, #0
 800b91e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b926:	f003 030f 	and.w	r3, r3, #15
 800b92a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b92e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b932:	2b00      	cmp	r3, #0
 800b934:	d10f      	bne.n	800b956 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b93a:	f003 0320 	and.w	r3, r3, #32
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d009      	beq.n	800b956 <HAL_UART_IRQHandler+0x66>
 800b942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b946:	f003 0320 	and.w	r3, r3, #32
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d003      	beq.n	800b956 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fd23 	bl	800c39a <UART_Receive_IT>
      return;
 800b954:	e256      	b.n	800be04 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b956:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	f000 80de 	beq.w	800bb1c <HAL_UART_IRQHandler+0x22c>
 800b960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b964:	f003 0301 	and.w	r3, r3, #1
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d106      	bne.n	800b97a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b96c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b970:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b974:	2b00      	cmp	r3, #0
 800b976:	f000 80d1 	beq.w	800bb1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b97a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b97e:	f003 0301 	and.w	r3, r3, #1
 800b982:	2b00      	cmp	r3, #0
 800b984:	d00b      	beq.n	800b99e <HAL_UART_IRQHandler+0xae>
 800b986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b98a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d005      	beq.n	800b99e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b996:	f043 0201 	orr.w	r2, r3, #1
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b99e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9a2:	f003 0304 	and.w	r3, r3, #4
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d00b      	beq.n	800b9c2 <HAL_UART_IRQHandler+0xd2>
 800b9aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9ae:	f003 0301 	and.w	r3, r3, #1
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d005      	beq.n	800b9c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ba:	f043 0202 	orr.w	r2, r3, #2
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b9c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9c6:	f003 0302 	and.w	r3, r3, #2
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d00b      	beq.n	800b9e6 <HAL_UART_IRQHandler+0xf6>
 800b9ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9d2:	f003 0301 	and.w	r3, r3, #1
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d005      	beq.n	800b9e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9de:	f043 0204 	orr.w	r2, r3, #4
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b9e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9ea:	f003 0308 	and.w	r3, r3, #8
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d011      	beq.n	800ba16 <HAL_UART_IRQHandler+0x126>
 800b9f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b9f6:	f003 0320 	and.w	r3, r3, #32
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d105      	bne.n	800ba0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b9fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba02:	f003 0301 	and.w	r3, r3, #1
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d005      	beq.n	800ba16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba0e:	f043 0208 	orr.w	r2, r3, #8
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	f000 81ed 	beq.w	800bdfa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba24:	f003 0320 	and.w	r3, r3, #32
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d008      	beq.n	800ba3e <HAL_UART_IRQHandler+0x14e>
 800ba2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba30:	f003 0320 	and.w	r3, r3, #32
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 fcae 	bl	800c39a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	695b      	ldr	r3, [r3, #20]
 800ba44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba48:	2b40      	cmp	r3, #64	; 0x40
 800ba4a:	bf0c      	ite	eq
 800ba4c:	2301      	moveq	r3, #1
 800ba4e:	2300      	movne	r3, #0
 800ba50:	b2db      	uxtb	r3, r3
 800ba52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba5a:	f003 0308 	and.w	r3, r3, #8
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d103      	bne.n	800ba6a <HAL_UART_IRQHandler+0x17a>
 800ba62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d04f      	beq.n	800bb0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 fbb6 	bl	800c1dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	695b      	ldr	r3, [r3, #20]
 800ba76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba7a:	2b40      	cmp	r3, #64	; 0x40
 800ba7c:	d141      	bne.n	800bb02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	3314      	adds	r3, #20
 800ba84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ba8c:	e853 3f00 	ldrex	r3, [r3]
 800ba90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ba94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ba98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	3314      	adds	r3, #20
 800baa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800baaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800baae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800baba:	e841 2300 	strex	r3, r2, [r1]
 800babe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1d9      	bne.n	800ba7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d013      	beq.n	800bafa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bad6:	4a7d      	ldr	r2, [pc, #500]	; (800bccc <HAL_UART_IRQHandler+0x3dc>)
 800bad8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bade:	4618      	mov	r0, r3
 800bae0:	f7fa fe48 	bl	8006774 <HAL_DMA_Abort_IT>
 800bae4:	4603      	mov	r3, r0
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d016      	beq.n	800bb18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800baf4:	4610      	mov	r0, r2
 800baf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baf8:	e00e      	b.n	800bb18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 f99a 	bl	800be34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb00:	e00a      	b.n	800bb18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 f996 	bl	800be34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb08:	e006      	b.n	800bb18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f000 f992 	bl	800be34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2200      	movs	r2, #0
 800bb14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800bb16:	e170      	b.n	800bdfa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb18:	bf00      	nop
    return;
 800bb1a:	e16e      	b.n	800bdfa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	f040 814a 	bne.w	800bdba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bb26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb2a:	f003 0310 	and.w	r3, r3, #16
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 8143 	beq.w	800bdba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bb34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb38:	f003 0310 	and.w	r3, r3, #16
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	f000 813c 	beq.w	800bdba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb42:	2300      	movs	r3, #0
 800bb44:	60bb      	str	r3, [r7, #8]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	60bb      	str	r3, [r7, #8]
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	60bb      	str	r3, [r7, #8]
 800bb56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	695b      	ldr	r3, [r3, #20]
 800bb5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb62:	2b40      	cmp	r3, #64	; 0x40
 800bb64:	f040 80b4 	bne.w	800bcd0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bb74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	f000 8140 	beq.w	800bdfe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bb82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb86:	429a      	cmp	r2, r3
 800bb88:	f080 8139 	bcs.w	800bdfe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bb92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb98:	69db      	ldr	r3, [r3, #28]
 800bb9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb9e:	f000 8088 	beq.w	800bcb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	330c      	adds	r3, #12
 800bba8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bbb0:	e853 3f00 	ldrex	r3, [r3]
 800bbb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bbb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bbbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bbc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	330c      	adds	r3, #12
 800bbca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bbce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bbd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bbda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bbde:	e841 2300 	strex	r3, r2, [r1]
 800bbe2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bbe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1d9      	bne.n	800bba2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3314      	adds	r3, #20
 800bbf4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bbfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bc00:	f023 0301 	bic.w	r3, r3, #1
 800bc04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	3314      	adds	r3, #20
 800bc0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bc12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bc16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bc1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bc1e:	e841 2300 	strex	r3, r2, [r1]
 800bc22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bc24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d1e1      	bne.n	800bbee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	3314      	adds	r3, #20
 800bc30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bc3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	3314      	adds	r3, #20
 800bc4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bc4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bc50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bc54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bc56:	e841 2300 	strex	r3, r2, [r1]
 800bc5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bc5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d1e3      	bne.n	800bc2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2220      	movs	r2, #32
 800bc66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	330c      	adds	r3, #12
 800bc76:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc7a:	e853 3f00 	ldrex	r3, [r3]
 800bc7e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bc80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bc82:	f023 0310 	bic.w	r3, r3, #16
 800bc86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	330c      	adds	r3, #12
 800bc90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bc94:	65ba      	str	r2, [r7, #88]	; 0x58
 800bc96:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc98:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc9a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bc9c:	e841 2300 	strex	r3, r2, [r1]
 800bca0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bca2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d1e3      	bne.n	800bc70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcac:	4618      	mov	r0, r3
 800bcae:	f7fa fcf1 	bl	8006694 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bcba:	b29b      	uxth	r3, r3
 800bcbc:	1ad3      	subs	r3, r2, r3
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f8c0 	bl	800be48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bcc8:	e099      	b.n	800bdfe <HAL_UART_IRQHandler+0x50e>
 800bcca:	bf00      	nop
 800bccc:	0800c2a3 	.word	0x0800c2a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bcd8:	b29b      	uxth	r3, r3
 800bcda:	1ad3      	subs	r3, r2, r3
 800bcdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	f000 808b 	beq.w	800be02 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800bcec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f000 8086 	beq.w	800be02 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	330c      	adds	r3, #12
 800bcfc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd00:	e853 3f00 	ldrex	r3, [r3]
 800bd04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bd06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bd0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	330c      	adds	r3, #12
 800bd16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800bd1a:	647a      	str	r2, [r7, #68]	; 0x44
 800bd1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd22:	e841 2300 	strex	r3, r2, [r1]
 800bd26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bd28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d1e3      	bne.n	800bcf6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	3314      	adds	r3, #20
 800bd34:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd38:	e853 3f00 	ldrex	r3, [r3]
 800bd3c:	623b      	str	r3, [r7, #32]
   return(result);
 800bd3e:	6a3b      	ldr	r3, [r7, #32]
 800bd40:	f023 0301 	bic.w	r3, r3, #1
 800bd44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	3314      	adds	r3, #20
 800bd4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bd52:	633a      	str	r2, [r7, #48]	; 0x30
 800bd54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bd58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd5a:	e841 2300 	strex	r3, r2, [r1]
 800bd5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bd60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d1e3      	bne.n	800bd2e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2220      	movs	r2, #32
 800bd6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2200      	movs	r2, #0
 800bd72:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	330c      	adds	r3, #12
 800bd7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	e853 3f00 	ldrex	r3, [r3]
 800bd82:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	f023 0310 	bic.w	r3, r3, #16
 800bd8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	330c      	adds	r3, #12
 800bd94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800bd98:	61fa      	str	r2, [r7, #28]
 800bd9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd9c:	69b9      	ldr	r1, [r7, #24]
 800bd9e:	69fa      	ldr	r2, [r7, #28]
 800bda0:	e841 2300 	strex	r3, r2, [r1]
 800bda4:	617b      	str	r3, [r7, #20]
   return(result);
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d1e3      	bne.n	800bd74 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bdac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 f848 	bl	800be48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bdb8:	e023      	b.n	800be02 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bdba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d009      	beq.n	800bdda <HAL_UART_IRQHandler+0x4ea>
 800bdc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d003      	beq.n	800bdda <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f000 fa79 	bl	800c2ca <UART_Transmit_IT>
    return;
 800bdd8:	e014      	b.n	800be04 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bdda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00e      	beq.n	800be04 <HAL_UART_IRQHandler+0x514>
 800bde6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d008      	beq.n	800be04 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 fab9 	bl	800c36a <UART_EndTransmit_IT>
    return;
 800bdf8:	e004      	b.n	800be04 <HAL_UART_IRQHandler+0x514>
    return;
 800bdfa:	bf00      	nop
 800bdfc:	e002      	b.n	800be04 <HAL_UART_IRQHandler+0x514>
      return;
 800bdfe:	bf00      	nop
 800be00:	e000      	b.n	800be04 <HAL_UART_IRQHandler+0x514>
      return;
 800be02:	bf00      	nop
  }
}
 800be04:	37e8      	adds	r7, #232	; 0xe8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop

0800be0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800be14:	bf00      	nop
 800be16:	370c      	adds	r7, #12
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr

0800be20 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800be20:	b480      	push	{r7}
 800be22:	b083      	sub	sp, #12
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800be28:	bf00      	nop
 800be2a:	370c      	adds	r7, #12
 800be2c:	46bd      	mov	sp, r7
 800be2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be32:	4770      	bx	lr

0800be34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800be34:	b480      	push	{r7}
 800be36:	b083      	sub	sp, #12
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800be3c:	bf00      	nop
 800be3e:	370c      	adds	r7, #12
 800be40:	46bd      	mov	sp, r7
 800be42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be46:	4770      	bx	lr

0800be48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800be48:	b480      	push	{r7}
 800be4a:	b083      	sub	sp, #12
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	460b      	mov	r3, r1
 800be52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800be54:	bf00      	nop
 800be56:	370c      	adds	r7, #12
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b09c      	sub	sp, #112	; 0x70
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d172      	bne.n	800bf62 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800be7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800be7e:	2200      	movs	r2, #0
 800be80:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	330c      	adds	r3, #12
 800be88:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be8c:	e853 3f00 	ldrex	r3, [r3]
 800be90:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800be92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be98:	66bb      	str	r3, [r7, #104]	; 0x68
 800be9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	330c      	adds	r3, #12
 800bea0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bea2:	65ba      	str	r2, [r7, #88]	; 0x58
 800bea4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bea8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800beaa:	e841 2300 	strex	r3, r2, [r1]
 800beae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800beb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1e5      	bne.n	800be82 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800beb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	3314      	adds	r3, #20
 800bebc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bec0:	e853 3f00 	ldrex	r3, [r3]
 800bec4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec8:	f023 0301 	bic.w	r3, r3, #1
 800becc:	667b      	str	r3, [r7, #100]	; 0x64
 800bece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	3314      	adds	r3, #20
 800bed4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800bed6:	647a      	str	r2, [r7, #68]	; 0x44
 800bed8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bedc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bede:	e841 2300 	strex	r3, r2, [r1]
 800bee2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1e5      	bne.n	800beb6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800beea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	3314      	adds	r3, #20
 800bef0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef4:	e853 3f00 	ldrex	r3, [r3]
 800bef8:	623b      	str	r3, [r7, #32]
   return(result);
 800befa:	6a3b      	ldr	r3, [r7, #32]
 800befc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bf00:	663b      	str	r3, [r7, #96]	; 0x60
 800bf02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	3314      	adds	r3, #20
 800bf08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bf0a:	633a      	str	r2, [r7, #48]	; 0x30
 800bf0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bf10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf12:	e841 2300 	strex	r3, r2, [r1]
 800bf16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bf18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d1e5      	bne.n	800beea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bf1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf20:	2220      	movs	r2, #32
 800bf22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d119      	bne.n	800bf62 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	330c      	adds	r3, #12
 800bf34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf36:	693b      	ldr	r3, [r7, #16]
 800bf38:	e853 3f00 	ldrex	r3, [r3]
 800bf3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f023 0310 	bic.w	r3, r3, #16
 800bf44:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	330c      	adds	r3, #12
 800bf4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bf4e:	61fa      	str	r2, [r7, #28]
 800bf50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf52:	69b9      	ldr	r1, [r7, #24]
 800bf54:	69fa      	ldr	r2, [r7, #28]
 800bf56:	e841 2300 	strex	r3, r2, [r1]
 800bf5a:	617b      	str	r3, [r7, #20]
   return(result);
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d1e5      	bne.n	800bf2e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d106      	bne.n	800bf78 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bf6e:	4619      	mov	r1, r3
 800bf70:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800bf72:	f7ff ff69 	bl	800be48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bf76:	e002      	b.n	800bf7e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800bf78:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800bf7a:	f7f8 fbf9 	bl	8004770 <HAL_UART_RxCpltCallback>
}
 800bf7e:	bf00      	nop
 800bf80:	3770      	adds	r7, #112	; 0x70
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}

0800bf86 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bf86:	b580      	push	{r7, lr}
 800bf88:	b084      	sub	sp, #16
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf92:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d108      	bne.n	800bfae <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bfa0:	085b      	lsrs	r3, r3, #1
 800bfa2:	b29b      	uxth	r3, r3
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	68f8      	ldr	r0, [r7, #12]
 800bfa8:	f7ff ff4e 	bl	800be48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bfac:	e002      	b.n	800bfb4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800bfae:	68f8      	ldr	r0, [r7, #12]
 800bfb0:	f7ff ff36 	bl	800be20 <HAL_UART_RxHalfCpltCallback>
}
 800bfb4:	bf00      	nop
 800bfb6:	3710      	adds	r7, #16
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfcc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	695b      	ldr	r3, [r3, #20]
 800bfd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfd8:	2b80      	cmp	r3, #128	; 0x80
 800bfda:	bf0c      	ite	eq
 800bfdc:	2301      	moveq	r3, #1
 800bfde:	2300      	movne	r3, #0
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bfea:	b2db      	uxtb	r3, r3
 800bfec:	2b21      	cmp	r3, #33	; 0x21
 800bfee:	d108      	bne.n	800c002 <UART_DMAError+0x46>
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d005      	beq.n	800c002 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	2200      	movs	r2, #0
 800bffa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800bffc:	68b8      	ldr	r0, [r7, #8]
 800bffe:	f000 f8c5 	bl	800c18c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	695b      	ldr	r3, [r3, #20]
 800c008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c00c:	2b40      	cmp	r3, #64	; 0x40
 800c00e:	bf0c      	ite	eq
 800c010:	2301      	moveq	r3, #1
 800c012:	2300      	movne	r3, #0
 800c014:	b2db      	uxtb	r3, r3
 800c016:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c01e:	b2db      	uxtb	r3, r3
 800c020:	2b22      	cmp	r3, #34	; 0x22
 800c022:	d108      	bne.n	800c036 <UART_DMAError+0x7a>
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d005      	beq.n	800c036 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	2200      	movs	r2, #0
 800c02e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c030:	68b8      	ldr	r0, [r7, #8]
 800c032:	f000 f8d3 	bl	800c1dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c03a:	f043 0210 	orr.w	r2, r3, #16
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c042:	68b8      	ldr	r0, [r7, #8]
 800c044:	f7ff fef6 	bl	800be34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c048:	bf00      	nop
 800c04a:	3710      	adds	r7, #16
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b098      	sub	sp, #96	; 0x60
 800c054:	af00      	add	r7, sp, #0
 800c056:	60f8      	str	r0, [r7, #12]
 800c058:	60b9      	str	r1, [r7, #8]
 800c05a:	4613      	mov	r3, r2
 800c05c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c05e:	68ba      	ldr	r2, [r7, #8]
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	88fa      	ldrh	r2, [r7, #6]
 800c068:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	2200      	movs	r2, #0
 800c06e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2222      	movs	r2, #34	; 0x22
 800c074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c07c:	4a40      	ldr	r2, [pc, #256]	; (800c180 <UART_Start_Receive_DMA+0x130>)
 800c07e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c084:	4a3f      	ldr	r2, [pc, #252]	; (800c184 <UART_Start_Receive_DMA+0x134>)
 800c086:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c08c:	4a3e      	ldr	r2, [pc, #248]	; (800c188 <UART_Start_Receive_DMA+0x138>)
 800c08e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c094:	2200      	movs	r2, #0
 800c096:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c098:	f107 0308 	add.w	r3, r7, #8
 800c09c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	3304      	adds	r3, #4
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	88fb      	ldrh	r3, [r7, #6]
 800c0b0:	f7fa fa98 	bl	80065e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	613b      	str	r3, [r7, #16]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	613b      	str	r3, [r7, #16]
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	685b      	ldr	r3, [r3, #4]
 800c0c6:	613b      	str	r3, [r7, #16]
 800c0c8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	691b      	ldr	r3, [r3, #16]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d019      	beq.n	800c10e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	330c      	adds	r3, #12
 800c0e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0e4:	e853 3f00 	ldrex	r3, [r3]
 800c0e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c0ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c0f0:	65bb      	str	r3, [r7, #88]	; 0x58
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	330c      	adds	r3, #12
 800c0f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c0fa:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c0fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0fe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c100:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c102:	e841 2300 	strex	r3, r2, [r1]
 800c106:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800c108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d1e5      	bne.n	800c0da <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	3314      	adds	r3, #20
 800c114:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c118:	e853 3f00 	ldrex	r3, [r3]
 800c11c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c120:	f043 0301 	orr.w	r3, r3, #1
 800c124:	657b      	str	r3, [r7, #84]	; 0x54
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	3314      	adds	r3, #20
 800c12c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c12e:	63ba      	str	r2, [r7, #56]	; 0x38
 800c130:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c132:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c134:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c136:	e841 2300 	strex	r3, r2, [r1]
 800c13a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c13c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d1e5      	bne.n	800c10e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	3314      	adds	r3, #20
 800c148:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c14a:	69bb      	ldr	r3, [r7, #24]
 800c14c:	e853 3f00 	ldrex	r3, [r3]
 800c150:	617b      	str	r3, [r7, #20]
   return(result);
 800c152:	697b      	ldr	r3, [r7, #20]
 800c154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c158:	653b      	str	r3, [r7, #80]	; 0x50
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	3314      	adds	r3, #20
 800c160:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c162:	627a      	str	r2, [r7, #36]	; 0x24
 800c164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c166:	6a39      	ldr	r1, [r7, #32]
 800c168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c16a:	e841 2300 	strex	r3, r2, [r1]
 800c16e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d1e5      	bne.n	800c142 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800c176:	2300      	movs	r3, #0
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3760      	adds	r7, #96	; 0x60
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}
 800c180:	0800be61 	.word	0x0800be61
 800c184:	0800bf87 	.word	0x0800bf87
 800c188:	0800bfbd 	.word	0x0800bfbd

0800c18c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b089      	sub	sp, #36	; 0x24
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	330c      	adds	r3, #12
 800c19a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	e853 3f00 	ldrex	r3, [r3]
 800c1a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c1aa:	61fb      	str	r3, [r7, #28]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	330c      	adds	r3, #12
 800c1b2:	69fa      	ldr	r2, [r7, #28]
 800c1b4:	61ba      	str	r2, [r7, #24]
 800c1b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b8:	6979      	ldr	r1, [r7, #20]
 800c1ba:	69ba      	ldr	r2, [r7, #24]
 800c1bc:	e841 2300 	strex	r3, r2, [r1]
 800c1c0:	613b      	str	r3, [r7, #16]
   return(result);
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d1e5      	bne.n	800c194 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2220      	movs	r2, #32
 800c1cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800c1d0:	bf00      	nop
 800c1d2:	3724      	adds	r7, #36	; 0x24
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1da:	4770      	bx	lr

0800c1dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b095      	sub	sp, #84	; 0x54
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	330c      	adds	r3, #12
 800c1ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1ee:	e853 3f00 	ldrex	r3, [r3]
 800c1f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c1fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	330c      	adds	r3, #12
 800c202:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c204:	643a      	str	r2, [r7, #64]	; 0x40
 800c206:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c208:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c20a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c20c:	e841 2300 	strex	r3, r2, [r1]
 800c210:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c214:	2b00      	cmp	r3, #0
 800c216:	d1e5      	bne.n	800c1e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	3314      	adds	r3, #20
 800c21e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c220:	6a3b      	ldr	r3, [r7, #32]
 800c222:	e853 3f00 	ldrex	r3, [r3]
 800c226:	61fb      	str	r3, [r7, #28]
   return(result);
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	f023 0301 	bic.w	r3, r3, #1
 800c22e:	64bb      	str	r3, [r7, #72]	; 0x48
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	3314      	adds	r3, #20
 800c236:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c238:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c23a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c23c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c23e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c240:	e841 2300 	strex	r3, r2, [r1]
 800c244:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d1e5      	bne.n	800c218 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c250:	2b01      	cmp	r3, #1
 800c252:	d119      	bne.n	800c288 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	330c      	adds	r3, #12
 800c25a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	e853 3f00 	ldrex	r3, [r3]
 800c262:	60bb      	str	r3, [r7, #8]
   return(result);
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	f023 0310 	bic.w	r3, r3, #16
 800c26a:	647b      	str	r3, [r7, #68]	; 0x44
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	330c      	adds	r3, #12
 800c272:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c274:	61ba      	str	r2, [r7, #24]
 800c276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c278:	6979      	ldr	r1, [r7, #20]
 800c27a:	69ba      	ldr	r2, [r7, #24]
 800c27c:	e841 2300 	strex	r3, r2, [r1]
 800c280:	613b      	str	r3, [r7, #16]
   return(result);
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d1e5      	bne.n	800c254 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2220      	movs	r2, #32
 800c28c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2200      	movs	r2, #0
 800c294:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c296:	bf00      	nop
 800c298:	3754      	adds	r7, #84	; 0x54
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr

0800c2a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b084      	sub	sp, #16
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f7ff fdb9 	bl	800be34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c2c2:	bf00      	nop
 800c2c4:	3710      	adds	r7, #16
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}

0800c2ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c2ca:	b480      	push	{r7}
 800c2cc:	b085      	sub	sp, #20
 800c2ce:	af00      	add	r7, sp, #0
 800c2d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	2b21      	cmp	r3, #33	; 0x21
 800c2dc:	d13e      	bne.n	800c35c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2e6:	d114      	bne.n	800c312 <UART_Transmit_IT+0x48>
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	691b      	ldr	r3, [r3, #16]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d110      	bne.n	800c312 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6a1b      	ldr	r3, [r3, #32]
 800c2f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	881b      	ldrh	r3, [r3, #0]
 800c2fa:	461a      	mov	r2, r3
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c304:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6a1b      	ldr	r3, [r3, #32]
 800c30a:	1c9a      	adds	r2, r3, #2
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	621a      	str	r2, [r3, #32]
 800c310:	e008      	b.n	800c324 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6a1b      	ldr	r3, [r3, #32]
 800c316:	1c59      	adds	r1, r3, #1
 800c318:	687a      	ldr	r2, [r7, #4]
 800c31a:	6211      	str	r1, [r2, #32]
 800c31c:	781a      	ldrb	r2, [r3, #0]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c328:	b29b      	uxth	r3, r3
 800c32a:	3b01      	subs	r3, #1
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	687a      	ldr	r2, [r7, #4]
 800c330:	4619      	mov	r1, r3
 800c332:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10f      	bne.n	800c358 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	68da      	ldr	r2, [r3, #12]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c346:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	68da      	ldr	r2, [r3, #12]
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c356:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c358:	2300      	movs	r3, #0
 800c35a:	e000      	b.n	800c35e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c35c:	2302      	movs	r3, #2
  }
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3714      	adds	r7, #20
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr

0800c36a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c36a:	b580      	push	{r7, lr}
 800c36c:	b082      	sub	sp, #8
 800c36e:	af00      	add	r7, sp, #0
 800c370:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	68da      	ldr	r2, [r3, #12]
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c380:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2220      	movs	r2, #32
 800c386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f7ff fd3e 	bl	800be0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c390:	2300      	movs	r3, #0
}
 800c392:	4618      	mov	r0, r3
 800c394:	3708      	adds	r7, #8
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}

0800c39a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c39a:	b580      	push	{r7, lr}
 800c39c:	b08c      	sub	sp, #48	; 0x30
 800c39e:	af00      	add	r7, sp, #0
 800c3a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	2b22      	cmp	r3, #34	; 0x22
 800c3ac:	f040 80ab 	bne.w	800c506 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3b8:	d117      	bne.n	800c3ea <UART_Receive_IT+0x50>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d113      	bne.n	800c3ea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3ca:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3d8:	b29a      	uxth	r2, r3
 800c3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3dc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3e2:	1c9a      	adds	r2, r3, #2
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	629a      	str	r2, [r3, #40]	; 0x28
 800c3e8:	e026      	b.n	800c438 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	689b      	ldr	r3, [r3, #8]
 800c3f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3fc:	d007      	beq.n	800c40e <UART_Receive_IT+0x74>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	689b      	ldr	r3, [r3, #8]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d10a      	bne.n	800c41c <UART_Receive_IT+0x82>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d106      	bne.n	800c41c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	b2da      	uxtb	r2, r3
 800c416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c418:	701a      	strb	r2, [r3, #0]
 800c41a:	e008      	b.n	800c42e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	b2db      	uxtb	r3, r3
 800c424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c428:	b2da      	uxtb	r2, r3
 800c42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c42c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c432:	1c5a      	adds	r2, r3, #1
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c43c:	b29b      	uxth	r3, r3
 800c43e:	3b01      	subs	r3, #1
 800c440:	b29b      	uxth	r3, r3
 800c442:	687a      	ldr	r2, [r7, #4]
 800c444:	4619      	mov	r1, r3
 800c446:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d15a      	bne.n	800c502 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	68da      	ldr	r2, [r3, #12]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f022 0220 	bic.w	r2, r2, #32
 800c45a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	68da      	ldr	r2, [r3, #12]
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c46a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	695a      	ldr	r2, [r3, #20]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f022 0201 	bic.w	r2, r2, #1
 800c47a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2220      	movs	r2, #32
 800c480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c488:	2b01      	cmp	r3, #1
 800c48a:	d135      	bne.n	800c4f8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	330c      	adds	r3, #12
 800c498:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	e853 3f00 	ldrex	r3, [r3]
 800c4a0:	613b      	str	r3, [r7, #16]
   return(result);
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	f023 0310 	bic.w	r3, r3, #16
 800c4a8:	627b      	str	r3, [r7, #36]	; 0x24
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	330c      	adds	r3, #12
 800c4b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c4b2:	623a      	str	r2, [r7, #32]
 800c4b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b6:	69f9      	ldr	r1, [r7, #28]
 800c4b8:	6a3a      	ldr	r2, [r7, #32]
 800c4ba:	e841 2300 	strex	r3, r2, [r1]
 800c4be:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4c0:	69bb      	ldr	r3, [r7, #24]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d1e5      	bne.n	800c492 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f003 0310 	and.w	r3, r3, #16
 800c4d0:	2b10      	cmp	r3, #16
 800c4d2:	d10a      	bne.n	800c4ea <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	60fb      	str	r3, [r7, #12]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	60fb      	str	r3, [r7, #12]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	685b      	ldr	r3, [r3, #4]
 800c4e6:	60fb      	str	r3, [r7, #12]
 800c4e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f7ff fca9 	bl	800be48 <HAL_UARTEx_RxEventCallback>
 800c4f6:	e002      	b.n	800c4fe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c4f8:	6878      	ldr	r0, [r7, #4]
 800c4fa:	f7f8 f939 	bl	8004770 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c4fe:	2300      	movs	r3, #0
 800c500:	e002      	b.n	800c508 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c502:	2300      	movs	r3, #0
 800c504:	e000      	b.n	800c508 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c506:	2302      	movs	r3, #2
  }
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3730      	adds	r7, #48	; 0x30
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c514:	b0c0      	sub	sp, #256	; 0x100
 800c516:	af00      	add	r7, sp, #0
 800c518:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c51c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	691b      	ldr	r3, [r3, #16]
 800c524:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c52c:	68d9      	ldr	r1, [r3, #12]
 800c52e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c532:	681a      	ldr	r2, [r3, #0]
 800c534:	ea40 0301 	orr.w	r3, r0, r1
 800c538:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c53a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c53e:	689a      	ldr	r2, [r3, #8]
 800c540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	431a      	orrs	r2, r3
 800c548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c54c:	695b      	ldr	r3, [r3, #20]
 800c54e:	431a      	orrs	r2, r3
 800c550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c554:	69db      	ldr	r3, [r3, #28]
 800c556:	4313      	orrs	r3, r2
 800c558:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c55c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c568:	f021 010c 	bic.w	r1, r1, #12
 800c56c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c576:	430b      	orrs	r3, r1
 800c578:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c57a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	695b      	ldr	r3, [r3, #20]
 800c582:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c58a:	6999      	ldr	r1, [r3, #24]
 800c58c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c590:	681a      	ldr	r2, [r3, #0]
 800c592:	ea40 0301 	orr.w	r3, r0, r1
 800c596:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	4b8f      	ldr	r3, [pc, #572]	; (800c7dc <UART_SetConfig+0x2cc>)
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d005      	beq.n	800c5b0 <UART_SetConfig+0xa0>
 800c5a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	4b8d      	ldr	r3, [pc, #564]	; (800c7e0 <UART_SetConfig+0x2d0>)
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d104      	bne.n	800c5ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c5b0:	f7fd fa08 	bl	80099c4 <HAL_RCC_GetPCLK2Freq>
 800c5b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c5b8:	e003      	b.n	800c5c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c5ba:	f7fd f9ef 	bl	800999c <HAL_RCC_GetPCLK1Freq>
 800c5be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c5c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c5c6:	69db      	ldr	r3, [r3, #28]
 800c5c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c5cc:	f040 810c 	bne.w	800c7e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c5d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c5da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c5de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c5e2:	4622      	mov	r2, r4
 800c5e4:	462b      	mov	r3, r5
 800c5e6:	1891      	adds	r1, r2, r2
 800c5e8:	65b9      	str	r1, [r7, #88]	; 0x58
 800c5ea:	415b      	adcs	r3, r3
 800c5ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c5ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c5f2:	4621      	mov	r1, r4
 800c5f4:	eb12 0801 	adds.w	r8, r2, r1
 800c5f8:	4629      	mov	r1, r5
 800c5fa:	eb43 0901 	adc.w	r9, r3, r1
 800c5fe:	f04f 0200 	mov.w	r2, #0
 800c602:	f04f 0300 	mov.w	r3, #0
 800c606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c60a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c60e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c612:	4690      	mov	r8, r2
 800c614:	4699      	mov	r9, r3
 800c616:	4623      	mov	r3, r4
 800c618:	eb18 0303 	adds.w	r3, r8, r3
 800c61c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c620:	462b      	mov	r3, r5
 800c622:	eb49 0303 	adc.w	r3, r9, r3
 800c626:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c62a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c636:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c63a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800c63e:	460b      	mov	r3, r1
 800c640:	18db      	adds	r3, r3, r3
 800c642:	653b      	str	r3, [r7, #80]	; 0x50
 800c644:	4613      	mov	r3, r2
 800c646:	eb42 0303 	adc.w	r3, r2, r3
 800c64a:	657b      	str	r3, [r7, #84]	; 0x54
 800c64c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c650:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800c654:	f7f4 faa0 	bl	8000b98 <__aeabi_uldivmod>
 800c658:	4602      	mov	r2, r0
 800c65a:	460b      	mov	r3, r1
 800c65c:	4b61      	ldr	r3, [pc, #388]	; (800c7e4 <UART_SetConfig+0x2d4>)
 800c65e:	fba3 2302 	umull	r2, r3, r3, r2
 800c662:	095b      	lsrs	r3, r3, #5
 800c664:	011c      	lsls	r4, r3, #4
 800c666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c66a:	2200      	movs	r2, #0
 800c66c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c670:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800c674:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800c678:	4642      	mov	r2, r8
 800c67a:	464b      	mov	r3, r9
 800c67c:	1891      	adds	r1, r2, r2
 800c67e:	64b9      	str	r1, [r7, #72]	; 0x48
 800c680:	415b      	adcs	r3, r3
 800c682:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c684:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c688:	4641      	mov	r1, r8
 800c68a:	eb12 0a01 	adds.w	sl, r2, r1
 800c68e:	4649      	mov	r1, r9
 800c690:	eb43 0b01 	adc.w	fp, r3, r1
 800c694:	f04f 0200 	mov.w	r2, #0
 800c698:	f04f 0300 	mov.w	r3, #0
 800c69c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c6a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c6a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c6a8:	4692      	mov	sl, r2
 800c6aa:	469b      	mov	fp, r3
 800c6ac:	4643      	mov	r3, r8
 800c6ae:	eb1a 0303 	adds.w	r3, sl, r3
 800c6b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c6b6:	464b      	mov	r3, r9
 800c6b8:	eb4b 0303 	adc.w	r3, fp, r3
 800c6bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c6c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c6cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c6d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	18db      	adds	r3, r3, r3
 800c6d8:	643b      	str	r3, [r7, #64]	; 0x40
 800c6da:	4613      	mov	r3, r2
 800c6dc:	eb42 0303 	adc.w	r3, r2, r3
 800c6e0:	647b      	str	r3, [r7, #68]	; 0x44
 800c6e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c6e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c6ea:	f7f4 fa55 	bl	8000b98 <__aeabi_uldivmod>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	4611      	mov	r1, r2
 800c6f4:	4b3b      	ldr	r3, [pc, #236]	; (800c7e4 <UART_SetConfig+0x2d4>)
 800c6f6:	fba3 2301 	umull	r2, r3, r3, r1
 800c6fa:	095b      	lsrs	r3, r3, #5
 800c6fc:	2264      	movs	r2, #100	; 0x64
 800c6fe:	fb02 f303 	mul.w	r3, r2, r3
 800c702:	1acb      	subs	r3, r1, r3
 800c704:	00db      	lsls	r3, r3, #3
 800c706:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800c70a:	4b36      	ldr	r3, [pc, #216]	; (800c7e4 <UART_SetConfig+0x2d4>)
 800c70c:	fba3 2302 	umull	r2, r3, r3, r2
 800c710:	095b      	lsrs	r3, r3, #5
 800c712:	005b      	lsls	r3, r3, #1
 800c714:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c718:	441c      	add	r4, r3
 800c71a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c71e:	2200      	movs	r2, #0
 800c720:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c724:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c728:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800c72c:	4642      	mov	r2, r8
 800c72e:	464b      	mov	r3, r9
 800c730:	1891      	adds	r1, r2, r2
 800c732:	63b9      	str	r1, [r7, #56]	; 0x38
 800c734:	415b      	adcs	r3, r3
 800c736:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c738:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c73c:	4641      	mov	r1, r8
 800c73e:	1851      	adds	r1, r2, r1
 800c740:	6339      	str	r1, [r7, #48]	; 0x30
 800c742:	4649      	mov	r1, r9
 800c744:	414b      	adcs	r3, r1
 800c746:	637b      	str	r3, [r7, #52]	; 0x34
 800c748:	f04f 0200 	mov.w	r2, #0
 800c74c:	f04f 0300 	mov.w	r3, #0
 800c750:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800c754:	4659      	mov	r1, fp
 800c756:	00cb      	lsls	r3, r1, #3
 800c758:	4651      	mov	r1, sl
 800c75a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c75e:	4651      	mov	r1, sl
 800c760:	00ca      	lsls	r2, r1, #3
 800c762:	4610      	mov	r0, r2
 800c764:	4619      	mov	r1, r3
 800c766:	4603      	mov	r3, r0
 800c768:	4642      	mov	r2, r8
 800c76a:	189b      	adds	r3, r3, r2
 800c76c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c770:	464b      	mov	r3, r9
 800c772:	460a      	mov	r2, r1
 800c774:	eb42 0303 	adc.w	r3, r2, r3
 800c778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c77c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c788:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800c78c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c790:	460b      	mov	r3, r1
 800c792:	18db      	adds	r3, r3, r3
 800c794:	62bb      	str	r3, [r7, #40]	; 0x28
 800c796:	4613      	mov	r3, r2
 800c798:	eb42 0303 	adc.w	r3, r2, r3
 800c79c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c79e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c7a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c7a6:	f7f4 f9f7 	bl	8000b98 <__aeabi_uldivmod>
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	460b      	mov	r3, r1
 800c7ae:	4b0d      	ldr	r3, [pc, #52]	; (800c7e4 <UART_SetConfig+0x2d4>)
 800c7b0:	fba3 1302 	umull	r1, r3, r3, r2
 800c7b4:	095b      	lsrs	r3, r3, #5
 800c7b6:	2164      	movs	r1, #100	; 0x64
 800c7b8:	fb01 f303 	mul.w	r3, r1, r3
 800c7bc:	1ad3      	subs	r3, r2, r3
 800c7be:	00db      	lsls	r3, r3, #3
 800c7c0:	3332      	adds	r3, #50	; 0x32
 800c7c2:	4a08      	ldr	r2, [pc, #32]	; (800c7e4 <UART_SetConfig+0x2d4>)
 800c7c4:	fba2 2303 	umull	r2, r3, r2, r3
 800c7c8:	095b      	lsrs	r3, r3, #5
 800c7ca:	f003 0207 	and.w	r2, r3, #7
 800c7ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	4422      	add	r2, r4
 800c7d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c7d8:	e105      	b.n	800c9e6 <UART_SetConfig+0x4d6>
 800c7da:	bf00      	nop
 800c7dc:	40011000 	.word	0x40011000
 800c7e0:	40011400 	.word	0x40011400
 800c7e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c7e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c7f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800c7f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800c7fa:	4642      	mov	r2, r8
 800c7fc:	464b      	mov	r3, r9
 800c7fe:	1891      	adds	r1, r2, r2
 800c800:	6239      	str	r1, [r7, #32]
 800c802:	415b      	adcs	r3, r3
 800c804:	627b      	str	r3, [r7, #36]	; 0x24
 800c806:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c80a:	4641      	mov	r1, r8
 800c80c:	1854      	adds	r4, r2, r1
 800c80e:	4649      	mov	r1, r9
 800c810:	eb43 0501 	adc.w	r5, r3, r1
 800c814:	f04f 0200 	mov.w	r2, #0
 800c818:	f04f 0300 	mov.w	r3, #0
 800c81c:	00eb      	lsls	r3, r5, #3
 800c81e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c822:	00e2      	lsls	r2, r4, #3
 800c824:	4614      	mov	r4, r2
 800c826:	461d      	mov	r5, r3
 800c828:	4643      	mov	r3, r8
 800c82a:	18e3      	adds	r3, r4, r3
 800c82c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c830:	464b      	mov	r3, r9
 800c832:	eb45 0303 	adc.w	r3, r5, r3
 800c836:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c83a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c83e:	685b      	ldr	r3, [r3, #4]
 800c840:	2200      	movs	r2, #0
 800c842:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c846:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c84a:	f04f 0200 	mov.w	r2, #0
 800c84e:	f04f 0300 	mov.w	r3, #0
 800c852:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800c856:	4629      	mov	r1, r5
 800c858:	008b      	lsls	r3, r1, #2
 800c85a:	4621      	mov	r1, r4
 800c85c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c860:	4621      	mov	r1, r4
 800c862:	008a      	lsls	r2, r1, #2
 800c864:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c868:	f7f4 f996 	bl	8000b98 <__aeabi_uldivmod>
 800c86c:	4602      	mov	r2, r0
 800c86e:	460b      	mov	r3, r1
 800c870:	4b60      	ldr	r3, [pc, #384]	; (800c9f4 <UART_SetConfig+0x4e4>)
 800c872:	fba3 2302 	umull	r2, r3, r3, r2
 800c876:	095b      	lsrs	r3, r3, #5
 800c878:	011c      	lsls	r4, r3, #4
 800c87a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c87e:	2200      	movs	r2, #0
 800c880:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c884:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800c888:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800c88c:	4642      	mov	r2, r8
 800c88e:	464b      	mov	r3, r9
 800c890:	1891      	adds	r1, r2, r2
 800c892:	61b9      	str	r1, [r7, #24]
 800c894:	415b      	adcs	r3, r3
 800c896:	61fb      	str	r3, [r7, #28]
 800c898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c89c:	4641      	mov	r1, r8
 800c89e:	1851      	adds	r1, r2, r1
 800c8a0:	6139      	str	r1, [r7, #16]
 800c8a2:	4649      	mov	r1, r9
 800c8a4:	414b      	adcs	r3, r1
 800c8a6:	617b      	str	r3, [r7, #20]
 800c8a8:	f04f 0200 	mov.w	r2, #0
 800c8ac:	f04f 0300 	mov.w	r3, #0
 800c8b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c8b4:	4659      	mov	r1, fp
 800c8b6:	00cb      	lsls	r3, r1, #3
 800c8b8:	4651      	mov	r1, sl
 800c8ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c8be:	4651      	mov	r1, sl
 800c8c0:	00ca      	lsls	r2, r1, #3
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	4642      	mov	r2, r8
 800c8ca:	189b      	adds	r3, r3, r2
 800c8cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c8d0:	464b      	mov	r3, r9
 800c8d2:	460a      	mov	r2, r1
 800c8d4:	eb42 0303 	adc.w	r3, r2, r3
 800c8d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c8dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c8e0:	685b      	ldr	r3, [r3, #4]
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	67bb      	str	r3, [r7, #120]	; 0x78
 800c8e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c8e8:	f04f 0200 	mov.w	r2, #0
 800c8ec:	f04f 0300 	mov.w	r3, #0
 800c8f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800c8f4:	4649      	mov	r1, r9
 800c8f6:	008b      	lsls	r3, r1, #2
 800c8f8:	4641      	mov	r1, r8
 800c8fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c8fe:	4641      	mov	r1, r8
 800c900:	008a      	lsls	r2, r1, #2
 800c902:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800c906:	f7f4 f947 	bl	8000b98 <__aeabi_uldivmod>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	4b39      	ldr	r3, [pc, #228]	; (800c9f4 <UART_SetConfig+0x4e4>)
 800c910:	fba3 1302 	umull	r1, r3, r3, r2
 800c914:	095b      	lsrs	r3, r3, #5
 800c916:	2164      	movs	r1, #100	; 0x64
 800c918:	fb01 f303 	mul.w	r3, r1, r3
 800c91c:	1ad3      	subs	r3, r2, r3
 800c91e:	011b      	lsls	r3, r3, #4
 800c920:	3332      	adds	r3, #50	; 0x32
 800c922:	4a34      	ldr	r2, [pc, #208]	; (800c9f4 <UART_SetConfig+0x4e4>)
 800c924:	fba2 2303 	umull	r2, r3, r2, r3
 800c928:	095b      	lsrs	r3, r3, #5
 800c92a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c92e:	441c      	add	r4, r3
 800c930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c934:	2200      	movs	r2, #0
 800c936:	673b      	str	r3, [r7, #112]	; 0x70
 800c938:	677a      	str	r2, [r7, #116]	; 0x74
 800c93a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800c93e:	4642      	mov	r2, r8
 800c940:	464b      	mov	r3, r9
 800c942:	1891      	adds	r1, r2, r2
 800c944:	60b9      	str	r1, [r7, #8]
 800c946:	415b      	adcs	r3, r3
 800c948:	60fb      	str	r3, [r7, #12]
 800c94a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c94e:	4641      	mov	r1, r8
 800c950:	1851      	adds	r1, r2, r1
 800c952:	6039      	str	r1, [r7, #0]
 800c954:	4649      	mov	r1, r9
 800c956:	414b      	adcs	r3, r1
 800c958:	607b      	str	r3, [r7, #4]
 800c95a:	f04f 0200 	mov.w	r2, #0
 800c95e:	f04f 0300 	mov.w	r3, #0
 800c962:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c966:	4659      	mov	r1, fp
 800c968:	00cb      	lsls	r3, r1, #3
 800c96a:	4651      	mov	r1, sl
 800c96c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c970:	4651      	mov	r1, sl
 800c972:	00ca      	lsls	r2, r1, #3
 800c974:	4610      	mov	r0, r2
 800c976:	4619      	mov	r1, r3
 800c978:	4603      	mov	r3, r0
 800c97a:	4642      	mov	r2, r8
 800c97c:	189b      	adds	r3, r3, r2
 800c97e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c980:	464b      	mov	r3, r9
 800c982:	460a      	mov	r2, r1
 800c984:	eb42 0303 	adc.w	r3, r2, r3
 800c988:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c98a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c98e:	685b      	ldr	r3, [r3, #4]
 800c990:	2200      	movs	r2, #0
 800c992:	663b      	str	r3, [r7, #96]	; 0x60
 800c994:	667a      	str	r2, [r7, #100]	; 0x64
 800c996:	f04f 0200 	mov.w	r2, #0
 800c99a:	f04f 0300 	mov.w	r3, #0
 800c99e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800c9a2:	4649      	mov	r1, r9
 800c9a4:	008b      	lsls	r3, r1, #2
 800c9a6:	4641      	mov	r1, r8
 800c9a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c9ac:	4641      	mov	r1, r8
 800c9ae:	008a      	lsls	r2, r1, #2
 800c9b0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c9b4:	f7f4 f8f0 	bl	8000b98 <__aeabi_uldivmod>
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	4b0d      	ldr	r3, [pc, #52]	; (800c9f4 <UART_SetConfig+0x4e4>)
 800c9be:	fba3 1302 	umull	r1, r3, r3, r2
 800c9c2:	095b      	lsrs	r3, r3, #5
 800c9c4:	2164      	movs	r1, #100	; 0x64
 800c9c6:	fb01 f303 	mul.w	r3, r1, r3
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	011b      	lsls	r3, r3, #4
 800c9ce:	3332      	adds	r3, #50	; 0x32
 800c9d0:	4a08      	ldr	r2, [pc, #32]	; (800c9f4 <UART_SetConfig+0x4e4>)
 800c9d2:	fba2 2303 	umull	r2, r3, r2, r3
 800c9d6:	095b      	lsrs	r3, r3, #5
 800c9d8:	f003 020f 	and.w	r2, r3, #15
 800c9dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	4422      	add	r2, r4
 800c9e4:	609a      	str	r2, [r3, #8]
}
 800c9e6:	bf00      	nop
 800c9e8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c9f2:	bf00      	nop
 800c9f4:	51eb851f 	.word	0x51eb851f

0800c9f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c9f8:	b084      	sub	sp, #16
 800c9fa:	b580      	push	{r7, lr}
 800c9fc:	b084      	sub	sp, #16
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
 800ca02:	f107 001c 	add.w	r0, r7, #28
 800ca06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ca0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d122      	bne.n	800ca56 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca14:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800ca24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ca28:	687a      	ldr	r2, [r7, #4]
 800ca2a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ca38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	d105      	bne.n	800ca4a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	68db      	ldr	r3, [r3, #12]
 800ca42:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f001 fbee 	bl	800e22c <USB_CoreReset>
 800ca50:	4603      	mov	r3, r0
 800ca52:	73fb      	strb	r3, [r7, #15]
 800ca54:	e01a      	b.n	800ca8c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	68db      	ldr	r3, [r3, #12]
 800ca5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f001 fbe2 	bl	800e22c <USB_CoreReset>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ca6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d106      	bne.n	800ca80 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca76:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	639a      	str	r2, [r3, #56]	; 0x38
 800ca7e:	e005      	b.n	800ca8c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca84:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ca8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d10b      	bne.n	800caaa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	689b      	ldr	r3, [r3, #8]
 800ca96:	f043 0206 	orr.w	r2, r3, #6
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	f043 0220 	orr.w	r2, r3, #32
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800caaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800caac:	4618      	mov	r0, r3
 800caae:	3710      	adds	r7, #16
 800cab0:	46bd      	mov	sp, r7
 800cab2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cab6:	b004      	add	sp, #16
 800cab8:	4770      	bx	lr
	...

0800cabc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b087      	sub	sp, #28
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	4613      	mov	r3, r2
 800cac8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800caca:	79fb      	ldrb	r3, [r7, #7]
 800cacc:	2b02      	cmp	r3, #2
 800cace:	d165      	bne.n	800cb9c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	4a41      	ldr	r2, [pc, #260]	; (800cbd8 <USB_SetTurnaroundTime+0x11c>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d906      	bls.n	800cae6 <USB_SetTurnaroundTime+0x2a>
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	4a40      	ldr	r2, [pc, #256]	; (800cbdc <USB_SetTurnaroundTime+0x120>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d202      	bcs.n	800cae6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cae0:	230f      	movs	r3, #15
 800cae2:	617b      	str	r3, [r7, #20]
 800cae4:	e062      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	4a3c      	ldr	r2, [pc, #240]	; (800cbdc <USB_SetTurnaroundTime+0x120>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d306      	bcc.n	800cafc <USB_SetTurnaroundTime+0x40>
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	4a3b      	ldr	r2, [pc, #236]	; (800cbe0 <USB_SetTurnaroundTime+0x124>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d202      	bcs.n	800cafc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800caf6:	230e      	movs	r3, #14
 800caf8:	617b      	str	r3, [r7, #20]
 800cafa:	e057      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	4a38      	ldr	r2, [pc, #224]	; (800cbe0 <USB_SetTurnaroundTime+0x124>)
 800cb00:	4293      	cmp	r3, r2
 800cb02:	d306      	bcc.n	800cb12 <USB_SetTurnaroundTime+0x56>
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	4a37      	ldr	r2, [pc, #220]	; (800cbe4 <USB_SetTurnaroundTime+0x128>)
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d202      	bcs.n	800cb12 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cb0c:	230d      	movs	r3, #13
 800cb0e:	617b      	str	r3, [r7, #20]
 800cb10:	e04c      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	4a33      	ldr	r2, [pc, #204]	; (800cbe4 <USB_SetTurnaroundTime+0x128>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d306      	bcc.n	800cb28 <USB_SetTurnaroundTime+0x6c>
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	4a32      	ldr	r2, [pc, #200]	; (800cbe8 <USB_SetTurnaroundTime+0x12c>)
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d802      	bhi.n	800cb28 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800cb22:	230c      	movs	r3, #12
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	e041      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	4a2f      	ldr	r2, [pc, #188]	; (800cbe8 <USB_SetTurnaroundTime+0x12c>)
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d906      	bls.n	800cb3e <USB_SetTurnaroundTime+0x82>
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	4a2e      	ldr	r2, [pc, #184]	; (800cbec <USB_SetTurnaroundTime+0x130>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d802      	bhi.n	800cb3e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800cb38:	230b      	movs	r3, #11
 800cb3a:	617b      	str	r3, [r7, #20]
 800cb3c:	e036      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	4a2a      	ldr	r2, [pc, #168]	; (800cbec <USB_SetTurnaroundTime+0x130>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d906      	bls.n	800cb54 <USB_SetTurnaroundTime+0x98>
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	4a29      	ldr	r2, [pc, #164]	; (800cbf0 <USB_SetTurnaroundTime+0x134>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d802      	bhi.n	800cb54 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800cb4e:	230a      	movs	r3, #10
 800cb50:	617b      	str	r3, [r7, #20]
 800cb52:	e02b      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	4a26      	ldr	r2, [pc, #152]	; (800cbf0 <USB_SetTurnaroundTime+0x134>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d906      	bls.n	800cb6a <USB_SetTurnaroundTime+0xae>
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	4a25      	ldr	r2, [pc, #148]	; (800cbf4 <USB_SetTurnaroundTime+0x138>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d202      	bcs.n	800cb6a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800cb64:	2309      	movs	r3, #9
 800cb66:	617b      	str	r3, [r7, #20]
 800cb68:	e020      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	4a21      	ldr	r2, [pc, #132]	; (800cbf4 <USB_SetTurnaroundTime+0x138>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d306      	bcc.n	800cb80 <USB_SetTurnaroundTime+0xc4>
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	4a20      	ldr	r2, [pc, #128]	; (800cbf8 <USB_SetTurnaroundTime+0x13c>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d802      	bhi.n	800cb80 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800cb7a:	2308      	movs	r3, #8
 800cb7c:	617b      	str	r3, [r7, #20]
 800cb7e:	e015      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	4a1d      	ldr	r2, [pc, #116]	; (800cbf8 <USB_SetTurnaroundTime+0x13c>)
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d906      	bls.n	800cb96 <USB_SetTurnaroundTime+0xda>
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	4a1c      	ldr	r2, [pc, #112]	; (800cbfc <USB_SetTurnaroundTime+0x140>)
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	d202      	bcs.n	800cb96 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cb90:	2307      	movs	r3, #7
 800cb92:	617b      	str	r3, [r7, #20]
 800cb94:	e00a      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cb96:	2306      	movs	r3, #6
 800cb98:	617b      	str	r3, [r7, #20]
 800cb9a:	e007      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800cb9c:	79fb      	ldrb	r3, [r7, #7]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d102      	bne.n	800cba8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800cba2:	2309      	movs	r3, #9
 800cba4:	617b      	str	r3, [r7, #20]
 800cba6:	e001      	b.n	800cbac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800cba8:	2309      	movs	r3, #9
 800cbaa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	68da      	ldr	r2, [r3, #12]
 800cbbc:	697b      	ldr	r3, [r7, #20]
 800cbbe:	029b      	lsls	r3, r3, #10
 800cbc0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800cbc4:	431a      	orrs	r2, r3
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cbca:	2300      	movs	r3, #0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	371c      	adds	r7, #28
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd6:	4770      	bx	lr
 800cbd8:	00d8acbf 	.word	0x00d8acbf
 800cbdc:	00e4e1c0 	.word	0x00e4e1c0
 800cbe0:	00f42400 	.word	0x00f42400
 800cbe4:	01067380 	.word	0x01067380
 800cbe8:	011a499f 	.word	0x011a499f
 800cbec:	01312cff 	.word	0x01312cff
 800cbf0:	014ca43f 	.word	0x014ca43f
 800cbf4:	016e3600 	.word	0x016e3600
 800cbf8:	01a6ab1f 	.word	0x01a6ab1f
 800cbfc:	01e84800 	.word	0x01e84800

0800cc00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cc00:	b480      	push	{r7}
 800cc02:	b083      	sub	sp, #12
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	689b      	ldr	r3, [r3, #8]
 800cc0c:	f043 0201 	orr.w	r2, r3, #1
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cc14:	2300      	movs	r3, #0
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	370c      	adds	r7, #12
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc20:	4770      	bx	lr

0800cc22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cc22:	b480      	push	{r7}
 800cc24:	b083      	sub	sp, #12
 800cc26:	af00      	add	r7, sp, #0
 800cc28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	689b      	ldr	r3, [r3, #8]
 800cc2e:	f023 0201 	bic.w	r2, r3, #1
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cc36:	2300      	movs	r3, #0
}
 800cc38:	4618      	mov	r0, r3
 800cc3a:	370c      	adds	r7, #12
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc42:	4770      	bx	lr

0800cc44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	460b      	mov	r3, r1
 800cc4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cc50:	2300      	movs	r3, #0
 800cc52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cc60:	78fb      	ldrb	r3, [r7, #3]
 800cc62:	2b01      	cmp	r3, #1
 800cc64:	d115      	bne.n	800cc92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	68db      	ldr	r3, [r3, #12]
 800cc6a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cc72:	2001      	movs	r0, #1
 800cc74:	f7f8 fd7a 	bl	800576c <HAL_Delay>
      ms++;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f001 fa45 	bl	800e10e <USB_GetMode>
 800cc84:	4603      	mov	r3, r0
 800cc86:	2b01      	cmp	r3, #1
 800cc88:	d01e      	beq.n	800ccc8 <USB_SetCurrentMode+0x84>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2b31      	cmp	r3, #49	; 0x31
 800cc8e:	d9f0      	bls.n	800cc72 <USB_SetCurrentMode+0x2e>
 800cc90:	e01a      	b.n	800ccc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cc92:	78fb      	ldrb	r3, [r7, #3]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d115      	bne.n	800ccc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	68db      	ldr	r3, [r3, #12]
 800cc9c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cca4:	2001      	movs	r0, #1
 800cca6:	f7f8 fd61 	bl	800576c <HAL_Delay>
      ms++;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	3301      	adds	r3, #1
 800ccae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f001 fa2c 	bl	800e10e <USB_GetMode>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d005      	beq.n	800ccc8 <USB_SetCurrentMode+0x84>
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2b31      	cmp	r3, #49	; 0x31
 800ccc0:	d9f0      	bls.n	800cca4 <USB_SetCurrentMode+0x60>
 800ccc2:	e001      	b.n	800ccc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	e005      	b.n	800ccd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2b32      	cmp	r3, #50	; 0x32
 800cccc:	d101      	bne.n	800ccd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e000      	b.n	800ccd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ccd2:	2300      	movs	r3, #0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3710      	adds	r7, #16
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}

0800ccdc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ccdc:	b084      	sub	sp, #16
 800ccde:	b580      	push	{r7, lr}
 800cce0:	b086      	sub	sp, #24
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	6078      	str	r0, [r7, #4]
 800cce6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ccea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ccee:	2300      	movs	r3, #0
 800ccf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	613b      	str	r3, [r7, #16]
 800ccfa:	e009      	b.n	800cd10 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ccfc:	687a      	ldr	r2, [r7, #4]
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	3340      	adds	r3, #64	; 0x40
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	4413      	add	r3, r2
 800cd06:	2200      	movs	r2, #0
 800cd08:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	3301      	adds	r3, #1
 800cd0e:	613b      	str	r3, [r7, #16]
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	2b0e      	cmp	r3, #14
 800cd14:	d9f2      	bls.n	800ccfc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cd16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d11c      	bne.n	800cd56 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	68fa      	ldr	r2, [r7, #12]
 800cd26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd2a:	f043 0302 	orr.w	r3, r3, #2
 800cd2e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd34:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd40:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd4c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	639a      	str	r2, [r3, #56]	; 0x38
 800cd54:	e00b      	b.n	800cd6e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd5a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cd74:	461a      	mov	r2, r3
 800cd76:	2300      	movs	r3, #0
 800cd78:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd80:	4619      	mov	r1, r3
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd88:	461a      	mov	r2, r3
 800cd8a:	680b      	ldr	r3, [r1, #0]
 800cd8c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cd8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d10c      	bne.n	800cdae <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cd94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d104      	bne.n	800cda4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cd9a:	2100      	movs	r1, #0
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f000 f965 	bl	800d06c <USB_SetDevSpeed>
 800cda2:	e008      	b.n	800cdb6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cda4:	2101      	movs	r1, #1
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 f960 	bl	800d06c <USB_SetDevSpeed>
 800cdac:	e003      	b.n	800cdb6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cdae:	2103      	movs	r1, #3
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f000 f95b 	bl	800d06c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cdb6:	2110      	movs	r1, #16
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f000 f8f3 	bl	800cfa4 <USB_FlushTxFifo>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d001      	beq.n	800cdc8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 f91f 	bl	800d00c <USB_FlushRxFifo>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdde:	461a      	mov	r2, r3
 800cde0:	2300      	movs	r3, #0
 800cde2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdea:	461a      	mov	r2, r3
 800cdec:	2300      	movs	r3, #0
 800cdee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	613b      	str	r3, [r7, #16]
 800ce00:	e043      	b.n	800ce8a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	015a      	lsls	r2, r3, #5
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	4413      	add	r3, r2
 800ce0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ce14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ce18:	d118      	bne.n	800ce4c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d10a      	bne.n	800ce36 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	015a      	lsls	r2, r3, #5
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	4413      	add	r3, r2
 800ce28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce2c:	461a      	mov	r2, r3
 800ce2e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ce32:	6013      	str	r3, [r2, #0]
 800ce34:	e013      	b.n	800ce5e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	015a      	lsls	r2, r3, #5
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce42:	461a      	mov	r2, r3
 800ce44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ce48:	6013      	str	r3, [r2, #0]
 800ce4a:	e008      	b.n	800ce5e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	015a      	lsls	r2, r3, #5
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	4413      	add	r3, r2
 800ce54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce58:	461a      	mov	r2, r3
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ce5e:	693b      	ldr	r3, [r7, #16]
 800ce60:	015a      	lsls	r2, r3, #5
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	4413      	add	r3, r2
 800ce66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	015a      	lsls	r2, r3, #5
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	4413      	add	r3, r2
 800ce78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ce82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	3301      	adds	r3, #1
 800ce88:	613b      	str	r3, [r7, #16]
 800ce8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	d3b7      	bcc.n	800ce02 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce92:	2300      	movs	r3, #0
 800ce94:	613b      	str	r3, [r7, #16]
 800ce96:	e043      	b.n	800cf20 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	015a      	lsls	r2, r3, #5
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	4413      	add	r3, r2
 800cea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ceaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ceae:	d118      	bne.n	800cee2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d10a      	bne.n	800cecc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	015a      	lsls	r2, r3, #5
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	4413      	add	r3, r2
 800cebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cec2:	461a      	mov	r2, r3
 800cec4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800cec8:	6013      	str	r3, [r2, #0]
 800ceca:	e013      	b.n	800cef4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	015a      	lsls	r2, r3, #5
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	4413      	add	r3, r2
 800ced4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ced8:	461a      	mov	r2, r3
 800ceda:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800cede:	6013      	str	r3, [r2, #0]
 800cee0:	e008      	b.n	800cef4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	015a      	lsls	r2, r3, #5
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	4413      	add	r3, r2
 800ceea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ceee:	461a      	mov	r2, r3
 800cef0:	2300      	movs	r3, #0
 800cef2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	015a      	lsls	r2, r3, #5
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	4413      	add	r3, r2
 800cefc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf00:	461a      	mov	r2, r3
 800cf02:	2300      	movs	r3, #0
 800cf04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	015a      	lsls	r2, r3, #5
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf12:	461a      	mov	r2, r3
 800cf14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800cf18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	613b      	str	r3, [r7, #16]
 800cf20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf22:	693a      	ldr	r2, [r7, #16]
 800cf24:	429a      	cmp	r2, r3
 800cf26:	d3b7      	bcc.n	800ce98 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf2e:	691b      	ldr	r3, [r3, #16]
 800cf30:	68fa      	ldr	r2, [r7, #12]
 800cf32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cf36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf3a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800cf48:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800cf4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d105      	bne.n	800cf5c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	699b      	ldr	r3, [r3, #24]
 800cf54:	f043 0210 	orr.w	r2, r3, #16
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	699a      	ldr	r2, [r3, #24]
 800cf60:	4b0f      	ldr	r3, [pc, #60]	; (800cfa0 <USB_DevInit+0x2c4>)
 800cf62:	4313      	orrs	r3, r2
 800cf64:	687a      	ldr	r2, [r7, #4]
 800cf66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800cf68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d005      	beq.n	800cf7a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	699b      	ldr	r3, [r3, #24]
 800cf72:	f043 0208 	orr.w	r2, r3, #8
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800cf7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d107      	bne.n	800cf90 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	699b      	ldr	r3, [r3, #24]
 800cf84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cf88:	f043 0304 	orr.w	r3, r3, #4
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800cf90:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	3718      	adds	r7, #24
 800cf96:	46bd      	mov	sp, r7
 800cf98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cf9c:	b004      	add	sp, #16
 800cf9e:	4770      	bx	lr
 800cfa0:	803c3800 	.word	0x803c3800

0800cfa4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b085      	sub	sp, #20
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
 800cfac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	3301      	adds	r3, #1
 800cfb6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	4a13      	ldr	r2, [pc, #76]	; (800d008 <USB_FlushTxFifo+0x64>)
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	d901      	bls.n	800cfc4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cfc0:	2303      	movs	r3, #3
 800cfc2:	e01b      	b.n	800cffc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	691b      	ldr	r3, [r3, #16]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	daf2      	bge.n	800cfb2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	019b      	lsls	r3, r3, #6
 800cfd4:	f043 0220 	orr.w	r2, r3, #32
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	3301      	adds	r3, #1
 800cfe0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	4a08      	ldr	r2, [pc, #32]	; (800d008 <USB_FlushTxFifo+0x64>)
 800cfe6:	4293      	cmp	r3, r2
 800cfe8:	d901      	bls.n	800cfee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cfea:	2303      	movs	r3, #3
 800cfec:	e006      	b.n	800cffc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	691b      	ldr	r3, [r3, #16]
 800cff2:	f003 0320 	and.w	r3, r3, #32
 800cff6:	2b20      	cmp	r3, #32
 800cff8:	d0f0      	beq.n	800cfdc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cffa:	2300      	movs	r3, #0
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3714      	adds	r7, #20
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr
 800d008:	00030d40 	.word	0x00030d40

0800d00c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d014:	2300      	movs	r3, #0
 800d016:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	3301      	adds	r3, #1
 800d01c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	4a11      	ldr	r2, [pc, #68]	; (800d068 <USB_FlushRxFifo+0x5c>)
 800d022:	4293      	cmp	r3, r2
 800d024:	d901      	bls.n	800d02a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d026:	2303      	movs	r3, #3
 800d028:	e018      	b.n	800d05c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	691b      	ldr	r3, [r3, #16]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	daf2      	bge.n	800d018 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d032:	2300      	movs	r3, #0
 800d034:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2210      	movs	r2, #16
 800d03a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	3301      	adds	r3, #1
 800d040:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	4a08      	ldr	r2, [pc, #32]	; (800d068 <USB_FlushRxFifo+0x5c>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d901      	bls.n	800d04e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d04a:	2303      	movs	r3, #3
 800d04c:	e006      	b.n	800d05c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	691b      	ldr	r3, [r3, #16]
 800d052:	f003 0310 	and.w	r3, r3, #16
 800d056:	2b10      	cmp	r3, #16
 800d058:	d0f0      	beq.n	800d03c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3714      	adds	r7, #20
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr
 800d068:	00030d40 	.word	0x00030d40

0800d06c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b085      	sub	sp, #20
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	460b      	mov	r3, r1
 800d076:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d082:	681a      	ldr	r2, [r3, #0]
 800d084:	78fb      	ldrb	r3, [r7, #3]
 800d086:	68f9      	ldr	r1, [r7, #12]
 800d088:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d08c:	4313      	orrs	r3, r2
 800d08e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3714      	adds	r7, #20
 800d096:	46bd      	mov	sp, r7
 800d098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09c:	4770      	bx	lr

0800d09e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d09e:	b480      	push	{r7}
 800d0a0:	b087      	sub	sp, #28
 800d0a2:	af00      	add	r7, sp, #0
 800d0a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	f003 0306 	and.w	r3, r3, #6
 800d0b6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d102      	bne.n	800d0c4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	75fb      	strb	r3, [r7, #23]
 800d0c2:	e00a      	b.n	800d0da <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	2b02      	cmp	r3, #2
 800d0c8:	d002      	beq.n	800d0d0 <USB_GetDevSpeed+0x32>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2b06      	cmp	r3, #6
 800d0ce:	d102      	bne.n	800d0d6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d0d0:	2302      	movs	r3, #2
 800d0d2:	75fb      	strb	r3, [r7, #23]
 800d0d4:	e001      	b.n	800d0da <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800d0d6:	230f      	movs	r3, #15
 800d0d8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d0da:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	371c      	adds	r7, #28
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b085      	sub	sp, #20
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	781b      	ldrb	r3, [r3, #0]
 800d0fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	785b      	ldrb	r3, [r3, #1]
 800d100:	2b01      	cmp	r3, #1
 800d102:	d13a      	bne.n	800d17a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d10a:	69da      	ldr	r2, [r3, #28]
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	781b      	ldrb	r3, [r3, #0]
 800d110:	f003 030f 	and.w	r3, r3, #15
 800d114:	2101      	movs	r1, #1
 800d116:	fa01 f303 	lsl.w	r3, r1, r3
 800d11a:	b29b      	uxth	r3, r3
 800d11c:	68f9      	ldr	r1, [r7, #12]
 800d11e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d122:	4313      	orrs	r3, r2
 800d124:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	015a      	lsls	r2, r3, #5
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	4413      	add	r3, r2
 800d12e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d155      	bne.n	800d1e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	015a      	lsls	r2, r3, #5
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	4413      	add	r3, r2
 800d144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d148:	681a      	ldr	r2, [r3, #0]
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	68db      	ldr	r3, [r3, #12]
 800d14e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	791b      	ldrb	r3, [r3, #4]
 800d156:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d158:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	059b      	lsls	r3, r3, #22
 800d15e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d160:	4313      	orrs	r3, r2
 800d162:	68ba      	ldr	r2, [r7, #8]
 800d164:	0151      	lsls	r1, r2, #5
 800d166:	68fa      	ldr	r2, [r7, #12]
 800d168:	440a      	add	r2, r1
 800d16a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d16e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d172:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d176:	6013      	str	r3, [r2, #0]
 800d178:	e036      	b.n	800d1e8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d180:	69da      	ldr	r2, [r3, #28]
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	f003 030f 	and.w	r3, r3, #15
 800d18a:	2101      	movs	r1, #1
 800d18c:	fa01 f303 	lsl.w	r3, r1, r3
 800d190:	041b      	lsls	r3, r3, #16
 800d192:	68f9      	ldr	r1, [r7, #12]
 800d194:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d198:	4313      	orrs	r3, r2
 800d19a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d19c:	68bb      	ldr	r3, [r7, #8]
 800d19e:	015a      	lsls	r2, r3, #5
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	4413      	add	r3, r2
 800d1a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d11a      	bne.n	800d1e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	015a      	lsls	r2, r3, #5
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	4413      	add	r3, r2
 800d1ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1be:	681a      	ldr	r2, [r3, #0]
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	68db      	ldr	r3, [r3, #12]
 800d1c4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	791b      	ldrb	r3, [r3, #4]
 800d1cc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d1ce:	430b      	orrs	r3, r1
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	68ba      	ldr	r2, [r7, #8]
 800d1d4:	0151      	lsls	r1, r2, #5
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	440a      	add	r2, r1
 800d1da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d1e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d1e6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d1e8:	2300      	movs	r3, #0
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3714      	adds	r7, #20
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr
	...

0800d1f8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b085      	sub	sp, #20
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	785b      	ldrb	r3, [r3, #1]
 800d210:	2b01      	cmp	r3, #1
 800d212:	d161      	bne.n	800d2d8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	015a      	lsls	r2, r3, #5
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	4413      	add	r3, r2
 800d21c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d226:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d22a:	d11f      	bne.n	800d26c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	015a      	lsls	r2, r3, #5
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	4413      	add	r3, r2
 800d234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	68ba      	ldr	r2, [r7, #8]
 800d23c:	0151      	lsls	r1, r2, #5
 800d23e:	68fa      	ldr	r2, [r7, #12]
 800d240:	440a      	add	r2, r1
 800d242:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d246:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d24a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	015a      	lsls	r2, r3, #5
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	4413      	add	r3, r2
 800d254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	68ba      	ldr	r2, [r7, #8]
 800d25c:	0151      	lsls	r1, r2, #5
 800d25e:	68fa      	ldr	r2, [r7, #12]
 800d260:	440a      	add	r2, r1
 800d262:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d266:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d26a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	f003 030f 	and.w	r3, r3, #15
 800d27c:	2101      	movs	r1, #1
 800d27e:	fa01 f303 	lsl.w	r3, r1, r3
 800d282:	b29b      	uxth	r3, r3
 800d284:	43db      	mvns	r3, r3
 800d286:	68f9      	ldr	r1, [r7, #12]
 800d288:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d28c:	4013      	ands	r3, r2
 800d28e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d296:	69da      	ldr	r2, [r3, #28]
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	781b      	ldrb	r3, [r3, #0]
 800d29c:	f003 030f 	and.w	r3, r3, #15
 800d2a0:	2101      	movs	r1, #1
 800d2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	43db      	mvns	r3, r3
 800d2aa:	68f9      	ldr	r1, [r7, #12]
 800d2ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d2b0:	4013      	ands	r3, r2
 800d2b2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	015a      	lsls	r2, r3, #5
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2c0:	681a      	ldr	r2, [r3, #0]
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	0159      	lsls	r1, r3, #5
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	440b      	add	r3, r1
 800d2ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	4b35      	ldr	r3, [pc, #212]	; (800d3a8 <USB_DeactivateEndpoint+0x1b0>)
 800d2d2:	4013      	ands	r3, r2
 800d2d4:	600b      	str	r3, [r1, #0]
 800d2d6:	e060      	b.n	800d39a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d2d8:	68bb      	ldr	r3, [r7, #8]
 800d2da:	015a      	lsls	r2, r3, #5
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	4413      	add	r3, r2
 800d2e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d2ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d2ee:	d11f      	bne.n	800d330 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	015a      	lsls	r2, r3, #5
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	4413      	add	r3, r2
 800d2f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	68ba      	ldr	r2, [r7, #8]
 800d300:	0151      	lsls	r1, r2, #5
 800d302:	68fa      	ldr	r2, [r7, #12]
 800d304:	440a      	add	r2, r1
 800d306:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d30a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d30e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	015a      	lsls	r2, r3, #5
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	4413      	add	r3, r2
 800d318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	68ba      	ldr	r2, [r7, #8]
 800d320:	0151      	lsls	r1, r2, #5
 800d322:	68fa      	ldr	r2, [r7, #12]
 800d324:	440a      	add	r2, r1
 800d326:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d32a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d32e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d336:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	f003 030f 	and.w	r3, r3, #15
 800d340:	2101      	movs	r1, #1
 800d342:	fa01 f303 	lsl.w	r3, r1, r3
 800d346:	041b      	lsls	r3, r3, #16
 800d348:	43db      	mvns	r3, r3
 800d34a:	68f9      	ldr	r1, [r7, #12]
 800d34c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d350:	4013      	ands	r3, r2
 800d352:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d35a:	69da      	ldr	r2, [r3, #28]
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	781b      	ldrb	r3, [r3, #0]
 800d360:	f003 030f 	and.w	r3, r3, #15
 800d364:	2101      	movs	r1, #1
 800d366:	fa01 f303 	lsl.w	r3, r1, r3
 800d36a:	041b      	lsls	r3, r3, #16
 800d36c:	43db      	mvns	r3, r3
 800d36e:	68f9      	ldr	r1, [r7, #12]
 800d370:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d374:	4013      	ands	r3, r2
 800d376:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	015a      	lsls	r2, r3, #5
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	4413      	add	r3, r2
 800d380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d384:	681a      	ldr	r2, [r3, #0]
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	0159      	lsls	r1, r3, #5
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	440b      	add	r3, r1
 800d38e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d392:	4619      	mov	r1, r3
 800d394:	4b05      	ldr	r3, [pc, #20]	; (800d3ac <USB_DeactivateEndpoint+0x1b4>)
 800d396:	4013      	ands	r3, r2
 800d398:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d39a:	2300      	movs	r3, #0
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3714      	adds	r7, #20
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr
 800d3a8:	ec337800 	.word	0xec337800
 800d3ac:	eff37800 	.word	0xeff37800

0800d3b0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b08a      	sub	sp, #40	; 0x28
 800d3b4:	af02      	add	r7, sp, #8
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	60b9      	str	r1, [r7, #8]
 800d3ba:	4613      	mov	r3, r2
 800d3bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	785b      	ldrb	r3, [r3, #1]
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	f040 815c 	bne.w	800d68a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	699b      	ldr	r3, [r3, #24]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d132      	bne.n	800d440 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d3da:	69bb      	ldr	r3, [r7, #24]
 800d3dc:	015a      	lsls	r2, r3, #5
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	4413      	add	r3, r2
 800d3e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3e6:	691b      	ldr	r3, [r3, #16]
 800d3e8:	69ba      	ldr	r2, [r7, #24]
 800d3ea:	0151      	lsls	r1, r2, #5
 800d3ec:	69fa      	ldr	r2, [r7, #28]
 800d3ee:	440a      	add	r2, r1
 800d3f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d3f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d3fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d3fe:	69bb      	ldr	r3, [r7, #24]
 800d400:	015a      	lsls	r2, r3, #5
 800d402:	69fb      	ldr	r3, [r7, #28]
 800d404:	4413      	add	r3, r2
 800d406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d40a:	691b      	ldr	r3, [r3, #16]
 800d40c:	69ba      	ldr	r2, [r7, #24]
 800d40e:	0151      	lsls	r1, r2, #5
 800d410:	69fa      	ldr	r2, [r7, #28]
 800d412:	440a      	add	r2, r1
 800d414:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d418:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d41c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d41e:	69bb      	ldr	r3, [r7, #24]
 800d420:	015a      	lsls	r2, r3, #5
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	4413      	add	r3, r2
 800d426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d42a:	691b      	ldr	r3, [r3, #16]
 800d42c:	69ba      	ldr	r2, [r7, #24]
 800d42e:	0151      	lsls	r1, r2, #5
 800d430:	69fa      	ldr	r2, [r7, #28]
 800d432:	440a      	add	r2, r1
 800d434:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d438:	0cdb      	lsrs	r3, r3, #19
 800d43a:	04db      	lsls	r3, r3, #19
 800d43c:	6113      	str	r3, [r2, #16]
 800d43e:	e074      	b.n	800d52a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d440:	69bb      	ldr	r3, [r7, #24]
 800d442:	015a      	lsls	r2, r3, #5
 800d444:	69fb      	ldr	r3, [r7, #28]
 800d446:	4413      	add	r3, r2
 800d448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d44c:	691b      	ldr	r3, [r3, #16]
 800d44e:	69ba      	ldr	r2, [r7, #24]
 800d450:	0151      	lsls	r1, r2, #5
 800d452:	69fa      	ldr	r2, [r7, #28]
 800d454:	440a      	add	r2, r1
 800d456:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d45a:	0cdb      	lsrs	r3, r3, #19
 800d45c:	04db      	lsls	r3, r3, #19
 800d45e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d460:	69bb      	ldr	r3, [r7, #24]
 800d462:	015a      	lsls	r2, r3, #5
 800d464:	69fb      	ldr	r3, [r7, #28]
 800d466:	4413      	add	r3, r2
 800d468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d46c:	691b      	ldr	r3, [r3, #16]
 800d46e:	69ba      	ldr	r2, [r7, #24]
 800d470:	0151      	lsls	r1, r2, #5
 800d472:	69fa      	ldr	r2, [r7, #28]
 800d474:	440a      	add	r2, r1
 800d476:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d47a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d47e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d482:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d484:	69bb      	ldr	r3, [r7, #24]
 800d486:	015a      	lsls	r2, r3, #5
 800d488:	69fb      	ldr	r3, [r7, #28]
 800d48a:	4413      	add	r3, r2
 800d48c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d490:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	6999      	ldr	r1, [r3, #24]
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	68db      	ldr	r3, [r3, #12]
 800d49a:	440b      	add	r3, r1
 800d49c:	1e59      	subs	r1, r3, #1
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	68db      	ldr	r3, [r3, #12]
 800d4a2:	fbb1 f3f3 	udiv	r3, r1, r3
 800d4a6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d4a8:	4b9d      	ldr	r3, [pc, #628]	; (800d720 <USB_EPStartXfer+0x370>)
 800d4aa:	400b      	ands	r3, r1
 800d4ac:	69b9      	ldr	r1, [r7, #24]
 800d4ae:	0148      	lsls	r0, r1, #5
 800d4b0:	69f9      	ldr	r1, [r7, #28]
 800d4b2:	4401      	add	r1, r0
 800d4b4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d4b8:	4313      	orrs	r3, r2
 800d4ba:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	015a      	lsls	r2, r3, #5
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4c8:	691a      	ldr	r2, [r3, #16]
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	699b      	ldr	r3, [r3, #24]
 800d4ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d4d2:	69b9      	ldr	r1, [r7, #24]
 800d4d4:	0148      	lsls	r0, r1, #5
 800d4d6:	69f9      	ldr	r1, [r7, #28]
 800d4d8:	4401      	add	r1, r0
 800d4da:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	791b      	ldrb	r3, [r3, #4]
 800d4e6:	2b01      	cmp	r3, #1
 800d4e8:	d11f      	bne.n	800d52a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d4ea:	69bb      	ldr	r3, [r7, #24]
 800d4ec:	015a      	lsls	r2, r3, #5
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	4413      	add	r3, r2
 800d4f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4f6:	691b      	ldr	r3, [r3, #16]
 800d4f8:	69ba      	ldr	r2, [r7, #24]
 800d4fa:	0151      	lsls	r1, r2, #5
 800d4fc:	69fa      	ldr	r2, [r7, #28]
 800d4fe:	440a      	add	r2, r1
 800d500:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d504:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d508:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	015a      	lsls	r2, r3, #5
 800d50e:	69fb      	ldr	r3, [r7, #28]
 800d510:	4413      	add	r3, r2
 800d512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d516:	691b      	ldr	r3, [r3, #16]
 800d518:	69ba      	ldr	r2, [r7, #24]
 800d51a:	0151      	lsls	r1, r2, #5
 800d51c:	69fa      	ldr	r2, [r7, #28]
 800d51e:	440a      	add	r2, r1
 800d520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d524:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d528:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800d52a:	79fb      	ldrb	r3, [r7, #7]
 800d52c:	2b01      	cmp	r3, #1
 800d52e:	d14b      	bne.n	800d5c8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	695b      	ldr	r3, [r3, #20]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d009      	beq.n	800d54c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	015a      	lsls	r2, r3, #5
 800d53c:	69fb      	ldr	r3, [r7, #28]
 800d53e:	4413      	add	r3, r2
 800d540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d544:	461a      	mov	r2, r3
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	695b      	ldr	r3, [r3, #20]
 800d54a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	791b      	ldrb	r3, [r3, #4]
 800d550:	2b01      	cmp	r3, #1
 800d552:	d128      	bne.n	800d5a6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d560:	2b00      	cmp	r3, #0
 800d562:	d110      	bne.n	800d586 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d564:	69bb      	ldr	r3, [r7, #24]
 800d566:	015a      	lsls	r2, r3, #5
 800d568:	69fb      	ldr	r3, [r7, #28]
 800d56a:	4413      	add	r3, r2
 800d56c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	69ba      	ldr	r2, [r7, #24]
 800d574:	0151      	lsls	r1, r2, #5
 800d576:	69fa      	ldr	r2, [r7, #28]
 800d578:	440a      	add	r2, r1
 800d57a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d57e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d582:	6013      	str	r3, [r2, #0]
 800d584:	e00f      	b.n	800d5a6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d586:	69bb      	ldr	r3, [r7, #24]
 800d588:	015a      	lsls	r2, r3, #5
 800d58a:	69fb      	ldr	r3, [r7, #28]
 800d58c:	4413      	add	r3, r2
 800d58e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	69ba      	ldr	r2, [r7, #24]
 800d596:	0151      	lsls	r1, r2, #5
 800d598:	69fa      	ldr	r2, [r7, #28]
 800d59a:	440a      	add	r2, r1
 800d59c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5a4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	015a      	lsls	r2, r3, #5
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	4413      	add	r3, r2
 800d5ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	69ba      	ldr	r2, [r7, #24]
 800d5b6:	0151      	lsls	r1, r2, #5
 800d5b8:	69fa      	ldr	r2, [r7, #28]
 800d5ba:	440a      	add	r2, r1
 800d5bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d5c4:	6013      	str	r3, [r2, #0]
 800d5c6:	e133      	b.n	800d830 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	015a      	lsls	r2, r3, #5
 800d5cc:	69fb      	ldr	r3, [r7, #28]
 800d5ce:	4413      	add	r3, r2
 800d5d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	69ba      	ldr	r2, [r7, #24]
 800d5d8:	0151      	lsls	r1, r2, #5
 800d5da:	69fa      	ldr	r2, [r7, #28]
 800d5dc:	440a      	add	r2, r1
 800d5de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d5e6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	791b      	ldrb	r3, [r3, #4]
 800d5ec:	2b01      	cmp	r3, #1
 800d5ee:	d015      	beq.n	800d61c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	699b      	ldr	r3, [r3, #24]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	f000 811b 	beq.w	800d830 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d5fa:	69fb      	ldr	r3, [r7, #28]
 800d5fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d600:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	781b      	ldrb	r3, [r3, #0]
 800d606:	f003 030f 	and.w	r3, r3, #15
 800d60a:	2101      	movs	r1, #1
 800d60c:	fa01 f303 	lsl.w	r3, r1, r3
 800d610:	69f9      	ldr	r1, [r7, #28]
 800d612:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d616:	4313      	orrs	r3, r2
 800d618:	634b      	str	r3, [r1, #52]	; 0x34
 800d61a:	e109      	b.n	800d830 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d61c:	69fb      	ldr	r3, [r7, #28]
 800d61e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d110      	bne.n	800d64e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d62c:	69bb      	ldr	r3, [r7, #24]
 800d62e:	015a      	lsls	r2, r3, #5
 800d630:	69fb      	ldr	r3, [r7, #28]
 800d632:	4413      	add	r3, r2
 800d634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	69ba      	ldr	r2, [r7, #24]
 800d63c:	0151      	lsls	r1, r2, #5
 800d63e:	69fa      	ldr	r2, [r7, #28]
 800d640:	440a      	add	r2, r1
 800d642:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d646:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d64a:	6013      	str	r3, [r2, #0]
 800d64c:	e00f      	b.n	800d66e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d64e:	69bb      	ldr	r3, [r7, #24]
 800d650:	015a      	lsls	r2, r3, #5
 800d652:	69fb      	ldr	r3, [r7, #28]
 800d654:	4413      	add	r3, r2
 800d656:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	69ba      	ldr	r2, [r7, #24]
 800d65e:	0151      	lsls	r1, r2, #5
 800d660:	69fa      	ldr	r2, [r7, #28]
 800d662:	440a      	add	r2, r1
 800d664:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d66c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	6919      	ldr	r1, [r3, #16]
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	781a      	ldrb	r2, [r3, #0]
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	699b      	ldr	r3, [r3, #24]
 800d67a:	b298      	uxth	r0, r3
 800d67c:	79fb      	ldrb	r3, [r7, #7]
 800d67e:	9300      	str	r3, [sp, #0]
 800d680:	4603      	mov	r3, r0
 800d682:	68f8      	ldr	r0, [r7, #12]
 800d684:	f000 fade 	bl	800dc44 <USB_WritePacket>
 800d688:	e0d2      	b.n	800d830 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	015a      	lsls	r2, r3, #5
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	4413      	add	r3, r2
 800d692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d696:	691b      	ldr	r3, [r3, #16]
 800d698:	69ba      	ldr	r2, [r7, #24]
 800d69a:	0151      	lsls	r1, r2, #5
 800d69c:	69fa      	ldr	r2, [r7, #28]
 800d69e:	440a      	add	r2, r1
 800d6a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d6a4:	0cdb      	lsrs	r3, r3, #19
 800d6a6:	04db      	lsls	r3, r3, #19
 800d6a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d6aa:	69bb      	ldr	r3, [r7, #24]
 800d6ac:	015a      	lsls	r2, r3, #5
 800d6ae:	69fb      	ldr	r3, [r7, #28]
 800d6b0:	4413      	add	r3, r2
 800d6b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6b6:	691b      	ldr	r3, [r3, #16]
 800d6b8:	69ba      	ldr	r2, [r7, #24]
 800d6ba:	0151      	lsls	r1, r2, #5
 800d6bc:	69fa      	ldr	r2, [r7, #28]
 800d6be:	440a      	add	r2, r1
 800d6c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d6c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d6c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d6cc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	699b      	ldr	r3, [r3, #24]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d126      	bne.n	800d724 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d6d6:	69bb      	ldr	r3, [r7, #24]
 800d6d8:	015a      	lsls	r2, r3, #5
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	4413      	add	r3, r2
 800d6de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6e2:	691a      	ldr	r2, [r3, #16]
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	68db      	ldr	r3, [r3, #12]
 800d6e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d6ec:	69b9      	ldr	r1, [r7, #24]
 800d6ee:	0148      	lsls	r0, r1, #5
 800d6f0:	69f9      	ldr	r1, [r7, #28]
 800d6f2:	4401      	add	r1, r0
 800d6f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d6f8:	4313      	orrs	r3, r2
 800d6fa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	015a      	lsls	r2, r3, #5
 800d700:	69fb      	ldr	r3, [r7, #28]
 800d702:	4413      	add	r3, r2
 800d704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d708:	691b      	ldr	r3, [r3, #16]
 800d70a:	69ba      	ldr	r2, [r7, #24]
 800d70c:	0151      	lsls	r1, r2, #5
 800d70e:	69fa      	ldr	r2, [r7, #28]
 800d710:	440a      	add	r2, r1
 800d712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d716:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d71a:	6113      	str	r3, [r2, #16]
 800d71c:	e03a      	b.n	800d794 <USB_EPStartXfer+0x3e4>
 800d71e:	bf00      	nop
 800d720:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	699a      	ldr	r2, [r3, #24]
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	68db      	ldr	r3, [r3, #12]
 800d72c:	4413      	add	r3, r2
 800d72e:	1e5a      	subs	r2, r3, #1
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	68db      	ldr	r3, [r3, #12]
 800d734:	fbb2 f3f3 	udiv	r3, r2, r3
 800d738:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	68db      	ldr	r3, [r3, #12]
 800d73e:	8afa      	ldrh	r2, [r7, #22]
 800d740:	fb03 f202 	mul.w	r2, r3, r2
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d748:	69bb      	ldr	r3, [r7, #24]
 800d74a:	015a      	lsls	r2, r3, #5
 800d74c:	69fb      	ldr	r3, [r7, #28]
 800d74e:	4413      	add	r3, r2
 800d750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d754:	691a      	ldr	r2, [r3, #16]
 800d756:	8afb      	ldrh	r3, [r7, #22]
 800d758:	04d9      	lsls	r1, r3, #19
 800d75a:	4b38      	ldr	r3, [pc, #224]	; (800d83c <USB_EPStartXfer+0x48c>)
 800d75c:	400b      	ands	r3, r1
 800d75e:	69b9      	ldr	r1, [r7, #24]
 800d760:	0148      	lsls	r0, r1, #5
 800d762:	69f9      	ldr	r1, [r7, #28]
 800d764:	4401      	add	r1, r0
 800d766:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d76a:	4313      	orrs	r3, r2
 800d76c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d76e:	69bb      	ldr	r3, [r7, #24]
 800d770:	015a      	lsls	r2, r3, #5
 800d772:	69fb      	ldr	r3, [r7, #28]
 800d774:	4413      	add	r3, r2
 800d776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d77a:	691a      	ldr	r2, [r3, #16]
 800d77c:	68bb      	ldr	r3, [r7, #8]
 800d77e:	69db      	ldr	r3, [r3, #28]
 800d780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d784:	69b9      	ldr	r1, [r7, #24]
 800d786:	0148      	lsls	r0, r1, #5
 800d788:	69f9      	ldr	r1, [r7, #28]
 800d78a:	4401      	add	r1, r0
 800d78c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d790:	4313      	orrs	r3, r2
 800d792:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d794:	79fb      	ldrb	r3, [r7, #7]
 800d796:	2b01      	cmp	r3, #1
 800d798:	d10d      	bne.n	800d7b6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	691b      	ldr	r3, [r3, #16]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d009      	beq.n	800d7b6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	6919      	ldr	r1, [r3, #16]
 800d7a6:	69bb      	ldr	r3, [r7, #24]
 800d7a8:	015a      	lsls	r2, r3, #5
 800d7aa:	69fb      	ldr	r3, [r7, #28]
 800d7ac:	4413      	add	r3, r2
 800d7ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7b2:	460a      	mov	r2, r1
 800d7b4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	791b      	ldrb	r3, [r3, #4]
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d128      	bne.n	800d810 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d7be:	69fb      	ldr	r3, [r7, #28]
 800d7c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7c4:	689b      	ldr	r3, [r3, #8]
 800d7c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d110      	bne.n	800d7f0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d7ce:	69bb      	ldr	r3, [r7, #24]
 800d7d0:	015a      	lsls	r2, r3, #5
 800d7d2:	69fb      	ldr	r3, [r7, #28]
 800d7d4:	4413      	add	r3, r2
 800d7d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	69ba      	ldr	r2, [r7, #24]
 800d7de:	0151      	lsls	r1, r2, #5
 800d7e0:	69fa      	ldr	r2, [r7, #28]
 800d7e2:	440a      	add	r2, r1
 800d7e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d7e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d7ec:	6013      	str	r3, [r2, #0]
 800d7ee:	e00f      	b.n	800d810 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d7f0:	69bb      	ldr	r3, [r7, #24]
 800d7f2:	015a      	lsls	r2, r3, #5
 800d7f4:	69fb      	ldr	r3, [r7, #28]
 800d7f6:	4413      	add	r3, r2
 800d7f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	69ba      	ldr	r2, [r7, #24]
 800d800:	0151      	lsls	r1, r2, #5
 800d802:	69fa      	ldr	r2, [r7, #28]
 800d804:	440a      	add	r2, r1
 800d806:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d80a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d80e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d810:	69bb      	ldr	r3, [r7, #24]
 800d812:	015a      	lsls	r2, r3, #5
 800d814:	69fb      	ldr	r3, [r7, #28]
 800d816:	4413      	add	r3, r2
 800d818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	69ba      	ldr	r2, [r7, #24]
 800d820:	0151      	lsls	r1, r2, #5
 800d822:	69fa      	ldr	r2, [r7, #28]
 800d824:	440a      	add	r2, r1
 800d826:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d82a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d82e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d830:	2300      	movs	r3, #0
}
 800d832:	4618      	mov	r0, r3
 800d834:	3720      	adds	r7, #32
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	1ff80000 	.word	0x1ff80000

0800d840 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d840:	b480      	push	{r7}
 800d842:	b087      	sub	sp, #28
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	4613      	mov	r3, r2
 800d84c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	785b      	ldrb	r3, [r3, #1]
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	f040 80ce 	bne.w	800d9fe <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d862:	68bb      	ldr	r3, [r7, #8]
 800d864:	699b      	ldr	r3, [r3, #24]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d132      	bne.n	800d8d0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d86a:	693b      	ldr	r3, [r7, #16]
 800d86c:	015a      	lsls	r2, r3, #5
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	4413      	add	r3, r2
 800d872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d876:	691b      	ldr	r3, [r3, #16]
 800d878:	693a      	ldr	r2, [r7, #16]
 800d87a:	0151      	lsls	r1, r2, #5
 800d87c:	697a      	ldr	r2, [r7, #20]
 800d87e:	440a      	add	r2, r1
 800d880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d884:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d888:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d88c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	015a      	lsls	r2, r3, #5
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	4413      	add	r3, r2
 800d896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d89a:	691b      	ldr	r3, [r3, #16]
 800d89c:	693a      	ldr	r2, [r7, #16]
 800d89e:	0151      	lsls	r1, r2, #5
 800d8a0:	697a      	ldr	r2, [r7, #20]
 800d8a2:	440a      	add	r2, r1
 800d8a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d8ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d8ae:	693b      	ldr	r3, [r7, #16]
 800d8b0:	015a      	lsls	r2, r3, #5
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	4413      	add	r3, r2
 800d8b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8ba:	691b      	ldr	r3, [r3, #16]
 800d8bc:	693a      	ldr	r2, [r7, #16]
 800d8be:	0151      	lsls	r1, r2, #5
 800d8c0:	697a      	ldr	r2, [r7, #20]
 800d8c2:	440a      	add	r2, r1
 800d8c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8c8:	0cdb      	lsrs	r3, r3, #19
 800d8ca:	04db      	lsls	r3, r3, #19
 800d8cc:	6113      	str	r3, [r2, #16]
 800d8ce:	e04e      	b.n	800d96e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d8d0:	693b      	ldr	r3, [r7, #16]
 800d8d2:	015a      	lsls	r2, r3, #5
 800d8d4:	697b      	ldr	r3, [r7, #20]
 800d8d6:	4413      	add	r3, r2
 800d8d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8dc:	691b      	ldr	r3, [r3, #16]
 800d8de:	693a      	ldr	r2, [r7, #16]
 800d8e0:	0151      	lsls	r1, r2, #5
 800d8e2:	697a      	ldr	r2, [r7, #20]
 800d8e4:	440a      	add	r2, r1
 800d8e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8ea:	0cdb      	lsrs	r3, r3, #19
 800d8ec:	04db      	lsls	r3, r3, #19
 800d8ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	015a      	lsls	r2, r3, #5
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	4413      	add	r3, r2
 800d8f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8fc:	691b      	ldr	r3, [r3, #16]
 800d8fe:	693a      	ldr	r2, [r7, #16]
 800d900:	0151      	lsls	r1, r2, #5
 800d902:	697a      	ldr	r2, [r7, #20]
 800d904:	440a      	add	r2, r1
 800d906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d90a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d90e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d912:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	699a      	ldr	r2, [r3, #24]
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	68db      	ldr	r3, [r3, #12]
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d903      	bls.n	800d928 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	68da      	ldr	r2, [r3, #12]
 800d924:	68bb      	ldr	r3, [r7, #8]
 800d926:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	015a      	lsls	r2, r3, #5
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	4413      	add	r3, r2
 800d930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d934:	691b      	ldr	r3, [r3, #16]
 800d936:	693a      	ldr	r2, [r7, #16]
 800d938:	0151      	lsls	r1, r2, #5
 800d93a:	697a      	ldr	r2, [r7, #20]
 800d93c:	440a      	add	r2, r1
 800d93e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d942:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d946:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	015a      	lsls	r2, r3, #5
 800d94c:	697b      	ldr	r3, [r7, #20]
 800d94e:	4413      	add	r3, r2
 800d950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d954:	691a      	ldr	r2, [r3, #16]
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	699b      	ldr	r3, [r3, #24]
 800d95a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d95e:	6939      	ldr	r1, [r7, #16]
 800d960:	0148      	lsls	r0, r1, #5
 800d962:	6979      	ldr	r1, [r7, #20]
 800d964:	4401      	add	r1, r0
 800d966:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d96a:	4313      	orrs	r3, r2
 800d96c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d96e:	79fb      	ldrb	r3, [r7, #7]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d11e      	bne.n	800d9b2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	695b      	ldr	r3, [r3, #20]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d009      	beq.n	800d990 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	015a      	lsls	r2, r3, #5
 800d980:	697b      	ldr	r3, [r7, #20]
 800d982:	4413      	add	r3, r2
 800d984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d988:	461a      	mov	r2, r3
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	695b      	ldr	r3, [r3, #20]
 800d98e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	015a      	lsls	r2, r3, #5
 800d994:	697b      	ldr	r3, [r7, #20]
 800d996:	4413      	add	r3, r2
 800d998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	693a      	ldr	r2, [r7, #16]
 800d9a0:	0151      	lsls	r1, r2, #5
 800d9a2:	697a      	ldr	r2, [r7, #20]
 800d9a4:	440a      	add	r2, r1
 800d9a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d9aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d9ae:	6013      	str	r3, [r2, #0]
 800d9b0:	e097      	b.n	800dae2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d9b2:	693b      	ldr	r3, [r7, #16]
 800d9b4:	015a      	lsls	r2, r3, #5
 800d9b6:	697b      	ldr	r3, [r7, #20]
 800d9b8:	4413      	add	r3, r2
 800d9ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	693a      	ldr	r2, [r7, #16]
 800d9c2:	0151      	lsls	r1, r2, #5
 800d9c4:	697a      	ldr	r2, [r7, #20]
 800d9c6:	440a      	add	r2, r1
 800d9c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d9cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d9d0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	699b      	ldr	r3, [r3, #24]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	f000 8083 	beq.w	800dae2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d9dc:	697b      	ldr	r3, [r7, #20]
 800d9de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	781b      	ldrb	r3, [r3, #0]
 800d9e8:	f003 030f 	and.w	r3, r3, #15
 800d9ec:	2101      	movs	r1, #1
 800d9ee:	fa01 f303 	lsl.w	r3, r1, r3
 800d9f2:	6979      	ldr	r1, [r7, #20]
 800d9f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d9f8:	4313      	orrs	r3, r2
 800d9fa:	634b      	str	r3, [r1, #52]	; 0x34
 800d9fc:	e071      	b.n	800dae2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	015a      	lsls	r2, r3, #5
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	4413      	add	r3, r2
 800da06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da0a:	691b      	ldr	r3, [r3, #16]
 800da0c:	693a      	ldr	r2, [r7, #16]
 800da0e:	0151      	lsls	r1, r2, #5
 800da10:	697a      	ldr	r2, [r7, #20]
 800da12:	440a      	add	r2, r1
 800da14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da18:	0cdb      	lsrs	r3, r3, #19
 800da1a:	04db      	lsls	r3, r3, #19
 800da1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	015a      	lsls	r2, r3, #5
 800da22:	697b      	ldr	r3, [r7, #20]
 800da24:	4413      	add	r3, r2
 800da26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da2a:	691b      	ldr	r3, [r3, #16]
 800da2c:	693a      	ldr	r2, [r7, #16]
 800da2e:	0151      	lsls	r1, r2, #5
 800da30:	697a      	ldr	r2, [r7, #20]
 800da32:	440a      	add	r2, r1
 800da34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da38:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800da3c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800da40:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	699b      	ldr	r3, [r3, #24]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d003      	beq.n	800da52 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	68da      	ldr	r2, [r3, #12]
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	68da      	ldr	r2, [r3, #12]
 800da56:	68bb      	ldr	r3, [r7, #8]
 800da58:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	015a      	lsls	r2, r3, #5
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	4413      	add	r3, r2
 800da62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da66:	691b      	ldr	r3, [r3, #16]
 800da68:	693a      	ldr	r2, [r7, #16]
 800da6a:	0151      	lsls	r1, r2, #5
 800da6c:	697a      	ldr	r2, [r7, #20]
 800da6e:	440a      	add	r2, r1
 800da70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800da78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800da7a:	693b      	ldr	r3, [r7, #16]
 800da7c:	015a      	lsls	r2, r3, #5
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	4413      	add	r3, r2
 800da82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da86:	691a      	ldr	r2, [r3, #16]
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	69db      	ldr	r3, [r3, #28]
 800da8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800da90:	6939      	ldr	r1, [r7, #16]
 800da92:	0148      	lsls	r0, r1, #5
 800da94:	6979      	ldr	r1, [r7, #20]
 800da96:	4401      	add	r1, r0
 800da98:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800da9c:	4313      	orrs	r3, r2
 800da9e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800daa0:	79fb      	ldrb	r3, [r7, #7]
 800daa2:	2b01      	cmp	r3, #1
 800daa4:	d10d      	bne.n	800dac2 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	691b      	ldr	r3, [r3, #16]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d009      	beq.n	800dac2 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	6919      	ldr	r1, [r3, #16]
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	015a      	lsls	r2, r3, #5
 800dab6:	697b      	ldr	r3, [r7, #20]
 800dab8:	4413      	add	r3, r2
 800daba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dabe:	460a      	mov	r2, r1
 800dac0:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800dac2:	693b      	ldr	r3, [r7, #16]
 800dac4:	015a      	lsls	r2, r3, #5
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	4413      	add	r3, r2
 800daca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	693a      	ldr	r2, [r7, #16]
 800dad2:	0151      	lsls	r1, r2, #5
 800dad4:	697a      	ldr	r2, [r7, #20]
 800dad6:	440a      	add	r2, r1
 800dad8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dadc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dae0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dae2:	2300      	movs	r3, #0
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	371c      	adds	r7, #28
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b087      	sub	sp, #28
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dafa:	2300      	movs	r3, #0
 800dafc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800dafe:	2300      	movs	r3, #0
 800db00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	785b      	ldrb	r3, [r3, #1]
 800db0a:	2b01      	cmp	r3, #1
 800db0c:	d14a      	bne.n	800dba4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	015a      	lsls	r2, r3, #5
 800db14:	693b      	ldr	r3, [r7, #16]
 800db16:	4413      	add	r3, r2
 800db18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800db22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800db26:	f040 8086 	bne.w	800dc36 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	015a      	lsls	r2, r3, #5
 800db30:	693b      	ldr	r3, [r7, #16]
 800db32:	4413      	add	r3, r2
 800db34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	683a      	ldr	r2, [r7, #0]
 800db3c:	7812      	ldrb	r2, [r2, #0]
 800db3e:	0151      	lsls	r1, r2, #5
 800db40:	693a      	ldr	r2, [r7, #16]
 800db42:	440a      	add	r2, r1
 800db44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db48:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800db4c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	015a      	lsls	r2, r3, #5
 800db54:	693b      	ldr	r3, [r7, #16]
 800db56:	4413      	add	r3, r2
 800db58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	683a      	ldr	r2, [r7, #0]
 800db60:	7812      	ldrb	r2, [r2, #0]
 800db62:	0151      	lsls	r1, r2, #5
 800db64:	693a      	ldr	r2, [r7, #16]
 800db66:	440a      	add	r2, r1
 800db68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800db70:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	3301      	adds	r3, #1
 800db76:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f242 7210 	movw	r2, #10000	; 0x2710
 800db7e:	4293      	cmp	r3, r2
 800db80:	d902      	bls.n	800db88 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800db82:	2301      	movs	r3, #1
 800db84:	75fb      	strb	r3, [r7, #23]
          break;
 800db86:	e056      	b.n	800dc36 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	781b      	ldrb	r3, [r3, #0]
 800db8c:	015a      	lsls	r2, r3, #5
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	4413      	add	r3, r2
 800db92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800db9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dba0:	d0e7      	beq.n	800db72 <USB_EPStopXfer+0x82>
 800dba2:	e048      	b.n	800dc36 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	015a      	lsls	r2, r3, #5
 800dbaa:	693b      	ldr	r3, [r7, #16]
 800dbac:	4413      	add	r3, r2
 800dbae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dbb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dbbc:	d13b      	bne.n	800dc36 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	015a      	lsls	r2, r3, #5
 800dbc4:	693b      	ldr	r3, [r7, #16]
 800dbc6:	4413      	add	r3, r2
 800dbc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	683a      	ldr	r2, [r7, #0]
 800dbd0:	7812      	ldrb	r2, [r2, #0]
 800dbd2:	0151      	lsls	r1, r2, #5
 800dbd4:	693a      	ldr	r2, [r7, #16]
 800dbd6:	440a      	add	r2, r1
 800dbd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbdc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dbe0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	015a      	lsls	r2, r3, #5
 800dbe8:	693b      	ldr	r3, [r7, #16]
 800dbea:	4413      	add	r3, r2
 800dbec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	683a      	ldr	r2, [r7, #0]
 800dbf4:	7812      	ldrb	r2, [r2, #0]
 800dbf6:	0151      	lsls	r1, r2, #5
 800dbf8:	693a      	ldr	r2, [r7, #16]
 800dbfa:	440a      	add	r2, r1
 800dbfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dc04:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	3301      	adds	r3, #1
 800dc0a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f242 7210 	movw	r2, #10000	; 0x2710
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d902      	bls.n	800dc1c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800dc16:	2301      	movs	r3, #1
 800dc18:	75fb      	strb	r3, [r7, #23]
          break;
 800dc1a:	e00c      	b.n	800dc36 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	015a      	lsls	r2, r3, #5
 800dc22:	693b      	ldr	r3, [r7, #16]
 800dc24:	4413      	add	r3, r2
 800dc26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dc30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dc34:	d0e7      	beq.n	800dc06 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800dc36:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	371c      	adds	r7, #28
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc42:	4770      	bx	lr

0800dc44 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dc44:	b480      	push	{r7}
 800dc46:	b089      	sub	sp, #36	; 0x24
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	4611      	mov	r1, r2
 800dc50:	461a      	mov	r2, r3
 800dc52:	460b      	mov	r3, r1
 800dc54:	71fb      	strb	r3, [r7, #7]
 800dc56:	4613      	mov	r3, r2
 800dc58:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dc62:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d123      	bne.n	800dcb2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dc6a:	88bb      	ldrh	r3, [r7, #4]
 800dc6c:	3303      	adds	r3, #3
 800dc6e:	089b      	lsrs	r3, r3, #2
 800dc70:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800dc72:	2300      	movs	r3, #0
 800dc74:	61bb      	str	r3, [r7, #24]
 800dc76:	e018      	b.n	800dcaa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dc78:	79fb      	ldrb	r3, [r7, #7]
 800dc7a:	031a      	lsls	r2, r3, #12
 800dc7c:	697b      	ldr	r3, [r7, #20]
 800dc7e:	4413      	add	r3, r2
 800dc80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc84:	461a      	mov	r2, r3
 800dc86:	69fb      	ldr	r3, [r7, #28]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800dc8c:	69fb      	ldr	r3, [r7, #28]
 800dc8e:	3301      	adds	r3, #1
 800dc90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc92:	69fb      	ldr	r3, [r7, #28]
 800dc94:	3301      	adds	r3, #1
 800dc96:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc98:	69fb      	ldr	r3, [r7, #28]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc9e:	69fb      	ldr	r3, [r7, #28]
 800dca0:	3301      	adds	r3, #1
 800dca2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800dca4:	69bb      	ldr	r3, [r7, #24]
 800dca6:	3301      	adds	r3, #1
 800dca8:	61bb      	str	r3, [r7, #24]
 800dcaa:	69ba      	ldr	r2, [r7, #24]
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d3e2      	bcc.n	800dc78 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800dcb2:	2300      	movs	r3, #0
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3724      	adds	r7, #36	; 0x24
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b08b      	sub	sp, #44	; 0x2c
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	60f8      	str	r0, [r7, #12]
 800dcc8:	60b9      	str	r1, [r7, #8]
 800dcca:	4613      	mov	r3, r2
 800dccc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800dcd6:	88fb      	ldrh	r3, [r7, #6]
 800dcd8:	089b      	lsrs	r3, r3, #2
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800dcde:	88fb      	ldrh	r3, [r7, #6]
 800dce0:	f003 0303 	and.w	r3, r3, #3
 800dce4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800dce6:	2300      	movs	r3, #0
 800dce8:	623b      	str	r3, [r7, #32]
 800dcea:	e014      	b.n	800dd16 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800dcec:	69bb      	ldr	r3, [r7, #24]
 800dcee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcf2:	681a      	ldr	r2, [r3, #0]
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf6:	601a      	str	r2, [r3, #0]
    pDest++;
 800dcf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfa:	3301      	adds	r3, #1
 800dcfc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dcfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd00:	3301      	adds	r3, #1
 800dd02:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd06:	3301      	adds	r3, #1
 800dd08:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800dd10:	6a3b      	ldr	r3, [r7, #32]
 800dd12:	3301      	adds	r3, #1
 800dd14:	623b      	str	r3, [r7, #32]
 800dd16:	6a3a      	ldr	r2, [r7, #32]
 800dd18:	697b      	ldr	r3, [r7, #20]
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d3e6      	bcc.n	800dcec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dd1e:	8bfb      	ldrh	r3, [r7, #30]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d01e      	beq.n	800dd62 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dd24:	2300      	movs	r3, #0
 800dd26:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800dd28:	69bb      	ldr	r3, [r7, #24]
 800dd2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd2e:	461a      	mov	r2, r3
 800dd30:	f107 0310 	add.w	r3, r7, #16
 800dd34:	6812      	ldr	r2, [r2, #0]
 800dd36:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800dd38:	693a      	ldr	r2, [r7, #16]
 800dd3a:	6a3b      	ldr	r3, [r7, #32]
 800dd3c:	b2db      	uxtb	r3, r3
 800dd3e:	00db      	lsls	r3, r3, #3
 800dd40:	fa22 f303 	lsr.w	r3, r2, r3
 800dd44:	b2da      	uxtb	r2, r3
 800dd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd48:	701a      	strb	r2, [r3, #0]
      i++;
 800dd4a:	6a3b      	ldr	r3, [r7, #32]
 800dd4c:	3301      	adds	r3, #1
 800dd4e:	623b      	str	r3, [r7, #32]
      pDest++;
 800dd50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd52:	3301      	adds	r3, #1
 800dd54:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800dd56:	8bfb      	ldrh	r3, [r7, #30]
 800dd58:	3b01      	subs	r3, #1
 800dd5a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dd5c:	8bfb      	ldrh	r3, [r7, #30]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d1ea      	bne.n	800dd38 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	372c      	adds	r7, #44	; 0x2c
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6e:	4770      	bx	lr

0800dd70 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dd70:	b480      	push	{r7}
 800dd72:	b085      	sub	sp, #20
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
 800dd78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	785b      	ldrb	r3, [r3, #1]
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	d12c      	bne.n	800dde6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	015a      	lsls	r2, r3, #5
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	4413      	add	r3, r2
 800dd94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	db12      	blt.n	800ddc4 <USB_EPSetStall+0x54>
 800dd9e:	68bb      	ldr	r3, [r7, #8]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d00f      	beq.n	800ddc4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	015a      	lsls	r2, r3, #5
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	4413      	add	r3, r2
 800ddac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	68ba      	ldr	r2, [r7, #8]
 800ddb4:	0151      	lsls	r1, r2, #5
 800ddb6:	68fa      	ldr	r2, [r7, #12]
 800ddb8:	440a      	add	r2, r1
 800ddba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ddbe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ddc2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	015a      	lsls	r2, r3, #5
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	4413      	add	r3, r2
 800ddcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	68ba      	ldr	r2, [r7, #8]
 800ddd4:	0151      	lsls	r1, r2, #5
 800ddd6:	68fa      	ldr	r2, [r7, #12]
 800ddd8:	440a      	add	r2, r1
 800ddda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ddde:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dde2:	6013      	str	r3, [r2, #0]
 800dde4:	e02b      	b.n	800de3e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	015a      	lsls	r2, r3, #5
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	4413      	add	r3, r2
 800ddee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	db12      	blt.n	800de1e <USB_EPSetStall+0xae>
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d00f      	beq.n	800de1e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ddfe:	68bb      	ldr	r3, [r7, #8]
 800de00:	015a      	lsls	r2, r3, #5
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	4413      	add	r3, r2
 800de06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	68ba      	ldr	r2, [r7, #8]
 800de0e:	0151      	lsls	r1, r2, #5
 800de10:	68fa      	ldr	r2, [r7, #12]
 800de12:	440a      	add	r2, r1
 800de14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800de1c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	015a      	lsls	r2, r3, #5
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	4413      	add	r3, r2
 800de26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	68ba      	ldr	r2, [r7, #8]
 800de2e:	0151      	lsls	r1, r2, #5
 800de30:	68fa      	ldr	r2, [r7, #12]
 800de32:	440a      	add	r2, r1
 800de34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800de3c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800de3e:	2300      	movs	r3, #0
}
 800de40:	4618      	mov	r0, r3
 800de42:	3714      	adds	r7, #20
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800de4c:	b480      	push	{r7}
 800de4e:	b085      	sub	sp, #20
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	785b      	ldrb	r3, [r3, #1]
 800de64:	2b01      	cmp	r3, #1
 800de66:	d128      	bne.n	800deba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	015a      	lsls	r2, r3, #5
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	4413      	add	r3, r2
 800de70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	68ba      	ldr	r2, [r7, #8]
 800de78:	0151      	lsls	r1, r2, #5
 800de7a:	68fa      	ldr	r2, [r7, #12]
 800de7c:	440a      	add	r2, r1
 800de7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800de82:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800de86:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	791b      	ldrb	r3, [r3, #4]
 800de8c:	2b03      	cmp	r3, #3
 800de8e:	d003      	beq.n	800de98 <USB_EPClearStall+0x4c>
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	791b      	ldrb	r3, [r3, #4]
 800de94:	2b02      	cmp	r3, #2
 800de96:	d138      	bne.n	800df0a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	015a      	lsls	r2, r3, #5
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	4413      	add	r3, r2
 800dea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	68ba      	ldr	r2, [r7, #8]
 800dea8:	0151      	lsls	r1, r2, #5
 800deaa:	68fa      	ldr	r2, [r7, #12]
 800deac:	440a      	add	r2, r1
 800deae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800deb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800deb6:	6013      	str	r3, [r2, #0]
 800deb8:	e027      	b.n	800df0a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	015a      	lsls	r2, r3, #5
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	4413      	add	r3, r2
 800dec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	68ba      	ldr	r2, [r7, #8]
 800deca:	0151      	lsls	r1, r2, #5
 800decc:	68fa      	ldr	r2, [r7, #12]
 800dece:	440a      	add	r2, r1
 800ded0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ded4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ded8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	791b      	ldrb	r3, [r3, #4]
 800dede:	2b03      	cmp	r3, #3
 800dee0:	d003      	beq.n	800deea <USB_EPClearStall+0x9e>
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	791b      	ldrb	r3, [r3, #4]
 800dee6:	2b02      	cmp	r3, #2
 800dee8:	d10f      	bne.n	800df0a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	015a      	lsls	r2, r3, #5
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	4413      	add	r3, r2
 800def2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	68ba      	ldr	r2, [r7, #8]
 800defa:	0151      	lsls	r1, r2, #5
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	440a      	add	r2, r1
 800df00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df08:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800df0a:	2300      	movs	r3, #0
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	3714      	adds	r7, #20
 800df10:	46bd      	mov	sp, r7
 800df12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df16:	4770      	bx	lr

0800df18 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800df18:	b480      	push	{r7}
 800df1a:	b085      	sub	sp, #20
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
 800df20:	460b      	mov	r3, r1
 800df22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	68fa      	ldr	r2, [r7, #12]
 800df32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800df36:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800df3a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	78fb      	ldrb	r3, [r7, #3]
 800df46:	011b      	lsls	r3, r3, #4
 800df48:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800df4c:	68f9      	ldr	r1, [r7, #12]
 800df4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800df52:	4313      	orrs	r3, r2
 800df54:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800df56:	2300      	movs	r3, #0
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3714      	adds	r7, #20
 800df5c:	46bd      	mov	sp, r7
 800df5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df62:	4770      	bx	lr

0800df64 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800df64:	b480      	push	{r7}
 800df66:	b085      	sub	sp, #20
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	68fa      	ldr	r2, [r7, #12]
 800df7a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800df7e:	f023 0303 	bic.w	r3, r3, #3
 800df82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df8a:	685b      	ldr	r3, [r3, #4]
 800df8c:	68fa      	ldr	r2, [r7, #12]
 800df8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800df92:	f023 0302 	bic.w	r3, r3, #2
 800df96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df98:	2300      	movs	r3, #0
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3714      	adds	r7, #20
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa4:	4770      	bx	lr

0800dfa6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800dfa6:	b480      	push	{r7}
 800dfa8:	b085      	sub	sp, #20
 800dfaa:	af00      	add	r7, sp, #0
 800dfac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	68fa      	ldr	r2, [r7, #12]
 800dfbc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800dfc0:	f023 0303 	bic.w	r3, r3, #3
 800dfc4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dfcc:	685b      	ldr	r3, [r3, #4]
 800dfce:	68fa      	ldr	r2, [r7, #12]
 800dfd0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800dfd4:	f043 0302 	orr.w	r3, r3, #2
 800dfd8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dfda:	2300      	movs	r3, #0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3714      	adds	r7, #20
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe6:	4770      	bx	lr

0800dfe8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b085      	sub	sp, #20
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	695b      	ldr	r3, [r3, #20]
 800dff4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	699b      	ldr	r3, [r3, #24]
 800dffa:	68fa      	ldr	r2, [r7, #12]
 800dffc:	4013      	ands	r3, r2
 800dffe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e000:	68fb      	ldr	r3, [r7, #12]
}
 800e002:	4618      	mov	r0, r3
 800e004:	3714      	adds	r7, #20
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr

0800e00e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e00e:	b480      	push	{r7}
 800e010:	b085      	sub	sp, #20
 800e012:	af00      	add	r7, sp, #0
 800e014:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e020:	699b      	ldr	r3, [r3, #24]
 800e022:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e02a:	69db      	ldr	r3, [r3, #28]
 800e02c:	68ba      	ldr	r2, [r7, #8]
 800e02e:	4013      	ands	r3, r2
 800e030:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	0c1b      	lsrs	r3, r3, #16
}
 800e036:	4618      	mov	r0, r3
 800e038:	3714      	adds	r7, #20
 800e03a:	46bd      	mov	sp, r7
 800e03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e040:	4770      	bx	lr

0800e042 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e042:	b480      	push	{r7}
 800e044:	b085      	sub	sp, #20
 800e046:	af00      	add	r7, sp, #0
 800e048:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e054:	699b      	ldr	r3, [r3, #24]
 800e056:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e05e:	69db      	ldr	r3, [r3, #28]
 800e060:	68ba      	ldr	r2, [r7, #8]
 800e062:	4013      	ands	r3, r2
 800e064:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	b29b      	uxth	r3, r3
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3714      	adds	r7, #20
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr

0800e076 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e076:	b480      	push	{r7}
 800e078:	b085      	sub	sp, #20
 800e07a:	af00      	add	r7, sp, #0
 800e07c:	6078      	str	r0, [r7, #4]
 800e07e:	460b      	mov	r3, r1
 800e080:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e086:	78fb      	ldrb	r3, [r7, #3]
 800e088:	015a      	lsls	r2, r3, #5
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	4413      	add	r3, r2
 800e08e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e092:	689b      	ldr	r3, [r3, #8]
 800e094:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e09c:	695b      	ldr	r3, [r3, #20]
 800e09e:	68ba      	ldr	r2, [r7, #8]
 800e0a0:	4013      	ands	r3, r2
 800e0a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e0a4:	68bb      	ldr	r3, [r7, #8]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr

0800e0b2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e0b2:	b480      	push	{r7}
 800e0b4:	b087      	sub	sp, #28
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	6078      	str	r0, [r7, #4]
 800e0ba:	460b      	mov	r3, r1
 800e0bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0c8:	691b      	ldr	r3, [r3, #16]
 800e0ca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e0cc:	697b      	ldr	r3, [r7, #20]
 800e0ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0d4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e0d6:	78fb      	ldrb	r3, [r7, #3]
 800e0d8:	f003 030f 	and.w	r3, r3, #15
 800e0dc:	68fa      	ldr	r2, [r7, #12]
 800e0de:	fa22 f303 	lsr.w	r3, r2, r3
 800e0e2:	01db      	lsls	r3, r3, #7
 800e0e4:	b2db      	uxtb	r3, r3
 800e0e6:	693a      	ldr	r2, [r7, #16]
 800e0e8:	4313      	orrs	r3, r2
 800e0ea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e0ec:	78fb      	ldrb	r3, [r7, #3]
 800e0ee:	015a      	lsls	r2, r3, #5
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	4413      	add	r3, r2
 800e0f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e0f8:	689b      	ldr	r3, [r3, #8]
 800e0fa:	693a      	ldr	r2, [r7, #16]
 800e0fc:	4013      	ands	r3, r2
 800e0fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e100:	68bb      	ldr	r3, [r7, #8]
}
 800e102:	4618      	mov	r0, r3
 800e104:	371c      	adds	r7, #28
 800e106:	46bd      	mov	sp, r7
 800e108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10c:	4770      	bx	lr

0800e10e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800e10e:	b480      	push	{r7}
 800e110:	b083      	sub	sp, #12
 800e112:	af00      	add	r7, sp, #0
 800e114:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	695b      	ldr	r3, [r3, #20]
 800e11a:	f003 0301 	and.w	r3, r3, #1
}
 800e11e:	4618      	mov	r0, r3
 800e120:	370c      	adds	r7, #12
 800e122:	46bd      	mov	sp, r7
 800e124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e128:	4770      	bx	lr

0800e12a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800e12a:	b480      	push	{r7}
 800e12c:	b085      	sub	sp, #20
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	68fa      	ldr	r2, [r7, #12]
 800e140:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e144:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e148:	f023 0307 	bic.w	r3, r3, #7
 800e14c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e154:	685b      	ldr	r3, [r3, #4]
 800e156:	68fa      	ldr	r2, [r7, #12]
 800e158:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e15c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e160:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e162:	2300      	movs	r3, #0
}
 800e164:	4618      	mov	r0, r3
 800e166:	3714      	adds	r7, #20
 800e168:	46bd      	mov	sp, r7
 800e16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16e:	4770      	bx	lr

0800e170 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800e170:	b480      	push	{r7}
 800e172:	b087      	sub	sp, #28
 800e174:	af00      	add	r7, sp, #0
 800e176:	60f8      	str	r0, [r7, #12]
 800e178:	460b      	mov	r3, r1
 800e17a:	607a      	str	r2, [r7, #4]
 800e17c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	333c      	adds	r3, #60	; 0x3c
 800e186:	3304      	adds	r3, #4
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	4a26      	ldr	r2, [pc, #152]	; (800e228 <USB_EP0_OutStart+0xb8>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d90a      	bls.n	800e1aa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e1a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e1a4:	d101      	bne.n	800e1aa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	e037      	b.n	800e21a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e1aa:	697b      	ldr	r3, [r7, #20]
 800e1ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	697a      	ldr	r2, [r7, #20]
 800e1c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e1c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1d0:	691b      	ldr	r3, [r3, #16]
 800e1d2:	697a      	ldr	r2, [r7, #20]
 800e1d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1d8:	f043 0318 	orr.w	r3, r3, #24
 800e1dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1e4:	691b      	ldr	r3, [r3, #16]
 800e1e6:	697a      	ldr	r2, [r7, #20]
 800e1e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1ec:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e1f0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800e1f2:	7afb      	ldrb	r3, [r7, #11]
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d10f      	bne.n	800e218 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1fe:	461a      	mov	r2, r3
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800e204:	697b      	ldr	r3, [r7, #20]
 800e206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	697a      	ldr	r2, [r7, #20]
 800e20e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e212:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800e216:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e218:	2300      	movs	r3, #0
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	371c      	adds	r7, #28
 800e21e:	46bd      	mov	sp, r7
 800e220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e224:	4770      	bx	lr
 800e226:	bf00      	nop
 800e228:	4f54300a 	.word	0x4f54300a

0800e22c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e22c:	b480      	push	{r7}
 800e22e:	b085      	sub	sp, #20
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e234:	2300      	movs	r3, #0
 800e236:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	3301      	adds	r3, #1
 800e23c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	4a13      	ldr	r2, [pc, #76]	; (800e290 <USB_CoreReset+0x64>)
 800e242:	4293      	cmp	r3, r2
 800e244:	d901      	bls.n	800e24a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e246:	2303      	movs	r3, #3
 800e248:	e01b      	b.n	800e282 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	691b      	ldr	r3, [r3, #16]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	daf2      	bge.n	800e238 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e252:	2300      	movs	r3, #0
 800e254:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	f043 0201 	orr.w	r2, r3, #1
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	3301      	adds	r3, #1
 800e266:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	4a09      	ldr	r2, [pc, #36]	; (800e290 <USB_CoreReset+0x64>)
 800e26c:	4293      	cmp	r3, r2
 800e26e:	d901      	bls.n	800e274 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e270:	2303      	movs	r3, #3
 800e272:	e006      	b.n	800e282 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	691b      	ldr	r3, [r3, #16]
 800e278:	f003 0301 	and.w	r3, r3, #1
 800e27c:	2b01      	cmp	r3, #1
 800e27e:	d0f0      	beq.n	800e262 <USB_CoreReset+0x36>

  return HAL_OK;
 800e280:	2300      	movs	r3, #0
}
 800e282:	4618      	mov	r0, r3
 800e284:	3714      	adds	r7, #20
 800e286:	46bd      	mov	sp, r7
 800e288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e28c:	4770      	bx	lr
 800e28e:	bf00      	nop
 800e290:	00030d40 	.word	0x00030d40

0800e294 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b084      	sub	sp, #16
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	460b      	mov	r3, r1
 800e29e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e2a0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e2a4:	f005 fa70 	bl	8013788 <USBD_static_malloc>
 800e2a8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d109      	bne.n	800e2c4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	32b0      	adds	r2, #176	; 0xb0
 800e2ba:	2100      	movs	r1, #0
 800e2bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e2c0:	2302      	movs	r3, #2
 800e2c2:	e0d4      	b.n	800e46e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800e2c4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800e2c8:	2100      	movs	r1, #0
 800e2ca:	68f8      	ldr	r0, [r7, #12]
 800e2cc:	f005 fafc 	bl	80138c8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	32b0      	adds	r2, #176	; 0xb0
 800e2da:	68f9      	ldr	r1, [r7, #12]
 800e2dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	32b0      	adds	r2, #176	; 0xb0
 800e2ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	7c1b      	ldrb	r3, [r3, #16]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d138      	bne.n	800e36e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e2fc:	4b5e      	ldr	r3, [pc, #376]	; (800e478 <USBD_CDC_Init+0x1e4>)
 800e2fe:	7819      	ldrb	r1, [r3, #0]
 800e300:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e304:	2202      	movs	r2, #2
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f005 f91b 	bl	8013542 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e30c:	4b5a      	ldr	r3, [pc, #360]	; (800e478 <USBD_CDC_Init+0x1e4>)
 800e30e:	781b      	ldrb	r3, [r3, #0]
 800e310:	f003 020f 	and.w	r2, r3, #15
 800e314:	6879      	ldr	r1, [r7, #4]
 800e316:	4613      	mov	r3, r2
 800e318:	009b      	lsls	r3, r3, #2
 800e31a:	4413      	add	r3, r2
 800e31c:	009b      	lsls	r3, r3, #2
 800e31e:	440b      	add	r3, r1
 800e320:	3324      	adds	r3, #36	; 0x24
 800e322:	2201      	movs	r2, #1
 800e324:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e326:	4b55      	ldr	r3, [pc, #340]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e328:	7819      	ldrb	r1, [r3, #0]
 800e32a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e32e:	2202      	movs	r2, #2
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	f005 f906 	bl	8013542 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e336:	4b51      	ldr	r3, [pc, #324]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	f003 020f 	and.w	r2, r3, #15
 800e33e:	6879      	ldr	r1, [r7, #4]
 800e340:	4613      	mov	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	440b      	add	r3, r1
 800e34a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e34e:	2201      	movs	r2, #1
 800e350:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e352:	4b4b      	ldr	r3, [pc, #300]	; (800e480 <USBD_CDC_Init+0x1ec>)
 800e354:	781b      	ldrb	r3, [r3, #0]
 800e356:	f003 020f 	and.w	r2, r3, #15
 800e35a:	6879      	ldr	r1, [r7, #4]
 800e35c:	4613      	mov	r3, r2
 800e35e:	009b      	lsls	r3, r3, #2
 800e360:	4413      	add	r3, r2
 800e362:	009b      	lsls	r3, r3, #2
 800e364:	440b      	add	r3, r1
 800e366:	3326      	adds	r3, #38	; 0x26
 800e368:	2210      	movs	r2, #16
 800e36a:	801a      	strh	r2, [r3, #0]
 800e36c:	e035      	b.n	800e3da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e36e:	4b42      	ldr	r3, [pc, #264]	; (800e478 <USBD_CDC_Init+0x1e4>)
 800e370:	7819      	ldrb	r1, [r3, #0]
 800e372:	2340      	movs	r3, #64	; 0x40
 800e374:	2202      	movs	r2, #2
 800e376:	6878      	ldr	r0, [r7, #4]
 800e378:	f005 f8e3 	bl	8013542 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e37c:	4b3e      	ldr	r3, [pc, #248]	; (800e478 <USBD_CDC_Init+0x1e4>)
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	f003 020f 	and.w	r2, r3, #15
 800e384:	6879      	ldr	r1, [r7, #4]
 800e386:	4613      	mov	r3, r2
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	4413      	add	r3, r2
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	440b      	add	r3, r1
 800e390:	3324      	adds	r3, #36	; 0x24
 800e392:	2201      	movs	r2, #1
 800e394:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e396:	4b39      	ldr	r3, [pc, #228]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e398:	7819      	ldrb	r1, [r3, #0]
 800e39a:	2340      	movs	r3, #64	; 0x40
 800e39c:	2202      	movs	r2, #2
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f005 f8cf 	bl	8013542 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e3a4:	4b35      	ldr	r3, [pc, #212]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e3a6:	781b      	ldrb	r3, [r3, #0]
 800e3a8:	f003 020f 	and.w	r2, r3, #15
 800e3ac:	6879      	ldr	r1, [r7, #4]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	009b      	lsls	r3, r3, #2
 800e3b2:	4413      	add	r3, r2
 800e3b4:	009b      	lsls	r3, r3, #2
 800e3b6:	440b      	add	r3, r1
 800e3b8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e3bc:	2201      	movs	r2, #1
 800e3be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e3c0:	4b2f      	ldr	r3, [pc, #188]	; (800e480 <USBD_CDC_Init+0x1ec>)
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	f003 020f 	and.w	r2, r3, #15
 800e3c8:	6879      	ldr	r1, [r7, #4]
 800e3ca:	4613      	mov	r3, r2
 800e3cc:	009b      	lsls	r3, r3, #2
 800e3ce:	4413      	add	r3, r2
 800e3d0:	009b      	lsls	r3, r3, #2
 800e3d2:	440b      	add	r3, r1
 800e3d4:	3326      	adds	r3, #38	; 0x26
 800e3d6:	2210      	movs	r2, #16
 800e3d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e3da:	4b29      	ldr	r3, [pc, #164]	; (800e480 <USBD_CDC_Init+0x1ec>)
 800e3dc:	7819      	ldrb	r1, [r3, #0]
 800e3de:	2308      	movs	r3, #8
 800e3e0:	2203      	movs	r2, #3
 800e3e2:	6878      	ldr	r0, [r7, #4]
 800e3e4:	f005 f8ad 	bl	8013542 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e3e8:	4b25      	ldr	r3, [pc, #148]	; (800e480 <USBD_CDC_Init+0x1ec>)
 800e3ea:	781b      	ldrb	r3, [r3, #0]
 800e3ec:	f003 020f 	and.w	r2, r3, #15
 800e3f0:	6879      	ldr	r1, [r7, #4]
 800e3f2:	4613      	mov	r3, r2
 800e3f4:	009b      	lsls	r3, r3, #2
 800e3f6:	4413      	add	r3, r2
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	440b      	add	r3, r1
 800e3fc:	3324      	adds	r3, #36	; 0x24
 800e3fe:	2201      	movs	r2, #1
 800e400:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	2200      	movs	r2, #0
 800e406:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	33b0      	adds	r3, #176	; 0xb0
 800e414:	009b      	lsls	r3, r3, #2
 800e416:	4413      	add	r3, r2
 800e418:	685b      	ldr	r3, [r3, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	2200      	movs	r2, #0
 800e422:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	2200      	movs	r2, #0
 800e42a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800e434:	2b00      	cmp	r3, #0
 800e436:	d101      	bne.n	800e43c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e438:	2302      	movs	r3, #2
 800e43a:	e018      	b.n	800e46e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	7c1b      	ldrb	r3, [r3, #16]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d10a      	bne.n	800e45a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e444:	4b0d      	ldr	r3, [pc, #52]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e446:	7819      	ldrb	r1, [r3, #0]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e44e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f005 f964 	bl	8013720 <USBD_LL_PrepareReceive>
 800e458:	e008      	b.n	800e46c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e45a:	4b08      	ldr	r3, [pc, #32]	; (800e47c <USBD_CDC_Init+0x1e8>)
 800e45c:	7819      	ldrb	r1, [r3, #0]
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e464:	2340      	movs	r3, #64	; 0x40
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f005 f95a 	bl	8013720 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e46c:	2300      	movs	r3, #0
}
 800e46e:	4618      	mov	r0, r3
 800e470:	3710      	adds	r7, #16
 800e472:	46bd      	mov	sp, r7
 800e474:	bd80      	pop	{r7, pc}
 800e476:	bf00      	nop
 800e478:	200001db 	.word	0x200001db
 800e47c:	200001dc 	.word	0x200001dc
 800e480:	200001dd 	.word	0x200001dd

0800e484 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b082      	sub	sp, #8
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	460b      	mov	r3, r1
 800e48e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e490:	4b3a      	ldr	r3, [pc, #232]	; (800e57c <USBD_CDC_DeInit+0xf8>)
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	4619      	mov	r1, r3
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f005 f879 	bl	801358e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e49c:	4b37      	ldr	r3, [pc, #220]	; (800e57c <USBD_CDC_DeInit+0xf8>)
 800e49e:	781b      	ldrb	r3, [r3, #0]
 800e4a0:	f003 020f 	and.w	r2, r3, #15
 800e4a4:	6879      	ldr	r1, [r7, #4]
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	440b      	add	r3, r1
 800e4b0:	3324      	adds	r3, #36	; 0x24
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e4b6:	4b32      	ldr	r3, [pc, #200]	; (800e580 <USBD_CDC_DeInit+0xfc>)
 800e4b8:	781b      	ldrb	r3, [r3, #0]
 800e4ba:	4619      	mov	r1, r3
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f005 f866 	bl	801358e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e4c2:	4b2f      	ldr	r3, [pc, #188]	; (800e580 <USBD_CDC_DeInit+0xfc>)
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	f003 020f 	and.w	r2, r3, #15
 800e4ca:	6879      	ldr	r1, [r7, #4]
 800e4cc:	4613      	mov	r3, r2
 800e4ce:	009b      	lsls	r3, r3, #2
 800e4d0:	4413      	add	r3, r2
 800e4d2:	009b      	lsls	r3, r3, #2
 800e4d4:	440b      	add	r3, r1
 800e4d6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e4da:	2200      	movs	r2, #0
 800e4dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e4de:	4b29      	ldr	r3, [pc, #164]	; (800e584 <USBD_CDC_DeInit+0x100>)
 800e4e0:	781b      	ldrb	r3, [r3, #0]
 800e4e2:	4619      	mov	r1, r3
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f005 f852 	bl	801358e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e4ea:	4b26      	ldr	r3, [pc, #152]	; (800e584 <USBD_CDC_DeInit+0x100>)
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	f003 020f 	and.w	r2, r3, #15
 800e4f2:	6879      	ldr	r1, [r7, #4]
 800e4f4:	4613      	mov	r3, r2
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	4413      	add	r3, r2
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	440b      	add	r3, r1
 800e4fe:	3324      	adds	r3, #36	; 0x24
 800e500:	2200      	movs	r2, #0
 800e502:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e504:	4b1f      	ldr	r3, [pc, #124]	; (800e584 <USBD_CDC_DeInit+0x100>)
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	f003 020f 	and.w	r2, r3, #15
 800e50c:	6879      	ldr	r1, [r7, #4]
 800e50e:	4613      	mov	r3, r2
 800e510:	009b      	lsls	r3, r3, #2
 800e512:	4413      	add	r3, r2
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	440b      	add	r3, r1
 800e518:	3326      	adds	r3, #38	; 0x26
 800e51a:	2200      	movs	r2, #0
 800e51c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	32b0      	adds	r2, #176	; 0xb0
 800e528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d01f      	beq.n	800e570 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e536:	687a      	ldr	r2, [r7, #4]
 800e538:	33b0      	adds	r3, #176	; 0xb0
 800e53a:	009b      	lsls	r3, r3, #2
 800e53c:	4413      	add	r3, r2
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	685b      	ldr	r3, [r3, #4]
 800e542:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	32b0      	adds	r2, #176	; 0xb0
 800e54e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e552:	4618      	mov	r0, r3
 800e554:	f005 f926 	bl	80137a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	32b0      	adds	r2, #176	; 0xb0
 800e562:	2100      	movs	r1, #0
 800e564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2200      	movs	r2, #0
 800e56c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e570:	2300      	movs	r3, #0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3708      	adds	r7, #8
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	200001db 	.word	0x200001db
 800e580:	200001dc 	.word	0x200001dc
 800e584:	200001dd 	.word	0x200001dd

0800e588 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b086      	sub	sp, #24
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	32b0      	adds	r2, #176	; 0xb0
 800e59c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e5a0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e5ae:	693b      	ldr	r3, [r7, #16]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d101      	bne.n	800e5b8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e5b4:	2303      	movs	r3, #3
 800e5b6:	e0bf      	b.n	800e738 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d050      	beq.n	800e666 <USBD_CDC_Setup+0xde>
 800e5c4:	2b20      	cmp	r3, #32
 800e5c6:	f040 80af 	bne.w	800e728 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	88db      	ldrh	r3, [r3, #6]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d03a      	beq.n	800e648 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	781b      	ldrb	r3, [r3, #0]
 800e5d6:	b25b      	sxtb	r3, r3
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	da1b      	bge.n	800e614 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e5e2:	687a      	ldr	r2, [r7, #4]
 800e5e4:	33b0      	adds	r3, #176	; 0xb0
 800e5e6:	009b      	lsls	r3, r3, #2
 800e5e8:	4413      	add	r3, r2
 800e5ea:	685b      	ldr	r3, [r3, #4]
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	683a      	ldr	r2, [r7, #0]
 800e5f0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e5f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e5f4:	683a      	ldr	r2, [r7, #0]
 800e5f6:	88d2      	ldrh	r2, [r2, #6]
 800e5f8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	88db      	ldrh	r3, [r3, #6]
 800e5fe:	2b07      	cmp	r3, #7
 800e600:	bf28      	it	cs
 800e602:	2307      	movcs	r3, #7
 800e604:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	89fa      	ldrh	r2, [r7, #14]
 800e60a:	4619      	mov	r1, r3
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f001 fd89 	bl	8010124 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e612:	e090      	b.n	800e736 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	785a      	ldrb	r2, [r3, #1]
 800e618:	693b      	ldr	r3, [r7, #16]
 800e61a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	88db      	ldrh	r3, [r3, #6]
 800e622:	2b3f      	cmp	r3, #63	; 0x3f
 800e624:	d803      	bhi.n	800e62e <USBD_CDC_Setup+0xa6>
 800e626:	683b      	ldr	r3, [r7, #0]
 800e628:	88db      	ldrh	r3, [r3, #6]
 800e62a:	b2da      	uxtb	r2, r3
 800e62c:	e000      	b.n	800e630 <USBD_CDC_Setup+0xa8>
 800e62e:	2240      	movs	r2, #64	; 0x40
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e636:	6939      	ldr	r1, [r7, #16]
 800e638:	693b      	ldr	r3, [r7, #16]
 800e63a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800e63e:	461a      	mov	r2, r3
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f001 fd9b 	bl	801017c <USBD_CtlPrepareRx>
      break;
 800e646:	e076      	b.n	800e736 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e64e:	687a      	ldr	r2, [r7, #4]
 800e650:	33b0      	adds	r3, #176	; 0xb0
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	4413      	add	r3, r2
 800e656:	685b      	ldr	r3, [r3, #4]
 800e658:	689b      	ldr	r3, [r3, #8]
 800e65a:	683a      	ldr	r2, [r7, #0]
 800e65c:	7850      	ldrb	r0, [r2, #1]
 800e65e:	2200      	movs	r2, #0
 800e660:	6839      	ldr	r1, [r7, #0]
 800e662:	4798      	blx	r3
      break;
 800e664:	e067      	b.n	800e736 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	785b      	ldrb	r3, [r3, #1]
 800e66a:	2b0b      	cmp	r3, #11
 800e66c:	d851      	bhi.n	800e712 <USBD_CDC_Setup+0x18a>
 800e66e:	a201      	add	r2, pc, #4	; (adr r2, 800e674 <USBD_CDC_Setup+0xec>)
 800e670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e674:	0800e6a5 	.word	0x0800e6a5
 800e678:	0800e721 	.word	0x0800e721
 800e67c:	0800e713 	.word	0x0800e713
 800e680:	0800e713 	.word	0x0800e713
 800e684:	0800e713 	.word	0x0800e713
 800e688:	0800e713 	.word	0x0800e713
 800e68c:	0800e713 	.word	0x0800e713
 800e690:	0800e713 	.word	0x0800e713
 800e694:	0800e713 	.word	0x0800e713
 800e698:	0800e713 	.word	0x0800e713
 800e69c:	0800e6cf 	.word	0x0800e6cf
 800e6a0:	0800e6f9 	.word	0x0800e6f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6aa:	b2db      	uxtb	r3, r3
 800e6ac:	2b03      	cmp	r3, #3
 800e6ae:	d107      	bne.n	800e6c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e6b0:	f107 030a 	add.w	r3, r7, #10
 800e6b4:	2202      	movs	r2, #2
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f001 fd33 	bl	8010124 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6be:	e032      	b.n	800e726 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e6c0:	6839      	ldr	r1, [r7, #0]
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f001 fcbd 	bl	8010042 <USBD_CtlError>
            ret = USBD_FAIL;
 800e6c8:	2303      	movs	r3, #3
 800e6ca:	75fb      	strb	r3, [r7, #23]
          break;
 800e6cc:	e02b      	b.n	800e726 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6d4:	b2db      	uxtb	r3, r3
 800e6d6:	2b03      	cmp	r3, #3
 800e6d8:	d107      	bne.n	800e6ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e6da:	f107 030d 	add.w	r3, r7, #13
 800e6de:	2201      	movs	r2, #1
 800e6e0:	4619      	mov	r1, r3
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f001 fd1e 	bl	8010124 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6e8:	e01d      	b.n	800e726 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e6ea:	6839      	ldr	r1, [r7, #0]
 800e6ec:	6878      	ldr	r0, [r7, #4]
 800e6ee:	f001 fca8 	bl	8010042 <USBD_CtlError>
            ret = USBD_FAIL;
 800e6f2:	2303      	movs	r3, #3
 800e6f4:	75fb      	strb	r3, [r7, #23]
          break;
 800e6f6:	e016      	b.n	800e726 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	2b03      	cmp	r3, #3
 800e702:	d00f      	beq.n	800e724 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e704:	6839      	ldr	r1, [r7, #0]
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f001 fc9b 	bl	8010042 <USBD_CtlError>
            ret = USBD_FAIL;
 800e70c:	2303      	movs	r3, #3
 800e70e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e710:	e008      	b.n	800e724 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e712:	6839      	ldr	r1, [r7, #0]
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f001 fc94 	bl	8010042 <USBD_CtlError>
          ret = USBD_FAIL;
 800e71a:	2303      	movs	r3, #3
 800e71c:	75fb      	strb	r3, [r7, #23]
          break;
 800e71e:	e002      	b.n	800e726 <USBD_CDC_Setup+0x19e>
          break;
 800e720:	bf00      	nop
 800e722:	e008      	b.n	800e736 <USBD_CDC_Setup+0x1ae>
          break;
 800e724:	bf00      	nop
      }
      break;
 800e726:	e006      	b.n	800e736 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e728:	6839      	ldr	r1, [r7, #0]
 800e72a:	6878      	ldr	r0, [r7, #4]
 800e72c:	f001 fc89 	bl	8010042 <USBD_CtlError>
      ret = USBD_FAIL;
 800e730:	2303      	movs	r3, #3
 800e732:	75fb      	strb	r3, [r7, #23]
      break;
 800e734:	bf00      	nop
  }

  return (uint8_t)ret;
 800e736:	7dfb      	ldrb	r3, [r7, #23]
}
 800e738:	4618      	mov	r0, r3
 800e73a:	3718      	adds	r7, #24
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}

0800e740 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
 800e748:	460b      	mov	r3, r1
 800e74a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e752:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	32b0      	adds	r2, #176	; 0xb0
 800e75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d101      	bne.n	800e76a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e766:	2303      	movs	r3, #3
 800e768:	e065      	b.n	800e836 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	32b0      	adds	r2, #176	; 0xb0
 800e774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e778:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e77a:	78fb      	ldrb	r3, [r7, #3]
 800e77c:	f003 020f 	and.w	r2, r3, #15
 800e780:	6879      	ldr	r1, [r7, #4]
 800e782:	4613      	mov	r3, r2
 800e784:	009b      	lsls	r3, r3, #2
 800e786:	4413      	add	r3, r2
 800e788:	009b      	lsls	r3, r3, #2
 800e78a:	440b      	add	r3, r1
 800e78c:	3318      	adds	r3, #24
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d02f      	beq.n	800e7f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e794:	78fb      	ldrb	r3, [r7, #3]
 800e796:	f003 020f 	and.w	r2, r3, #15
 800e79a:	6879      	ldr	r1, [r7, #4]
 800e79c:	4613      	mov	r3, r2
 800e79e:	009b      	lsls	r3, r3, #2
 800e7a0:	4413      	add	r3, r2
 800e7a2:	009b      	lsls	r3, r3, #2
 800e7a4:	440b      	add	r3, r1
 800e7a6:	3318      	adds	r3, #24
 800e7a8:	681a      	ldr	r2, [r3, #0]
 800e7aa:	78fb      	ldrb	r3, [r7, #3]
 800e7ac:	f003 010f 	and.w	r1, r3, #15
 800e7b0:	68f8      	ldr	r0, [r7, #12]
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	00db      	lsls	r3, r3, #3
 800e7b6:	440b      	add	r3, r1
 800e7b8:	009b      	lsls	r3, r3, #2
 800e7ba:	4403      	add	r3, r0
 800e7bc:	3348      	adds	r3, #72	; 0x48
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	fbb2 f1f3 	udiv	r1, r2, r3
 800e7c4:	fb01 f303 	mul.w	r3, r1, r3
 800e7c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d112      	bne.n	800e7f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e7ce:	78fb      	ldrb	r3, [r7, #3]
 800e7d0:	f003 020f 	and.w	r2, r3, #15
 800e7d4:	6879      	ldr	r1, [r7, #4]
 800e7d6:	4613      	mov	r3, r2
 800e7d8:	009b      	lsls	r3, r3, #2
 800e7da:	4413      	add	r3, r2
 800e7dc:	009b      	lsls	r3, r3, #2
 800e7de:	440b      	add	r3, r1
 800e7e0:	3318      	adds	r3, #24
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e7e6:	78f9      	ldrb	r1, [r7, #3]
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	6878      	ldr	r0, [r7, #4]
 800e7ee:	f004 ff76 	bl	80136de <USBD_LL_Transmit>
 800e7f2:	e01f      	b.n	800e834 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e802:	687a      	ldr	r2, [r7, #4]
 800e804:	33b0      	adds	r3, #176	; 0xb0
 800e806:	009b      	lsls	r3, r3, #2
 800e808:	4413      	add	r3, r2
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	691b      	ldr	r3, [r3, #16]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d010      	beq.n	800e834 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e818:	687a      	ldr	r2, [r7, #4]
 800e81a:	33b0      	adds	r3, #176	; 0xb0
 800e81c:	009b      	lsls	r3, r3, #2
 800e81e:	4413      	add	r3, r2
 800e820:	685b      	ldr	r3, [r3, #4]
 800e822:	691b      	ldr	r3, [r3, #16]
 800e824:	68ba      	ldr	r2, [r7, #8]
 800e826:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e82a:	68ba      	ldr	r2, [r7, #8]
 800e82c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e830:	78fa      	ldrb	r2, [r7, #3]
 800e832:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e834:	2300      	movs	r3, #0
}
 800e836:	4618      	mov	r0, r3
 800e838:	3710      	adds	r7, #16
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b084      	sub	sp, #16
 800e842:	af00      	add	r7, sp, #0
 800e844:	6078      	str	r0, [r7, #4]
 800e846:	460b      	mov	r3, r1
 800e848:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	32b0      	adds	r2, #176	; 0xb0
 800e854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e858:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	32b0      	adds	r2, #176	; 0xb0
 800e864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d101      	bne.n	800e870 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e86c:	2303      	movs	r3, #3
 800e86e:	e01a      	b.n	800e8a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e870:	78fb      	ldrb	r3, [r7, #3]
 800e872:	4619      	mov	r1, r3
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f004 ff74 	bl	8013762 <USBD_LL_GetRxDataSize>
 800e87a:	4602      	mov	r2, r0
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e888:	687a      	ldr	r2, [r7, #4]
 800e88a:	33b0      	adds	r3, #176	; 0xb0
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	4413      	add	r3, r2
 800e890:	685b      	ldr	r3, [r3, #4]
 800e892:	68db      	ldr	r3, [r3, #12]
 800e894:	68fa      	ldr	r2, [r7, #12]
 800e896:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e89a:	68fa      	ldr	r2, [r7, #12]
 800e89c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e8a0:	4611      	mov	r1, r2
 800e8a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e8a4:	2300      	movs	r3, #0
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}

0800e8ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e8ae:	b580      	push	{r7, lr}
 800e8b0:	b084      	sub	sp, #16
 800e8b2:	af00      	add	r7, sp, #0
 800e8b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	32b0      	adds	r2, #176	; 0xb0
 800e8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d101      	bne.n	800e8d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e8cc:	2303      	movs	r3, #3
 800e8ce:	e025      	b.n	800e91c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e8d6:	687a      	ldr	r2, [r7, #4]
 800e8d8:	33b0      	adds	r3, #176	; 0xb0
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	4413      	add	r3, r2
 800e8de:	685b      	ldr	r3, [r3, #4]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d01a      	beq.n	800e91a <USBD_CDC_EP0_RxReady+0x6c>
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e8ea:	2bff      	cmp	r3, #255	; 0xff
 800e8ec:	d015      	beq.n	800e91a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	33b0      	adds	r3, #176	; 0xb0
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	4413      	add	r3, r2
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	689b      	ldr	r3, [r3, #8]
 800e900:	68fa      	ldr	r2, [r7, #12]
 800e902:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800e906:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e908:	68fa      	ldr	r2, [r7, #12]
 800e90a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e90e:	b292      	uxth	r2, r2
 800e910:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	22ff      	movs	r2, #255	; 0xff
 800e916:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3710      	adds	r7, #16
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}

0800e924 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b086      	sub	sp, #24
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e92c:	2182      	movs	r1, #130	; 0x82
 800e92e:	4818      	ldr	r0, [pc, #96]	; (800e990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e930:	f000 fd4f 	bl	800f3d2 <USBD_GetEpDesc>
 800e934:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e936:	2101      	movs	r1, #1
 800e938:	4815      	ldr	r0, [pc, #84]	; (800e990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e93a:	f000 fd4a 	bl	800f3d2 <USBD_GetEpDesc>
 800e93e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e940:	2181      	movs	r1, #129	; 0x81
 800e942:	4813      	ldr	r0, [pc, #76]	; (800e990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e944:	f000 fd45 	bl	800f3d2 <USBD_GetEpDesc>
 800e948:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d002      	beq.n	800e956 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e950:	697b      	ldr	r3, [r7, #20]
 800e952:	2210      	movs	r2, #16
 800e954:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d006      	beq.n	800e96a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e95c:	693b      	ldr	r3, [r7, #16]
 800e95e:	2200      	movs	r2, #0
 800e960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e964:	711a      	strb	r2, [r3, #4]
 800e966:	2200      	movs	r2, #0
 800e968:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d006      	beq.n	800e97e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2200      	movs	r2, #0
 800e974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e978:	711a      	strb	r2, [r3, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2243      	movs	r2, #67	; 0x43
 800e982:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e984:	4b02      	ldr	r3, [pc, #8]	; (800e990 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e986:	4618      	mov	r0, r3
 800e988:	3718      	adds	r7, #24
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}
 800e98e:	bf00      	nop
 800e990:	20000198 	.word	0x20000198

0800e994 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b086      	sub	sp, #24
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e99c:	2182      	movs	r1, #130	; 0x82
 800e99e:	4818      	ldr	r0, [pc, #96]	; (800ea00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e9a0:	f000 fd17 	bl	800f3d2 <USBD_GetEpDesc>
 800e9a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e9a6:	2101      	movs	r1, #1
 800e9a8:	4815      	ldr	r0, [pc, #84]	; (800ea00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e9aa:	f000 fd12 	bl	800f3d2 <USBD_GetEpDesc>
 800e9ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e9b0:	2181      	movs	r1, #129	; 0x81
 800e9b2:	4813      	ldr	r0, [pc, #76]	; (800ea00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e9b4:	f000 fd0d 	bl	800f3d2 <USBD_GetEpDesc>
 800e9b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e9ba:	697b      	ldr	r3, [r7, #20]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d002      	beq.n	800e9c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	2210      	movs	r2, #16
 800e9c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d006      	beq.n	800e9da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	711a      	strb	r2, [r3, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	f042 0202 	orr.w	r2, r2, #2
 800e9d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d006      	beq.n	800e9ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	711a      	strb	r2, [r3, #4]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	f042 0202 	orr.w	r2, r2, #2
 800e9ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2243      	movs	r2, #67	; 0x43
 800e9f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e9f4:	4b02      	ldr	r3, [pc, #8]	; (800ea00 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	3718      	adds	r7, #24
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}
 800e9fe:	bf00      	nop
 800ea00:	20000198 	.word	0x20000198

0800ea04 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b086      	sub	sp, #24
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ea0c:	2182      	movs	r1, #130	; 0x82
 800ea0e:	4818      	ldr	r0, [pc, #96]	; (800ea70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ea10:	f000 fcdf 	bl	800f3d2 <USBD_GetEpDesc>
 800ea14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ea16:	2101      	movs	r1, #1
 800ea18:	4815      	ldr	r0, [pc, #84]	; (800ea70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ea1a:	f000 fcda 	bl	800f3d2 <USBD_GetEpDesc>
 800ea1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ea20:	2181      	movs	r1, #129	; 0x81
 800ea22:	4813      	ldr	r0, [pc, #76]	; (800ea70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ea24:	f000 fcd5 	bl	800f3d2 <USBD_GetEpDesc>
 800ea28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ea2a:	697b      	ldr	r3, [r7, #20]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d002      	beq.n	800ea36 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ea30:	697b      	ldr	r3, [r7, #20]
 800ea32:	2210      	movs	r2, #16
 800ea34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d006      	beq.n	800ea4a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ea3c:	693b      	ldr	r3, [r7, #16]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea44:	711a      	strb	r2, [r3, #4]
 800ea46:	2200      	movs	r2, #0
 800ea48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d006      	beq.n	800ea5e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	2200      	movs	r2, #0
 800ea54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea58:	711a      	strb	r2, [r3, #4]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2243      	movs	r2, #67	; 0x43
 800ea62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ea64:	4b02      	ldr	r3, [pc, #8]	; (800ea70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3718      	adds	r7, #24
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd80      	pop	{r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	20000198 	.word	0x20000198

0800ea74 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b083      	sub	sp, #12
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	220a      	movs	r2, #10
 800ea80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ea82:	4b03      	ldr	r3, [pc, #12]	; (800ea90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	370c      	adds	r7, #12
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr
 800ea90:	20000154 	.word	0x20000154

0800ea94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
 800ea9c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d101      	bne.n	800eaa8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800eaa4:	2303      	movs	r3, #3
 800eaa6:	e009      	b.n	800eabc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800eaae:	687a      	ldr	r2, [r7, #4]
 800eab0:	33b0      	adds	r3, #176	; 0xb0
 800eab2:	009b      	lsls	r3, r3, #2
 800eab4:	4413      	add	r3, r2
 800eab6:	683a      	ldr	r2, [r7, #0]
 800eab8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800eaba:	2300      	movs	r3, #0
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	370c      	adds	r7, #12
 800eac0:	46bd      	mov	sp, r7
 800eac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac6:	4770      	bx	lr

0800eac8 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eac8:	b480      	push	{r7}
 800eaca:	b087      	sub	sp, #28
 800eacc:	af00      	add	r7, sp, #0
 800eace:	60f8      	str	r0, [r7, #12]
 800ead0:	60b9      	str	r1, [r7, #8]
 800ead2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	32b0      	adds	r2, #176	; 0xb0
 800eade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eae2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eae4:	697b      	ldr	r3, [r7, #20]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d101      	bne.n	800eaee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800eaea:	2303      	movs	r3, #3
 800eaec:	e008      	b.n	800eb00 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800eaee:	697b      	ldr	r3, [r7, #20]
 800eaf0:	68ba      	ldr	r2, [r7, #8]
 800eaf2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800eaf6:	697b      	ldr	r3, [r7, #20]
 800eaf8:	687a      	ldr	r2, [r7, #4]
 800eafa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800eafe:	2300      	movs	r3, #0
}
 800eb00:	4618      	mov	r0, r3
 800eb02:	371c      	adds	r7, #28
 800eb04:	46bd      	mov	sp, r7
 800eb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0a:	4770      	bx	lr

0800eb0c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eb0c:	b480      	push	{r7}
 800eb0e:	b085      	sub	sp, #20
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	32b0      	adds	r2, #176	; 0xb0
 800eb20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d101      	bne.n	800eb30 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800eb2c:	2303      	movs	r3, #3
 800eb2e:	e004      	b.n	800eb3a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	683a      	ldr	r2, [r7, #0]
 800eb34:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800eb38:	2300      	movs	r3, #0
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	3714      	adds	r7, #20
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb44:	4770      	bx	lr
	...

0800eb48 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b084      	sub	sp, #16
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	32b0      	adds	r2, #176	; 0xb0
 800eb5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb5e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800eb60:	2301      	movs	r3, #1
 800eb62:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	32b0      	adds	r2, #176	; 0xb0
 800eb6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d101      	bne.n	800eb7a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800eb76:	2303      	movs	r3, #3
 800eb78:	e025      	b.n	800ebc6 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d11f      	bne.n	800ebc4 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800eb84:	68bb      	ldr	r3, [r7, #8]
 800eb86:	2201      	movs	r2, #1
 800eb88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eb8c:	4b10      	ldr	r3, [pc, #64]	; (800ebd0 <USBD_CDC_TransmitPacket+0x88>)
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	f003 020f 	and.w	r2, r3, #15
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	4613      	mov	r3, r2
 800eb9e:	009b      	lsls	r3, r3, #2
 800eba0:	4413      	add	r3, r2
 800eba2:	009b      	lsls	r3, r3, #2
 800eba4:	4403      	add	r3, r0
 800eba6:	3318      	adds	r3, #24
 800eba8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ebaa:	4b09      	ldr	r3, [pc, #36]	; (800ebd0 <USBD_CDC_TransmitPacket+0x88>)
 800ebac:	7819      	ldrb	r1, [r3, #0]
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ebba:	6878      	ldr	r0, [r7, #4]
 800ebbc:	f004 fd8f 	bl	80136de <USBD_LL_Transmit>

    ret = USBD_OK;
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ebc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	3710      	adds	r7, #16
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	200001db 	.word	0x200001db

0800ebd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b084      	sub	sp, #16
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	32b0      	adds	r2, #176	; 0xb0
 800ebe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ebea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	32b0      	adds	r2, #176	; 0xb0
 800ebf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d101      	bne.n	800ec02 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ebfe:	2303      	movs	r3, #3
 800ec00:	e018      	b.n	800ec34 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	7c1b      	ldrb	r3, [r3, #16]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10a      	bne.n	800ec20 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ec0a:	4b0c      	ldr	r3, [pc, #48]	; (800ec3c <USBD_CDC_ReceivePacket+0x68>)
 800ec0c:	7819      	ldrb	r1, [r3, #0]
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ec14:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ec18:	6878      	ldr	r0, [r7, #4]
 800ec1a:	f004 fd81 	bl	8013720 <USBD_LL_PrepareReceive>
 800ec1e:	e008      	b.n	800ec32 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ec20:	4b06      	ldr	r3, [pc, #24]	; (800ec3c <USBD_CDC_ReceivePacket+0x68>)
 800ec22:	7819      	ldrb	r1, [r3, #0]
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ec2a:	2340      	movs	r3, #64	; 0x40
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f004 fd77 	bl	8013720 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ec32:	2300      	movs	r3, #0
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3710      	adds	r7, #16
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}
 800ec3c:	200001dc 	.word	0x200001dc

0800ec40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b086      	sub	sp, #24
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	60f8      	str	r0, [r7, #12]
 800ec48:	60b9      	str	r1, [r7, #8]
 800ec4a:	4613      	mov	r3, r2
 800ec4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d101      	bne.n	800ec58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ec54:	2303      	movs	r3, #3
 800ec56:	e01f      	b.n	800ec98 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2200      	movs	r2, #0
 800ec64:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d003      	beq.n	800ec7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	68ba      	ldr	r2, [r7, #8]
 800ec7a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	2201      	movs	r2, #1
 800ec82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	79fa      	ldrb	r2, [r7, #7]
 800ec8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ec8c:	68f8      	ldr	r0, [r7, #12]
 800ec8e:	f004 fbf1 	bl	8013474 <USBD_LL_Init>
 800ec92:	4603      	mov	r3, r0
 800ec94:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ec96:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3718      	adds	r7, #24
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}

0800eca0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b084      	sub	sp, #16
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
 800eca8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d101      	bne.n	800ecb8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ecb4:	2303      	movs	r3, #3
 800ecb6:	e025      	b.n	800ed04 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	683a      	ldr	r2, [r7, #0]
 800ecbc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	32ae      	adds	r2, #174	; 0xae
 800ecca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d00f      	beq.n	800ecf4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	32ae      	adds	r2, #174	; 0xae
 800ecde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ece2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ece4:	f107 020e 	add.w	r2, r7, #14
 800ece8:	4610      	mov	r0, r2
 800ecea:	4798      	blx	r3
 800ecec:	4602      	mov	r2, r0
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800ecfa:	1c5a      	adds	r2, r3, #1
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800ed02:	2300      	movs	r3, #0
}
 800ed04:	4618      	mov	r0, r3
 800ed06:	3710      	adds	r7, #16
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	bd80      	pop	{r7, pc}

0800ed0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b082      	sub	sp, #8
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f004 fbf9 	bl	801350c <USBD_LL_Start>
 800ed1a:	4603      	mov	r3, r0
}
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	3708      	adds	r7, #8
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}

0800ed24 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ed24:	b480      	push	{r7}
 800ed26:	b083      	sub	sp, #12
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ed2c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	370c      	adds	r7, #12
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr

0800ed3a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed3a:	b580      	push	{r7, lr}
 800ed3c:	b084      	sub	sp, #16
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	6078      	str	r0, [r7, #4]
 800ed42:	460b      	mov	r3, r1
 800ed44:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed46:	2300      	movs	r3, #0
 800ed48:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d009      	beq.n	800ed68 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	78fa      	ldrb	r2, [r7, #3]
 800ed5e:	4611      	mov	r1, r2
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	4798      	blx	r3
 800ed64:	4603      	mov	r3, r0
 800ed66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ed68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	3710      	adds	r7, #16
 800ed6e:	46bd      	mov	sp, r7
 800ed70:	bd80      	pop	{r7, pc}

0800ed72 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed72:	b580      	push	{r7, lr}
 800ed74:	b084      	sub	sp, #16
 800ed76:	af00      	add	r7, sp, #0
 800ed78:	6078      	str	r0, [r7, #4]
 800ed7a:	460b      	mov	r3, r1
 800ed7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed88:	685b      	ldr	r3, [r3, #4]
 800ed8a:	78fa      	ldrb	r2, [r7, #3]
 800ed8c:	4611      	mov	r1, r2
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	4798      	blx	r3
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d001      	beq.n	800ed9c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ed98:	2303      	movs	r3, #3
 800ed9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ed9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed9e:	4618      	mov	r0, r3
 800eda0:	3710      	adds	r7, #16
 800eda2:	46bd      	mov	sp, r7
 800eda4:	bd80      	pop	{r7, pc}

0800eda6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800eda6:	b580      	push	{r7, lr}
 800eda8:	b084      	sub	sp, #16
 800edaa:	af00      	add	r7, sp, #0
 800edac:	6078      	str	r0, [r7, #4]
 800edae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800edb6:	6839      	ldr	r1, [r7, #0]
 800edb8:	4618      	mov	r0, r3
 800edba:	f001 f908 	bl	800ffce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2201      	movs	r2, #1
 800edc2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800edcc:	461a      	mov	r2, r3
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800edda:	f003 031f 	and.w	r3, r3, #31
 800edde:	2b02      	cmp	r3, #2
 800ede0:	d01a      	beq.n	800ee18 <USBD_LL_SetupStage+0x72>
 800ede2:	2b02      	cmp	r3, #2
 800ede4:	d822      	bhi.n	800ee2c <USBD_LL_SetupStage+0x86>
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d002      	beq.n	800edf0 <USBD_LL_SetupStage+0x4a>
 800edea:	2b01      	cmp	r3, #1
 800edec:	d00a      	beq.n	800ee04 <USBD_LL_SetupStage+0x5e>
 800edee:	e01d      	b.n	800ee2c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800edf6:	4619      	mov	r1, r3
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 fb5f 	bl	800f4bc <USBD_StdDevReq>
 800edfe:	4603      	mov	r3, r0
 800ee00:	73fb      	strb	r3, [r7, #15]
      break;
 800ee02:	e020      	b.n	800ee46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ee0a:	4619      	mov	r1, r3
 800ee0c:	6878      	ldr	r0, [r7, #4]
 800ee0e:	f000 fbc7 	bl	800f5a0 <USBD_StdItfReq>
 800ee12:	4603      	mov	r3, r0
 800ee14:	73fb      	strb	r3, [r7, #15]
      break;
 800ee16:	e016      	b.n	800ee46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ee1e:	4619      	mov	r1, r3
 800ee20:	6878      	ldr	r0, [r7, #4]
 800ee22:	f000 fc29 	bl	800f678 <USBD_StdEPReq>
 800ee26:	4603      	mov	r3, r0
 800ee28:	73fb      	strb	r3, [r7, #15]
      break;
 800ee2a:	e00c      	b.n	800ee46 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ee32:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	4619      	mov	r1, r3
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f004 fbc6 	bl	80135cc <USBD_LL_StallEP>
 800ee40:	4603      	mov	r3, r0
 800ee42:	73fb      	strb	r3, [r7, #15]
      break;
 800ee44:	bf00      	nop
  }

  return ret;
 800ee46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee48:	4618      	mov	r0, r3
 800ee4a:	3710      	adds	r7, #16
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}

0800ee50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b086      	sub	sp, #24
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	60f8      	str	r0, [r7, #12]
 800ee58:	460b      	mov	r3, r1
 800ee5a:	607a      	str	r2, [r7, #4]
 800ee5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ee62:	7afb      	ldrb	r3, [r7, #11]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d16e      	bne.n	800ef46 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ee6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ee76:	2b03      	cmp	r3, #3
 800ee78:	f040 8098 	bne.w	800efac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	689a      	ldr	r2, [r3, #8]
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	68db      	ldr	r3, [r3, #12]
 800ee84:	429a      	cmp	r2, r3
 800ee86:	d913      	bls.n	800eeb0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ee88:	693b      	ldr	r3, [r7, #16]
 800ee8a:	689a      	ldr	r2, [r3, #8]
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	68db      	ldr	r3, [r3, #12]
 800ee90:	1ad2      	subs	r2, r2, r3
 800ee92:	693b      	ldr	r3, [r7, #16]
 800ee94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ee96:	693b      	ldr	r3, [r7, #16]
 800ee98:	68da      	ldr	r2, [r3, #12]
 800ee9a:	693b      	ldr	r3, [r7, #16]
 800ee9c:	689b      	ldr	r3, [r3, #8]
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	bf28      	it	cs
 800eea2:	4613      	movcs	r3, r2
 800eea4:	461a      	mov	r2, r3
 800eea6:	6879      	ldr	r1, [r7, #4]
 800eea8:	68f8      	ldr	r0, [r7, #12]
 800eeaa:	f001 f984 	bl	80101b6 <USBD_CtlContinueRx>
 800eeae:	e07d      	b.n	800efac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800eeb6:	f003 031f 	and.w	r3, r3, #31
 800eeba:	2b02      	cmp	r3, #2
 800eebc:	d014      	beq.n	800eee8 <USBD_LL_DataOutStage+0x98>
 800eebe:	2b02      	cmp	r3, #2
 800eec0:	d81d      	bhi.n	800eefe <USBD_LL_DataOutStage+0xae>
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d002      	beq.n	800eecc <USBD_LL_DataOutStage+0x7c>
 800eec6:	2b01      	cmp	r3, #1
 800eec8:	d003      	beq.n	800eed2 <USBD_LL_DataOutStage+0x82>
 800eeca:	e018      	b.n	800eefe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800eecc:	2300      	movs	r3, #0
 800eece:	75bb      	strb	r3, [r7, #22]
            break;
 800eed0:	e018      	b.n	800ef04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800eed8:	b2db      	uxtb	r3, r3
 800eeda:	4619      	mov	r1, r3
 800eedc:	68f8      	ldr	r0, [r7, #12]
 800eede:	f000 fa5e 	bl	800f39e <USBD_CoreFindIF>
 800eee2:	4603      	mov	r3, r0
 800eee4:	75bb      	strb	r3, [r7, #22]
            break;
 800eee6:	e00d      	b.n	800ef04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800eeee:	b2db      	uxtb	r3, r3
 800eef0:	4619      	mov	r1, r3
 800eef2:	68f8      	ldr	r0, [r7, #12]
 800eef4:	f000 fa60 	bl	800f3b8 <USBD_CoreFindEP>
 800eef8:	4603      	mov	r3, r0
 800eefa:	75bb      	strb	r3, [r7, #22]
            break;
 800eefc:	e002      	b.n	800ef04 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800eefe:	2300      	movs	r3, #0
 800ef00:	75bb      	strb	r3, [r7, #22]
            break;
 800ef02:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ef04:	7dbb      	ldrb	r3, [r7, #22]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d119      	bne.n	800ef3e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef10:	b2db      	uxtb	r3, r3
 800ef12:	2b03      	cmp	r3, #3
 800ef14:	d113      	bne.n	800ef3e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ef16:	7dba      	ldrb	r2, [r7, #22]
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	32ae      	adds	r2, #174	; 0xae
 800ef1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef20:	691b      	ldr	r3, [r3, #16]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d00b      	beq.n	800ef3e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ef26:	7dba      	ldrb	r2, [r7, #22]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ef2e:	7dba      	ldrb	r2, [r7, #22]
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	32ae      	adds	r2, #174	; 0xae
 800ef34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef38:	691b      	ldr	r3, [r3, #16]
 800ef3a:	68f8      	ldr	r0, [r7, #12]
 800ef3c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ef3e:	68f8      	ldr	r0, [r7, #12]
 800ef40:	f001 f94a 	bl	80101d8 <USBD_CtlSendStatus>
 800ef44:	e032      	b.n	800efac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ef46:	7afb      	ldrb	r3, [r7, #11]
 800ef48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef4c:	b2db      	uxtb	r3, r3
 800ef4e:	4619      	mov	r1, r3
 800ef50:	68f8      	ldr	r0, [r7, #12]
 800ef52:	f000 fa31 	bl	800f3b8 <USBD_CoreFindEP>
 800ef56:	4603      	mov	r3, r0
 800ef58:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ef5a:	7dbb      	ldrb	r3, [r7, #22]
 800ef5c:	2bff      	cmp	r3, #255	; 0xff
 800ef5e:	d025      	beq.n	800efac <USBD_LL_DataOutStage+0x15c>
 800ef60:	7dbb      	ldrb	r3, [r7, #22]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d122      	bne.n	800efac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef6c:	b2db      	uxtb	r3, r3
 800ef6e:	2b03      	cmp	r3, #3
 800ef70:	d117      	bne.n	800efa2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ef72:	7dba      	ldrb	r2, [r7, #22]
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	32ae      	adds	r2, #174	; 0xae
 800ef78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef7c:	699b      	ldr	r3, [r3, #24]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d00f      	beq.n	800efa2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ef82:	7dba      	ldrb	r2, [r7, #22]
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ef8a:	7dba      	ldrb	r2, [r7, #22]
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	32ae      	adds	r2, #174	; 0xae
 800ef90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef94:	699b      	ldr	r3, [r3, #24]
 800ef96:	7afa      	ldrb	r2, [r7, #11]
 800ef98:	4611      	mov	r1, r2
 800ef9a:	68f8      	ldr	r0, [r7, #12]
 800ef9c:	4798      	blx	r3
 800ef9e:	4603      	mov	r3, r0
 800efa0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800efa2:	7dfb      	ldrb	r3, [r7, #23]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d001      	beq.n	800efac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800efa8:	7dfb      	ldrb	r3, [r7, #23]
 800efaa:	e000      	b.n	800efae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800efac:	2300      	movs	r3, #0
}
 800efae:	4618      	mov	r0, r3
 800efb0:	3718      	adds	r7, #24
 800efb2:	46bd      	mov	sp, r7
 800efb4:	bd80      	pop	{r7, pc}

0800efb6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800efb6:	b580      	push	{r7, lr}
 800efb8:	b086      	sub	sp, #24
 800efba:	af00      	add	r7, sp, #0
 800efbc:	60f8      	str	r0, [r7, #12]
 800efbe:	460b      	mov	r3, r1
 800efc0:	607a      	str	r2, [r7, #4]
 800efc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800efc4:	7afb      	ldrb	r3, [r7, #11]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d16f      	bne.n	800f0aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	3314      	adds	r3, #20
 800efce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800efd6:	2b02      	cmp	r3, #2
 800efd8:	d15a      	bne.n	800f090 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	689a      	ldr	r2, [r3, #8]
 800efde:	693b      	ldr	r3, [r7, #16]
 800efe0:	68db      	ldr	r3, [r3, #12]
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d914      	bls.n	800f010 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	689a      	ldr	r2, [r3, #8]
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	68db      	ldr	r3, [r3, #12]
 800efee:	1ad2      	subs	r2, r2, r3
 800eff0:	693b      	ldr	r3, [r7, #16]
 800eff2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800eff4:	693b      	ldr	r3, [r7, #16]
 800eff6:	689b      	ldr	r3, [r3, #8]
 800eff8:	461a      	mov	r2, r3
 800effa:	6879      	ldr	r1, [r7, #4]
 800effc:	68f8      	ldr	r0, [r7, #12]
 800effe:	f001 f8ac 	bl	801015a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f002:	2300      	movs	r3, #0
 800f004:	2200      	movs	r2, #0
 800f006:	2100      	movs	r1, #0
 800f008:	68f8      	ldr	r0, [r7, #12]
 800f00a:	f004 fb89 	bl	8013720 <USBD_LL_PrepareReceive>
 800f00e:	e03f      	b.n	800f090 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	68da      	ldr	r2, [r3, #12]
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	689b      	ldr	r3, [r3, #8]
 800f018:	429a      	cmp	r2, r3
 800f01a:	d11c      	bne.n	800f056 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f01c:	693b      	ldr	r3, [r7, #16]
 800f01e:	685a      	ldr	r2, [r3, #4]
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f024:	429a      	cmp	r2, r3
 800f026:	d316      	bcc.n	800f056 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f028:	693b      	ldr	r3, [r7, #16]
 800f02a:	685a      	ldr	r2, [r3, #4]
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f032:	429a      	cmp	r2, r3
 800f034:	d20f      	bcs.n	800f056 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f036:	2200      	movs	r2, #0
 800f038:	2100      	movs	r1, #0
 800f03a:	68f8      	ldr	r0, [r7, #12]
 800f03c:	f001 f88d 	bl	801015a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	2200      	movs	r2, #0
 800f044:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f048:	2300      	movs	r3, #0
 800f04a:	2200      	movs	r2, #0
 800f04c:	2100      	movs	r1, #0
 800f04e:	68f8      	ldr	r0, [r7, #12]
 800f050:	f004 fb66 	bl	8013720 <USBD_LL_PrepareReceive>
 800f054:	e01c      	b.n	800f090 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f05c:	b2db      	uxtb	r3, r3
 800f05e:	2b03      	cmp	r3, #3
 800f060:	d10f      	bne.n	800f082 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f068:	68db      	ldr	r3, [r3, #12]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d009      	beq.n	800f082 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2200      	movs	r2, #0
 800f072:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f07c:	68db      	ldr	r3, [r3, #12]
 800f07e:	68f8      	ldr	r0, [r7, #12]
 800f080:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f082:	2180      	movs	r1, #128	; 0x80
 800f084:	68f8      	ldr	r0, [r7, #12]
 800f086:	f004 faa1 	bl	80135cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f08a:	68f8      	ldr	r0, [r7, #12]
 800f08c:	f001 f8b7 	bl	80101fe <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800f096:	2b00      	cmp	r3, #0
 800f098:	d03a      	beq.n	800f110 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800f09a:	68f8      	ldr	r0, [r7, #12]
 800f09c:	f7ff fe42 	bl	800ed24 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800f0a8:	e032      	b.n	800f110 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800f0aa:	7afb      	ldrb	r3, [r7, #11]
 800f0ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f0b0:	b2db      	uxtb	r3, r3
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	68f8      	ldr	r0, [r7, #12]
 800f0b6:	f000 f97f 	bl	800f3b8 <USBD_CoreFindEP>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f0be:	7dfb      	ldrb	r3, [r7, #23]
 800f0c0:	2bff      	cmp	r3, #255	; 0xff
 800f0c2:	d025      	beq.n	800f110 <USBD_LL_DataInStage+0x15a>
 800f0c4:	7dfb      	ldrb	r3, [r7, #23]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d122      	bne.n	800f110 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0d0:	b2db      	uxtb	r3, r3
 800f0d2:	2b03      	cmp	r3, #3
 800f0d4:	d11c      	bne.n	800f110 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800f0d6:	7dfa      	ldrb	r2, [r7, #23]
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	32ae      	adds	r2, #174	; 0xae
 800f0dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0e0:	695b      	ldr	r3, [r3, #20]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d014      	beq.n	800f110 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800f0e6:	7dfa      	ldrb	r2, [r7, #23]
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800f0ee:	7dfa      	ldrb	r2, [r7, #23]
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	32ae      	adds	r2, #174	; 0xae
 800f0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0f8:	695b      	ldr	r3, [r3, #20]
 800f0fa:	7afa      	ldrb	r2, [r7, #11]
 800f0fc:	4611      	mov	r1, r2
 800f0fe:	68f8      	ldr	r0, [r7, #12]
 800f100:	4798      	blx	r3
 800f102:	4603      	mov	r3, r0
 800f104:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800f106:	7dbb      	ldrb	r3, [r7, #22]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d001      	beq.n	800f110 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800f10c:	7dbb      	ldrb	r3, [r7, #22]
 800f10e:	e000      	b.n	800f112 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800f110:	2300      	movs	r3, #0
}
 800f112:	4618      	mov	r0, r3
 800f114:	3718      	adds	r7, #24
 800f116:	46bd      	mov	sp, r7
 800f118:	bd80      	pop	{r7, pc}

0800f11a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f11a:	b580      	push	{r7, lr}
 800f11c:	b084      	sub	sp, #16
 800f11e:	af00      	add	r7, sp, #0
 800f120:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800f122:	2300      	movs	r3, #0
 800f124:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2201      	movs	r2, #1
 800f12a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2200      	movs	r2, #0
 800f132:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2200      	movs	r2, #0
 800f13a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	2200      	movs	r2, #0
 800f140:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2200      	movs	r2, #0
 800f148:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f152:	2b00      	cmp	r3, #0
 800f154:	d014      	beq.n	800f180 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f15c:	685b      	ldr	r3, [r3, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d00e      	beq.n	800f180 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f168:	685b      	ldr	r3, [r3, #4]
 800f16a:	687a      	ldr	r2, [r7, #4]
 800f16c:	6852      	ldr	r2, [r2, #4]
 800f16e:	b2d2      	uxtb	r2, r2
 800f170:	4611      	mov	r1, r2
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	4798      	blx	r3
 800f176:	4603      	mov	r3, r0
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d001      	beq.n	800f180 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800f17c:	2303      	movs	r3, #3
 800f17e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f180:	2340      	movs	r3, #64	; 0x40
 800f182:	2200      	movs	r2, #0
 800f184:	2100      	movs	r1, #0
 800f186:	6878      	ldr	r0, [r7, #4]
 800f188:	f004 f9db 	bl	8013542 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	2201      	movs	r2, #1
 800f190:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	2240      	movs	r2, #64	; 0x40
 800f198:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f19c:	2340      	movs	r3, #64	; 0x40
 800f19e:	2200      	movs	r2, #0
 800f1a0:	2180      	movs	r1, #128	; 0x80
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f004 f9cd 	bl	8013542 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2201      	movs	r2, #1
 800f1ac:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2240      	movs	r2, #64	; 0x40
 800f1b2:	621a      	str	r2, [r3, #32]

  return ret;
 800f1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	3710      	adds	r7, #16
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}

0800f1be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f1be:	b480      	push	{r7}
 800f1c0:	b083      	sub	sp, #12
 800f1c2:	af00      	add	r7, sp, #0
 800f1c4:	6078      	str	r0, [r7, #4]
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	78fa      	ldrb	r2, [r7, #3]
 800f1ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f1d0:	2300      	movs	r3, #0
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	370c      	adds	r7, #12
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1dc:	4770      	bx	lr

0800f1de <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f1de:	b480      	push	{r7}
 800f1e0:	b083      	sub	sp, #12
 800f1e2:	af00      	add	r7, sp, #0
 800f1e4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1ec:	b2da      	uxtb	r2, r3
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2204      	movs	r2, #4
 800f1f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f1fc:	2300      	movs	r3, #0
}
 800f1fe:	4618      	mov	r0, r3
 800f200:	370c      	adds	r7, #12
 800f202:	46bd      	mov	sp, r7
 800f204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f208:	4770      	bx	lr

0800f20a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f20a:	b480      	push	{r7}
 800f20c:	b083      	sub	sp, #12
 800f20e:	af00      	add	r7, sp, #0
 800f210:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f218:	b2db      	uxtb	r3, r3
 800f21a:	2b04      	cmp	r3, #4
 800f21c:	d106      	bne.n	800f22c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800f224:	b2da      	uxtb	r2, r3
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f22c:	2300      	movs	r3, #0
}
 800f22e:	4618      	mov	r0, r3
 800f230:	370c      	adds	r7, #12
 800f232:	46bd      	mov	sp, r7
 800f234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f238:	4770      	bx	lr

0800f23a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f23a:	b580      	push	{r7, lr}
 800f23c:	b082      	sub	sp, #8
 800f23e:	af00      	add	r7, sp, #0
 800f240:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f248:	b2db      	uxtb	r3, r3
 800f24a:	2b03      	cmp	r3, #3
 800f24c:	d110      	bne.n	800f270 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f254:	2b00      	cmp	r3, #0
 800f256:	d00b      	beq.n	800f270 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f25e:	69db      	ldr	r3, [r3, #28]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d005      	beq.n	800f270 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f26a:	69db      	ldr	r3, [r3, #28]
 800f26c:	6878      	ldr	r0, [r7, #4]
 800f26e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800f270:	2300      	movs	r3, #0
}
 800f272:	4618      	mov	r0, r3
 800f274:	3708      	adds	r7, #8
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}

0800f27a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f27a:	b580      	push	{r7, lr}
 800f27c:	b082      	sub	sp, #8
 800f27e:	af00      	add	r7, sp, #0
 800f280:	6078      	str	r0, [r7, #4]
 800f282:	460b      	mov	r3, r1
 800f284:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	32ae      	adds	r2, #174	; 0xae
 800f290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d101      	bne.n	800f29c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800f298:	2303      	movs	r3, #3
 800f29a:	e01c      	b.n	800f2d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	2b03      	cmp	r3, #3
 800f2a6:	d115      	bne.n	800f2d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	32ae      	adds	r2, #174	; 0xae
 800f2b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2b6:	6a1b      	ldr	r3, [r3, #32]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d00b      	beq.n	800f2d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	32ae      	adds	r2, #174	; 0xae
 800f2c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2ca:	6a1b      	ldr	r3, [r3, #32]
 800f2cc:	78fa      	ldrb	r2, [r7, #3]
 800f2ce:	4611      	mov	r1, r2
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f2d4:	2300      	movs	r3, #0
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3708      	adds	r7, #8
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}

0800f2de <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f2de:	b580      	push	{r7, lr}
 800f2e0:	b082      	sub	sp, #8
 800f2e2:	af00      	add	r7, sp, #0
 800f2e4:	6078      	str	r0, [r7, #4]
 800f2e6:	460b      	mov	r3, r1
 800f2e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	32ae      	adds	r2, #174	; 0xae
 800f2f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d101      	bne.n	800f300 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800f2fc:	2303      	movs	r3, #3
 800f2fe:	e01c      	b.n	800f33a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f306:	b2db      	uxtb	r3, r3
 800f308:	2b03      	cmp	r3, #3
 800f30a:	d115      	bne.n	800f338 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	32ae      	adds	r2, #174	; 0xae
 800f316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d00b      	beq.n	800f338 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	32ae      	adds	r2, #174	; 0xae
 800f32a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f32e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f330:	78fa      	ldrb	r2, [r7, #3]
 800f332:	4611      	mov	r1, r2
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f338:	2300      	movs	r3, #0
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3708      	adds	r7, #8
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}

0800f342 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f342:	b480      	push	{r7}
 800f344:	b083      	sub	sp, #12
 800f346:	af00      	add	r7, sp, #0
 800f348:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f34a:	2300      	movs	r3, #0
}
 800f34c:	4618      	mov	r0, r3
 800f34e:	370c      	adds	r7, #12
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr

0800f358 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800f360:	2300      	movs	r3, #0
 800f362:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2201      	movs	r2, #1
 800f368:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f372:	2b00      	cmp	r3, #0
 800f374:	d00e      	beq.n	800f394 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	687a      	ldr	r2, [r7, #4]
 800f380:	6852      	ldr	r2, [r2, #4]
 800f382:	b2d2      	uxtb	r2, r2
 800f384:	4611      	mov	r1, r2
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	4798      	blx	r3
 800f38a:	4603      	mov	r3, r0
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d001      	beq.n	800f394 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800f390:	2303      	movs	r3, #3
 800f392:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f394:	7bfb      	ldrb	r3, [r7, #15]
}
 800f396:	4618      	mov	r0, r3
 800f398:	3710      	adds	r7, #16
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bd80      	pop	{r7, pc}

0800f39e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f39e:	b480      	push	{r7}
 800f3a0:	b083      	sub	sp, #12
 800f3a2:	af00      	add	r7, sp, #0
 800f3a4:	6078      	str	r0, [r7, #4]
 800f3a6:	460b      	mov	r3, r1
 800f3a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f3aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	370c      	adds	r7, #12
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b6:	4770      	bx	lr

0800f3b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b083      	sub	sp, #12
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f3c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	370c      	adds	r7, #12
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d0:	4770      	bx	lr

0800f3d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800f3d2:	b580      	push	{r7, lr}
 800f3d4:	b086      	sub	sp, #24
 800f3d6:	af00      	add	r7, sp, #0
 800f3d8:	6078      	str	r0, [r7, #4]
 800f3da:	460b      	mov	r3, r1
 800f3dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	885b      	ldrh	r3, [r3, #2]
 800f3ee:	b29a      	uxth	r2, r3
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	b29b      	uxth	r3, r3
 800f3f6:	429a      	cmp	r2, r3
 800f3f8:	d920      	bls.n	800f43c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	781b      	ldrb	r3, [r3, #0]
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800f402:	e013      	b.n	800f42c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800f404:	f107 030a 	add.w	r3, r7, #10
 800f408:	4619      	mov	r1, r3
 800f40a:	6978      	ldr	r0, [r7, #20]
 800f40c:	f000 f81b 	bl	800f446 <USBD_GetNextDesc>
 800f410:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800f412:	697b      	ldr	r3, [r7, #20]
 800f414:	785b      	ldrb	r3, [r3, #1]
 800f416:	2b05      	cmp	r3, #5
 800f418:	d108      	bne.n	800f42c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f41e:	693b      	ldr	r3, [r7, #16]
 800f420:	789b      	ldrb	r3, [r3, #2]
 800f422:	78fa      	ldrb	r2, [r7, #3]
 800f424:	429a      	cmp	r2, r3
 800f426:	d008      	beq.n	800f43a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f428:	2300      	movs	r3, #0
 800f42a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	885b      	ldrh	r3, [r3, #2]
 800f430:	b29a      	uxth	r2, r3
 800f432:	897b      	ldrh	r3, [r7, #10]
 800f434:	429a      	cmp	r2, r3
 800f436:	d8e5      	bhi.n	800f404 <USBD_GetEpDesc+0x32>
 800f438:	e000      	b.n	800f43c <USBD_GetEpDesc+0x6a>
          break;
 800f43a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f43c:	693b      	ldr	r3, [r7, #16]
}
 800f43e:	4618      	mov	r0, r3
 800f440:	3718      	adds	r7, #24
 800f442:	46bd      	mov	sp, r7
 800f444:	bd80      	pop	{r7, pc}

0800f446 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f446:	b480      	push	{r7}
 800f448:	b085      	sub	sp, #20
 800f44a:	af00      	add	r7, sp, #0
 800f44c:	6078      	str	r0, [r7, #4]
 800f44e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	881a      	ldrh	r2, [r3, #0]
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	781b      	ldrb	r3, [r3, #0]
 800f45c:	b29b      	uxth	r3, r3
 800f45e:	4413      	add	r3, r2
 800f460:	b29a      	uxth	r2, r3
 800f462:	683b      	ldr	r3, [r7, #0]
 800f464:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	461a      	mov	r2, r3
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	4413      	add	r3, r2
 800f470:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f472:	68fb      	ldr	r3, [r7, #12]
}
 800f474:	4618      	mov	r0, r3
 800f476:	3714      	adds	r7, #20
 800f478:	46bd      	mov	sp, r7
 800f47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47e:	4770      	bx	lr

0800f480 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f480:	b480      	push	{r7}
 800f482:	b087      	sub	sp, #28
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f48c:	697b      	ldr	r3, [r7, #20]
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	3301      	adds	r3, #1
 800f496:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f498:	697b      	ldr	r3, [r7, #20]
 800f49a:	781b      	ldrb	r3, [r3, #0]
 800f49c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f49e:	8a3b      	ldrh	r3, [r7, #16]
 800f4a0:	021b      	lsls	r3, r3, #8
 800f4a2:	b21a      	sxth	r2, r3
 800f4a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	b21b      	sxth	r3, r3
 800f4ac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f4ae:	89fb      	ldrh	r3, [r7, #14]
}
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	371c      	adds	r7, #28
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ba:	4770      	bx	lr

0800f4bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b084      	sub	sp, #16
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
 800f4c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f4ca:	683b      	ldr	r3, [r7, #0]
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f4d2:	2b40      	cmp	r3, #64	; 0x40
 800f4d4:	d005      	beq.n	800f4e2 <USBD_StdDevReq+0x26>
 800f4d6:	2b40      	cmp	r3, #64	; 0x40
 800f4d8:	d857      	bhi.n	800f58a <USBD_StdDevReq+0xce>
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d00f      	beq.n	800f4fe <USBD_StdDevReq+0x42>
 800f4de:	2b20      	cmp	r3, #32
 800f4e0:	d153      	bne.n	800f58a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	32ae      	adds	r2, #174	; 0xae
 800f4ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4f0:	689b      	ldr	r3, [r3, #8]
 800f4f2:	6839      	ldr	r1, [r7, #0]
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	4798      	blx	r3
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	73fb      	strb	r3, [r7, #15]
      break;
 800f4fc:	e04a      	b.n	800f594 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	785b      	ldrb	r3, [r3, #1]
 800f502:	2b09      	cmp	r3, #9
 800f504:	d83b      	bhi.n	800f57e <USBD_StdDevReq+0xc2>
 800f506:	a201      	add	r2, pc, #4	; (adr r2, 800f50c <USBD_StdDevReq+0x50>)
 800f508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f50c:	0800f561 	.word	0x0800f561
 800f510:	0800f575 	.word	0x0800f575
 800f514:	0800f57f 	.word	0x0800f57f
 800f518:	0800f56b 	.word	0x0800f56b
 800f51c:	0800f57f 	.word	0x0800f57f
 800f520:	0800f53f 	.word	0x0800f53f
 800f524:	0800f535 	.word	0x0800f535
 800f528:	0800f57f 	.word	0x0800f57f
 800f52c:	0800f557 	.word	0x0800f557
 800f530:	0800f549 	.word	0x0800f549
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f534:	6839      	ldr	r1, [r7, #0]
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f000 fa3c 	bl	800f9b4 <USBD_GetDescriptor>
          break;
 800f53c:	e024      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f53e:	6839      	ldr	r1, [r7, #0]
 800f540:	6878      	ldr	r0, [r7, #4]
 800f542:	f000 fba1 	bl	800fc88 <USBD_SetAddress>
          break;
 800f546:	e01f      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f548:	6839      	ldr	r1, [r7, #0]
 800f54a:	6878      	ldr	r0, [r7, #4]
 800f54c:	f000 fbe0 	bl	800fd10 <USBD_SetConfig>
 800f550:	4603      	mov	r3, r0
 800f552:	73fb      	strb	r3, [r7, #15]
          break;
 800f554:	e018      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f556:	6839      	ldr	r1, [r7, #0]
 800f558:	6878      	ldr	r0, [r7, #4]
 800f55a:	f000 fc83 	bl	800fe64 <USBD_GetConfig>
          break;
 800f55e:	e013      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f560:	6839      	ldr	r1, [r7, #0]
 800f562:	6878      	ldr	r0, [r7, #4]
 800f564:	f000 fcb4 	bl	800fed0 <USBD_GetStatus>
          break;
 800f568:	e00e      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f56a:	6839      	ldr	r1, [r7, #0]
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 fce3 	bl	800ff38 <USBD_SetFeature>
          break;
 800f572:	e009      	b.n	800f588 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f574:	6839      	ldr	r1, [r7, #0]
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f000 fd07 	bl	800ff8a <USBD_ClrFeature>
          break;
 800f57c:	e004      	b.n	800f588 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f57e:	6839      	ldr	r1, [r7, #0]
 800f580:	6878      	ldr	r0, [r7, #4]
 800f582:	f000 fd5e 	bl	8010042 <USBD_CtlError>
          break;
 800f586:	bf00      	nop
      }
      break;
 800f588:	e004      	b.n	800f594 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f58a:	6839      	ldr	r1, [r7, #0]
 800f58c:	6878      	ldr	r0, [r7, #4]
 800f58e:	f000 fd58 	bl	8010042 <USBD_CtlError>
      break;
 800f592:	bf00      	nop
  }

  return ret;
 800f594:	7bfb      	ldrb	r3, [r7, #15]
}
 800f596:	4618      	mov	r0, r3
 800f598:	3710      	adds	r7, #16
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}
 800f59e:	bf00      	nop

0800f5a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b084      	sub	sp, #16
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
 800f5a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	781b      	ldrb	r3, [r3, #0]
 800f5b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f5b6:	2b40      	cmp	r3, #64	; 0x40
 800f5b8:	d005      	beq.n	800f5c6 <USBD_StdItfReq+0x26>
 800f5ba:	2b40      	cmp	r3, #64	; 0x40
 800f5bc:	d852      	bhi.n	800f664 <USBD_StdItfReq+0xc4>
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d001      	beq.n	800f5c6 <USBD_StdItfReq+0x26>
 800f5c2:	2b20      	cmp	r3, #32
 800f5c4:	d14e      	bne.n	800f664 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	3b01      	subs	r3, #1
 800f5d0:	2b02      	cmp	r3, #2
 800f5d2:	d840      	bhi.n	800f656 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	889b      	ldrh	r3, [r3, #4]
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d836      	bhi.n	800f64c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	889b      	ldrh	r3, [r3, #4]
 800f5e2:	b2db      	uxtb	r3, r3
 800f5e4:	4619      	mov	r1, r3
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f7ff fed9 	bl	800f39e <USBD_CoreFindIF>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f5f0:	7bbb      	ldrb	r3, [r7, #14]
 800f5f2:	2bff      	cmp	r3, #255	; 0xff
 800f5f4:	d01d      	beq.n	800f632 <USBD_StdItfReq+0x92>
 800f5f6:	7bbb      	ldrb	r3, [r7, #14]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d11a      	bne.n	800f632 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f5fc:	7bba      	ldrb	r2, [r7, #14]
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	32ae      	adds	r2, #174	; 0xae
 800f602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f606:	689b      	ldr	r3, [r3, #8]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00f      	beq.n	800f62c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f60c:	7bba      	ldrb	r2, [r7, #14]
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f614:	7bba      	ldrb	r2, [r7, #14]
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	32ae      	adds	r2, #174	; 0xae
 800f61a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f61e:	689b      	ldr	r3, [r3, #8]
 800f620:	6839      	ldr	r1, [r7, #0]
 800f622:	6878      	ldr	r0, [r7, #4]
 800f624:	4798      	blx	r3
 800f626:	4603      	mov	r3, r0
 800f628:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f62a:	e004      	b.n	800f636 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f62c:	2303      	movs	r3, #3
 800f62e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f630:	e001      	b.n	800f636 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f632:	2303      	movs	r3, #3
 800f634:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	88db      	ldrh	r3, [r3, #6]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d110      	bne.n	800f660 <USBD_StdItfReq+0xc0>
 800f63e:	7bfb      	ldrb	r3, [r7, #15]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d10d      	bne.n	800f660 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f000 fdc7 	bl	80101d8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f64a:	e009      	b.n	800f660 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f64c:	6839      	ldr	r1, [r7, #0]
 800f64e:	6878      	ldr	r0, [r7, #4]
 800f650:	f000 fcf7 	bl	8010042 <USBD_CtlError>
          break;
 800f654:	e004      	b.n	800f660 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f656:	6839      	ldr	r1, [r7, #0]
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f000 fcf2 	bl	8010042 <USBD_CtlError>
          break;
 800f65e:	e000      	b.n	800f662 <USBD_StdItfReq+0xc2>
          break;
 800f660:	bf00      	nop
      }
      break;
 800f662:	e004      	b.n	800f66e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f664:	6839      	ldr	r1, [r7, #0]
 800f666:	6878      	ldr	r0, [r7, #4]
 800f668:	f000 fceb 	bl	8010042 <USBD_CtlError>
      break;
 800f66c:	bf00      	nop
  }

  return ret;
 800f66e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f670:	4618      	mov	r0, r3
 800f672:	3710      	adds	r7, #16
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}

0800f678 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b084      	sub	sp, #16
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
 800f680:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f682:	2300      	movs	r3, #0
 800f684:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	889b      	ldrh	r3, [r3, #4]
 800f68a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	781b      	ldrb	r3, [r3, #0]
 800f690:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f694:	2b40      	cmp	r3, #64	; 0x40
 800f696:	d007      	beq.n	800f6a8 <USBD_StdEPReq+0x30>
 800f698:	2b40      	cmp	r3, #64	; 0x40
 800f69a:	f200 817f 	bhi.w	800f99c <USBD_StdEPReq+0x324>
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d02a      	beq.n	800f6f8 <USBD_StdEPReq+0x80>
 800f6a2:	2b20      	cmp	r3, #32
 800f6a4:	f040 817a 	bne.w	800f99c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f6a8:	7bbb      	ldrb	r3, [r7, #14]
 800f6aa:	4619      	mov	r1, r3
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	f7ff fe83 	bl	800f3b8 <USBD_CoreFindEP>
 800f6b2:	4603      	mov	r3, r0
 800f6b4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f6b6:	7b7b      	ldrb	r3, [r7, #13]
 800f6b8:	2bff      	cmp	r3, #255	; 0xff
 800f6ba:	f000 8174 	beq.w	800f9a6 <USBD_StdEPReq+0x32e>
 800f6be:	7b7b      	ldrb	r3, [r7, #13]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	f040 8170 	bne.w	800f9a6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800f6c6:	7b7a      	ldrb	r2, [r7, #13]
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f6ce:	7b7a      	ldrb	r2, [r7, #13]
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	32ae      	adds	r2, #174	; 0xae
 800f6d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6d8:	689b      	ldr	r3, [r3, #8]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	f000 8163 	beq.w	800f9a6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f6e0:	7b7a      	ldrb	r2, [r7, #13]
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	32ae      	adds	r2, #174	; 0xae
 800f6e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6ea:	689b      	ldr	r3, [r3, #8]
 800f6ec:	6839      	ldr	r1, [r7, #0]
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	4798      	blx	r3
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f6f6:	e156      	b.n	800f9a6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	785b      	ldrb	r3, [r3, #1]
 800f6fc:	2b03      	cmp	r3, #3
 800f6fe:	d008      	beq.n	800f712 <USBD_StdEPReq+0x9a>
 800f700:	2b03      	cmp	r3, #3
 800f702:	f300 8145 	bgt.w	800f990 <USBD_StdEPReq+0x318>
 800f706:	2b00      	cmp	r3, #0
 800f708:	f000 809b 	beq.w	800f842 <USBD_StdEPReq+0x1ca>
 800f70c:	2b01      	cmp	r3, #1
 800f70e:	d03c      	beq.n	800f78a <USBD_StdEPReq+0x112>
 800f710:	e13e      	b.n	800f990 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f718:	b2db      	uxtb	r3, r3
 800f71a:	2b02      	cmp	r3, #2
 800f71c:	d002      	beq.n	800f724 <USBD_StdEPReq+0xac>
 800f71e:	2b03      	cmp	r3, #3
 800f720:	d016      	beq.n	800f750 <USBD_StdEPReq+0xd8>
 800f722:	e02c      	b.n	800f77e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f724:	7bbb      	ldrb	r3, [r7, #14]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d00d      	beq.n	800f746 <USBD_StdEPReq+0xce>
 800f72a:	7bbb      	ldrb	r3, [r7, #14]
 800f72c:	2b80      	cmp	r3, #128	; 0x80
 800f72e:	d00a      	beq.n	800f746 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f730:	7bbb      	ldrb	r3, [r7, #14]
 800f732:	4619      	mov	r1, r3
 800f734:	6878      	ldr	r0, [r7, #4]
 800f736:	f003 ff49 	bl	80135cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f73a:	2180      	movs	r1, #128	; 0x80
 800f73c:	6878      	ldr	r0, [r7, #4]
 800f73e:	f003 ff45 	bl	80135cc <USBD_LL_StallEP>
 800f742:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f744:	e020      	b.n	800f788 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f746:	6839      	ldr	r1, [r7, #0]
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f000 fc7a 	bl	8010042 <USBD_CtlError>
              break;
 800f74e:	e01b      	b.n	800f788 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	885b      	ldrh	r3, [r3, #2]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d10e      	bne.n	800f776 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f758:	7bbb      	ldrb	r3, [r7, #14]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00b      	beq.n	800f776 <USBD_StdEPReq+0xfe>
 800f75e:	7bbb      	ldrb	r3, [r7, #14]
 800f760:	2b80      	cmp	r3, #128	; 0x80
 800f762:	d008      	beq.n	800f776 <USBD_StdEPReq+0xfe>
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	88db      	ldrh	r3, [r3, #6]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d104      	bne.n	800f776 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f76c:	7bbb      	ldrb	r3, [r7, #14]
 800f76e:	4619      	mov	r1, r3
 800f770:	6878      	ldr	r0, [r7, #4]
 800f772:	f003 ff2b 	bl	80135cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 fd2e 	bl	80101d8 <USBD_CtlSendStatus>

              break;
 800f77c:	e004      	b.n	800f788 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f77e:	6839      	ldr	r1, [r7, #0]
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f000 fc5e 	bl	8010042 <USBD_CtlError>
              break;
 800f786:	bf00      	nop
          }
          break;
 800f788:	e107      	b.n	800f99a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f790:	b2db      	uxtb	r3, r3
 800f792:	2b02      	cmp	r3, #2
 800f794:	d002      	beq.n	800f79c <USBD_StdEPReq+0x124>
 800f796:	2b03      	cmp	r3, #3
 800f798:	d016      	beq.n	800f7c8 <USBD_StdEPReq+0x150>
 800f79a:	e04b      	b.n	800f834 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f79c:	7bbb      	ldrb	r3, [r7, #14]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d00d      	beq.n	800f7be <USBD_StdEPReq+0x146>
 800f7a2:	7bbb      	ldrb	r3, [r7, #14]
 800f7a4:	2b80      	cmp	r3, #128	; 0x80
 800f7a6:	d00a      	beq.n	800f7be <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f7a8:	7bbb      	ldrb	r3, [r7, #14]
 800f7aa:	4619      	mov	r1, r3
 800f7ac:	6878      	ldr	r0, [r7, #4]
 800f7ae:	f003 ff0d 	bl	80135cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f7b2:	2180      	movs	r1, #128	; 0x80
 800f7b4:	6878      	ldr	r0, [r7, #4]
 800f7b6:	f003 ff09 	bl	80135cc <USBD_LL_StallEP>
 800f7ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f7bc:	e040      	b.n	800f840 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f7be:	6839      	ldr	r1, [r7, #0]
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 fc3e 	bl	8010042 <USBD_CtlError>
              break;
 800f7c6:	e03b      	b.n	800f840 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	885b      	ldrh	r3, [r3, #2]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d136      	bne.n	800f83e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f7d0:	7bbb      	ldrb	r3, [r7, #14]
 800f7d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d004      	beq.n	800f7e4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f7da:	7bbb      	ldrb	r3, [r7, #14]
 800f7dc:	4619      	mov	r1, r3
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f003 ff13 	bl	801360a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f7e4:	6878      	ldr	r0, [r7, #4]
 800f7e6:	f000 fcf7 	bl	80101d8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f7ea:	7bbb      	ldrb	r3, [r7, #14]
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	6878      	ldr	r0, [r7, #4]
 800f7f0:	f7ff fde2 	bl	800f3b8 <USBD_CoreFindEP>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f7f8:	7b7b      	ldrb	r3, [r7, #13]
 800f7fa:	2bff      	cmp	r3, #255	; 0xff
 800f7fc:	d01f      	beq.n	800f83e <USBD_StdEPReq+0x1c6>
 800f7fe:	7b7b      	ldrb	r3, [r7, #13]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d11c      	bne.n	800f83e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f804:	7b7a      	ldrb	r2, [r7, #13]
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f80c:	7b7a      	ldrb	r2, [r7, #13]
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	32ae      	adds	r2, #174	; 0xae
 800f812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f816:	689b      	ldr	r3, [r3, #8]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d010      	beq.n	800f83e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f81c:	7b7a      	ldrb	r2, [r7, #13]
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	32ae      	adds	r2, #174	; 0xae
 800f822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f826:	689b      	ldr	r3, [r3, #8]
 800f828:	6839      	ldr	r1, [r7, #0]
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	4798      	blx	r3
 800f82e:	4603      	mov	r3, r0
 800f830:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f832:	e004      	b.n	800f83e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f834:	6839      	ldr	r1, [r7, #0]
 800f836:	6878      	ldr	r0, [r7, #4]
 800f838:	f000 fc03 	bl	8010042 <USBD_CtlError>
              break;
 800f83c:	e000      	b.n	800f840 <USBD_StdEPReq+0x1c8>
              break;
 800f83e:	bf00      	nop
          }
          break;
 800f840:	e0ab      	b.n	800f99a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f848:	b2db      	uxtb	r3, r3
 800f84a:	2b02      	cmp	r3, #2
 800f84c:	d002      	beq.n	800f854 <USBD_StdEPReq+0x1dc>
 800f84e:	2b03      	cmp	r3, #3
 800f850:	d032      	beq.n	800f8b8 <USBD_StdEPReq+0x240>
 800f852:	e097      	b.n	800f984 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f854:	7bbb      	ldrb	r3, [r7, #14]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d007      	beq.n	800f86a <USBD_StdEPReq+0x1f2>
 800f85a:	7bbb      	ldrb	r3, [r7, #14]
 800f85c:	2b80      	cmp	r3, #128	; 0x80
 800f85e:	d004      	beq.n	800f86a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f860:	6839      	ldr	r1, [r7, #0]
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f000 fbed 	bl	8010042 <USBD_CtlError>
                break;
 800f868:	e091      	b.n	800f98e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f86a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	da0b      	bge.n	800f88a <USBD_StdEPReq+0x212>
 800f872:	7bbb      	ldrb	r3, [r7, #14]
 800f874:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f878:	4613      	mov	r3, r2
 800f87a:	009b      	lsls	r3, r3, #2
 800f87c:	4413      	add	r3, r2
 800f87e:	009b      	lsls	r3, r3, #2
 800f880:	3310      	adds	r3, #16
 800f882:	687a      	ldr	r2, [r7, #4]
 800f884:	4413      	add	r3, r2
 800f886:	3304      	adds	r3, #4
 800f888:	e00b      	b.n	800f8a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f88a:	7bbb      	ldrb	r3, [r7, #14]
 800f88c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f890:	4613      	mov	r3, r2
 800f892:	009b      	lsls	r3, r3, #2
 800f894:	4413      	add	r3, r2
 800f896:	009b      	lsls	r3, r3, #2
 800f898:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	4413      	add	r3, r2
 800f8a0:	3304      	adds	r3, #4
 800f8a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f8a4:	68bb      	ldr	r3, [r7, #8]
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f8aa:	68bb      	ldr	r3, [r7, #8]
 800f8ac:	2202      	movs	r2, #2
 800f8ae:	4619      	mov	r1, r3
 800f8b0:	6878      	ldr	r0, [r7, #4]
 800f8b2:	f000 fc37 	bl	8010124 <USBD_CtlSendData>
              break;
 800f8b6:	e06a      	b.n	800f98e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f8b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	da11      	bge.n	800f8e4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f8c0:	7bbb      	ldrb	r3, [r7, #14]
 800f8c2:	f003 020f 	and.w	r2, r3, #15
 800f8c6:	6879      	ldr	r1, [r7, #4]
 800f8c8:	4613      	mov	r3, r2
 800f8ca:	009b      	lsls	r3, r3, #2
 800f8cc:	4413      	add	r3, r2
 800f8ce:	009b      	lsls	r3, r3, #2
 800f8d0:	440b      	add	r3, r1
 800f8d2:	3324      	adds	r3, #36	; 0x24
 800f8d4:	881b      	ldrh	r3, [r3, #0]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d117      	bne.n	800f90a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f8da:	6839      	ldr	r1, [r7, #0]
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f000 fbb0 	bl	8010042 <USBD_CtlError>
                  break;
 800f8e2:	e054      	b.n	800f98e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f8e4:	7bbb      	ldrb	r3, [r7, #14]
 800f8e6:	f003 020f 	and.w	r2, r3, #15
 800f8ea:	6879      	ldr	r1, [r7, #4]
 800f8ec:	4613      	mov	r3, r2
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	4413      	add	r3, r2
 800f8f2:	009b      	lsls	r3, r3, #2
 800f8f4:	440b      	add	r3, r1
 800f8f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f8fa:	881b      	ldrh	r3, [r3, #0]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d104      	bne.n	800f90a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f900:	6839      	ldr	r1, [r7, #0]
 800f902:	6878      	ldr	r0, [r7, #4]
 800f904:	f000 fb9d 	bl	8010042 <USBD_CtlError>
                  break;
 800f908:	e041      	b.n	800f98e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f90a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	da0b      	bge.n	800f92a <USBD_StdEPReq+0x2b2>
 800f912:	7bbb      	ldrb	r3, [r7, #14]
 800f914:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f918:	4613      	mov	r3, r2
 800f91a:	009b      	lsls	r3, r3, #2
 800f91c:	4413      	add	r3, r2
 800f91e:	009b      	lsls	r3, r3, #2
 800f920:	3310      	adds	r3, #16
 800f922:	687a      	ldr	r2, [r7, #4]
 800f924:	4413      	add	r3, r2
 800f926:	3304      	adds	r3, #4
 800f928:	e00b      	b.n	800f942 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f92a:	7bbb      	ldrb	r3, [r7, #14]
 800f92c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f930:	4613      	mov	r3, r2
 800f932:	009b      	lsls	r3, r3, #2
 800f934:	4413      	add	r3, r2
 800f936:	009b      	lsls	r3, r3, #2
 800f938:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	4413      	add	r3, r2
 800f940:	3304      	adds	r3, #4
 800f942:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f944:	7bbb      	ldrb	r3, [r7, #14]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d002      	beq.n	800f950 <USBD_StdEPReq+0x2d8>
 800f94a:	7bbb      	ldrb	r3, [r7, #14]
 800f94c:	2b80      	cmp	r3, #128	; 0x80
 800f94e:	d103      	bne.n	800f958 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f950:	68bb      	ldr	r3, [r7, #8]
 800f952:	2200      	movs	r2, #0
 800f954:	601a      	str	r2, [r3, #0]
 800f956:	e00e      	b.n	800f976 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f958:	7bbb      	ldrb	r3, [r7, #14]
 800f95a:	4619      	mov	r1, r3
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f003 fe73 	bl	8013648 <USBD_LL_IsStallEP>
 800f962:	4603      	mov	r3, r0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d003      	beq.n	800f970 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	2201      	movs	r2, #1
 800f96c:	601a      	str	r2, [r3, #0]
 800f96e:	e002      	b.n	800f976 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	2200      	movs	r2, #0
 800f974:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f976:	68bb      	ldr	r3, [r7, #8]
 800f978:	2202      	movs	r2, #2
 800f97a:	4619      	mov	r1, r3
 800f97c:	6878      	ldr	r0, [r7, #4]
 800f97e:	f000 fbd1 	bl	8010124 <USBD_CtlSendData>
              break;
 800f982:	e004      	b.n	800f98e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f984:	6839      	ldr	r1, [r7, #0]
 800f986:	6878      	ldr	r0, [r7, #4]
 800f988:	f000 fb5b 	bl	8010042 <USBD_CtlError>
              break;
 800f98c:	bf00      	nop
          }
          break;
 800f98e:	e004      	b.n	800f99a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f990:	6839      	ldr	r1, [r7, #0]
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f000 fb55 	bl	8010042 <USBD_CtlError>
          break;
 800f998:	bf00      	nop
      }
      break;
 800f99a:	e005      	b.n	800f9a8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f99c:	6839      	ldr	r1, [r7, #0]
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f000 fb4f 	bl	8010042 <USBD_CtlError>
      break;
 800f9a4:	e000      	b.n	800f9a8 <USBD_StdEPReq+0x330>
      break;
 800f9a6:	bf00      	nop
  }

  return ret;
 800f9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	3710      	adds	r7, #16
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}
	...

0800f9b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b084      	sub	sp, #16
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
 800f9bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f9be:	2300      	movs	r3, #0
 800f9c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	885b      	ldrh	r3, [r3, #2]
 800f9ce:	0a1b      	lsrs	r3, r3, #8
 800f9d0:	b29b      	uxth	r3, r3
 800f9d2:	3b01      	subs	r3, #1
 800f9d4:	2b06      	cmp	r3, #6
 800f9d6:	f200 8128 	bhi.w	800fc2a <USBD_GetDescriptor+0x276>
 800f9da:	a201      	add	r2, pc, #4	; (adr r2, 800f9e0 <USBD_GetDescriptor+0x2c>)
 800f9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9e0:	0800f9fd 	.word	0x0800f9fd
 800f9e4:	0800fa15 	.word	0x0800fa15
 800f9e8:	0800fa55 	.word	0x0800fa55
 800f9ec:	0800fc2b 	.word	0x0800fc2b
 800f9f0:	0800fc2b 	.word	0x0800fc2b
 800f9f4:	0800fbcb 	.word	0x0800fbcb
 800f9f8:	0800fbf7 	.word	0x0800fbf7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	7c12      	ldrb	r2, [r2, #16]
 800fa08:	f107 0108 	add.w	r1, r7, #8
 800fa0c:	4610      	mov	r0, r2
 800fa0e:	4798      	blx	r3
 800fa10:	60f8      	str	r0, [r7, #12]
      break;
 800fa12:	e112      	b.n	800fc3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	7c1b      	ldrb	r3, [r3, #16]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d10d      	bne.n	800fa38 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa24:	f107 0208 	add.w	r2, r7, #8
 800fa28:	4610      	mov	r0, r2
 800fa2a:	4798      	blx	r3
 800fa2c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	3301      	adds	r3, #1
 800fa32:	2202      	movs	r2, #2
 800fa34:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fa36:	e100      	b.n	800fc3a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa40:	f107 0208 	add.w	r2, r7, #8
 800fa44:	4610      	mov	r0, r2
 800fa46:	4798      	blx	r3
 800fa48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	3301      	adds	r3, #1
 800fa4e:	2202      	movs	r2, #2
 800fa50:	701a      	strb	r2, [r3, #0]
      break;
 800fa52:	e0f2      	b.n	800fc3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	885b      	ldrh	r3, [r3, #2]
 800fa58:	b2db      	uxtb	r3, r3
 800fa5a:	2b05      	cmp	r3, #5
 800fa5c:	f200 80ac 	bhi.w	800fbb8 <USBD_GetDescriptor+0x204>
 800fa60:	a201      	add	r2, pc, #4	; (adr r2, 800fa68 <USBD_GetDescriptor+0xb4>)
 800fa62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa66:	bf00      	nop
 800fa68:	0800fa81 	.word	0x0800fa81
 800fa6c:	0800fab5 	.word	0x0800fab5
 800fa70:	0800fae9 	.word	0x0800fae9
 800fa74:	0800fb1d 	.word	0x0800fb1d
 800fa78:	0800fb51 	.word	0x0800fb51
 800fa7c:	0800fb85 	.word	0x0800fb85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fa86:	685b      	ldr	r3, [r3, #4]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d00b      	beq.n	800faa4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fa92:	685b      	ldr	r3, [r3, #4]
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	7c12      	ldrb	r2, [r2, #16]
 800fa98:	f107 0108 	add.w	r1, r7, #8
 800fa9c:	4610      	mov	r0, r2
 800fa9e:	4798      	blx	r3
 800faa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800faa2:	e091      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800faa4:	6839      	ldr	r1, [r7, #0]
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f000 facb 	bl	8010042 <USBD_CtlError>
            err++;
 800faac:	7afb      	ldrb	r3, [r7, #11]
 800faae:	3301      	adds	r3, #1
 800fab0:	72fb      	strb	r3, [r7, #11]
          break;
 800fab2:	e089      	b.n	800fbc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800faba:	689b      	ldr	r3, [r3, #8]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d00b      	beq.n	800fad8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fac6:	689b      	ldr	r3, [r3, #8]
 800fac8:	687a      	ldr	r2, [r7, #4]
 800faca:	7c12      	ldrb	r2, [r2, #16]
 800facc:	f107 0108 	add.w	r1, r7, #8
 800fad0:	4610      	mov	r0, r2
 800fad2:	4798      	blx	r3
 800fad4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fad6:	e077      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fad8:	6839      	ldr	r1, [r7, #0]
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f000 fab1 	bl	8010042 <USBD_CtlError>
            err++;
 800fae0:	7afb      	ldrb	r3, [r7, #11]
 800fae2:	3301      	adds	r3, #1
 800fae4:	72fb      	strb	r3, [r7, #11]
          break;
 800fae6:	e06f      	b.n	800fbc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800faee:	68db      	ldr	r3, [r3, #12]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d00b      	beq.n	800fb0c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fafa:	68db      	ldr	r3, [r3, #12]
 800fafc:	687a      	ldr	r2, [r7, #4]
 800fafe:	7c12      	ldrb	r2, [r2, #16]
 800fb00:	f107 0108 	add.w	r1, r7, #8
 800fb04:	4610      	mov	r0, r2
 800fb06:	4798      	blx	r3
 800fb08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb0a:	e05d      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb0c:	6839      	ldr	r1, [r7, #0]
 800fb0e:	6878      	ldr	r0, [r7, #4]
 800fb10:	f000 fa97 	bl	8010042 <USBD_CtlError>
            err++;
 800fb14:	7afb      	ldrb	r3, [r7, #11]
 800fb16:	3301      	adds	r3, #1
 800fb18:	72fb      	strb	r3, [r7, #11]
          break;
 800fb1a:	e055      	b.n	800fbc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb22:	691b      	ldr	r3, [r3, #16]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d00b      	beq.n	800fb40 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb2e:	691b      	ldr	r3, [r3, #16]
 800fb30:	687a      	ldr	r2, [r7, #4]
 800fb32:	7c12      	ldrb	r2, [r2, #16]
 800fb34:	f107 0108 	add.w	r1, r7, #8
 800fb38:	4610      	mov	r0, r2
 800fb3a:	4798      	blx	r3
 800fb3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb3e:	e043      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb40:	6839      	ldr	r1, [r7, #0]
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f000 fa7d 	bl	8010042 <USBD_CtlError>
            err++;
 800fb48:	7afb      	ldrb	r3, [r7, #11]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	72fb      	strb	r3, [r7, #11]
          break;
 800fb4e:	e03b      	b.n	800fbc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb56:	695b      	ldr	r3, [r3, #20]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d00b      	beq.n	800fb74 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb62:	695b      	ldr	r3, [r3, #20]
 800fb64:	687a      	ldr	r2, [r7, #4]
 800fb66:	7c12      	ldrb	r2, [r2, #16]
 800fb68:	f107 0108 	add.w	r1, r7, #8
 800fb6c:	4610      	mov	r0, r2
 800fb6e:	4798      	blx	r3
 800fb70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb72:	e029      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb74:	6839      	ldr	r1, [r7, #0]
 800fb76:	6878      	ldr	r0, [r7, #4]
 800fb78:	f000 fa63 	bl	8010042 <USBD_CtlError>
            err++;
 800fb7c:	7afb      	ldrb	r3, [r7, #11]
 800fb7e:	3301      	adds	r3, #1
 800fb80:	72fb      	strb	r3, [r7, #11]
          break;
 800fb82:	e021      	b.n	800fbc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb8a:	699b      	ldr	r3, [r3, #24]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d00b      	beq.n	800fba8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb96:	699b      	ldr	r3, [r3, #24]
 800fb98:	687a      	ldr	r2, [r7, #4]
 800fb9a:	7c12      	ldrb	r2, [r2, #16]
 800fb9c:	f107 0108 	add.w	r1, r7, #8
 800fba0:	4610      	mov	r0, r2
 800fba2:	4798      	blx	r3
 800fba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fba6:	e00f      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fba8:	6839      	ldr	r1, [r7, #0]
 800fbaa:	6878      	ldr	r0, [r7, #4]
 800fbac:	f000 fa49 	bl	8010042 <USBD_CtlError>
            err++;
 800fbb0:	7afb      	ldrb	r3, [r7, #11]
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	72fb      	strb	r3, [r7, #11]
          break;
 800fbb6:	e007      	b.n	800fbc8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800fbb8:	6839      	ldr	r1, [r7, #0]
 800fbba:	6878      	ldr	r0, [r7, #4]
 800fbbc:	f000 fa41 	bl	8010042 <USBD_CtlError>
          err++;
 800fbc0:	7afb      	ldrb	r3, [r7, #11]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800fbc6:	bf00      	nop
      }
      break;
 800fbc8:	e037      	b.n	800fc3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	7c1b      	ldrb	r3, [r3, #16]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d109      	bne.n	800fbe6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fbd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fbda:	f107 0208 	add.w	r2, r7, #8
 800fbde:	4610      	mov	r0, r2
 800fbe0:	4798      	blx	r3
 800fbe2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fbe4:	e029      	b.n	800fc3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fbe6:	6839      	ldr	r1, [r7, #0]
 800fbe8:	6878      	ldr	r0, [r7, #4]
 800fbea:	f000 fa2a 	bl	8010042 <USBD_CtlError>
        err++;
 800fbee:	7afb      	ldrb	r3, [r7, #11]
 800fbf0:	3301      	adds	r3, #1
 800fbf2:	72fb      	strb	r3, [r7, #11]
      break;
 800fbf4:	e021      	b.n	800fc3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	7c1b      	ldrb	r3, [r3, #16]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d10d      	bne.n	800fc1a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc06:	f107 0208 	add.w	r2, r7, #8
 800fc0a:	4610      	mov	r0, r2
 800fc0c:	4798      	blx	r3
 800fc0e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	3301      	adds	r3, #1
 800fc14:	2207      	movs	r2, #7
 800fc16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fc18:	e00f      	b.n	800fc3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fc1a:	6839      	ldr	r1, [r7, #0]
 800fc1c:	6878      	ldr	r0, [r7, #4]
 800fc1e:	f000 fa10 	bl	8010042 <USBD_CtlError>
        err++;
 800fc22:	7afb      	ldrb	r3, [r7, #11]
 800fc24:	3301      	adds	r3, #1
 800fc26:	72fb      	strb	r3, [r7, #11]
      break;
 800fc28:	e007      	b.n	800fc3a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800fc2a:	6839      	ldr	r1, [r7, #0]
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f000 fa08 	bl	8010042 <USBD_CtlError>
      err++;
 800fc32:	7afb      	ldrb	r3, [r7, #11]
 800fc34:	3301      	adds	r3, #1
 800fc36:	72fb      	strb	r3, [r7, #11]
      break;
 800fc38:	bf00      	nop
  }

  if (err != 0U)
 800fc3a:	7afb      	ldrb	r3, [r7, #11]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d11e      	bne.n	800fc7e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	88db      	ldrh	r3, [r3, #6]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d016      	beq.n	800fc76 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800fc48:	893b      	ldrh	r3, [r7, #8]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d00e      	beq.n	800fc6c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	88da      	ldrh	r2, [r3, #6]
 800fc52:	893b      	ldrh	r3, [r7, #8]
 800fc54:	4293      	cmp	r3, r2
 800fc56:	bf28      	it	cs
 800fc58:	4613      	movcs	r3, r2
 800fc5a:	b29b      	uxth	r3, r3
 800fc5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fc5e:	893b      	ldrh	r3, [r7, #8]
 800fc60:	461a      	mov	r2, r3
 800fc62:	68f9      	ldr	r1, [r7, #12]
 800fc64:	6878      	ldr	r0, [r7, #4]
 800fc66:	f000 fa5d 	bl	8010124 <USBD_CtlSendData>
 800fc6a:	e009      	b.n	800fc80 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800fc6c:	6839      	ldr	r1, [r7, #0]
 800fc6e:	6878      	ldr	r0, [r7, #4]
 800fc70:	f000 f9e7 	bl	8010042 <USBD_CtlError>
 800fc74:	e004      	b.n	800fc80 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800fc76:	6878      	ldr	r0, [r7, #4]
 800fc78:	f000 faae 	bl	80101d8 <USBD_CtlSendStatus>
 800fc7c:	e000      	b.n	800fc80 <USBD_GetDescriptor+0x2cc>
    return;
 800fc7e:	bf00      	nop
  }
}
 800fc80:	3710      	adds	r7, #16
 800fc82:	46bd      	mov	sp, r7
 800fc84:	bd80      	pop	{r7, pc}
 800fc86:	bf00      	nop

0800fc88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b084      	sub	sp, #16
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	889b      	ldrh	r3, [r3, #4]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d131      	bne.n	800fcfe <USBD_SetAddress+0x76>
 800fc9a:	683b      	ldr	r3, [r7, #0]
 800fc9c:	88db      	ldrh	r3, [r3, #6]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d12d      	bne.n	800fcfe <USBD_SetAddress+0x76>
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	885b      	ldrh	r3, [r3, #2]
 800fca6:	2b7f      	cmp	r3, #127	; 0x7f
 800fca8:	d829      	bhi.n	800fcfe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	885b      	ldrh	r3, [r3, #2]
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	2b03      	cmp	r3, #3
 800fcc0:	d104      	bne.n	800fccc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fcc2:	6839      	ldr	r1, [r7, #0]
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f000 f9bc 	bl	8010042 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcca:	e01d      	b.n	800fd08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	7bfa      	ldrb	r2, [r7, #15]
 800fcd0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fcd4:	7bfb      	ldrb	r3, [r7, #15]
 800fcd6:	4619      	mov	r1, r3
 800fcd8:	6878      	ldr	r0, [r7, #4]
 800fcda:	f003 fce1 	bl	80136a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f000 fa7a 	bl	80101d8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fce4:	7bfb      	ldrb	r3, [r7, #15]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d004      	beq.n	800fcf4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2202      	movs	r2, #2
 800fcee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcf2:	e009      	b.n	800fd08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	2201      	movs	r2, #1
 800fcf8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcfc:	e004      	b.n	800fd08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fcfe:	6839      	ldr	r1, [r7, #0]
 800fd00:	6878      	ldr	r0, [r7, #4]
 800fd02:	f000 f99e 	bl	8010042 <USBD_CtlError>
  }
}
 800fd06:	bf00      	nop
 800fd08:	bf00      	nop
 800fd0a:	3710      	adds	r7, #16
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd80      	pop	{r7, pc}

0800fd10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b084      	sub	sp, #16
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fd1e:	683b      	ldr	r3, [r7, #0]
 800fd20:	885b      	ldrh	r3, [r3, #2]
 800fd22:	b2da      	uxtb	r2, r3
 800fd24:	4b4e      	ldr	r3, [pc, #312]	; (800fe60 <USBD_SetConfig+0x150>)
 800fd26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fd28:	4b4d      	ldr	r3, [pc, #308]	; (800fe60 <USBD_SetConfig+0x150>)
 800fd2a:	781b      	ldrb	r3, [r3, #0]
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d905      	bls.n	800fd3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fd30:	6839      	ldr	r1, [r7, #0]
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f000 f985 	bl	8010042 <USBD_CtlError>
    return USBD_FAIL;
 800fd38:	2303      	movs	r3, #3
 800fd3a:	e08c      	b.n	800fe56 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd42:	b2db      	uxtb	r3, r3
 800fd44:	2b02      	cmp	r3, #2
 800fd46:	d002      	beq.n	800fd4e <USBD_SetConfig+0x3e>
 800fd48:	2b03      	cmp	r3, #3
 800fd4a:	d029      	beq.n	800fda0 <USBD_SetConfig+0x90>
 800fd4c:	e075      	b.n	800fe3a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fd4e:	4b44      	ldr	r3, [pc, #272]	; (800fe60 <USBD_SetConfig+0x150>)
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d020      	beq.n	800fd98 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800fd56:	4b42      	ldr	r3, [pc, #264]	; (800fe60 <USBD_SetConfig+0x150>)
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	461a      	mov	r2, r3
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd60:	4b3f      	ldr	r3, [pc, #252]	; (800fe60 <USBD_SetConfig+0x150>)
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	4619      	mov	r1, r3
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f7fe ffe7 	bl	800ed3a <USBD_SetClassConfig>
 800fd6c:	4603      	mov	r3, r0
 800fd6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fd70:	7bfb      	ldrb	r3, [r7, #15]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d008      	beq.n	800fd88 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800fd76:	6839      	ldr	r1, [r7, #0]
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	f000 f962 	bl	8010042 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2202      	movs	r2, #2
 800fd82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd86:	e065      	b.n	800fe54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fd88:	6878      	ldr	r0, [r7, #4]
 800fd8a:	f000 fa25 	bl	80101d8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	2203      	movs	r2, #3
 800fd92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fd96:	e05d      	b.n	800fe54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f000 fa1d 	bl	80101d8 <USBD_CtlSendStatus>
      break;
 800fd9e:	e059      	b.n	800fe54 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fda0:	4b2f      	ldr	r3, [pc, #188]	; (800fe60 <USBD_SetConfig+0x150>)
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d112      	bne.n	800fdce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2202      	movs	r2, #2
 800fdac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800fdb0:	4b2b      	ldr	r3, [pc, #172]	; (800fe60 <USBD_SetConfig+0x150>)
 800fdb2:	781b      	ldrb	r3, [r3, #0]
 800fdb4:	461a      	mov	r2, r3
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fdba:	4b29      	ldr	r3, [pc, #164]	; (800fe60 <USBD_SetConfig+0x150>)
 800fdbc:	781b      	ldrb	r3, [r3, #0]
 800fdbe:	4619      	mov	r1, r3
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	f7fe ffd6 	bl	800ed72 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fdc6:	6878      	ldr	r0, [r7, #4]
 800fdc8:	f000 fa06 	bl	80101d8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fdcc:	e042      	b.n	800fe54 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fdce:	4b24      	ldr	r3, [pc, #144]	; (800fe60 <USBD_SetConfig+0x150>)
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	685b      	ldr	r3, [r3, #4]
 800fdd8:	429a      	cmp	r2, r3
 800fdda:	d02a      	beq.n	800fe32 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	b2db      	uxtb	r3, r3
 800fde2:	4619      	mov	r1, r3
 800fde4:	6878      	ldr	r0, [r7, #4]
 800fde6:	f7fe ffc4 	bl	800ed72 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fdea:	4b1d      	ldr	r3, [pc, #116]	; (800fe60 <USBD_SetConfig+0x150>)
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	461a      	mov	r2, r3
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fdf4:	4b1a      	ldr	r3, [pc, #104]	; (800fe60 <USBD_SetConfig+0x150>)
 800fdf6:	781b      	ldrb	r3, [r3, #0]
 800fdf8:	4619      	mov	r1, r3
 800fdfa:	6878      	ldr	r0, [r7, #4]
 800fdfc:	f7fe ff9d 	bl	800ed3a <USBD_SetClassConfig>
 800fe00:	4603      	mov	r3, r0
 800fe02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fe04:	7bfb      	ldrb	r3, [r7, #15]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d00f      	beq.n	800fe2a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fe0a:	6839      	ldr	r1, [r7, #0]
 800fe0c:	6878      	ldr	r0, [r7, #4]
 800fe0e:	f000 f918 	bl	8010042 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	685b      	ldr	r3, [r3, #4]
 800fe16:	b2db      	uxtb	r3, r3
 800fe18:	4619      	mov	r1, r3
 800fe1a:	6878      	ldr	r0, [r7, #4]
 800fe1c:	f7fe ffa9 	bl	800ed72 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	2202      	movs	r2, #2
 800fe24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fe28:	e014      	b.n	800fe54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fe2a:	6878      	ldr	r0, [r7, #4]
 800fe2c:	f000 f9d4 	bl	80101d8 <USBD_CtlSendStatus>
      break;
 800fe30:	e010      	b.n	800fe54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f000 f9d0 	bl	80101d8 <USBD_CtlSendStatus>
      break;
 800fe38:	e00c      	b.n	800fe54 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fe3a:	6839      	ldr	r1, [r7, #0]
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f000 f900 	bl	8010042 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fe42:	4b07      	ldr	r3, [pc, #28]	; (800fe60 <USBD_SetConfig+0x150>)
 800fe44:	781b      	ldrb	r3, [r3, #0]
 800fe46:	4619      	mov	r1, r3
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	f7fe ff92 	bl	800ed72 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fe4e:	2303      	movs	r3, #3
 800fe50:	73fb      	strb	r3, [r7, #15]
      break;
 800fe52:	bf00      	nop
  }

  return ret;
 800fe54:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	20001120 	.word	0x20001120

0800fe64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b082      	sub	sp, #8
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
 800fe6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	88db      	ldrh	r3, [r3, #6]
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	d004      	beq.n	800fe80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fe76:	6839      	ldr	r1, [r7, #0]
 800fe78:	6878      	ldr	r0, [r7, #4]
 800fe7a:	f000 f8e2 	bl	8010042 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fe7e:	e023      	b.n	800fec8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe86:	b2db      	uxtb	r3, r3
 800fe88:	2b02      	cmp	r3, #2
 800fe8a:	dc02      	bgt.n	800fe92 <USBD_GetConfig+0x2e>
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	dc03      	bgt.n	800fe98 <USBD_GetConfig+0x34>
 800fe90:	e015      	b.n	800febe <USBD_GetConfig+0x5a>
 800fe92:	2b03      	cmp	r3, #3
 800fe94:	d00b      	beq.n	800feae <USBD_GetConfig+0x4a>
 800fe96:	e012      	b.n	800febe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	3308      	adds	r3, #8
 800fea2:	2201      	movs	r2, #1
 800fea4:	4619      	mov	r1, r3
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 f93c 	bl	8010124 <USBD_CtlSendData>
        break;
 800feac:	e00c      	b.n	800fec8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	3304      	adds	r3, #4
 800feb2:	2201      	movs	r2, #1
 800feb4:	4619      	mov	r1, r3
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f000 f934 	bl	8010124 <USBD_CtlSendData>
        break;
 800febc:	e004      	b.n	800fec8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800febe:	6839      	ldr	r1, [r7, #0]
 800fec0:	6878      	ldr	r0, [r7, #4]
 800fec2:	f000 f8be 	bl	8010042 <USBD_CtlError>
        break;
 800fec6:	bf00      	nop
}
 800fec8:	bf00      	nop
 800feca:	3708      	adds	r7, #8
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}

0800fed0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b082      	sub	sp, #8
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
 800fed8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fee0:	b2db      	uxtb	r3, r3
 800fee2:	3b01      	subs	r3, #1
 800fee4:	2b02      	cmp	r3, #2
 800fee6:	d81e      	bhi.n	800ff26 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	88db      	ldrh	r3, [r3, #6]
 800feec:	2b02      	cmp	r3, #2
 800feee:	d004      	beq.n	800fefa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fef0:	6839      	ldr	r1, [r7, #0]
 800fef2:	6878      	ldr	r0, [r7, #4]
 800fef4:	f000 f8a5 	bl	8010042 <USBD_CtlError>
        break;
 800fef8:	e01a      	b.n	800ff30 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2201      	movs	r2, #1
 800fefe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d005      	beq.n	800ff16 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	68db      	ldr	r3, [r3, #12]
 800ff0e:	f043 0202 	orr.w	r2, r3, #2
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	330c      	adds	r3, #12
 800ff1a:	2202      	movs	r2, #2
 800ff1c:	4619      	mov	r1, r3
 800ff1e:	6878      	ldr	r0, [r7, #4]
 800ff20:	f000 f900 	bl	8010124 <USBD_CtlSendData>
      break;
 800ff24:	e004      	b.n	800ff30 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ff26:	6839      	ldr	r1, [r7, #0]
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f000 f88a 	bl	8010042 <USBD_CtlError>
      break;
 800ff2e:	bf00      	nop
  }
}
 800ff30:	bf00      	nop
 800ff32:	3708      	adds	r7, #8
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b082      	sub	sp, #8
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
 800ff40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	885b      	ldrh	r3, [r3, #2]
 800ff46:	2b01      	cmp	r3, #1
 800ff48:	d107      	bne.n	800ff5a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	2201      	movs	r2, #1
 800ff4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f000 f940 	bl	80101d8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ff58:	e013      	b.n	800ff82 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	885b      	ldrh	r3, [r3, #2]
 800ff5e:	2b02      	cmp	r3, #2
 800ff60:	d10b      	bne.n	800ff7a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ff62:	683b      	ldr	r3, [r7, #0]
 800ff64:	889b      	ldrh	r3, [r3, #4]
 800ff66:	0a1b      	lsrs	r3, r3, #8
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	b2da      	uxtb	r2, r3
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f000 f930 	bl	80101d8 <USBD_CtlSendStatus>
}
 800ff78:	e003      	b.n	800ff82 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ff7a:	6839      	ldr	r1, [r7, #0]
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f000 f860 	bl	8010042 <USBD_CtlError>
}
 800ff82:	bf00      	nop
 800ff84:	3708      	adds	r7, #8
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}

0800ff8a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff8a:	b580      	push	{r7, lr}
 800ff8c:	b082      	sub	sp, #8
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
 800ff92:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff9a:	b2db      	uxtb	r3, r3
 800ff9c:	3b01      	subs	r3, #1
 800ff9e:	2b02      	cmp	r3, #2
 800ffa0:	d80b      	bhi.n	800ffba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	885b      	ldrh	r3, [r3, #2]
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d10c      	bne.n	800ffc4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	2200      	movs	r2, #0
 800ffae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ffb2:	6878      	ldr	r0, [r7, #4]
 800ffb4:	f000 f910 	bl	80101d8 <USBD_CtlSendStatus>
      }
      break;
 800ffb8:	e004      	b.n	800ffc4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ffba:	6839      	ldr	r1, [r7, #0]
 800ffbc:	6878      	ldr	r0, [r7, #4]
 800ffbe:	f000 f840 	bl	8010042 <USBD_CtlError>
      break;
 800ffc2:	e000      	b.n	800ffc6 <USBD_ClrFeature+0x3c>
      break;
 800ffc4:	bf00      	nop
  }
}
 800ffc6:	bf00      	nop
 800ffc8:	3708      	adds	r7, #8
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	bd80      	pop	{r7, pc}

0800ffce <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ffce:	b580      	push	{r7, lr}
 800ffd0:	b084      	sub	sp, #16
 800ffd2:	af00      	add	r7, sp, #0
 800ffd4:	6078      	str	r0, [r7, #4]
 800ffd6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ffd8:	683b      	ldr	r3, [r7, #0]
 800ffda:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	781a      	ldrb	r2, [r3, #0]
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	781a      	ldrb	r2, [r3, #0]
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	3301      	adds	r3, #1
 800fff6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fff8:	68f8      	ldr	r0, [r7, #12]
 800fffa:	f7ff fa41 	bl	800f480 <SWAPBYTE>
 800fffe:	4603      	mov	r3, r0
 8010000:	461a      	mov	r2, r3
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	3301      	adds	r3, #1
 801000a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	3301      	adds	r3, #1
 8010010:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010012:	68f8      	ldr	r0, [r7, #12]
 8010014:	f7ff fa34 	bl	800f480 <SWAPBYTE>
 8010018:	4603      	mov	r3, r0
 801001a:	461a      	mov	r2, r3
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	3301      	adds	r3, #1
 8010024:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	3301      	adds	r3, #1
 801002a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801002c:	68f8      	ldr	r0, [r7, #12]
 801002e:	f7ff fa27 	bl	800f480 <SWAPBYTE>
 8010032:	4603      	mov	r3, r0
 8010034:	461a      	mov	r2, r3
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	80da      	strh	r2, [r3, #6]
}
 801003a:	bf00      	nop
 801003c:	3710      	adds	r7, #16
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}

08010042 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010042:	b580      	push	{r7, lr}
 8010044:	b082      	sub	sp, #8
 8010046:	af00      	add	r7, sp, #0
 8010048:	6078      	str	r0, [r7, #4]
 801004a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801004c:	2180      	movs	r1, #128	; 0x80
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f003 fabc 	bl	80135cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010054:	2100      	movs	r1, #0
 8010056:	6878      	ldr	r0, [r7, #4]
 8010058:	f003 fab8 	bl	80135cc <USBD_LL_StallEP>
}
 801005c:	bf00      	nop
 801005e:	3708      	adds	r7, #8
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b086      	sub	sp, #24
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	60b9      	str	r1, [r7, #8]
 801006e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010070:	2300      	movs	r3, #0
 8010072:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d036      	beq.n	80100e8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801007e:	6938      	ldr	r0, [r7, #16]
 8010080:	f000 f836 	bl	80100f0 <USBD_GetLen>
 8010084:	4603      	mov	r3, r0
 8010086:	3301      	adds	r3, #1
 8010088:	b29b      	uxth	r3, r3
 801008a:	005b      	lsls	r3, r3, #1
 801008c:	b29a      	uxth	r2, r3
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010092:	7dfb      	ldrb	r3, [r7, #23]
 8010094:	68ba      	ldr	r2, [r7, #8]
 8010096:	4413      	add	r3, r2
 8010098:	687a      	ldr	r2, [r7, #4]
 801009a:	7812      	ldrb	r2, [r2, #0]
 801009c:	701a      	strb	r2, [r3, #0]
  idx++;
 801009e:	7dfb      	ldrb	r3, [r7, #23]
 80100a0:	3301      	adds	r3, #1
 80100a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80100a4:	7dfb      	ldrb	r3, [r7, #23]
 80100a6:	68ba      	ldr	r2, [r7, #8]
 80100a8:	4413      	add	r3, r2
 80100aa:	2203      	movs	r2, #3
 80100ac:	701a      	strb	r2, [r3, #0]
  idx++;
 80100ae:	7dfb      	ldrb	r3, [r7, #23]
 80100b0:	3301      	adds	r3, #1
 80100b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80100b4:	e013      	b.n	80100de <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80100b6:	7dfb      	ldrb	r3, [r7, #23]
 80100b8:	68ba      	ldr	r2, [r7, #8]
 80100ba:	4413      	add	r3, r2
 80100bc:	693a      	ldr	r2, [r7, #16]
 80100be:	7812      	ldrb	r2, [r2, #0]
 80100c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80100c2:	693b      	ldr	r3, [r7, #16]
 80100c4:	3301      	adds	r3, #1
 80100c6:	613b      	str	r3, [r7, #16]
    idx++;
 80100c8:	7dfb      	ldrb	r3, [r7, #23]
 80100ca:	3301      	adds	r3, #1
 80100cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80100ce:	7dfb      	ldrb	r3, [r7, #23]
 80100d0:	68ba      	ldr	r2, [r7, #8]
 80100d2:	4413      	add	r3, r2
 80100d4:	2200      	movs	r2, #0
 80100d6:	701a      	strb	r2, [r3, #0]
    idx++;
 80100d8:	7dfb      	ldrb	r3, [r7, #23]
 80100da:	3301      	adds	r3, #1
 80100dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80100de:	693b      	ldr	r3, [r7, #16]
 80100e0:	781b      	ldrb	r3, [r3, #0]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d1e7      	bne.n	80100b6 <USBD_GetString+0x52>
 80100e6:	e000      	b.n	80100ea <USBD_GetString+0x86>
    return;
 80100e8:	bf00      	nop
  }
}
 80100ea:	3718      	adds	r7, #24
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}

080100f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80100f0:	b480      	push	{r7}
 80100f2:	b085      	sub	sp, #20
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80100f8:	2300      	movs	r3, #0
 80100fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010100:	e005      	b.n	801010e <USBD_GetLen+0x1e>
  {
    len++;
 8010102:	7bfb      	ldrb	r3, [r7, #15]
 8010104:	3301      	adds	r3, #1
 8010106:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010108:	68bb      	ldr	r3, [r7, #8]
 801010a:	3301      	adds	r3, #1
 801010c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801010e:	68bb      	ldr	r3, [r7, #8]
 8010110:	781b      	ldrb	r3, [r3, #0]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d1f5      	bne.n	8010102 <USBD_GetLen+0x12>
  }

  return len;
 8010116:	7bfb      	ldrb	r3, [r7, #15]
}
 8010118:	4618      	mov	r0, r3
 801011a:	3714      	adds	r7, #20
 801011c:	46bd      	mov	sp, r7
 801011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010122:	4770      	bx	lr

08010124 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b084      	sub	sp, #16
 8010128:	af00      	add	r7, sp, #0
 801012a:	60f8      	str	r0, [r7, #12]
 801012c:	60b9      	str	r1, [r7, #8]
 801012e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	2202      	movs	r2, #2
 8010134:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	687a      	ldr	r2, [r7, #4]
 8010142:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	68ba      	ldr	r2, [r7, #8]
 8010148:	2100      	movs	r1, #0
 801014a:	68f8      	ldr	r0, [r7, #12]
 801014c:	f003 fac7 	bl	80136de <USBD_LL_Transmit>

  return USBD_OK;
 8010150:	2300      	movs	r3, #0
}
 8010152:	4618      	mov	r0, r3
 8010154:	3710      	adds	r7, #16
 8010156:	46bd      	mov	sp, r7
 8010158:	bd80      	pop	{r7, pc}

0801015a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801015a:	b580      	push	{r7, lr}
 801015c:	b084      	sub	sp, #16
 801015e:	af00      	add	r7, sp, #0
 8010160:	60f8      	str	r0, [r7, #12]
 8010162:	60b9      	str	r1, [r7, #8]
 8010164:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	68ba      	ldr	r2, [r7, #8]
 801016a:	2100      	movs	r1, #0
 801016c:	68f8      	ldr	r0, [r7, #12]
 801016e:	f003 fab6 	bl	80136de <USBD_LL_Transmit>

  return USBD_OK;
 8010172:	2300      	movs	r3, #0
}
 8010174:	4618      	mov	r0, r3
 8010176:	3710      	adds	r7, #16
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}

0801017c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b084      	sub	sp, #16
 8010180:	af00      	add	r7, sp, #0
 8010182:	60f8      	str	r0, [r7, #12]
 8010184:	60b9      	str	r1, [r7, #8]
 8010186:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	2203      	movs	r2, #3
 801018c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	687a      	ldr	r2, [r7, #4]
 8010194:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	687a      	ldr	r2, [r7, #4]
 801019c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	68ba      	ldr	r2, [r7, #8]
 80101a4:	2100      	movs	r1, #0
 80101a6:	68f8      	ldr	r0, [r7, #12]
 80101a8:	f003 faba 	bl	8013720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80101ac:	2300      	movs	r3, #0
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3710      	adds	r7, #16
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}

080101b6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80101b6:	b580      	push	{r7, lr}
 80101b8:	b084      	sub	sp, #16
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	60f8      	str	r0, [r7, #12]
 80101be:	60b9      	str	r1, [r7, #8]
 80101c0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	68ba      	ldr	r2, [r7, #8]
 80101c6:	2100      	movs	r1, #0
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f003 faa9 	bl	8013720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80101ce:	2300      	movs	r3, #0
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3710      	adds	r7, #16
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}

080101d8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b082      	sub	sp, #8
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2204      	movs	r2, #4
 80101e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80101e8:	2300      	movs	r3, #0
 80101ea:	2200      	movs	r2, #0
 80101ec:	2100      	movs	r1, #0
 80101ee:	6878      	ldr	r0, [r7, #4]
 80101f0:	f003 fa75 	bl	80136de <USBD_LL_Transmit>

  return USBD_OK;
 80101f4:	2300      	movs	r3, #0
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3708      	adds	r7, #8
 80101fa:	46bd      	mov	sp, r7
 80101fc:	bd80      	pop	{r7, pc}

080101fe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80101fe:	b580      	push	{r7, lr}
 8010200:	b082      	sub	sp, #8
 8010202:	af00      	add	r7, sp, #0
 8010204:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	2205      	movs	r2, #5
 801020a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801020e:	2300      	movs	r3, #0
 8010210:	2200      	movs	r2, #0
 8010212:	2100      	movs	r1, #0
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f003 fa83 	bl	8013720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801021a:	2300      	movs	r3, #0
}
 801021c:	4618      	mov	r0, r3
 801021e:	3708      	adds	r7, #8
 8010220:	46bd      	mov	sp, r7
 8010222:	bd80      	pop	{r7, pc}

08010224 <__NVIC_SetPriority>:
{
 8010224:	b480      	push	{r7}
 8010226:	b083      	sub	sp, #12
 8010228:	af00      	add	r7, sp, #0
 801022a:	4603      	mov	r3, r0
 801022c:	6039      	str	r1, [r7, #0]
 801022e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010234:	2b00      	cmp	r3, #0
 8010236:	db0a      	blt.n	801024e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	b2da      	uxtb	r2, r3
 801023c:	490c      	ldr	r1, [pc, #48]	; (8010270 <__NVIC_SetPriority+0x4c>)
 801023e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010242:	0112      	lsls	r2, r2, #4
 8010244:	b2d2      	uxtb	r2, r2
 8010246:	440b      	add	r3, r1
 8010248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801024c:	e00a      	b.n	8010264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801024e:	683b      	ldr	r3, [r7, #0]
 8010250:	b2da      	uxtb	r2, r3
 8010252:	4908      	ldr	r1, [pc, #32]	; (8010274 <__NVIC_SetPriority+0x50>)
 8010254:	79fb      	ldrb	r3, [r7, #7]
 8010256:	f003 030f 	and.w	r3, r3, #15
 801025a:	3b04      	subs	r3, #4
 801025c:	0112      	lsls	r2, r2, #4
 801025e:	b2d2      	uxtb	r2, r2
 8010260:	440b      	add	r3, r1
 8010262:	761a      	strb	r2, [r3, #24]
}
 8010264:	bf00      	nop
 8010266:	370c      	adds	r7, #12
 8010268:	46bd      	mov	sp, r7
 801026a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801026e:	4770      	bx	lr
 8010270:	e000e100 	.word	0xe000e100
 8010274:	e000ed00 	.word	0xe000ed00

08010278 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010278:	b580      	push	{r7, lr}
 801027a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801027c:	4b05      	ldr	r3, [pc, #20]	; (8010294 <SysTick_Handler+0x1c>)
 801027e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010280:	f001 fd28 	bl	8011cd4 <xTaskGetSchedulerState>
 8010284:	4603      	mov	r3, r0
 8010286:	2b01      	cmp	r3, #1
 8010288:	d001      	beq.n	801028e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801028a:	f002 fb0d 	bl	80128a8 <xPortSysTickHandler>
  }
}
 801028e:	bf00      	nop
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	e000e010 	.word	0xe000e010

08010298 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010298:	b580      	push	{r7, lr}
 801029a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801029c:	2100      	movs	r1, #0
 801029e:	f06f 0004 	mvn.w	r0, #4
 80102a2:	f7ff ffbf 	bl	8010224 <__NVIC_SetPriority>
#endif
}
 80102a6:	bf00      	nop
 80102a8:	bd80      	pop	{r7, pc}
	...

080102ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80102ac:	b480      	push	{r7}
 80102ae:	b083      	sub	sp, #12
 80102b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80102b2:	f3ef 8305 	mrs	r3, IPSR
 80102b6:	603b      	str	r3, [r7, #0]
  return(result);
 80102b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d003      	beq.n	80102c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80102be:	f06f 0305 	mvn.w	r3, #5
 80102c2:	607b      	str	r3, [r7, #4]
 80102c4:	e00c      	b.n	80102e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80102c6:	4b0a      	ldr	r3, [pc, #40]	; (80102f0 <osKernelInitialize+0x44>)
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d105      	bne.n	80102da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80102ce:	4b08      	ldr	r3, [pc, #32]	; (80102f0 <osKernelInitialize+0x44>)
 80102d0:	2201      	movs	r2, #1
 80102d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80102d4:	2300      	movs	r3, #0
 80102d6:	607b      	str	r3, [r7, #4]
 80102d8:	e002      	b.n	80102e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80102da:	f04f 33ff 	mov.w	r3, #4294967295
 80102de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80102e0:	687b      	ldr	r3, [r7, #4]
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	370c      	adds	r7, #12
 80102e6:	46bd      	mov	sp, r7
 80102e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ec:	4770      	bx	lr
 80102ee:	bf00      	nop
 80102f0:	20001124 	.word	0x20001124

080102f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b082      	sub	sp, #8
 80102f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80102fa:	f3ef 8305 	mrs	r3, IPSR
 80102fe:	603b      	str	r3, [r7, #0]
  return(result);
 8010300:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010302:	2b00      	cmp	r3, #0
 8010304:	d003      	beq.n	801030e <osKernelStart+0x1a>
    stat = osErrorISR;
 8010306:	f06f 0305 	mvn.w	r3, #5
 801030a:	607b      	str	r3, [r7, #4]
 801030c:	e010      	b.n	8010330 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801030e:	4b0b      	ldr	r3, [pc, #44]	; (801033c <osKernelStart+0x48>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	2b01      	cmp	r3, #1
 8010314:	d109      	bne.n	801032a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010316:	f7ff ffbf 	bl	8010298 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801031a:	4b08      	ldr	r3, [pc, #32]	; (801033c <osKernelStart+0x48>)
 801031c:	2202      	movs	r2, #2
 801031e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010320:	f001 f87c 	bl	801141c <vTaskStartScheduler>
      stat = osOK;
 8010324:	2300      	movs	r3, #0
 8010326:	607b      	str	r3, [r7, #4]
 8010328:	e002      	b.n	8010330 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801032a:	f04f 33ff 	mov.w	r3, #4294967295
 801032e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010330:	687b      	ldr	r3, [r7, #4]
}
 8010332:	4618      	mov	r0, r3
 8010334:	3708      	adds	r7, #8
 8010336:	46bd      	mov	sp, r7
 8010338:	bd80      	pop	{r7, pc}
 801033a:	bf00      	nop
 801033c:	20001124 	.word	0x20001124

08010340 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010340:	b580      	push	{r7, lr}
 8010342:	b08e      	sub	sp, #56	; 0x38
 8010344:	af04      	add	r7, sp, #16
 8010346:	60f8      	str	r0, [r7, #12]
 8010348:	60b9      	str	r1, [r7, #8]
 801034a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801034c:	2300      	movs	r3, #0
 801034e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010350:	f3ef 8305 	mrs	r3, IPSR
 8010354:	617b      	str	r3, [r7, #20]
  return(result);
 8010356:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010358:	2b00      	cmp	r3, #0
 801035a:	d17e      	bne.n	801045a <osThreadNew+0x11a>
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d07b      	beq.n	801045a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010362:	2380      	movs	r3, #128	; 0x80
 8010364:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010366:	2318      	movs	r3, #24
 8010368:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801036a:	2300      	movs	r3, #0
 801036c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 801036e:	f04f 33ff 	mov.w	r3, #4294967295
 8010372:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d045      	beq.n	8010406 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d002      	beq.n	8010388 <osThreadNew+0x48>
        name = attr->name;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	699b      	ldr	r3, [r3, #24]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d002      	beq.n	8010396 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	699b      	ldr	r3, [r3, #24]
 8010394:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010396:	69fb      	ldr	r3, [r7, #28]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d008      	beq.n	80103ae <osThreadNew+0x6e>
 801039c:	69fb      	ldr	r3, [r7, #28]
 801039e:	2b38      	cmp	r3, #56	; 0x38
 80103a0:	d805      	bhi.n	80103ae <osThreadNew+0x6e>
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	685b      	ldr	r3, [r3, #4]
 80103a6:	f003 0301 	and.w	r3, r3, #1
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d001      	beq.n	80103b2 <osThreadNew+0x72>
        return (NULL);
 80103ae:	2300      	movs	r3, #0
 80103b0:	e054      	b.n	801045c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	695b      	ldr	r3, [r3, #20]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d003      	beq.n	80103c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	695b      	ldr	r3, [r3, #20]
 80103be:	089b      	lsrs	r3, r3, #2
 80103c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	689b      	ldr	r3, [r3, #8]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d00e      	beq.n	80103e8 <osThreadNew+0xa8>
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	68db      	ldr	r3, [r3, #12]
 80103ce:	2bbb      	cmp	r3, #187	; 0xbb
 80103d0:	d90a      	bls.n	80103e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d006      	beq.n	80103e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	695b      	ldr	r3, [r3, #20]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d002      	beq.n	80103e8 <osThreadNew+0xa8>
        mem = 1;
 80103e2:	2301      	movs	r3, #1
 80103e4:	61bb      	str	r3, [r7, #24]
 80103e6:	e010      	b.n	801040a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	689b      	ldr	r3, [r3, #8]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d10c      	bne.n	801040a <osThreadNew+0xca>
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	68db      	ldr	r3, [r3, #12]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d108      	bne.n	801040a <osThreadNew+0xca>
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	691b      	ldr	r3, [r3, #16]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d104      	bne.n	801040a <osThreadNew+0xca>
          mem = 0;
 8010400:	2300      	movs	r3, #0
 8010402:	61bb      	str	r3, [r7, #24]
 8010404:	e001      	b.n	801040a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010406:	2300      	movs	r3, #0
 8010408:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801040a:	69bb      	ldr	r3, [r7, #24]
 801040c:	2b01      	cmp	r3, #1
 801040e:	d110      	bne.n	8010432 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010414:	687a      	ldr	r2, [r7, #4]
 8010416:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010418:	9202      	str	r2, [sp, #8]
 801041a:	9301      	str	r3, [sp, #4]
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	9300      	str	r3, [sp, #0]
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	6a3a      	ldr	r2, [r7, #32]
 8010424:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010426:	68f8      	ldr	r0, [r7, #12]
 8010428:	f000 fe0c 	bl	8011044 <xTaskCreateStatic>
 801042c:	4603      	mov	r3, r0
 801042e:	613b      	str	r3, [r7, #16]
 8010430:	e013      	b.n	801045a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010432:	69bb      	ldr	r3, [r7, #24]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d110      	bne.n	801045a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010438:	6a3b      	ldr	r3, [r7, #32]
 801043a:	b29a      	uxth	r2, r3
 801043c:	f107 0310 	add.w	r3, r7, #16
 8010440:	9301      	str	r3, [sp, #4]
 8010442:	69fb      	ldr	r3, [r7, #28]
 8010444:	9300      	str	r3, [sp, #0]
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801044a:	68f8      	ldr	r0, [r7, #12]
 801044c:	f000 fe57 	bl	80110fe <xTaskCreate>
 8010450:	4603      	mov	r3, r0
 8010452:	2b01      	cmp	r3, #1
 8010454:	d001      	beq.n	801045a <osThreadNew+0x11a>
            hTask = NULL;
 8010456:	2300      	movs	r3, #0
 8010458:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801045a:	693b      	ldr	r3, [r7, #16]
}
 801045c:	4618      	mov	r0, r3
 801045e:	3728      	adds	r7, #40	; 0x28
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8010464:	b580      	push	{r7, lr}
 8010466:	b084      	sub	sp, #16
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801046c:	f3ef 8305 	mrs	r3, IPSR
 8010470:	60bb      	str	r3, [r7, #8]
  return(result);
 8010472:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010474:	2b00      	cmp	r3, #0
 8010476:	d003      	beq.n	8010480 <osDelay+0x1c>
    stat = osErrorISR;
 8010478:	f06f 0305 	mvn.w	r3, #5
 801047c:	60fb      	str	r3, [r7, #12]
 801047e:	e007      	b.n	8010490 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8010480:	2300      	movs	r3, #0
 8010482:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d002      	beq.n	8010490 <osDelay+0x2c>
      vTaskDelay(ticks);
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f000 ff92 	bl	80113b4 <vTaskDelay>
    }
  }

  return (stat);
 8010490:	68fb      	ldr	r3, [r7, #12]
}
 8010492:	4618      	mov	r0, r3
 8010494:	3710      	adds	r7, #16
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}
	...

0801049c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801049c:	b480      	push	{r7}
 801049e:	b085      	sub	sp, #20
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	60f8      	str	r0, [r7, #12]
 80104a4:	60b9      	str	r1, [r7, #8]
 80104a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	4a07      	ldr	r2, [pc, #28]	; (80104c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80104ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80104ae:	68bb      	ldr	r3, [r7, #8]
 80104b0:	4a06      	ldr	r2, [pc, #24]	; (80104cc <vApplicationGetIdleTaskMemory+0x30>)
 80104b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2280      	movs	r2, #128	; 0x80
 80104b8:	601a      	str	r2, [r3, #0]
}
 80104ba:	bf00      	nop
 80104bc:	3714      	adds	r7, #20
 80104be:	46bd      	mov	sp, r7
 80104c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c4:	4770      	bx	lr
 80104c6:	bf00      	nop
 80104c8:	20001128 	.word	0x20001128
 80104cc:	200011e4 	.word	0x200011e4

080104d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80104d0:	b480      	push	{r7}
 80104d2:	b085      	sub	sp, #20
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	60f8      	str	r0, [r7, #12]
 80104d8:	60b9      	str	r1, [r7, #8]
 80104da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	4a07      	ldr	r2, [pc, #28]	; (80104fc <vApplicationGetTimerTaskMemory+0x2c>)
 80104e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	4a06      	ldr	r2, [pc, #24]	; (8010500 <vApplicationGetTimerTaskMemory+0x30>)
 80104e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80104ee:	601a      	str	r2, [r3, #0]
}
 80104f0:	bf00      	nop
 80104f2:	3714      	adds	r7, #20
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr
 80104fc:	200013e4 	.word	0x200013e4
 8010500:	200014a0 	.word	0x200014a0

08010504 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010504:	b480      	push	{r7}
 8010506:	b083      	sub	sp, #12
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f103 0208 	add.w	r2, r3, #8
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	f04f 32ff 	mov.w	r2, #4294967295
 801051c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	f103 0208 	add.w	r2, r3, #8
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	f103 0208 	add.w	r2, r3, #8
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2200      	movs	r2, #0
 8010536:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010538:	bf00      	nop
 801053a:	370c      	adds	r7, #12
 801053c:	46bd      	mov	sp, r7
 801053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010542:	4770      	bx	lr

08010544 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010544:	b480      	push	{r7}
 8010546:	b083      	sub	sp, #12
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2200      	movs	r2, #0
 8010550:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010552:	bf00      	nop
 8010554:	370c      	adds	r7, #12
 8010556:	46bd      	mov	sp, r7
 8010558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055c:	4770      	bx	lr

0801055e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801055e:	b480      	push	{r7}
 8010560:	b085      	sub	sp, #20
 8010562:	af00      	add	r7, sp, #0
 8010564:	6078      	str	r0, [r7, #4]
 8010566:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	685b      	ldr	r3, [r3, #4]
 801056c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801056e:	683b      	ldr	r3, [r7, #0]
 8010570:	68fa      	ldr	r2, [r7, #12]
 8010572:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	689a      	ldr	r2, [r3, #8]
 8010578:	683b      	ldr	r3, [r7, #0]
 801057a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	689b      	ldr	r3, [r3, #8]
 8010580:	683a      	ldr	r2, [r7, #0]
 8010582:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	683a      	ldr	r2, [r7, #0]
 8010588:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801058a:	683b      	ldr	r3, [r7, #0]
 801058c:	687a      	ldr	r2, [r7, #4]
 801058e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	1c5a      	adds	r2, r3, #1
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	601a      	str	r2, [r3, #0]
}
 801059a:	bf00      	nop
 801059c:	3714      	adds	r7, #20
 801059e:	46bd      	mov	sp, r7
 80105a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a4:	4770      	bx	lr

080105a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80105a6:	b480      	push	{r7}
 80105a8:	b085      	sub	sp, #20
 80105aa:	af00      	add	r7, sp, #0
 80105ac:	6078      	str	r0, [r7, #4]
 80105ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80105b6:	68bb      	ldr	r3, [r7, #8]
 80105b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105bc:	d103      	bne.n	80105c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	691b      	ldr	r3, [r3, #16]
 80105c2:	60fb      	str	r3, [r7, #12]
 80105c4:	e00c      	b.n	80105e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	3308      	adds	r3, #8
 80105ca:	60fb      	str	r3, [r7, #12]
 80105cc:	e002      	b.n	80105d4 <vListInsert+0x2e>
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	685b      	ldr	r3, [r3, #4]
 80105d2:	60fb      	str	r3, [r7, #12]
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	685b      	ldr	r3, [r3, #4]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	68ba      	ldr	r2, [r7, #8]
 80105dc:	429a      	cmp	r2, r3
 80105de:	d2f6      	bcs.n	80105ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	685a      	ldr	r2, [r3, #4]
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	683a      	ldr	r2, [r7, #0]
 80105ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80105f0:	683b      	ldr	r3, [r7, #0]
 80105f2:	68fa      	ldr	r2, [r7, #12]
 80105f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	683a      	ldr	r2, [r7, #0]
 80105fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80105fc:	683b      	ldr	r3, [r7, #0]
 80105fe:	687a      	ldr	r2, [r7, #4]
 8010600:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	1c5a      	adds	r2, r3, #1
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	601a      	str	r2, [r3, #0]
}
 801060c:	bf00      	nop
 801060e:	3714      	adds	r7, #20
 8010610:	46bd      	mov	sp, r7
 8010612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010616:	4770      	bx	lr

08010618 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010618:	b480      	push	{r7}
 801061a:	b085      	sub	sp, #20
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	691b      	ldr	r3, [r3, #16]
 8010624:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	685b      	ldr	r3, [r3, #4]
 801062a:	687a      	ldr	r2, [r7, #4]
 801062c:	6892      	ldr	r2, [r2, #8]
 801062e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	689b      	ldr	r3, [r3, #8]
 8010634:	687a      	ldr	r2, [r7, #4]
 8010636:	6852      	ldr	r2, [r2, #4]
 8010638:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	687a      	ldr	r2, [r7, #4]
 8010640:	429a      	cmp	r2, r3
 8010642:	d103      	bne.n	801064c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	689a      	ldr	r2, [r3, #8]
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2200      	movs	r2, #0
 8010650:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	1e5a      	subs	r2, r3, #1
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	681b      	ldr	r3, [r3, #0]
}
 8010660:	4618      	mov	r0, r3
 8010662:	3714      	adds	r7, #20
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr

0801066c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b084      	sub	sp, #16
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
 8010674:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d10a      	bne.n	8010696 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010684:	f383 8811 	msr	BASEPRI, r3
 8010688:	f3bf 8f6f 	isb	sy
 801068c:	f3bf 8f4f 	dsb	sy
 8010690:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010692:	bf00      	nop
 8010694:	e7fe      	b.n	8010694 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010696:	f002 f875 	bl	8012784 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	681a      	ldr	r2, [r3, #0]
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80106a2:	68f9      	ldr	r1, [r7, #12]
 80106a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80106a6:	fb01 f303 	mul.w	r3, r1, r3
 80106aa:	441a      	add	r2, r3
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	2200      	movs	r2, #0
 80106b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	681a      	ldr	r2, [r3, #0]
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	681a      	ldr	r2, [r3, #0]
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80106c6:	3b01      	subs	r3, #1
 80106c8:	68f9      	ldr	r1, [r7, #12]
 80106ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80106cc:	fb01 f303 	mul.w	r3, r1, r3
 80106d0:	441a      	add	r2, r3
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	22ff      	movs	r2, #255	; 0xff
 80106da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	22ff      	movs	r2, #255	; 0xff
 80106e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d114      	bne.n	8010716 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	691b      	ldr	r3, [r3, #16]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d01a      	beq.n	801072a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	3310      	adds	r3, #16
 80106f8:	4618      	mov	r0, r3
 80106fa:	f001 f929 	bl	8011950 <xTaskRemoveFromEventList>
 80106fe:	4603      	mov	r3, r0
 8010700:	2b00      	cmp	r3, #0
 8010702:	d012      	beq.n	801072a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010704:	4b0c      	ldr	r3, [pc, #48]	; (8010738 <xQueueGenericReset+0xcc>)
 8010706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801070a:	601a      	str	r2, [r3, #0]
 801070c:	f3bf 8f4f 	dsb	sy
 8010710:	f3bf 8f6f 	isb	sy
 8010714:	e009      	b.n	801072a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	3310      	adds	r3, #16
 801071a:	4618      	mov	r0, r3
 801071c:	f7ff fef2 	bl	8010504 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	3324      	adds	r3, #36	; 0x24
 8010724:	4618      	mov	r0, r3
 8010726:	f7ff feed 	bl	8010504 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801072a:	f002 f85b 	bl	80127e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801072e:	2301      	movs	r3, #1
}
 8010730:	4618      	mov	r0, r3
 8010732:	3710      	adds	r7, #16
 8010734:	46bd      	mov	sp, r7
 8010736:	bd80      	pop	{r7, pc}
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08e      	sub	sp, #56	; 0x38
 8010740:	af02      	add	r7, sp, #8
 8010742:	60f8      	str	r0, [r7, #12]
 8010744:	60b9      	str	r1, [r7, #8]
 8010746:	607a      	str	r2, [r7, #4]
 8010748:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d10a      	bne.n	8010766 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010754:	f383 8811 	msr	BASEPRI, r3
 8010758:	f3bf 8f6f 	isb	sy
 801075c:	f3bf 8f4f 	dsb	sy
 8010760:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010762:	bf00      	nop
 8010764:	e7fe      	b.n	8010764 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d10a      	bne.n	8010782 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 801076c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010770:	f383 8811 	msr	BASEPRI, r3
 8010774:	f3bf 8f6f 	isb	sy
 8010778:	f3bf 8f4f 	dsb	sy
 801077c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801077e:	bf00      	nop
 8010780:	e7fe      	b.n	8010780 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d002      	beq.n	801078e <xQueueGenericCreateStatic+0x52>
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d001      	beq.n	8010792 <xQueueGenericCreateStatic+0x56>
 801078e:	2301      	movs	r3, #1
 8010790:	e000      	b.n	8010794 <xQueueGenericCreateStatic+0x58>
 8010792:	2300      	movs	r3, #0
 8010794:	2b00      	cmp	r3, #0
 8010796:	d10a      	bne.n	80107ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8010798:	f04f 0350 	mov.w	r3, #80	; 0x50
 801079c:	f383 8811 	msr	BASEPRI, r3
 80107a0:	f3bf 8f6f 	isb	sy
 80107a4:	f3bf 8f4f 	dsb	sy
 80107a8:	623b      	str	r3, [r7, #32]
}
 80107aa:	bf00      	nop
 80107ac:	e7fe      	b.n	80107ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d102      	bne.n	80107ba <xQueueGenericCreateStatic+0x7e>
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d101      	bne.n	80107be <xQueueGenericCreateStatic+0x82>
 80107ba:	2301      	movs	r3, #1
 80107bc:	e000      	b.n	80107c0 <xQueueGenericCreateStatic+0x84>
 80107be:	2300      	movs	r3, #0
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d10a      	bne.n	80107da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80107c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107c8:	f383 8811 	msr	BASEPRI, r3
 80107cc:	f3bf 8f6f 	isb	sy
 80107d0:	f3bf 8f4f 	dsb	sy
 80107d4:	61fb      	str	r3, [r7, #28]
}
 80107d6:	bf00      	nop
 80107d8:	e7fe      	b.n	80107d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80107da:	2350      	movs	r3, #80	; 0x50
 80107dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80107de:	697b      	ldr	r3, [r7, #20]
 80107e0:	2b50      	cmp	r3, #80	; 0x50
 80107e2:	d00a      	beq.n	80107fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80107e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107e8:	f383 8811 	msr	BASEPRI, r3
 80107ec:	f3bf 8f6f 	isb	sy
 80107f0:	f3bf 8f4f 	dsb	sy
 80107f4:	61bb      	str	r3, [r7, #24]
}
 80107f6:	bf00      	nop
 80107f8:	e7fe      	b.n	80107f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80107fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010802:	2b00      	cmp	r3, #0
 8010804:	d00d      	beq.n	8010822 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010808:	2201      	movs	r2, #1
 801080a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801080e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010814:	9300      	str	r3, [sp, #0]
 8010816:	4613      	mov	r3, r2
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	68b9      	ldr	r1, [r7, #8]
 801081c:	68f8      	ldr	r0, [r7, #12]
 801081e:	f000 f805 	bl	801082c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010824:	4618      	mov	r0, r3
 8010826:	3730      	adds	r7, #48	; 0x30
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}

0801082c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b084      	sub	sp, #16
 8010830:	af00      	add	r7, sp, #0
 8010832:	60f8      	str	r0, [r7, #12]
 8010834:	60b9      	str	r1, [r7, #8]
 8010836:	607a      	str	r2, [r7, #4]
 8010838:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d103      	bne.n	8010848 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010840:	69bb      	ldr	r3, [r7, #24]
 8010842:	69ba      	ldr	r2, [r7, #24]
 8010844:	601a      	str	r2, [r3, #0]
 8010846:	e002      	b.n	801084e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010848:	69bb      	ldr	r3, [r7, #24]
 801084a:	687a      	ldr	r2, [r7, #4]
 801084c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801084e:	69bb      	ldr	r3, [r7, #24]
 8010850:	68fa      	ldr	r2, [r7, #12]
 8010852:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010854:	69bb      	ldr	r3, [r7, #24]
 8010856:	68ba      	ldr	r2, [r7, #8]
 8010858:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801085a:	2101      	movs	r1, #1
 801085c:	69b8      	ldr	r0, [r7, #24]
 801085e:	f7ff ff05 	bl	801066c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010862:	69bb      	ldr	r3, [r7, #24]
 8010864:	78fa      	ldrb	r2, [r7, #3]
 8010866:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801086a:	bf00      	nop
 801086c:	3710      	adds	r7, #16
 801086e:	46bd      	mov	sp, r7
 8010870:	bd80      	pop	{r7, pc}
	...

08010874 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b08e      	sub	sp, #56	; 0x38
 8010878:	af00      	add	r7, sp, #0
 801087a:	60f8      	str	r0, [r7, #12]
 801087c:	60b9      	str	r1, [r7, #8]
 801087e:	607a      	str	r2, [r7, #4]
 8010880:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010882:	2300      	movs	r3, #0
 8010884:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801088c:	2b00      	cmp	r3, #0
 801088e:	d10a      	bne.n	80108a6 <xQueueGenericSend+0x32>
	__asm volatile
 8010890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010894:	f383 8811 	msr	BASEPRI, r3
 8010898:	f3bf 8f6f 	isb	sy
 801089c:	f3bf 8f4f 	dsb	sy
 80108a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80108a2:	bf00      	nop
 80108a4:	e7fe      	b.n	80108a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d103      	bne.n	80108b4 <xQueueGenericSend+0x40>
 80108ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d101      	bne.n	80108b8 <xQueueGenericSend+0x44>
 80108b4:	2301      	movs	r3, #1
 80108b6:	e000      	b.n	80108ba <xQueueGenericSend+0x46>
 80108b8:	2300      	movs	r3, #0
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d10a      	bne.n	80108d4 <xQueueGenericSend+0x60>
	__asm volatile
 80108be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108c2:	f383 8811 	msr	BASEPRI, r3
 80108c6:	f3bf 8f6f 	isb	sy
 80108ca:	f3bf 8f4f 	dsb	sy
 80108ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80108d0:	bf00      	nop
 80108d2:	e7fe      	b.n	80108d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	2b02      	cmp	r3, #2
 80108d8:	d103      	bne.n	80108e2 <xQueueGenericSend+0x6e>
 80108da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80108de:	2b01      	cmp	r3, #1
 80108e0:	d101      	bne.n	80108e6 <xQueueGenericSend+0x72>
 80108e2:	2301      	movs	r3, #1
 80108e4:	e000      	b.n	80108e8 <xQueueGenericSend+0x74>
 80108e6:	2300      	movs	r3, #0
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d10a      	bne.n	8010902 <xQueueGenericSend+0x8e>
	__asm volatile
 80108ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108f0:	f383 8811 	msr	BASEPRI, r3
 80108f4:	f3bf 8f6f 	isb	sy
 80108f8:	f3bf 8f4f 	dsb	sy
 80108fc:	623b      	str	r3, [r7, #32]
}
 80108fe:	bf00      	nop
 8010900:	e7fe      	b.n	8010900 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010902:	f001 f9e7 	bl	8011cd4 <xTaskGetSchedulerState>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d102      	bne.n	8010912 <xQueueGenericSend+0x9e>
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d101      	bne.n	8010916 <xQueueGenericSend+0xa2>
 8010912:	2301      	movs	r3, #1
 8010914:	e000      	b.n	8010918 <xQueueGenericSend+0xa4>
 8010916:	2300      	movs	r3, #0
 8010918:	2b00      	cmp	r3, #0
 801091a:	d10a      	bne.n	8010932 <xQueueGenericSend+0xbe>
	__asm volatile
 801091c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010920:	f383 8811 	msr	BASEPRI, r3
 8010924:	f3bf 8f6f 	isb	sy
 8010928:	f3bf 8f4f 	dsb	sy
 801092c:	61fb      	str	r3, [r7, #28]
}
 801092e:	bf00      	nop
 8010930:	e7fe      	b.n	8010930 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010932:	f001 ff27 	bl	8012784 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801093a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801093c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801093e:	429a      	cmp	r2, r3
 8010940:	d302      	bcc.n	8010948 <xQueueGenericSend+0xd4>
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	2b02      	cmp	r3, #2
 8010946:	d129      	bne.n	801099c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010948:	683a      	ldr	r2, [r7, #0]
 801094a:	68b9      	ldr	r1, [r7, #8]
 801094c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801094e:	f000 fa0b 	bl	8010d68 <prvCopyDataToQueue>
 8010952:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010958:	2b00      	cmp	r3, #0
 801095a:	d010      	beq.n	801097e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801095c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801095e:	3324      	adds	r3, #36	; 0x24
 8010960:	4618      	mov	r0, r3
 8010962:	f000 fff5 	bl	8011950 <xTaskRemoveFromEventList>
 8010966:	4603      	mov	r3, r0
 8010968:	2b00      	cmp	r3, #0
 801096a:	d013      	beq.n	8010994 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801096c:	4b3f      	ldr	r3, [pc, #252]	; (8010a6c <xQueueGenericSend+0x1f8>)
 801096e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010972:	601a      	str	r2, [r3, #0]
 8010974:	f3bf 8f4f 	dsb	sy
 8010978:	f3bf 8f6f 	isb	sy
 801097c:	e00a      	b.n	8010994 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801097e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010980:	2b00      	cmp	r3, #0
 8010982:	d007      	beq.n	8010994 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010984:	4b39      	ldr	r3, [pc, #228]	; (8010a6c <xQueueGenericSend+0x1f8>)
 8010986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801098a:	601a      	str	r2, [r3, #0]
 801098c:	f3bf 8f4f 	dsb	sy
 8010990:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010994:	f001 ff26 	bl	80127e4 <vPortExitCritical>
				return pdPASS;
 8010998:	2301      	movs	r3, #1
 801099a:	e063      	b.n	8010a64 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d103      	bne.n	80109aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80109a2:	f001 ff1f 	bl	80127e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80109a6:	2300      	movs	r3, #0
 80109a8:	e05c      	b.n	8010a64 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80109aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d106      	bne.n	80109be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80109b0:	f107 0314 	add.w	r3, r7, #20
 80109b4:	4618      	mov	r0, r3
 80109b6:	f001 f82f 	bl	8011a18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80109ba:	2301      	movs	r3, #1
 80109bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80109be:	f001 ff11 	bl	80127e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80109c2:	f000 fd9b 	bl	80114fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80109c6:	f001 fedd 	bl	8012784 <vPortEnterCritical>
 80109ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109d0:	b25b      	sxtb	r3, r3
 80109d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109d6:	d103      	bne.n	80109e0 <xQueueGenericSend+0x16c>
 80109d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109da:	2200      	movs	r2, #0
 80109dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80109e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80109e6:	b25b      	sxtb	r3, r3
 80109e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109ec:	d103      	bne.n	80109f6 <xQueueGenericSend+0x182>
 80109ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109f0:	2200      	movs	r2, #0
 80109f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80109f6:	f001 fef5 	bl	80127e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80109fa:	1d3a      	adds	r2, r7, #4
 80109fc:	f107 0314 	add.w	r3, r7, #20
 8010a00:	4611      	mov	r1, r2
 8010a02:	4618      	mov	r0, r3
 8010a04:	f001 f81e 	bl	8011a44 <xTaskCheckForTimeOut>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d124      	bne.n	8010a58 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010a0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a10:	f000 faa2 	bl	8010f58 <prvIsQueueFull>
 8010a14:	4603      	mov	r3, r0
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d018      	beq.n	8010a4c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a1c:	3310      	adds	r3, #16
 8010a1e:	687a      	ldr	r2, [r7, #4]
 8010a20:	4611      	mov	r1, r2
 8010a22:	4618      	mov	r0, r3
 8010a24:	f000 ff44 	bl	80118b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010a28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a2a:	f000 fa2d 	bl	8010e88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010a2e:	f000 fd73 	bl	8011518 <xTaskResumeAll>
 8010a32:	4603      	mov	r3, r0
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f47f af7c 	bne.w	8010932 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8010a3a:	4b0c      	ldr	r3, [pc, #48]	; (8010a6c <xQueueGenericSend+0x1f8>)
 8010a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	f3bf 8f4f 	dsb	sy
 8010a46:	f3bf 8f6f 	isb	sy
 8010a4a:	e772      	b.n	8010932 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a4e:	f000 fa1b 	bl	8010e88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010a52:	f000 fd61 	bl	8011518 <xTaskResumeAll>
 8010a56:	e76c      	b.n	8010932 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010a58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a5a:	f000 fa15 	bl	8010e88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010a5e:	f000 fd5b 	bl	8011518 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010a62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3738      	adds	r7, #56	; 0x38
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}
 8010a6c:	e000ed04 	.word	0xe000ed04

08010a70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b090      	sub	sp, #64	; 0x40
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	60f8      	str	r0, [r7, #12]
 8010a78:	60b9      	str	r1, [r7, #8]
 8010a7a:	607a      	str	r2, [r7, #4]
 8010a7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8010a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d10a      	bne.n	8010a9e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8010a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a8c:	f383 8811 	msr	BASEPRI, r3
 8010a90:	f3bf 8f6f 	isb	sy
 8010a94:	f3bf 8f4f 	dsb	sy
 8010a98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010a9a:	bf00      	nop
 8010a9c:	e7fe      	b.n	8010a9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010a9e:	68bb      	ldr	r3, [r7, #8]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d103      	bne.n	8010aac <xQueueGenericSendFromISR+0x3c>
 8010aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d101      	bne.n	8010ab0 <xQueueGenericSendFromISR+0x40>
 8010aac:	2301      	movs	r3, #1
 8010aae:	e000      	b.n	8010ab2 <xQueueGenericSendFromISR+0x42>
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d10a      	bne.n	8010acc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8010ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010aba:	f383 8811 	msr	BASEPRI, r3
 8010abe:	f3bf 8f6f 	isb	sy
 8010ac2:	f3bf 8f4f 	dsb	sy
 8010ac6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010ac8:	bf00      	nop
 8010aca:	e7fe      	b.n	8010aca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010acc:	683b      	ldr	r3, [r7, #0]
 8010ace:	2b02      	cmp	r3, #2
 8010ad0:	d103      	bne.n	8010ada <xQueueGenericSendFromISR+0x6a>
 8010ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ad6:	2b01      	cmp	r3, #1
 8010ad8:	d101      	bne.n	8010ade <xQueueGenericSendFromISR+0x6e>
 8010ada:	2301      	movs	r3, #1
 8010adc:	e000      	b.n	8010ae0 <xQueueGenericSendFromISR+0x70>
 8010ade:	2300      	movs	r3, #0
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d10a      	bne.n	8010afa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ae8:	f383 8811 	msr	BASEPRI, r3
 8010aec:	f3bf 8f6f 	isb	sy
 8010af0:	f3bf 8f4f 	dsb	sy
 8010af4:	623b      	str	r3, [r7, #32]
}
 8010af6:	bf00      	nop
 8010af8:	e7fe      	b.n	8010af8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010afa:	f001 ff25 	bl	8012948 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010afe:	f3ef 8211 	mrs	r2, BASEPRI
 8010b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b06:	f383 8811 	msr	BASEPRI, r3
 8010b0a:	f3bf 8f6f 	isb	sy
 8010b0e:	f3bf 8f4f 	dsb	sy
 8010b12:	61fa      	str	r2, [r7, #28]
 8010b14:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010b16:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010b18:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010b22:	429a      	cmp	r2, r3
 8010b24:	d302      	bcc.n	8010b2c <xQueueGenericSendFromISR+0xbc>
 8010b26:	683b      	ldr	r3, [r7, #0]
 8010b28:	2b02      	cmp	r3, #2
 8010b2a:	d12f      	bne.n	8010b8c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010b3c:	683a      	ldr	r2, [r7, #0]
 8010b3e:	68b9      	ldr	r1, [r7, #8]
 8010b40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010b42:	f000 f911 	bl	8010d68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010b46:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b4e:	d112      	bne.n	8010b76 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d016      	beq.n	8010b86 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5a:	3324      	adds	r3, #36	; 0x24
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	f000 fef7 	bl	8011950 <xTaskRemoveFromEventList>
 8010b62:	4603      	mov	r3, r0
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d00e      	beq.n	8010b86 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d00b      	beq.n	8010b86 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	2201      	movs	r2, #1
 8010b72:	601a      	str	r2, [r3, #0]
 8010b74:	e007      	b.n	8010b86 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010b76:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010b7a:	3301      	adds	r3, #1
 8010b7c:	b2db      	uxtb	r3, r3
 8010b7e:	b25a      	sxtb	r2, r3
 8010b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010b86:	2301      	movs	r3, #1
 8010b88:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8010b8a:	e001      	b.n	8010b90 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b92:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010b9a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3740      	adds	r7, #64	; 0x40
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}
	...

08010ba8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b08c      	sub	sp, #48	; 0x30
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	60f8      	str	r0, [r7, #12]
 8010bb0:	60b9      	str	r1, [r7, #8]
 8010bb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d10a      	bne.n	8010bd8 <xQueueReceive+0x30>
	__asm volatile
 8010bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bc6:	f383 8811 	msr	BASEPRI, r3
 8010bca:	f3bf 8f6f 	isb	sy
 8010bce:	f3bf 8f4f 	dsb	sy
 8010bd2:	623b      	str	r3, [r7, #32]
}
 8010bd4:	bf00      	nop
 8010bd6:	e7fe      	b.n	8010bd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d103      	bne.n	8010be6 <xQueueReceive+0x3e>
 8010bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d101      	bne.n	8010bea <xQueueReceive+0x42>
 8010be6:	2301      	movs	r3, #1
 8010be8:	e000      	b.n	8010bec <xQueueReceive+0x44>
 8010bea:	2300      	movs	r3, #0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d10a      	bne.n	8010c06 <xQueueReceive+0x5e>
	__asm volatile
 8010bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bf4:	f383 8811 	msr	BASEPRI, r3
 8010bf8:	f3bf 8f6f 	isb	sy
 8010bfc:	f3bf 8f4f 	dsb	sy
 8010c00:	61fb      	str	r3, [r7, #28]
}
 8010c02:	bf00      	nop
 8010c04:	e7fe      	b.n	8010c04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010c06:	f001 f865 	bl	8011cd4 <xTaskGetSchedulerState>
 8010c0a:	4603      	mov	r3, r0
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d102      	bne.n	8010c16 <xQueueReceive+0x6e>
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d101      	bne.n	8010c1a <xQueueReceive+0x72>
 8010c16:	2301      	movs	r3, #1
 8010c18:	e000      	b.n	8010c1c <xQueueReceive+0x74>
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d10a      	bne.n	8010c36 <xQueueReceive+0x8e>
	__asm volatile
 8010c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c24:	f383 8811 	msr	BASEPRI, r3
 8010c28:	f3bf 8f6f 	isb	sy
 8010c2c:	f3bf 8f4f 	dsb	sy
 8010c30:	61bb      	str	r3, [r7, #24]
}
 8010c32:	bf00      	nop
 8010c34:	e7fe      	b.n	8010c34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010c36:	f001 fda5 	bl	8012784 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d01f      	beq.n	8010c86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010c46:	68b9      	ldr	r1, [r7, #8]
 8010c48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010c4a:	f000 f8f7 	bl	8010e3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c50:	1e5a      	subs	r2, r3, #1
 8010c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c58:	691b      	ldr	r3, [r3, #16]
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d00f      	beq.n	8010c7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c60:	3310      	adds	r3, #16
 8010c62:	4618      	mov	r0, r3
 8010c64:	f000 fe74 	bl	8011950 <xTaskRemoveFromEventList>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d007      	beq.n	8010c7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010c6e:	4b3d      	ldr	r3, [pc, #244]	; (8010d64 <xQueueReceive+0x1bc>)
 8010c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c74:	601a      	str	r2, [r3, #0]
 8010c76:	f3bf 8f4f 	dsb	sy
 8010c7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010c7e:	f001 fdb1 	bl	80127e4 <vPortExitCritical>
				return pdPASS;
 8010c82:	2301      	movs	r3, #1
 8010c84:	e069      	b.n	8010d5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d103      	bne.n	8010c94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010c8c:	f001 fdaa 	bl	80127e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010c90:	2300      	movs	r3, #0
 8010c92:	e062      	b.n	8010d5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d106      	bne.n	8010ca8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010c9a:	f107 0310 	add.w	r3, r7, #16
 8010c9e:	4618      	mov	r0, r3
 8010ca0:	f000 feba 	bl	8011a18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010ca4:	2301      	movs	r3, #1
 8010ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010ca8:	f001 fd9c 	bl	80127e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010cac:	f000 fc26 	bl	80114fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010cb0:	f001 fd68 	bl	8012784 <vPortEnterCritical>
 8010cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010cba:	b25b      	sxtb	r3, r3
 8010cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cc0:	d103      	bne.n	8010cca <xQueueReceive+0x122>
 8010cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ccc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010cd0:	b25b      	sxtb	r3, r3
 8010cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cd6:	d103      	bne.n	8010ce0 <xQueueReceive+0x138>
 8010cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cda:	2200      	movs	r2, #0
 8010cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010ce0:	f001 fd80 	bl	80127e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010ce4:	1d3a      	adds	r2, r7, #4
 8010ce6:	f107 0310 	add.w	r3, r7, #16
 8010cea:	4611      	mov	r1, r2
 8010cec:	4618      	mov	r0, r3
 8010cee:	f000 fea9 	bl	8011a44 <xTaskCheckForTimeOut>
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d123      	bne.n	8010d40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010cf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010cfa:	f000 f917 	bl	8010f2c <prvIsQueueEmpty>
 8010cfe:	4603      	mov	r3, r0
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d017      	beq.n	8010d34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d06:	3324      	adds	r3, #36	; 0x24
 8010d08:	687a      	ldr	r2, [r7, #4]
 8010d0a:	4611      	mov	r1, r2
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f000 fdcf 	bl	80118b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010d12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d14:	f000 f8b8 	bl	8010e88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010d18:	f000 fbfe 	bl	8011518 <xTaskResumeAll>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d189      	bne.n	8010c36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8010d22:	4b10      	ldr	r3, [pc, #64]	; (8010d64 <xQueueReceive+0x1bc>)
 8010d24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d28:	601a      	str	r2, [r3, #0]
 8010d2a:	f3bf 8f4f 	dsb	sy
 8010d2e:	f3bf 8f6f 	isb	sy
 8010d32:	e780      	b.n	8010c36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010d34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d36:	f000 f8a7 	bl	8010e88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010d3a:	f000 fbed 	bl	8011518 <xTaskResumeAll>
 8010d3e:	e77a      	b.n	8010c36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010d40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d42:	f000 f8a1 	bl	8010e88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010d46:	f000 fbe7 	bl	8011518 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010d4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d4c:	f000 f8ee 	bl	8010f2c <prvIsQueueEmpty>
 8010d50:	4603      	mov	r3, r0
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	f43f af6f 	beq.w	8010c36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010d58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	3730      	adds	r7, #48	; 0x30
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}
 8010d62:	bf00      	nop
 8010d64:	e000ed04 	.word	0xe000ed04

08010d68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b086      	sub	sp, #24
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	60f8      	str	r0, [r7, #12]
 8010d70:	60b9      	str	r1, [r7, #8]
 8010d72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010d74:	2300      	movs	r3, #0
 8010d76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d10d      	bne.n	8010da2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d14d      	bne.n	8010e2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	689b      	ldr	r3, [r3, #8]
 8010d92:	4618      	mov	r0, r3
 8010d94:	f000 ffbc 	bl	8011d10 <xTaskPriorityDisinherit>
 8010d98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	609a      	str	r2, [r3, #8]
 8010da0:	e043      	b.n	8010e2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d119      	bne.n	8010ddc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	6858      	ldr	r0, [r3, #4]
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010db0:	461a      	mov	r2, r3
 8010db2:	68b9      	ldr	r1, [r7, #8]
 8010db4:	f002 fd60 	bl	8013878 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	685a      	ldr	r2, [r3, #4]
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dc0:	441a      	add	r2, r3
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	685a      	ldr	r2, [r3, #4]
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	689b      	ldr	r3, [r3, #8]
 8010dce:	429a      	cmp	r2, r3
 8010dd0:	d32b      	bcc.n	8010e2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	681a      	ldr	r2, [r3, #0]
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	605a      	str	r2, [r3, #4]
 8010dda:	e026      	b.n	8010e2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	68d8      	ldr	r0, [r3, #12]
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010de4:	461a      	mov	r2, r3
 8010de6:	68b9      	ldr	r1, [r7, #8]
 8010de8:	f002 fd46 	bl	8013878 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	68da      	ldr	r2, [r3, #12]
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010df4:	425b      	negs	r3, r3
 8010df6:	441a      	add	r2, r3
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	68da      	ldr	r2, [r3, #12]
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	429a      	cmp	r2, r3
 8010e06:	d207      	bcs.n	8010e18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	689a      	ldr	r2, [r3, #8]
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e10:	425b      	negs	r3, r3
 8010e12:	441a      	add	r2, r3
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	2b02      	cmp	r3, #2
 8010e1c:	d105      	bne.n	8010e2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e1e:	693b      	ldr	r3, [r7, #16]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d002      	beq.n	8010e2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010e24:	693b      	ldr	r3, [r7, #16]
 8010e26:	3b01      	subs	r3, #1
 8010e28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	1c5a      	adds	r2, r3, #1
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010e32:	697b      	ldr	r3, [r7, #20]
}
 8010e34:	4618      	mov	r0, r3
 8010e36:	3718      	adds	r7, #24
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	bd80      	pop	{r7, pc}

08010e3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b082      	sub	sp, #8
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	6078      	str	r0, [r7, #4]
 8010e44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d018      	beq.n	8010e80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	68da      	ldr	r2, [r3, #12]
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e56:	441a      	add	r2, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	68da      	ldr	r2, [r3, #12]
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	689b      	ldr	r3, [r3, #8]
 8010e64:	429a      	cmp	r2, r3
 8010e66:	d303      	bcc.n	8010e70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	68d9      	ldr	r1, [r3, #12]
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e78:	461a      	mov	r2, r3
 8010e7a:	6838      	ldr	r0, [r7, #0]
 8010e7c:	f002 fcfc 	bl	8013878 <memcpy>
	}
}
 8010e80:	bf00      	nop
 8010e82:	3708      	adds	r7, #8
 8010e84:	46bd      	mov	sp, r7
 8010e86:	bd80      	pop	{r7, pc}

08010e88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b084      	sub	sp, #16
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010e90:	f001 fc78 	bl	8012784 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010e9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010e9c:	e011      	b.n	8010ec2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d012      	beq.n	8010ecc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	3324      	adds	r3, #36	; 0x24
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f000 fd50 	bl	8011950 <xTaskRemoveFromEventList>
 8010eb0:	4603      	mov	r3, r0
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d001      	beq.n	8010eba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010eb6:	f000 fe27 	bl	8011b08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010eba:	7bfb      	ldrb	r3, [r7, #15]
 8010ebc:	3b01      	subs	r3, #1
 8010ebe:	b2db      	uxtb	r3, r3
 8010ec0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	dce9      	bgt.n	8010e9e <prvUnlockQueue+0x16>
 8010eca:	e000      	b.n	8010ece <prvUnlockQueue+0x46>
					break;
 8010ecc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	22ff      	movs	r2, #255	; 0xff
 8010ed2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010ed6:	f001 fc85 	bl	80127e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010eda:	f001 fc53 	bl	8012784 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ee4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010ee6:	e011      	b.n	8010f0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	691b      	ldr	r3, [r3, #16]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d012      	beq.n	8010f16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	3310      	adds	r3, #16
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f000 fd2b 	bl	8011950 <xTaskRemoveFromEventList>
 8010efa:	4603      	mov	r3, r0
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d001      	beq.n	8010f04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010f00:	f000 fe02 	bl	8011b08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010f04:	7bbb      	ldrb	r3, [r7, #14]
 8010f06:	3b01      	subs	r3, #1
 8010f08:	b2db      	uxtb	r3, r3
 8010f0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010f0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	dce9      	bgt.n	8010ee8 <prvUnlockQueue+0x60>
 8010f14:	e000      	b.n	8010f18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010f16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	22ff      	movs	r2, #255	; 0xff
 8010f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010f20:	f001 fc60 	bl	80127e4 <vPortExitCritical>
}
 8010f24:	bf00      	nop
 8010f26:	3710      	adds	r7, #16
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bd80      	pop	{r7, pc}

08010f2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	b084      	sub	sp, #16
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010f34:	f001 fc26 	bl	8012784 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d102      	bne.n	8010f46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010f40:	2301      	movs	r3, #1
 8010f42:	60fb      	str	r3, [r7, #12]
 8010f44:	e001      	b.n	8010f4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010f46:	2300      	movs	r3, #0
 8010f48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010f4a:	f001 fc4b 	bl	80127e4 <vPortExitCritical>

	return xReturn;
 8010f4e:	68fb      	ldr	r3, [r7, #12]
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3710      	adds	r7, #16
 8010f54:	46bd      	mov	sp, r7
 8010f56:	bd80      	pop	{r7, pc}

08010f58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b084      	sub	sp, #16
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010f60:	f001 fc10 	bl	8012784 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f6c:	429a      	cmp	r2, r3
 8010f6e:	d102      	bne.n	8010f76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010f70:	2301      	movs	r3, #1
 8010f72:	60fb      	str	r3, [r7, #12]
 8010f74:	e001      	b.n	8010f7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010f76:	2300      	movs	r3, #0
 8010f78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010f7a:	f001 fc33 	bl	80127e4 <vPortExitCritical>

	return xReturn;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
}
 8010f80:	4618      	mov	r0, r3
 8010f82:	3710      	adds	r7, #16
 8010f84:	46bd      	mov	sp, r7
 8010f86:	bd80      	pop	{r7, pc}

08010f88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010f88:	b480      	push	{r7}
 8010f8a:	b085      	sub	sp, #20
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
 8010f90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f92:	2300      	movs	r3, #0
 8010f94:	60fb      	str	r3, [r7, #12]
 8010f96:	e014      	b.n	8010fc2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010f98:	4a0f      	ldr	r2, [pc, #60]	; (8010fd8 <vQueueAddToRegistry+0x50>)
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d10b      	bne.n	8010fbc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010fa4:	490c      	ldr	r1, [pc, #48]	; (8010fd8 <vQueueAddToRegistry+0x50>)
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	683a      	ldr	r2, [r7, #0]
 8010faa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010fae:	4a0a      	ldr	r2, [pc, #40]	; (8010fd8 <vQueueAddToRegistry+0x50>)
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	00db      	lsls	r3, r3, #3
 8010fb4:	4413      	add	r3, r2
 8010fb6:	687a      	ldr	r2, [r7, #4]
 8010fb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010fba:	e006      	b.n	8010fca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	3301      	adds	r3, #1
 8010fc0:	60fb      	str	r3, [r7, #12]
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	2b07      	cmp	r3, #7
 8010fc6:	d9e7      	bls.n	8010f98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010fc8:	bf00      	nop
 8010fca:	bf00      	nop
 8010fcc:	3714      	adds	r7, #20
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd4:	4770      	bx	lr
 8010fd6:	bf00      	nop
 8010fd8:	200018a0 	.word	0x200018a0

08010fdc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b086      	sub	sp, #24
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	60f8      	str	r0, [r7, #12]
 8010fe4:	60b9      	str	r1, [r7, #8]
 8010fe6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010fec:	f001 fbca 	bl	8012784 <vPortEnterCritical>
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ff6:	b25b      	sxtb	r3, r3
 8010ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ffc:	d103      	bne.n	8011006 <vQueueWaitForMessageRestricted+0x2a>
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	2200      	movs	r2, #0
 8011002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801100c:	b25b      	sxtb	r3, r3
 801100e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011012:	d103      	bne.n	801101c <vQueueWaitForMessageRestricted+0x40>
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	2200      	movs	r2, #0
 8011018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801101c:	f001 fbe2 	bl	80127e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011020:	697b      	ldr	r3, [r7, #20]
 8011022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011024:	2b00      	cmp	r3, #0
 8011026:	d106      	bne.n	8011036 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	3324      	adds	r3, #36	; 0x24
 801102c:	687a      	ldr	r2, [r7, #4]
 801102e:	68b9      	ldr	r1, [r7, #8]
 8011030:	4618      	mov	r0, r3
 8011032:	f000 fc61 	bl	80118f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011036:	6978      	ldr	r0, [r7, #20]
 8011038:	f7ff ff26 	bl	8010e88 <prvUnlockQueue>
	}
 801103c:	bf00      	nop
 801103e:	3718      	adds	r7, #24
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}

08011044 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011044:	b580      	push	{r7, lr}
 8011046:	b08e      	sub	sp, #56	; 0x38
 8011048:	af04      	add	r7, sp, #16
 801104a:	60f8      	str	r0, [r7, #12]
 801104c:	60b9      	str	r1, [r7, #8]
 801104e:	607a      	str	r2, [r7, #4]
 8011050:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011054:	2b00      	cmp	r3, #0
 8011056:	d10a      	bne.n	801106e <xTaskCreateStatic+0x2a>
	__asm volatile
 8011058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801105c:	f383 8811 	msr	BASEPRI, r3
 8011060:	f3bf 8f6f 	isb	sy
 8011064:	f3bf 8f4f 	dsb	sy
 8011068:	623b      	str	r3, [r7, #32]
}
 801106a:	bf00      	nop
 801106c:	e7fe      	b.n	801106c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801106e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011070:	2b00      	cmp	r3, #0
 8011072:	d10a      	bne.n	801108a <xTaskCreateStatic+0x46>
	__asm volatile
 8011074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011078:	f383 8811 	msr	BASEPRI, r3
 801107c:	f3bf 8f6f 	isb	sy
 8011080:	f3bf 8f4f 	dsb	sy
 8011084:	61fb      	str	r3, [r7, #28]
}
 8011086:	bf00      	nop
 8011088:	e7fe      	b.n	8011088 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801108a:	23bc      	movs	r3, #188	; 0xbc
 801108c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801108e:	693b      	ldr	r3, [r7, #16]
 8011090:	2bbc      	cmp	r3, #188	; 0xbc
 8011092:	d00a      	beq.n	80110aa <xTaskCreateStatic+0x66>
	__asm volatile
 8011094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011098:	f383 8811 	msr	BASEPRI, r3
 801109c:	f3bf 8f6f 	isb	sy
 80110a0:	f3bf 8f4f 	dsb	sy
 80110a4:	61bb      	str	r3, [r7, #24]
}
 80110a6:	bf00      	nop
 80110a8:	e7fe      	b.n	80110a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80110aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80110ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d01e      	beq.n	80110f0 <xTaskCreateStatic+0xac>
 80110b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d01b      	beq.n	80110f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80110b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80110bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80110c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80110c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110c4:	2202      	movs	r2, #2
 80110c6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80110ca:	2300      	movs	r3, #0
 80110cc:	9303      	str	r3, [sp, #12]
 80110ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110d0:	9302      	str	r3, [sp, #8]
 80110d2:	f107 0314 	add.w	r3, r7, #20
 80110d6:	9301      	str	r3, [sp, #4]
 80110d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110da:	9300      	str	r3, [sp, #0]
 80110dc:	683b      	ldr	r3, [r7, #0]
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	68b9      	ldr	r1, [r7, #8]
 80110e2:	68f8      	ldr	r0, [r7, #12]
 80110e4:	f000 f850 	bl	8011188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80110e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80110ea:	f000 f8f3 	bl	80112d4 <prvAddNewTaskToReadyList>
 80110ee:	e001      	b.n	80110f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80110f0:	2300      	movs	r3, #0
 80110f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80110f4:	697b      	ldr	r3, [r7, #20]
	}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3728      	adds	r7, #40	; 0x28
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}

080110fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80110fe:	b580      	push	{r7, lr}
 8011100:	b08c      	sub	sp, #48	; 0x30
 8011102:	af04      	add	r7, sp, #16
 8011104:	60f8      	str	r0, [r7, #12]
 8011106:	60b9      	str	r1, [r7, #8]
 8011108:	603b      	str	r3, [r7, #0]
 801110a:	4613      	mov	r3, r2
 801110c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801110e:	88fb      	ldrh	r3, [r7, #6]
 8011110:	009b      	lsls	r3, r3, #2
 8011112:	4618      	mov	r0, r3
 8011114:	f001 fc58 	bl	80129c8 <pvPortMalloc>
 8011118:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801111a:	697b      	ldr	r3, [r7, #20]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d00e      	beq.n	801113e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011120:	20bc      	movs	r0, #188	; 0xbc
 8011122:	f001 fc51 	bl	80129c8 <pvPortMalloc>
 8011126:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011128:	69fb      	ldr	r3, [r7, #28]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d003      	beq.n	8011136 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801112e:	69fb      	ldr	r3, [r7, #28]
 8011130:	697a      	ldr	r2, [r7, #20]
 8011132:	631a      	str	r2, [r3, #48]	; 0x30
 8011134:	e005      	b.n	8011142 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011136:	6978      	ldr	r0, [r7, #20]
 8011138:	f001 fd12 	bl	8012b60 <vPortFree>
 801113c:	e001      	b.n	8011142 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801113e:	2300      	movs	r3, #0
 8011140:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011142:	69fb      	ldr	r3, [r7, #28]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d017      	beq.n	8011178 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011148:	69fb      	ldr	r3, [r7, #28]
 801114a:	2200      	movs	r2, #0
 801114c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011150:	88fa      	ldrh	r2, [r7, #6]
 8011152:	2300      	movs	r3, #0
 8011154:	9303      	str	r3, [sp, #12]
 8011156:	69fb      	ldr	r3, [r7, #28]
 8011158:	9302      	str	r3, [sp, #8]
 801115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115c:	9301      	str	r3, [sp, #4]
 801115e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011160:	9300      	str	r3, [sp, #0]
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	68b9      	ldr	r1, [r7, #8]
 8011166:	68f8      	ldr	r0, [r7, #12]
 8011168:	f000 f80e 	bl	8011188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801116c:	69f8      	ldr	r0, [r7, #28]
 801116e:	f000 f8b1 	bl	80112d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011172:	2301      	movs	r3, #1
 8011174:	61bb      	str	r3, [r7, #24]
 8011176:	e002      	b.n	801117e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011178:	f04f 33ff 	mov.w	r3, #4294967295
 801117c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801117e:	69bb      	ldr	r3, [r7, #24]
	}
 8011180:	4618      	mov	r0, r3
 8011182:	3720      	adds	r7, #32
 8011184:	46bd      	mov	sp, r7
 8011186:	bd80      	pop	{r7, pc}

08011188 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b088      	sub	sp, #32
 801118c:	af00      	add	r7, sp, #0
 801118e:	60f8      	str	r0, [r7, #12]
 8011190:	60b9      	str	r1, [r7, #8]
 8011192:	607a      	str	r2, [r7, #4]
 8011194:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011198:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	009b      	lsls	r3, r3, #2
 801119e:	461a      	mov	r2, r3
 80111a0:	21a5      	movs	r1, #165	; 0xa5
 80111a2:	f002 fb91 	bl	80138c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80111a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80111b0:	3b01      	subs	r3, #1
 80111b2:	009b      	lsls	r3, r3, #2
 80111b4:	4413      	add	r3, r2
 80111b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80111b8:	69bb      	ldr	r3, [r7, #24]
 80111ba:	f023 0307 	bic.w	r3, r3, #7
 80111be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80111c0:	69bb      	ldr	r3, [r7, #24]
 80111c2:	f003 0307 	and.w	r3, r3, #7
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d00a      	beq.n	80111e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80111ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111ce:	f383 8811 	msr	BASEPRI, r3
 80111d2:	f3bf 8f6f 	isb	sy
 80111d6:	f3bf 8f4f 	dsb	sy
 80111da:	617b      	str	r3, [r7, #20]
}
 80111dc:	bf00      	nop
 80111de:	e7fe      	b.n	80111de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80111e0:	68bb      	ldr	r3, [r7, #8]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d01f      	beq.n	8011226 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80111e6:	2300      	movs	r3, #0
 80111e8:	61fb      	str	r3, [r7, #28]
 80111ea:	e012      	b.n	8011212 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80111ec:	68ba      	ldr	r2, [r7, #8]
 80111ee:	69fb      	ldr	r3, [r7, #28]
 80111f0:	4413      	add	r3, r2
 80111f2:	7819      	ldrb	r1, [r3, #0]
 80111f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80111f6:	69fb      	ldr	r3, [r7, #28]
 80111f8:	4413      	add	r3, r2
 80111fa:	3334      	adds	r3, #52	; 0x34
 80111fc:	460a      	mov	r2, r1
 80111fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011200:	68ba      	ldr	r2, [r7, #8]
 8011202:	69fb      	ldr	r3, [r7, #28]
 8011204:	4413      	add	r3, r2
 8011206:	781b      	ldrb	r3, [r3, #0]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d006      	beq.n	801121a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801120c:	69fb      	ldr	r3, [r7, #28]
 801120e:	3301      	adds	r3, #1
 8011210:	61fb      	str	r3, [r7, #28]
 8011212:	69fb      	ldr	r3, [r7, #28]
 8011214:	2b0f      	cmp	r3, #15
 8011216:	d9e9      	bls.n	80111ec <prvInitialiseNewTask+0x64>
 8011218:	e000      	b.n	801121c <prvInitialiseNewTask+0x94>
			{
				break;
 801121a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801121c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801121e:	2200      	movs	r2, #0
 8011220:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011224:	e003      	b.n	801122e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011228:	2200      	movs	r2, #0
 801122a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801122e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011230:	2b37      	cmp	r3, #55	; 0x37
 8011232:	d901      	bls.n	8011238 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011234:	2337      	movs	r3, #55	; 0x37
 8011236:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801123a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801123c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801123e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011242:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011246:	2200      	movs	r2, #0
 8011248:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801124a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801124c:	3304      	adds	r3, #4
 801124e:	4618      	mov	r0, r3
 8011250:	f7ff f978 	bl	8010544 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011256:	3318      	adds	r3, #24
 8011258:	4618      	mov	r0, r3
 801125a:	f7ff f973 	bl	8010544 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801125e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011262:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011266:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801126a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801126c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801126e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011272:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011276:	2200      	movs	r2, #0
 8011278:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801127c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801127e:	2200      	movs	r2, #0
 8011280:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8011284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011286:	3354      	adds	r3, #84	; 0x54
 8011288:	2260      	movs	r2, #96	; 0x60
 801128a:	2100      	movs	r1, #0
 801128c:	4618      	mov	r0, r3
 801128e:	f002 fb1b 	bl	80138c8 <memset>
 8011292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011294:	4a0c      	ldr	r2, [pc, #48]	; (80112c8 <prvInitialiseNewTask+0x140>)
 8011296:	659a      	str	r2, [r3, #88]	; 0x58
 8011298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801129a:	4a0c      	ldr	r2, [pc, #48]	; (80112cc <prvInitialiseNewTask+0x144>)
 801129c:	65da      	str	r2, [r3, #92]	; 0x5c
 801129e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112a0:	4a0b      	ldr	r2, [pc, #44]	; (80112d0 <prvInitialiseNewTask+0x148>)
 80112a2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80112a4:	683a      	ldr	r2, [r7, #0]
 80112a6:	68f9      	ldr	r1, [r7, #12]
 80112a8:	69b8      	ldr	r0, [r7, #24]
 80112aa:	f001 f941 	bl	8012530 <pxPortInitialiseStack>
 80112ae:	4602      	mov	r2, r0
 80112b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80112b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d002      	beq.n	80112c0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80112ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80112be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80112c0:	bf00      	nop
 80112c2:	3720      	adds	r7, #32
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bd80      	pop	{r7, pc}
 80112c8:	080160ac 	.word	0x080160ac
 80112cc:	080160cc 	.word	0x080160cc
 80112d0:	0801608c 	.word	0x0801608c

080112d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b082      	sub	sp, #8
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80112dc:	f001 fa52 	bl	8012784 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80112e0:	4b2d      	ldr	r3, [pc, #180]	; (8011398 <prvAddNewTaskToReadyList+0xc4>)
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	3301      	adds	r3, #1
 80112e6:	4a2c      	ldr	r2, [pc, #176]	; (8011398 <prvAddNewTaskToReadyList+0xc4>)
 80112e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80112ea:	4b2c      	ldr	r3, [pc, #176]	; (801139c <prvAddNewTaskToReadyList+0xc8>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d109      	bne.n	8011306 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80112f2:	4a2a      	ldr	r2, [pc, #168]	; (801139c <prvAddNewTaskToReadyList+0xc8>)
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80112f8:	4b27      	ldr	r3, [pc, #156]	; (8011398 <prvAddNewTaskToReadyList+0xc4>)
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	2b01      	cmp	r3, #1
 80112fe:	d110      	bne.n	8011322 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011300:	f000 fc26 	bl	8011b50 <prvInitialiseTaskLists>
 8011304:	e00d      	b.n	8011322 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011306:	4b26      	ldr	r3, [pc, #152]	; (80113a0 <prvAddNewTaskToReadyList+0xcc>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d109      	bne.n	8011322 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801130e:	4b23      	ldr	r3, [pc, #140]	; (801139c <prvAddNewTaskToReadyList+0xc8>)
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011318:	429a      	cmp	r2, r3
 801131a:	d802      	bhi.n	8011322 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801131c:	4a1f      	ldr	r2, [pc, #124]	; (801139c <prvAddNewTaskToReadyList+0xc8>)
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011322:	4b20      	ldr	r3, [pc, #128]	; (80113a4 <prvAddNewTaskToReadyList+0xd0>)
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	3301      	adds	r3, #1
 8011328:	4a1e      	ldr	r2, [pc, #120]	; (80113a4 <prvAddNewTaskToReadyList+0xd0>)
 801132a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801132c:	4b1d      	ldr	r3, [pc, #116]	; (80113a4 <prvAddNewTaskToReadyList+0xd0>)
 801132e:	681a      	ldr	r2, [r3, #0]
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011338:	4b1b      	ldr	r3, [pc, #108]	; (80113a8 <prvAddNewTaskToReadyList+0xd4>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	429a      	cmp	r2, r3
 801133e:	d903      	bls.n	8011348 <prvAddNewTaskToReadyList+0x74>
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011344:	4a18      	ldr	r2, [pc, #96]	; (80113a8 <prvAddNewTaskToReadyList+0xd4>)
 8011346:	6013      	str	r3, [r2, #0]
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801134c:	4613      	mov	r3, r2
 801134e:	009b      	lsls	r3, r3, #2
 8011350:	4413      	add	r3, r2
 8011352:	009b      	lsls	r3, r3, #2
 8011354:	4a15      	ldr	r2, [pc, #84]	; (80113ac <prvAddNewTaskToReadyList+0xd8>)
 8011356:	441a      	add	r2, r3
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	3304      	adds	r3, #4
 801135c:	4619      	mov	r1, r3
 801135e:	4610      	mov	r0, r2
 8011360:	f7ff f8fd 	bl	801055e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011364:	f001 fa3e 	bl	80127e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011368:	4b0d      	ldr	r3, [pc, #52]	; (80113a0 <prvAddNewTaskToReadyList+0xcc>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d00e      	beq.n	801138e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011370:	4b0a      	ldr	r3, [pc, #40]	; (801139c <prvAddNewTaskToReadyList+0xc8>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801137a:	429a      	cmp	r2, r3
 801137c:	d207      	bcs.n	801138e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801137e:	4b0c      	ldr	r3, [pc, #48]	; (80113b0 <prvAddNewTaskToReadyList+0xdc>)
 8011380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011384:	601a      	str	r2, [r3, #0]
 8011386:	f3bf 8f4f 	dsb	sy
 801138a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801138e:	bf00      	nop
 8011390:	3708      	adds	r7, #8
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
 8011396:	bf00      	nop
 8011398:	20001db4 	.word	0x20001db4
 801139c:	200018e0 	.word	0x200018e0
 80113a0:	20001dc0 	.word	0x20001dc0
 80113a4:	20001dd0 	.word	0x20001dd0
 80113a8:	20001dbc 	.word	0x20001dbc
 80113ac:	200018e4 	.word	0x200018e4
 80113b0:	e000ed04 	.word	0xe000ed04

080113b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b084      	sub	sp, #16
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80113bc:	2300      	movs	r3, #0
 80113be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d017      	beq.n	80113f6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80113c6:	4b13      	ldr	r3, [pc, #76]	; (8011414 <vTaskDelay+0x60>)
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d00a      	beq.n	80113e4 <vTaskDelay+0x30>
	__asm volatile
 80113ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113d2:	f383 8811 	msr	BASEPRI, r3
 80113d6:	f3bf 8f6f 	isb	sy
 80113da:	f3bf 8f4f 	dsb	sy
 80113de:	60bb      	str	r3, [r7, #8]
}
 80113e0:	bf00      	nop
 80113e2:	e7fe      	b.n	80113e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80113e4:	f000 f88a 	bl	80114fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80113e8:	2100      	movs	r1, #0
 80113ea:	6878      	ldr	r0, [r7, #4]
 80113ec:	f000 fcfe 	bl	8011dec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80113f0:	f000 f892 	bl	8011518 <xTaskResumeAll>
 80113f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d107      	bne.n	801140c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80113fc:	4b06      	ldr	r3, [pc, #24]	; (8011418 <vTaskDelay+0x64>)
 80113fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011402:	601a      	str	r2, [r3, #0]
 8011404:	f3bf 8f4f 	dsb	sy
 8011408:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801140c:	bf00      	nop
 801140e:	3710      	adds	r7, #16
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}
 8011414:	20001ddc 	.word	0x20001ddc
 8011418:	e000ed04 	.word	0xe000ed04

0801141c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b08a      	sub	sp, #40	; 0x28
 8011420:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011422:	2300      	movs	r3, #0
 8011424:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011426:	2300      	movs	r3, #0
 8011428:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801142a:	463a      	mov	r2, r7
 801142c:	1d39      	adds	r1, r7, #4
 801142e:	f107 0308 	add.w	r3, r7, #8
 8011432:	4618      	mov	r0, r3
 8011434:	f7ff f832 	bl	801049c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011438:	6839      	ldr	r1, [r7, #0]
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	68ba      	ldr	r2, [r7, #8]
 801143e:	9202      	str	r2, [sp, #8]
 8011440:	9301      	str	r3, [sp, #4]
 8011442:	2300      	movs	r3, #0
 8011444:	9300      	str	r3, [sp, #0]
 8011446:	2300      	movs	r3, #0
 8011448:	460a      	mov	r2, r1
 801144a:	4924      	ldr	r1, [pc, #144]	; (80114dc <vTaskStartScheduler+0xc0>)
 801144c:	4824      	ldr	r0, [pc, #144]	; (80114e0 <vTaskStartScheduler+0xc4>)
 801144e:	f7ff fdf9 	bl	8011044 <xTaskCreateStatic>
 8011452:	4603      	mov	r3, r0
 8011454:	4a23      	ldr	r2, [pc, #140]	; (80114e4 <vTaskStartScheduler+0xc8>)
 8011456:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011458:	4b22      	ldr	r3, [pc, #136]	; (80114e4 <vTaskStartScheduler+0xc8>)
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d002      	beq.n	8011466 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011460:	2301      	movs	r3, #1
 8011462:	617b      	str	r3, [r7, #20]
 8011464:	e001      	b.n	801146a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011466:	2300      	movs	r3, #0
 8011468:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801146a:	697b      	ldr	r3, [r7, #20]
 801146c:	2b01      	cmp	r3, #1
 801146e:	d102      	bne.n	8011476 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011470:	f000 fd10 	bl	8011e94 <xTimerCreateTimerTask>
 8011474:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011476:	697b      	ldr	r3, [r7, #20]
 8011478:	2b01      	cmp	r3, #1
 801147a:	d11b      	bne.n	80114b4 <vTaskStartScheduler+0x98>
	__asm volatile
 801147c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011480:	f383 8811 	msr	BASEPRI, r3
 8011484:	f3bf 8f6f 	isb	sy
 8011488:	f3bf 8f4f 	dsb	sy
 801148c:	613b      	str	r3, [r7, #16]
}
 801148e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011490:	4b15      	ldr	r3, [pc, #84]	; (80114e8 <vTaskStartScheduler+0xcc>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	3354      	adds	r3, #84	; 0x54
 8011496:	4a15      	ldr	r2, [pc, #84]	; (80114ec <vTaskStartScheduler+0xd0>)
 8011498:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801149a:	4b15      	ldr	r3, [pc, #84]	; (80114f0 <vTaskStartScheduler+0xd4>)
 801149c:	f04f 32ff 	mov.w	r2, #4294967295
 80114a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80114a2:	4b14      	ldr	r3, [pc, #80]	; (80114f4 <vTaskStartScheduler+0xd8>)
 80114a4:	2201      	movs	r2, #1
 80114a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80114a8:	4b13      	ldr	r3, [pc, #76]	; (80114f8 <vTaskStartScheduler+0xdc>)
 80114aa:	2200      	movs	r2, #0
 80114ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80114ae:	f001 f8c7 	bl	8012640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80114b2:	e00e      	b.n	80114d2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80114b4:	697b      	ldr	r3, [r7, #20]
 80114b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114ba:	d10a      	bne.n	80114d2 <vTaskStartScheduler+0xb6>
	__asm volatile
 80114bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114c0:	f383 8811 	msr	BASEPRI, r3
 80114c4:	f3bf 8f6f 	isb	sy
 80114c8:	f3bf 8f4f 	dsb	sy
 80114cc:	60fb      	str	r3, [r7, #12]
}
 80114ce:	bf00      	nop
 80114d0:	e7fe      	b.n	80114d0 <vTaskStartScheduler+0xb4>
}
 80114d2:	bf00      	nop
 80114d4:	3718      	adds	r7, #24
 80114d6:	46bd      	mov	sp, r7
 80114d8:	bd80      	pop	{r7, pc}
 80114da:	bf00      	nop
 80114dc:	08015d34 	.word	0x08015d34
 80114e0:	08011b21 	.word	0x08011b21
 80114e4:	20001dd8 	.word	0x20001dd8
 80114e8:	200018e0 	.word	0x200018e0
 80114ec:	20000248 	.word	0x20000248
 80114f0:	20001dd4 	.word	0x20001dd4
 80114f4:	20001dc0 	.word	0x20001dc0
 80114f8:	20001db8 	.word	0x20001db8

080114fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80114fc:	b480      	push	{r7}
 80114fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011500:	4b04      	ldr	r3, [pc, #16]	; (8011514 <vTaskSuspendAll+0x18>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	3301      	adds	r3, #1
 8011506:	4a03      	ldr	r2, [pc, #12]	; (8011514 <vTaskSuspendAll+0x18>)
 8011508:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801150a:	bf00      	nop
 801150c:	46bd      	mov	sp, r7
 801150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011512:	4770      	bx	lr
 8011514:	20001ddc 	.word	0x20001ddc

08011518 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b084      	sub	sp, #16
 801151c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801151e:	2300      	movs	r3, #0
 8011520:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011522:	2300      	movs	r3, #0
 8011524:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011526:	4b42      	ldr	r3, [pc, #264]	; (8011630 <xTaskResumeAll+0x118>)
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	2b00      	cmp	r3, #0
 801152c:	d10a      	bne.n	8011544 <xTaskResumeAll+0x2c>
	__asm volatile
 801152e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011532:	f383 8811 	msr	BASEPRI, r3
 8011536:	f3bf 8f6f 	isb	sy
 801153a:	f3bf 8f4f 	dsb	sy
 801153e:	603b      	str	r3, [r7, #0]
}
 8011540:	bf00      	nop
 8011542:	e7fe      	b.n	8011542 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011544:	f001 f91e 	bl	8012784 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011548:	4b39      	ldr	r3, [pc, #228]	; (8011630 <xTaskResumeAll+0x118>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	3b01      	subs	r3, #1
 801154e:	4a38      	ldr	r2, [pc, #224]	; (8011630 <xTaskResumeAll+0x118>)
 8011550:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011552:	4b37      	ldr	r3, [pc, #220]	; (8011630 <xTaskResumeAll+0x118>)
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d162      	bne.n	8011620 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801155a:	4b36      	ldr	r3, [pc, #216]	; (8011634 <xTaskResumeAll+0x11c>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d05e      	beq.n	8011620 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011562:	e02f      	b.n	80115c4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011564:	4b34      	ldr	r3, [pc, #208]	; (8011638 <xTaskResumeAll+0x120>)
 8011566:	68db      	ldr	r3, [r3, #12]
 8011568:	68db      	ldr	r3, [r3, #12]
 801156a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	3318      	adds	r3, #24
 8011570:	4618      	mov	r0, r3
 8011572:	f7ff f851 	bl	8010618 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	3304      	adds	r3, #4
 801157a:	4618      	mov	r0, r3
 801157c:	f7ff f84c 	bl	8010618 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011584:	4b2d      	ldr	r3, [pc, #180]	; (801163c <xTaskResumeAll+0x124>)
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	429a      	cmp	r2, r3
 801158a:	d903      	bls.n	8011594 <xTaskResumeAll+0x7c>
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011590:	4a2a      	ldr	r2, [pc, #168]	; (801163c <xTaskResumeAll+0x124>)
 8011592:	6013      	str	r3, [r2, #0]
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011598:	4613      	mov	r3, r2
 801159a:	009b      	lsls	r3, r3, #2
 801159c:	4413      	add	r3, r2
 801159e:	009b      	lsls	r3, r3, #2
 80115a0:	4a27      	ldr	r2, [pc, #156]	; (8011640 <xTaskResumeAll+0x128>)
 80115a2:	441a      	add	r2, r3
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	3304      	adds	r3, #4
 80115a8:	4619      	mov	r1, r3
 80115aa:	4610      	mov	r0, r2
 80115ac:	f7fe ffd7 	bl	801055e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115b4:	4b23      	ldr	r3, [pc, #140]	; (8011644 <xTaskResumeAll+0x12c>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115ba:	429a      	cmp	r2, r3
 80115bc:	d302      	bcc.n	80115c4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80115be:	4b22      	ldr	r3, [pc, #136]	; (8011648 <xTaskResumeAll+0x130>)
 80115c0:	2201      	movs	r2, #1
 80115c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80115c4:	4b1c      	ldr	r3, [pc, #112]	; (8011638 <xTaskResumeAll+0x120>)
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d1cb      	bne.n	8011564 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d001      	beq.n	80115d6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80115d2:	f000 fb5f 	bl	8011c94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80115d6:	4b1d      	ldr	r3, [pc, #116]	; (801164c <xTaskResumeAll+0x134>)
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d010      	beq.n	8011604 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80115e2:	f000 f847 	bl	8011674 <xTaskIncrementTick>
 80115e6:	4603      	mov	r3, r0
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d002      	beq.n	80115f2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80115ec:	4b16      	ldr	r3, [pc, #88]	; (8011648 <xTaskResumeAll+0x130>)
 80115ee:	2201      	movs	r2, #1
 80115f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	3b01      	subs	r3, #1
 80115f6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d1f1      	bne.n	80115e2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80115fe:	4b13      	ldr	r3, [pc, #76]	; (801164c <xTaskResumeAll+0x134>)
 8011600:	2200      	movs	r2, #0
 8011602:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011604:	4b10      	ldr	r3, [pc, #64]	; (8011648 <xTaskResumeAll+0x130>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d009      	beq.n	8011620 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801160c:	2301      	movs	r3, #1
 801160e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011610:	4b0f      	ldr	r3, [pc, #60]	; (8011650 <xTaskResumeAll+0x138>)
 8011612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011616:	601a      	str	r2, [r3, #0]
 8011618:	f3bf 8f4f 	dsb	sy
 801161c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011620:	f001 f8e0 	bl	80127e4 <vPortExitCritical>

	return xAlreadyYielded;
 8011624:	68bb      	ldr	r3, [r7, #8]
}
 8011626:	4618      	mov	r0, r3
 8011628:	3710      	adds	r7, #16
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}
 801162e:	bf00      	nop
 8011630:	20001ddc 	.word	0x20001ddc
 8011634:	20001db4 	.word	0x20001db4
 8011638:	20001d74 	.word	0x20001d74
 801163c:	20001dbc 	.word	0x20001dbc
 8011640:	200018e4 	.word	0x200018e4
 8011644:	200018e0 	.word	0x200018e0
 8011648:	20001dc8 	.word	0x20001dc8
 801164c:	20001dc4 	.word	0x20001dc4
 8011650:	e000ed04 	.word	0xe000ed04

08011654 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011654:	b480      	push	{r7}
 8011656:	b083      	sub	sp, #12
 8011658:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801165a:	4b05      	ldr	r3, [pc, #20]	; (8011670 <xTaskGetTickCount+0x1c>)
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011660:	687b      	ldr	r3, [r7, #4]
}
 8011662:	4618      	mov	r0, r3
 8011664:	370c      	adds	r7, #12
 8011666:	46bd      	mov	sp, r7
 8011668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166c:	4770      	bx	lr
 801166e:	bf00      	nop
 8011670:	20001db8 	.word	0x20001db8

08011674 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b086      	sub	sp, #24
 8011678:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801167a:	2300      	movs	r3, #0
 801167c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801167e:	4b4f      	ldr	r3, [pc, #316]	; (80117bc <xTaskIncrementTick+0x148>)
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	2b00      	cmp	r3, #0
 8011684:	f040 808f 	bne.w	80117a6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011688:	4b4d      	ldr	r3, [pc, #308]	; (80117c0 <xTaskIncrementTick+0x14c>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	3301      	adds	r3, #1
 801168e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011690:	4a4b      	ldr	r2, [pc, #300]	; (80117c0 <xTaskIncrementTick+0x14c>)
 8011692:	693b      	ldr	r3, [r7, #16]
 8011694:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011696:	693b      	ldr	r3, [r7, #16]
 8011698:	2b00      	cmp	r3, #0
 801169a:	d120      	bne.n	80116de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801169c:	4b49      	ldr	r3, [pc, #292]	; (80117c4 <xTaskIncrementTick+0x150>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d00a      	beq.n	80116bc <xTaskIncrementTick+0x48>
	__asm volatile
 80116a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116aa:	f383 8811 	msr	BASEPRI, r3
 80116ae:	f3bf 8f6f 	isb	sy
 80116b2:	f3bf 8f4f 	dsb	sy
 80116b6:	603b      	str	r3, [r7, #0]
}
 80116b8:	bf00      	nop
 80116ba:	e7fe      	b.n	80116ba <xTaskIncrementTick+0x46>
 80116bc:	4b41      	ldr	r3, [pc, #260]	; (80117c4 <xTaskIncrementTick+0x150>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	60fb      	str	r3, [r7, #12]
 80116c2:	4b41      	ldr	r3, [pc, #260]	; (80117c8 <xTaskIncrementTick+0x154>)
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	4a3f      	ldr	r2, [pc, #252]	; (80117c4 <xTaskIncrementTick+0x150>)
 80116c8:	6013      	str	r3, [r2, #0]
 80116ca:	4a3f      	ldr	r2, [pc, #252]	; (80117c8 <xTaskIncrementTick+0x154>)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	6013      	str	r3, [r2, #0]
 80116d0:	4b3e      	ldr	r3, [pc, #248]	; (80117cc <xTaskIncrementTick+0x158>)
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	3301      	adds	r3, #1
 80116d6:	4a3d      	ldr	r2, [pc, #244]	; (80117cc <xTaskIncrementTick+0x158>)
 80116d8:	6013      	str	r3, [r2, #0]
 80116da:	f000 fadb 	bl	8011c94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80116de:	4b3c      	ldr	r3, [pc, #240]	; (80117d0 <xTaskIncrementTick+0x15c>)
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	693a      	ldr	r2, [r7, #16]
 80116e4:	429a      	cmp	r2, r3
 80116e6:	d349      	bcc.n	801177c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80116e8:	4b36      	ldr	r3, [pc, #216]	; (80117c4 <xTaskIncrementTick+0x150>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d104      	bne.n	80116fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80116f2:	4b37      	ldr	r3, [pc, #220]	; (80117d0 <xTaskIncrementTick+0x15c>)
 80116f4:	f04f 32ff 	mov.w	r2, #4294967295
 80116f8:	601a      	str	r2, [r3, #0]
					break;
 80116fa:	e03f      	b.n	801177c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116fc:	4b31      	ldr	r3, [pc, #196]	; (80117c4 <xTaskIncrementTick+0x150>)
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	68db      	ldr	r3, [r3, #12]
 8011702:	68db      	ldr	r3, [r3, #12]
 8011704:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011706:	68bb      	ldr	r3, [r7, #8]
 8011708:	685b      	ldr	r3, [r3, #4]
 801170a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801170c:	693a      	ldr	r2, [r7, #16]
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	429a      	cmp	r2, r3
 8011712:	d203      	bcs.n	801171c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011714:	4a2e      	ldr	r2, [pc, #184]	; (80117d0 <xTaskIncrementTick+0x15c>)
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801171a:	e02f      	b.n	801177c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801171c:	68bb      	ldr	r3, [r7, #8]
 801171e:	3304      	adds	r3, #4
 8011720:	4618      	mov	r0, r3
 8011722:	f7fe ff79 	bl	8010618 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801172a:	2b00      	cmp	r3, #0
 801172c:	d004      	beq.n	8011738 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	3318      	adds	r3, #24
 8011732:	4618      	mov	r0, r3
 8011734:	f7fe ff70 	bl	8010618 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801173c:	4b25      	ldr	r3, [pc, #148]	; (80117d4 <xTaskIncrementTick+0x160>)
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	429a      	cmp	r2, r3
 8011742:	d903      	bls.n	801174c <xTaskIncrementTick+0xd8>
 8011744:	68bb      	ldr	r3, [r7, #8]
 8011746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011748:	4a22      	ldr	r2, [pc, #136]	; (80117d4 <xTaskIncrementTick+0x160>)
 801174a:	6013      	str	r3, [r2, #0]
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011750:	4613      	mov	r3, r2
 8011752:	009b      	lsls	r3, r3, #2
 8011754:	4413      	add	r3, r2
 8011756:	009b      	lsls	r3, r3, #2
 8011758:	4a1f      	ldr	r2, [pc, #124]	; (80117d8 <xTaskIncrementTick+0x164>)
 801175a:	441a      	add	r2, r3
 801175c:	68bb      	ldr	r3, [r7, #8]
 801175e:	3304      	adds	r3, #4
 8011760:	4619      	mov	r1, r3
 8011762:	4610      	mov	r0, r2
 8011764:	f7fe fefb 	bl	801055e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801176c:	4b1b      	ldr	r3, [pc, #108]	; (80117dc <xTaskIncrementTick+0x168>)
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011772:	429a      	cmp	r2, r3
 8011774:	d3b8      	bcc.n	80116e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011776:	2301      	movs	r3, #1
 8011778:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801177a:	e7b5      	b.n	80116e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801177c:	4b17      	ldr	r3, [pc, #92]	; (80117dc <xTaskIncrementTick+0x168>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011782:	4915      	ldr	r1, [pc, #84]	; (80117d8 <xTaskIncrementTick+0x164>)
 8011784:	4613      	mov	r3, r2
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	4413      	add	r3, r2
 801178a:	009b      	lsls	r3, r3, #2
 801178c:	440b      	add	r3, r1
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	2b01      	cmp	r3, #1
 8011792:	d901      	bls.n	8011798 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011794:	2301      	movs	r3, #1
 8011796:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011798:	4b11      	ldr	r3, [pc, #68]	; (80117e0 <xTaskIncrementTick+0x16c>)
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d007      	beq.n	80117b0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80117a0:	2301      	movs	r3, #1
 80117a2:	617b      	str	r3, [r7, #20]
 80117a4:	e004      	b.n	80117b0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80117a6:	4b0f      	ldr	r3, [pc, #60]	; (80117e4 <xTaskIncrementTick+0x170>)
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	3301      	adds	r3, #1
 80117ac:	4a0d      	ldr	r2, [pc, #52]	; (80117e4 <xTaskIncrementTick+0x170>)
 80117ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80117b0:	697b      	ldr	r3, [r7, #20]
}
 80117b2:	4618      	mov	r0, r3
 80117b4:	3718      	adds	r7, #24
 80117b6:	46bd      	mov	sp, r7
 80117b8:	bd80      	pop	{r7, pc}
 80117ba:	bf00      	nop
 80117bc:	20001ddc 	.word	0x20001ddc
 80117c0:	20001db8 	.word	0x20001db8
 80117c4:	20001d6c 	.word	0x20001d6c
 80117c8:	20001d70 	.word	0x20001d70
 80117cc:	20001dcc 	.word	0x20001dcc
 80117d0:	20001dd4 	.word	0x20001dd4
 80117d4:	20001dbc 	.word	0x20001dbc
 80117d8:	200018e4 	.word	0x200018e4
 80117dc:	200018e0 	.word	0x200018e0
 80117e0:	20001dc8 	.word	0x20001dc8
 80117e4:	20001dc4 	.word	0x20001dc4

080117e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80117e8:	b480      	push	{r7}
 80117ea:	b085      	sub	sp, #20
 80117ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80117ee:	4b2a      	ldr	r3, [pc, #168]	; (8011898 <vTaskSwitchContext+0xb0>)
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d003      	beq.n	80117fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80117f6:	4b29      	ldr	r3, [pc, #164]	; (801189c <vTaskSwitchContext+0xb4>)
 80117f8:	2201      	movs	r2, #1
 80117fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80117fc:	e046      	b.n	801188c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80117fe:	4b27      	ldr	r3, [pc, #156]	; (801189c <vTaskSwitchContext+0xb4>)
 8011800:	2200      	movs	r2, #0
 8011802:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011804:	4b26      	ldr	r3, [pc, #152]	; (80118a0 <vTaskSwitchContext+0xb8>)
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	60fb      	str	r3, [r7, #12]
 801180a:	e010      	b.n	801182e <vTaskSwitchContext+0x46>
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d10a      	bne.n	8011828 <vTaskSwitchContext+0x40>
	__asm volatile
 8011812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011816:	f383 8811 	msr	BASEPRI, r3
 801181a:	f3bf 8f6f 	isb	sy
 801181e:	f3bf 8f4f 	dsb	sy
 8011822:	607b      	str	r3, [r7, #4]
}
 8011824:	bf00      	nop
 8011826:	e7fe      	b.n	8011826 <vTaskSwitchContext+0x3e>
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	3b01      	subs	r3, #1
 801182c:	60fb      	str	r3, [r7, #12]
 801182e:	491d      	ldr	r1, [pc, #116]	; (80118a4 <vTaskSwitchContext+0xbc>)
 8011830:	68fa      	ldr	r2, [r7, #12]
 8011832:	4613      	mov	r3, r2
 8011834:	009b      	lsls	r3, r3, #2
 8011836:	4413      	add	r3, r2
 8011838:	009b      	lsls	r3, r3, #2
 801183a:	440b      	add	r3, r1
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	2b00      	cmp	r3, #0
 8011840:	d0e4      	beq.n	801180c <vTaskSwitchContext+0x24>
 8011842:	68fa      	ldr	r2, [r7, #12]
 8011844:	4613      	mov	r3, r2
 8011846:	009b      	lsls	r3, r3, #2
 8011848:	4413      	add	r3, r2
 801184a:	009b      	lsls	r3, r3, #2
 801184c:	4a15      	ldr	r2, [pc, #84]	; (80118a4 <vTaskSwitchContext+0xbc>)
 801184e:	4413      	add	r3, r2
 8011850:	60bb      	str	r3, [r7, #8]
 8011852:	68bb      	ldr	r3, [r7, #8]
 8011854:	685b      	ldr	r3, [r3, #4]
 8011856:	685a      	ldr	r2, [r3, #4]
 8011858:	68bb      	ldr	r3, [r7, #8]
 801185a:	605a      	str	r2, [r3, #4]
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	685a      	ldr	r2, [r3, #4]
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	3308      	adds	r3, #8
 8011864:	429a      	cmp	r2, r3
 8011866:	d104      	bne.n	8011872 <vTaskSwitchContext+0x8a>
 8011868:	68bb      	ldr	r3, [r7, #8]
 801186a:	685b      	ldr	r3, [r3, #4]
 801186c:	685a      	ldr	r2, [r3, #4]
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	605a      	str	r2, [r3, #4]
 8011872:	68bb      	ldr	r3, [r7, #8]
 8011874:	685b      	ldr	r3, [r3, #4]
 8011876:	68db      	ldr	r3, [r3, #12]
 8011878:	4a0b      	ldr	r2, [pc, #44]	; (80118a8 <vTaskSwitchContext+0xc0>)
 801187a:	6013      	str	r3, [r2, #0]
 801187c:	4a08      	ldr	r2, [pc, #32]	; (80118a0 <vTaskSwitchContext+0xb8>)
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011882:	4b09      	ldr	r3, [pc, #36]	; (80118a8 <vTaskSwitchContext+0xc0>)
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	3354      	adds	r3, #84	; 0x54
 8011888:	4a08      	ldr	r2, [pc, #32]	; (80118ac <vTaskSwitchContext+0xc4>)
 801188a:	6013      	str	r3, [r2, #0]
}
 801188c:	bf00      	nop
 801188e:	3714      	adds	r7, #20
 8011890:	46bd      	mov	sp, r7
 8011892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011896:	4770      	bx	lr
 8011898:	20001ddc 	.word	0x20001ddc
 801189c:	20001dc8 	.word	0x20001dc8
 80118a0:	20001dbc 	.word	0x20001dbc
 80118a4:	200018e4 	.word	0x200018e4
 80118a8:	200018e0 	.word	0x200018e0
 80118ac:	20000248 	.word	0x20000248

080118b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b084      	sub	sp, #16
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d10a      	bne.n	80118d6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80118c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118c4:	f383 8811 	msr	BASEPRI, r3
 80118c8:	f3bf 8f6f 	isb	sy
 80118cc:	f3bf 8f4f 	dsb	sy
 80118d0:	60fb      	str	r3, [r7, #12]
}
 80118d2:	bf00      	nop
 80118d4:	e7fe      	b.n	80118d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80118d6:	4b07      	ldr	r3, [pc, #28]	; (80118f4 <vTaskPlaceOnEventList+0x44>)
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	3318      	adds	r3, #24
 80118dc:	4619      	mov	r1, r3
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f7fe fe61 	bl	80105a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80118e4:	2101      	movs	r1, #1
 80118e6:	6838      	ldr	r0, [r7, #0]
 80118e8:	f000 fa80 	bl	8011dec <prvAddCurrentTaskToDelayedList>
}
 80118ec:	bf00      	nop
 80118ee:	3710      	adds	r7, #16
 80118f0:	46bd      	mov	sp, r7
 80118f2:	bd80      	pop	{r7, pc}
 80118f4:	200018e0 	.word	0x200018e0

080118f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b086      	sub	sp, #24
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	60f8      	str	r0, [r7, #12]
 8011900:	60b9      	str	r1, [r7, #8]
 8011902:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d10a      	bne.n	8011920 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801190a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801190e:	f383 8811 	msr	BASEPRI, r3
 8011912:	f3bf 8f6f 	isb	sy
 8011916:	f3bf 8f4f 	dsb	sy
 801191a:	617b      	str	r3, [r7, #20]
}
 801191c:	bf00      	nop
 801191e:	e7fe      	b.n	801191e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011920:	4b0a      	ldr	r3, [pc, #40]	; (801194c <vTaskPlaceOnEventListRestricted+0x54>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	3318      	adds	r3, #24
 8011926:	4619      	mov	r1, r3
 8011928:	68f8      	ldr	r0, [r7, #12]
 801192a:	f7fe fe18 	bl	801055e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d002      	beq.n	801193a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011934:	f04f 33ff 	mov.w	r3, #4294967295
 8011938:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801193a:	6879      	ldr	r1, [r7, #4]
 801193c:	68b8      	ldr	r0, [r7, #8]
 801193e:	f000 fa55 	bl	8011dec <prvAddCurrentTaskToDelayedList>
	}
 8011942:	bf00      	nop
 8011944:	3718      	adds	r7, #24
 8011946:	46bd      	mov	sp, r7
 8011948:	bd80      	pop	{r7, pc}
 801194a:	bf00      	nop
 801194c:	200018e0 	.word	0x200018e0

08011950 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011950:	b580      	push	{r7, lr}
 8011952:	b086      	sub	sp, #24
 8011954:	af00      	add	r7, sp, #0
 8011956:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	68db      	ldr	r3, [r3, #12]
 801195c:	68db      	ldr	r3, [r3, #12]
 801195e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	2b00      	cmp	r3, #0
 8011964:	d10a      	bne.n	801197c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011966:	f04f 0350 	mov.w	r3, #80	; 0x50
 801196a:	f383 8811 	msr	BASEPRI, r3
 801196e:	f3bf 8f6f 	isb	sy
 8011972:	f3bf 8f4f 	dsb	sy
 8011976:	60fb      	str	r3, [r7, #12]
}
 8011978:	bf00      	nop
 801197a:	e7fe      	b.n	801197a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801197c:	693b      	ldr	r3, [r7, #16]
 801197e:	3318      	adds	r3, #24
 8011980:	4618      	mov	r0, r3
 8011982:	f7fe fe49 	bl	8010618 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011986:	4b1e      	ldr	r3, [pc, #120]	; (8011a00 <xTaskRemoveFromEventList+0xb0>)
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	2b00      	cmp	r3, #0
 801198c:	d11d      	bne.n	80119ca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801198e:	693b      	ldr	r3, [r7, #16]
 8011990:	3304      	adds	r3, #4
 8011992:	4618      	mov	r0, r3
 8011994:	f7fe fe40 	bl	8010618 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011998:	693b      	ldr	r3, [r7, #16]
 801199a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801199c:	4b19      	ldr	r3, [pc, #100]	; (8011a04 <xTaskRemoveFromEventList+0xb4>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	429a      	cmp	r2, r3
 80119a2:	d903      	bls.n	80119ac <xTaskRemoveFromEventList+0x5c>
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119a8:	4a16      	ldr	r2, [pc, #88]	; (8011a04 <xTaskRemoveFromEventList+0xb4>)
 80119aa:	6013      	str	r3, [r2, #0]
 80119ac:	693b      	ldr	r3, [r7, #16]
 80119ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119b0:	4613      	mov	r3, r2
 80119b2:	009b      	lsls	r3, r3, #2
 80119b4:	4413      	add	r3, r2
 80119b6:	009b      	lsls	r3, r3, #2
 80119b8:	4a13      	ldr	r2, [pc, #76]	; (8011a08 <xTaskRemoveFromEventList+0xb8>)
 80119ba:	441a      	add	r2, r3
 80119bc:	693b      	ldr	r3, [r7, #16]
 80119be:	3304      	adds	r3, #4
 80119c0:	4619      	mov	r1, r3
 80119c2:	4610      	mov	r0, r2
 80119c4:	f7fe fdcb 	bl	801055e <vListInsertEnd>
 80119c8:	e005      	b.n	80119d6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80119ca:	693b      	ldr	r3, [r7, #16]
 80119cc:	3318      	adds	r3, #24
 80119ce:	4619      	mov	r1, r3
 80119d0:	480e      	ldr	r0, [pc, #56]	; (8011a0c <xTaskRemoveFromEventList+0xbc>)
 80119d2:	f7fe fdc4 	bl	801055e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80119d6:	693b      	ldr	r3, [r7, #16]
 80119d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119da:	4b0d      	ldr	r3, [pc, #52]	; (8011a10 <xTaskRemoveFromEventList+0xc0>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119e0:	429a      	cmp	r2, r3
 80119e2:	d905      	bls.n	80119f0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80119e4:	2301      	movs	r3, #1
 80119e6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80119e8:	4b0a      	ldr	r3, [pc, #40]	; (8011a14 <xTaskRemoveFromEventList+0xc4>)
 80119ea:	2201      	movs	r2, #1
 80119ec:	601a      	str	r2, [r3, #0]
 80119ee:	e001      	b.n	80119f4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80119f0:	2300      	movs	r3, #0
 80119f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80119f4:	697b      	ldr	r3, [r7, #20]
}
 80119f6:	4618      	mov	r0, r3
 80119f8:	3718      	adds	r7, #24
 80119fa:	46bd      	mov	sp, r7
 80119fc:	bd80      	pop	{r7, pc}
 80119fe:	bf00      	nop
 8011a00:	20001ddc 	.word	0x20001ddc
 8011a04:	20001dbc 	.word	0x20001dbc
 8011a08:	200018e4 	.word	0x200018e4
 8011a0c:	20001d74 	.word	0x20001d74
 8011a10:	200018e0 	.word	0x200018e0
 8011a14:	20001dc8 	.word	0x20001dc8

08011a18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011a18:	b480      	push	{r7}
 8011a1a:	b083      	sub	sp, #12
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011a20:	4b06      	ldr	r3, [pc, #24]	; (8011a3c <vTaskInternalSetTimeOutState+0x24>)
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011a28:	4b05      	ldr	r3, [pc, #20]	; (8011a40 <vTaskInternalSetTimeOutState+0x28>)
 8011a2a:	681a      	ldr	r2, [r3, #0]
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	605a      	str	r2, [r3, #4]
}
 8011a30:	bf00      	nop
 8011a32:	370c      	adds	r7, #12
 8011a34:	46bd      	mov	sp, r7
 8011a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3a:	4770      	bx	lr
 8011a3c:	20001dcc 	.word	0x20001dcc
 8011a40:	20001db8 	.word	0x20001db8

08011a44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011a44:	b580      	push	{r7, lr}
 8011a46:	b088      	sub	sp, #32
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	6078      	str	r0, [r7, #4]
 8011a4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d10a      	bne.n	8011a6a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a58:	f383 8811 	msr	BASEPRI, r3
 8011a5c:	f3bf 8f6f 	isb	sy
 8011a60:	f3bf 8f4f 	dsb	sy
 8011a64:	613b      	str	r3, [r7, #16]
}
 8011a66:	bf00      	nop
 8011a68:	e7fe      	b.n	8011a68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10a      	bne.n	8011a86 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	60fb      	str	r3, [r7, #12]
}
 8011a82:	bf00      	nop
 8011a84:	e7fe      	b.n	8011a84 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011a86:	f000 fe7d 	bl	8012784 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011a8a:	4b1d      	ldr	r3, [pc, #116]	; (8011b00 <xTaskCheckForTimeOut+0xbc>)
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	685b      	ldr	r3, [r3, #4]
 8011a94:	69ba      	ldr	r2, [r7, #24]
 8011a96:	1ad3      	subs	r3, r2, r3
 8011a98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011aa2:	d102      	bne.n	8011aaa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011aa4:	2300      	movs	r3, #0
 8011aa6:	61fb      	str	r3, [r7, #28]
 8011aa8:	e023      	b.n	8011af2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	681a      	ldr	r2, [r3, #0]
 8011aae:	4b15      	ldr	r3, [pc, #84]	; (8011b04 <xTaskCheckForTimeOut+0xc0>)
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d007      	beq.n	8011ac6 <xTaskCheckForTimeOut+0x82>
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	685b      	ldr	r3, [r3, #4]
 8011aba:	69ba      	ldr	r2, [r7, #24]
 8011abc:	429a      	cmp	r2, r3
 8011abe:	d302      	bcc.n	8011ac6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	61fb      	str	r3, [r7, #28]
 8011ac4:	e015      	b.n	8011af2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011ac6:	683b      	ldr	r3, [r7, #0]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	697a      	ldr	r2, [r7, #20]
 8011acc:	429a      	cmp	r2, r3
 8011ace:	d20b      	bcs.n	8011ae8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011ad0:	683b      	ldr	r3, [r7, #0]
 8011ad2:	681a      	ldr	r2, [r3, #0]
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	1ad2      	subs	r2, r2, r3
 8011ad8:	683b      	ldr	r3, [r7, #0]
 8011ada:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f7ff ff9b 	bl	8011a18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	61fb      	str	r3, [r7, #28]
 8011ae6:	e004      	b.n	8011af2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	2200      	movs	r2, #0
 8011aec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011aee:	2301      	movs	r3, #1
 8011af0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011af2:	f000 fe77 	bl	80127e4 <vPortExitCritical>

	return xReturn;
 8011af6:	69fb      	ldr	r3, [r7, #28]
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	3720      	adds	r7, #32
 8011afc:	46bd      	mov	sp, r7
 8011afe:	bd80      	pop	{r7, pc}
 8011b00:	20001db8 	.word	0x20001db8
 8011b04:	20001dcc 	.word	0x20001dcc

08011b08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011b08:	b480      	push	{r7}
 8011b0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011b0c:	4b03      	ldr	r3, [pc, #12]	; (8011b1c <vTaskMissedYield+0x14>)
 8011b0e:	2201      	movs	r2, #1
 8011b10:	601a      	str	r2, [r3, #0]
}
 8011b12:	bf00      	nop
 8011b14:	46bd      	mov	sp, r7
 8011b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1a:	4770      	bx	lr
 8011b1c:	20001dc8 	.word	0x20001dc8

08011b20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b082      	sub	sp, #8
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011b28:	f000 f852 	bl	8011bd0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011b2c:	4b06      	ldr	r3, [pc, #24]	; (8011b48 <prvIdleTask+0x28>)
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	2b01      	cmp	r3, #1
 8011b32:	d9f9      	bls.n	8011b28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011b34:	4b05      	ldr	r3, [pc, #20]	; (8011b4c <prvIdleTask+0x2c>)
 8011b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b3a:	601a      	str	r2, [r3, #0]
 8011b3c:	f3bf 8f4f 	dsb	sy
 8011b40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011b44:	e7f0      	b.n	8011b28 <prvIdleTask+0x8>
 8011b46:	bf00      	nop
 8011b48:	200018e4 	.word	0x200018e4
 8011b4c:	e000ed04 	.word	0xe000ed04

08011b50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	b082      	sub	sp, #8
 8011b54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011b56:	2300      	movs	r3, #0
 8011b58:	607b      	str	r3, [r7, #4]
 8011b5a:	e00c      	b.n	8011b76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011b5c:	687a      	ldr	r2, [r7, #4]
 8011b5e:	4613      	mov	r3, r2
 8011b60:	009b      	lsls	r3, r3, #2
 8011b62:	4413      	add	r3, r2
 8011b64:	009b      	lsls	r3, r3, #2
 8011b66:	4a12      	ldr	r2, [pc, #72]	; (8011bb0 <prvInitialiseTaskLists+0x60>)
 8011b68:	4413      	add	r3, r2
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	f7fe fcca 	bl	8010504 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	3301      	adds	r3, #1
 8011b74:	607b      	str	r3, [r7, #4]
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	2b37      	cmp	r3, #55	; 0x37
 8011b7a:	d9ef      	bls.n	8011b5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011b7c:	480d      	ldr	r0, [pc, #52]	; (8011bb4 <prvInitialiseTaskLists+0x64>)
 8011b7e:	f7fe fcc1 	bl	8010504 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011b82:	480d      	ldr	r0, [pc, #52]	; (8011bb8 <prvInitialiseTaskLists+0x68>)
 8011b84:	f7fe fcbe 	bl	8010504 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011b88:	480c      	ldr	r0, [pc, #48]	; (8011bbc <prvInitialiseTaskLists+0x6c>)
 8011b8a:	f7fe fcbb 	bl	8010504 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011b8e:	480c      	ldr	r0, [pc, #48]	; (8011bc0 <prvInitialiseTaskLists+0x70>)
 8011b90:	f7fe fcb8 	bl	8010504 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011b94:	480b      	ldr	r0, [pc, #44]	; (8011bc4 <prvInitialiseTaskLists+0x74>)
 8011b96:	f7fe fcb5 	bl	8010504 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011b9a:	4b0b      	ldr	r3, [pc, #44]	; (8011bc8 <prvInitialiseTaskLists+0x78>)
 8011b9c:	4a05      	ldr	r2, [pc, #20]	; (8011bb4 <prvInitialiseTaskLists+0x64>)
 8011b9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ba0:	4b0a      	ldr	r3, [pc, #40]	; (8011bcc <prvInitialiseTaskLists+0x7c>)
 8011ba2:	4a05      	ldr	r2, [pc, #20]	; (8011bb8 <prvInitialiseTaskLists+0x68>)
 8011ba4:	601a      	str	r2, [r3, #0]
}
 8011ba6:	bf00      	nop
 8011ba8:	3708      	adds	r7, #8
 8011baa:	46bd      	mov	sp, r7
 8011bac:	bd80      	pop	{r7, pc}
 8011bae:	bf00      	nop
 8011bb0:	200018e4 	.word	0x200018e4
 8011bb4:	20001d44 	.word	0x20001d44
 8011bb8:	20001d58 	.word	0x20001d58
 8011bbc:	20001d74 	.word	0x20001d74
 8011bc0:	20001d88 	.word	0x20001d88
 8011bc4:	20001da0 	.word	0x20001da0
 8011bc8:	20001d6c 	.word	0x20001d6c
 8011bcc:	20001d70 	.word	0x20001d70

08011bd0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b082      	sub	sp, #8
 8011bd4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011bd6:	e019      	b.n	8011c0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011bd8:	f000 fdd4 	bl	8012784 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011bdc:	4b10      	ldr	r3, [pc, #64]	; (8011c20 <prvCheckTasksWaitingTermination+0x50>)
 8011bde:	68db      	ldr	r3, [r3, #12]
 8011be0:	68db      	ldr	r3, [r3, #12]
 8011be2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	3304      	adds	r3, #4
 8011be8:	4618      	mov	r0, r3
 8011bea:	f7fe fd15 	bl	8010618 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011bee:	4b0d      	ldr	r3, [pc, #52]	; (8011c24 <prvCheckTasksWaitingTermination+0x54>)
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	3b01      	subs	r3, #1
 8011bf4:	4a0b      	ldr	r2, [pc, #44]	; (8011c24 <prvCheckTasksWaitingTermination+0x54>)
 8011bf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011bf8:	4b0b      	ldr	r3, [pc, #44]	; (8011c28 <prvCheckTasksWaitingTermination+0x58>)
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	3b01      	subs	r3, #1
 8011bfe:	4a0a      	ldr	r2, [pc, #40]	; (8011c28 <prvCheckTasksWaitingTermination+0x58>)
 8011c00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011c02:	f000 fdef 	bl	80127e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f000 f810 	bl	8011c2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011c0c:	4b06      	ldr	r3, [pc, #24]	; (8011c28 <prvCheckTasksWaitingTermination+0x58>)
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d1e1      	bne.n	8011bd8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011c14:	bf00      	nop
 8011c16:	bf00      	nop
 8011c18:	3708      	adds	r7, #8
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	bd80      	pop	{r7, pc}
 8011c1e:	bf00      	nop
 8011c20:	20001d88 	.word	0x20001d88
 8011c24:	20001db4 	.word	0x20001db4
 8011c28:	20001d9c 	.word	0x20001d9c

08011c2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011c2c:	b580      	push	{r7, lr}
 8011c2e:	b084      	sub	sp, #16
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	3354      	adds	r3, #84	; 0x54
 8011c38:	4618      	mov	r0, r3
 8011c3a:	f001 ff3b 	bl	8013ab4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d108      	bne.n	8011c5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f000 ff87 	bl	8012b60 <vPortFree>
				vPortFree( pxTCB );
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	f000 ff84 	bl	8012b60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011c58:	e018      	b.n	8011c8c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011c60:	2b01      	cmp	r3, #1
 8011c62:	d103      	bne.n	8011c6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f000 ff7b 	bl	8012b60 <vPortFree>
	}
 8011c6a:	e00f      	b.n	8011c8c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011c72:	2b02      	cmp	r3, #2
 8011c74:	d00a      	beq.n	8011c8c <prvDeleteTCB+0x60>
	__asm volatile
 8011c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c7a:	f383 8811 	msr	BASEPRI, r3
 8011c7e:	f3bf 8f6f 	isb	sy
 8011c82:	f3bf 8f4f 	dsb	sy
 8011c86:	60fb      	str	r3, [r7, #12]
}
 8011c88:	bf00      	nop
 8011c8a:	e7fe      	b.n	8011c8a <prvDeleteTCB+0x5e>
	}
 8011c8c:	bf00      	nop
 8011c8e:	3710      	adds	r7, #16
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011c94:	b480      	push	{r7}
 8011c96:	b083      	sub	sp, #12
 8011c98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011c9a:	4b0c      	ldr	r3, [pc, #48]	; (8011ccc <prvResetNextTaskUnblockTime+0x38>)
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d104      	bne.n	8011cae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011ca4:	4b0a      	ldr	r3, [pc, #40]	; (8011cd0 <prvResetNextTaskUnblockTime+0x3c>)
 8011ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8011caa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011cac:	e008      	b.n	8011cc0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cae:	4b07      	ldr	r3, [pc, #28]	; (8011ccc <prvResetNextTaskUnblockTime+0x38>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	68db      	ldr	r3, [r3, #12]
 8011cb4:	68db      	ldr	r3, [r3, #12]
 8011cb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	685b      	ldr	r3, [r3, #4]
 8011cbc:	4a04      	ldr	r2, [pc, #16]	; (8011cd0 <prvResetNextTaskUnblockTime+0x3c>)
 8011cbe:	6013      	str	r3, [r2, #0]
}
 8011cc0:	bf00      	nop
 8011cc2:	370c      	adds	r7, #12
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cca:	4770      	bx	lr
 8011ccc:	20001d6c 	.word	0x20001d6c
 8011cd0:	20001dd4 	.word	0x20001dd4

08011cd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011cd4:	b480      	push	{r7}
 8011cd6:	b083      	sub	sp, #12
 8011cd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011cda:	4b0b      	ldr	r3, [pc, #44]	; (8011d08 <xTaskGetSchedulerState+0x34>)
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d102      	bne.n	8011ce8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	607b      	str	r3, [r7, #4]
 8011ce6:	e008      	b.n	8011cfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ce8:	4b08      	ldr	r3, [pc, #32]	; (8011d0c <xTaskGetSchedulerState+0x38>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d102      	bne.n	8011cf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011cf0:	2302      	movs	r3, #2
 8011cf2:	607b      	str	r3, [r7, #4]
 8011cf4:	e001      	b.n	8011cfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011cfa:	687b      	ldr	r3, [r7, #4]
	}
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	370c      	adds	r7, #12
 8011d00:	46bd      	mov	sp, r7
 8011d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d06:	4770      	bx	lr
 8011d08:	20001dc0 	.word	0x20001dc0
 8011d0c:	20001ddc 	.word	0x20001ddc

08011d10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b086      	sub	sp, #24
 8011d14:	af00      	add	r7, sp, #0
 8011d16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d056      	beq.n	8011dd4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011d26:	4b2e      	ldr	r3, [pc, #184]	; (8011de0 <xTaskPriorityDisinherit+0xd0>)
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	693a      	ldr	r2, [r7, #16]
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	d00a      	beq.n	8011d46 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d34:	f383 8811 	msr	BASEPRI, r3
 8011d38:	f3bf 8f6f 	isb	sy
 8011d3c:	f3bf 8f4f 	dsb	sy
 8011d40:	60fb      	str	r3, [r7, #12]
}
 8011d42:	bf00      	nop
 8011d44:	e7fe      	b.n	8011d44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011d46:	693b      	ldr	r3, [r7, #16]
 8011d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d10a      	bne.n	8011d64 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d52:	f383 8811 	msr	BASEPRI, r3
 8011d56:	f3bf 8f6f 	isb	sy
 8011d5a:	f3bf 8f4f 	dsb	sy
 8011d5e:	60bb      	str	r3, [r7, #8]
}
 8011d60:	bf00      	nop
 8011d62:	e7fe      	b.n	8011d62 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d68:	1e5a      	subs	r2, r3, #1
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011d6e:	693b      	ldr	r3, [r7, #16]
 8011d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d72:	693b      	ldr	r3, [r7, #16]
 8011d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011d76:	429a      	cmp	r2, r3
 8011d78:	d02c      	beq.n	8011dd4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011d7a:	693b      	ldr	r3, [r7, #16]
 8011d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d128      	bne.n	8011dd4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011d82:	693b      	ldr	r3, [r7, #16]
 8011d84:	3304      	adds	r3, #4
 8011d86:	4618      	mov	r0, r3
 8011d88:	f7fe fc46 	bl	8010618 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011d8c:	693b      	ldr	r3, [r7, #16]
 8011d8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011d90:	693b      	ldr	r3, [r7, #16]
 8011d92:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d98:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011d9c:	693b      	ldr	r3, [r7, #16]
 8011d9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011da0:	693b      	ldr	r3, [r7, #16]
 8011da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011da4:	4b0f      	ldr	r3, [pc, #60]	; (8011de4 <xTaskPriorityDisinherit+0xd4>)
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	429a      	cmp	r2, r3
 8011daa:	d903      	bls.n	8011db4 <xTaskPriorityDisinherit+0xa4>
 8011dac:	693b      	ldr	r3, [r7, #16]
 8011dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011db0:	4a0c      	ldr	r2, [pc, #48]	; (8011de4 <xTaskPriorityDisinherit+0xd4>)
 8011db2:	6013      	str	r3, [r2, #0]
 8011db4:	693b      	ldr	r3, [r7, #16]
 8011db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011db8:	4613      	mov	r3, r2
 8011dba:	009b      	lsls	r3, r3, #2
 8011dbc:	4413      	add	r3, r2
 8011dbe:	009b      	lsls	r3, r3, #2
 8011dc0:	4a09      	ldr	r2, [pc, #36]	; (8011de8 <xTaskPriorityDisinherit+0xd8>)
 8011dc2:	441a      	add	r2, r3
 8011dc4:	693b      	ldr	r3, [r7, #16]
 8011dc6:	3304      	adds	r3, #4
 8011dc8:	4619      	mov	r1, r3
 8011dca:	4610      	mov	r0, r2
 8011dcc:	f7fe fbc7 	bl	801055e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011dd4:	697b      	ldr	r3, [r7, #20]
	}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	3718      	adds	r7, #24
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd80      	pop	{r7, pc}
 8011dde:	bf00      	nop
 8011de0:	200018e0 	.word	0x200018e0
 8011de4:	20001dbc 	.word	0x20001dbc
 8011de8:	200018e4 	.word	0x200018e4

08011dec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011dec:	b580      	push	{r7, lr}
 8011dee:	b084      	sub	sp, #16
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	6078      	str	r0, [r7, #4]
 8011df4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011df6:	4b21      	ldr	r3, [pc, #132]	; (8011e7c <prvAddCurrentTaskToDelayedList+0x90>)
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011dfc:	4b20      	ldr	r3, [pc, #128]	; (8011e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	3304      	adds	r3, #4
 8011e02:	4618      	mov	r0, r3
 8011e04:	f7fe fc08 	bl	8010618 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e0e:	d10a      	bne.n	8011e26 <prvAddCurrentTaskToDelayedList+0x3a>
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d007      	beq.n	8011e26 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e16:	4b1a      	ldr	r3, [pc, #104]	; (8011e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	3304      	adds	r3, #4
 8011e1c:	4619      	mov	r1, r3
 8011e1e:	4819      	ldr	r0, [pc, #100]	; (8011e84 <prvAddCurrentTaskToDelayedList+0x98>)
 8011e20:	f7fe fb9d 	bl	801055e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011e24:	e026      	b.n	8011e74 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011e26:	68fa      	ldr	r2, [r7, #12]
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	4413      	add	r3, r2
 8011e2c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011e2e:	4b14      	ldr	r3, [pc, #80]	; (8011e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	68ba      	ldr	r2, [r7, #8]
 8011e34:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d209      	bcs.n	8011e52 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e3e:	4b12      	ldr	r3, [pc, #72]	; (8011e88 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011e40:	681a      	ldr	r2, [r3, #0]
 8011e42:	4b0f      	ldr	r3, [pc, #60]	; (8011e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	3304      	adds	r3, #4
 8011e48:	4619      	mov	r1, r3
 8011e4a:	4610      	mov	r0, r2
 8011e4c:	f7fe fbab 	bl	80105a6 <vListInsert>
}
 8011e50:	e010      	b.n	8011e74 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e52:	4b0e      	ldr	r3, [pc, #56]	; (8011e8c <prvAddCurrentTaskToDelayedList+0xa0>)
 8011e54:	681a      	ldr	r2, [r3, #0]
 8011e56:	4b0a      	ldr	r3, [pc, #40]	; (8011e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	3304      	adds	r3, #4
 8011e5c:	4619      	mov	r1, r3
 8011e5e:	4610      	mov	r0, r2
 8011e60:	f7fe fba1 	bl	80105a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011e64:	4b0a      	ldr	r3, [pc, #40]	; (8011e90 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	68ba      	ldr	r2, [r7, #8]
 8011e6a:	429a      	cmp	r2, r3
 8011e6c:	d202      	bcs.n	8011e74 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011e6e:	4a08      	ldr	r2, [pc, #32]	; (8011e90 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e70:	68bb      	ldr	r3, [r7, #8]
 8011e72:	6013      	str	r3, [r2, #0]
}
 8011e74:	bf00      	nop
 8011e76:	3710      	adds	r7, #16
 8011e78:	46bd      	mov	sp, r7
 8011e7a:	bd80      	pop	{r7, pc}
 8011e7c:	20001db8 	.word	0x20001db8
 8011e80:	200018e0 	.word	0x200018e0
 8011e84:	20001da0 	.word	0x20001da0
 8011e88:	20001d70 	.word	0x20001d70
 8011e8c:	20001d6c 	.word	0x20001d6c
 8011e90:	20001dd4 	.word	0x20001dd4

08011e94 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011e94:	b580      	push	{r7, lr}
 8011e96:	b08a      	sub	sp, #40	; 0x28
 8011e98:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011e9e:	f000 fb07 	bl	80124b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011ea2:	4b1c      	ldr	r3, [pc, #112]	; (8011f14 <xTimerCreateTimerTask+0x80>)
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d021      	beq.n	8011eee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011eae:	2300      	movs	r3, #0
 8011eb0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011eb2:	1d3a      	adds	r2, r7, #4
 8011eb4:	f107 0108 	add.w	r1, r7, #8
 8011eb8:	f107 030c 	add.w	r3, r7, #12
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f7fe fb07 	bl	80104d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011ec2:	6879      	ldr	r1, [r7, #4]
 8011ec4:	68bb      	ldr	r3, [r7, #8]
 8011ec6:	68fa      	ldr	r2, [r7, #12]
 8011ec8:	9202      	str	r2, [sp, #8]
 8011eca:	9301      	str	r3, [sp, #4]
 8011ecc:	2302      	movs	r3, #2
 8011ece:	9300      	str	r3, [sp, #0]
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	460a      	mov	r2, r1
 8011ed4:	4910      	ldr	r1, [pc, #64]	; (8011f18 <xTimerCreateTimerTask+0x84>)
 8011ed6:	4811      	ldr	r0, [pc, #68]	; (8011f1c <xTimerCreateTimerTask+0x88>)
 8011ed8:	f7ff f8b4 	bl	8011044 <xTaskCreateStatic>
 8011edc:	4603      	mov	r3, r0
 8011ede:	4a10      	ldr	r2, [pc, #64]	; (8011f20 <xTimerCreateTimerTask+0x8c>)
 8011ee0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011ee2:	4b0f      	ldr	r3, [pc, #60]	; (8011f20 <xTimerCreateTimerTask+0x8c>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d001      	beq.n	8011eee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011eea:	2301      	movs	r3, #1
 8011eec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011eee:	697b      	ldr	r3, [r7, #20]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d10a      	bne.n	8011f0a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ef8:	f383 8811 	msr	BASEPRI, r3
 8011efc:	f3bf 8f6f 	isb	sy
 8011f00:	f3bf 8f4f 	dsb	sy
 8011f04:	613b      	str	r3, [r7, #16]
}
 8011f06:	bf00      	nop
 8011f08:	e7fe      	b.n	8011f08 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011f0a:	697b      	ldr	r3, [r7, #20]
}
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	3718      	adds	r7, #24
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}
 8011f14:	20001e10 	.word	0x20001e10
 8011f18:	08015d3c 	.word	0x08015d3c
 8011f1c:	08012059 	.word	0x08012059
 8011f20:	20001e14 	.word	0x20001e14

08011f24 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011f24:	b580      	push	{r7, lr}
 8011f26:	b08a      	sub	sp, #40	; 0x28
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	60f8      	str	r0, [r7, #12]
 8011f2c:	60b9      	str	r1, [r7, #8]
 8011f2e:	607a      	str	r2, [r7, #4]
 8011f30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011f32:	2300      	movs	r3, #0
 8011f34:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d10a      	bne.n	8011f52 <xTimerGenericCommand+0x2e>
	__asm volatile
 8011f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f40:	f383 8811 	msr	BASEPRI, r3
 8011f44:	f3bf 8f6f 	isb	sy
 8011f48:	f3bf 8f4f 	dsb	sy
 8011f4c:	623b      	str	r3, [r7, #32]
}
 8011f4e:	bf00      	nop
 8011f50:	e7fe      	b.n	8011f50 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011f52:	4b1a      	ldr	r3, [pc, #104]	; (8011fbc <xTimerGenericCommand+0x98>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d02a      	beq.n	8011fb0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011f5a:	68bb      	ldr	r3, [r7, #8]
 8011f5c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	2b05      	cmp	r3, #5
 8011f6a:	dc18      	bgt.n	8011f9e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011f6c:	f7ff feb2 	bl	8011cd4 <xTaskGetSchedulerState>
 8011f70:	4603      	mov	r3, r0
 8011f72:	2b02      	cmp	r3, #2
 8011f74:	d109      	bne.n	8011f8a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011f76:	4b11      	ldr	r3, [pc, #68]	; (8011fbc <xTimerGenericCommand+0x98>)
 8011f78:	6818      	ldr	r0, [r3, #0]
 8011f7a:	f107 0110 	add.w	r1, r7, #16
 8011f7e:	2300      	movs	r3, #0
 8011f80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f82:	f7fe fc77 	bl	8010874 <xQueueGenericSend>
 8011f86:	6278      	str	r0, [r7, #36]	; 0x24
 8011f88:	e012      	b.n	8011fb0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011f8a:	4b0c      	ldr	r3, [pc, #48]	; (8011fbc <xTimerGenericCommand+0x98>)
 8011f8c:	6818      	ldr	r0, [r3, #0]
 8011f8e:	f107 0110 	add.w	r1, r7, #16
 8011f92:	2300      	movs	r3, #0
 8011f94:	2200      	movs	r2, #0
 8011f96:	f7fe fc6d 	bl	8010874 <xQueueGenericSend>
 8011f9a:	6278      	str	r0, [r7, #36]	; 0x24
 8011f9c:	e008      	b.n	8011fb0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011f9e:	4b07      	ldr	r3, [pc, #28]	; (8011fbc <xTimerGenericCommand+0x98>)
 8011fa0:	6818      	ldr	r0, [r3, #0]
 8011fa2:	f107 0110 	add.w	r1, r7, #16
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	683a      	ldr	r2, [r7, #0]
 8011faa:	f7fe fd61 	bl	8010a70 <xQueueGenericSendFromISR>
 8011fae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3728      	adds	r7, #40	; 0x28
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
 8011fba:	bf00      	nop
 8011fbc:	20001e10 	.word	0x20001e10

08011fc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011fc0:	b580      	push	{r7, lr}
 8011fc2:	b088      	sub	sp, #32
 8011fc4:	af02      	add	r7, sp, #8
 8011fc6:	6078      	str	r0, [r7, #4]
 8011fc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011fca:	4b22      	ldr	r3, [pc, #136]	; (8012054 <prvProcessExpiredTimer+0x94>)
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	68db      	ldr	r3, [r3, #12]
 8011fd0:	68db      	ldr	r3, [r3, #12]
 8011fd2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011fd4:	697b      	ldr	r3, [r7, #20]
 8011fd6:	3304      	adds	r3, #4
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7fe fb1d 	bl	8010618 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011fde:	697b      	ldr	r3, [r7, #20]
 8011fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011fe4:	f003 0304 	and.w	r3, r3, #4
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d022      	beq.n	8012032 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011fec:	697b      	ldr	r3, [r7, #20]
 8011fee:	699a      	ldr	r2, [r3, #24]
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	18d1      	adds	r1, r2, r3
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	683a      	ldr	r2, [r7, #0]
 8011ff8:	6978      	ldr	r0, [r7, #20]
 8011ffa:	f000 f8d1 	bl	80121a0 <prvInsertTimerInActiveList>
 8011ffe:	4603      	mov	r3, r0
 8012000:	2b00      	cmp	r3, #0
 8012002:	d01f      	beq.n	8012044 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012004:	2300      	movs	r3, #0
 8012006:	9300      	str	r3, [sp, #0]
 8012008:	2300      	movs	r3, #0
 801200a:	687a      	ldr	r2, [r7, #4]
 801200c:	2100      	movs	r1, #0
 801200e:	6978      	ldr	r0, [r7, #20]
 8012010:	f7ff ff88 	bl	8011f24 <xTimerGenericCommand>
 8012014:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012016:	693b      	ldr	r3, [r7, #16]
 8012018:	2b00      	cmp	r3, #0
 801201a:	d113      	bne.n	8012044 <prvProcessExpiredTimer+0x84>
	__asm volatile
 801201c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012020:	f383 8811 	msr	BASEPRI, r3
 8012024:	f3bf 8f6f 	isb	sy
 8012028:	f3bf 8f4f 	dsb	sy
 801202c:	60fb      	str	r3, [r7, #12]
}
 801202e:	bf00      	nop
 8012030:	e7fe      	b.n	8012030 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012032:	697b      	ldr	r3, [r7, #20]
 8012034:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012038:	f023 0301 	bic.w	r3, r3, #1
 801203c:	b2da      	uxtb	r2, r3
 801203e:	697b      	ldr	r3, [r7, #20]
 8012040:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012044:	697b      	ldr	r3, [r7, #20]
 8012046:	6a1b      	ldr	r3, [r3, #32]
 8012048:	6978      	ldr	r0, [r7, #20]
 801204a:	4798      	blx	r3
}
 801204c:	bf00      	nop
 801204e:	3718      	adds	r7, #24
 8012050:	46bd      	mov	sp, r7
 8012052:	bd80      	pop	{r7, pc}
 8012054:	20001e08 	.word	0x20001e08

08012058 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	af00      	add	r7, sp, #0
 801205e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012060:	f107 0308 	add.w	r3, r7, #8
 8012064:	4618      	mov	r0, r3
 8012066:	f000 f857 	bl	8012118 <prvGetNextExpireTime>
 801206a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801206c:	68bb      	ldr	r3, [r7, #8]
 801206e:	4619      	mov	r1, r3
 8012070:	68f8      	ldr	r0, [r7, #12]
 8012072:	f000 f803 	bl	801207c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012076:	f000 f8d5 	bl	8012224 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801207a:	e7f1      	b.n	8012060 <prvTimerTask+0x8>

0801207c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b084      	sub	sp, #16
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012086:	f7ff fa39 	bl	80114fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801208a:	f107 0308 	add.w	r3, r7, #8
 801208e:	4618      	mov	r0, r3
 8012090:	f000 f866 	bl	8012160 <prvSampleTimeNow>
 8012094:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012096:	68bb      	ldr	r3, [r7, #8]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d130      	bne.n	80120fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801209c:	683b      	ldr	r3, [r7, #0]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d10a      	bne.n	80120b8 <prvProcessTimerOrBlockTask+0x3c>
 80120a2:	687a      	ldr	r2, [r7, #4]
 80120a4:	68fb      	ldr	r3, [r7, #12]
 80120a6:	429a      	cmp	r2, r3
 80120a8:	d806      	bhi.n	80120b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80120aa:	f7ff fa35 	bl	8011518 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80120ae:	68f9      	ldr	r1, [r7, #12]
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f7ff ff85 	bl	8011fc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80120b6:	e024      	b.n	8012102 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d008      	beq.n	80120d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80120be:	4b13      	ldr	r3, [pc, #76]	; (801210c <prvProcessTimerOrBlockTask+0x90>)
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d101      	bne.n	80120cc <prvProcessTimerOrBlockTask+0x50>
 80120c8:	2301      	movs	r3, #1
 80120ca:	e000      	b.n	80120ce <prvProcessTimerOrBlockTask+0x52>
 80120cc:	2300      	movs	r3, #0
 80120ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80120d0:	4b0f      	ldr	r3, [pc, #60]	; (8012110 <prvProcessTimerOrBlockTask+0x94>)
 80120d2:	6818      	ldr	r0, [r3, #0]
 80120d4:	687a      	ldr	r2, [r7, #4]
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	1ad3      	subs	r3, r2, r3
 80120da:	683a      	ldr	r2, [r7, #0]
 80120dc:	4619      	mov	r1, r3
 80120de:	f7fe ff7d 	bl	8010fdc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80120e2:	f7ff fa19 	bl	8011518 <xTaskResumeAll>
 80120e6:	4603      	mov	r3, r0
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d10a      	bne.n	8012102 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80120ec:	4b09      	ldr	r3, [pc, #36]	; (8012114 <prvProcessTimerOrBlockTask+0x98>)
 80120ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80120f2:	601a      	str	r2, [r3, #0]
 80120f4:	f3bf 8f4f 	dsb	sy
 80120f8:	f3bf 8f6f 	isb	sy
}
 80120fc:	e001      	b.n	8012102 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80120fe:	f7ff fa0b 	bl	8011518 <xTaskResumeAll>
}
 8012102:	bf00      	nop
 8012104:	3710      	adds	r7, #16
 8012106:	46bd      	mov	sp, r7
 8012108:	bd80      	pop	{r7, pc}
 801210a:	bf00      	nop
 801210c:	20001e0c 	.word	0x20001e0c
 8012110:	20001e10 	.word	0x20001e10
 8012114:	e000ed04 	.word	0xe000ed04

08012118 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012118:	b480      	push	{r7}
 801211a:	b085      	sub	sp, #20
 801211c:	af00      	add	r7, sp, #0
 801211e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012120:	4b0e      	ldr	r3, [pc, #56]	; (801215c <prvGetNextExpireTime+0x44>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d101      	bne.n	801212e <prvGetNextExpireTime+0x16>
 801212a:	2201      	movs	r2, #1
 801212c:	e000      	b.n	8012130 <prvGetNextExpireTime+0x18>
 801212e:	2200      	movs	r2, #0
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d105      	bne.n	8012148 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801213c:	4b07      	ldr	r3, [pc, #28]	; (801215c <prvGetNextExpireTime+0x44>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	68db      	ldr	r3, [r3, #12]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	60fb      	str	r3, [r7, #12]
 8012146:	e001      	b.n	801214c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012148:	2300      	movs	r3, #0
 801214a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801214c:	68fb      	ldr	r3, [r7, #12]
}
 801214e:	4618      	mov	r0, r3
 8012150:	3714      	adds	r7, #20
 8012152:	46bd      	mov	sp, r7
 8012154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012158:	4770      	bx	lr
 801215a:	bf00      	nop
 801215c:	20001e08 	.word	0x20001e08

08012160 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b084      	sub	sp, #16
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012168:	f7ff fa74 	bl	8011654 <xTaskGetTickCount>
 801216c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801216e:	4b0b      	ldr	r3, [pc, #44]	; (801219c <prvSampleTimeNow+0x3c>)
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	68fa      	ldr	r2, [r7, #12]
 8012174:	429a      	cmp	r2, r3
 8012176:	d205      	bcs.n	8012184 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012178:	f000 f936 	bl	80123e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	2201      	movs	r2, #1
 8012180:	601a      	str	r2, [r3, #0]
 8012182:	e002      	b.n	801218a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	2200      	movs	r2, #0
 8012188:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801218a:	4a04      	ldr	r2, [pc, #16]	; (801219c <prvSampleTimeNow+0x3c>)
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012190:	68fb      	ldr	r3, [r7, #12]
}
 8012192:	4618      	mov	r0, r3
 8012194:	3710      	adds	r7, #16
 8012196:	46bd      	mov	sp, r7
 8012198:	bd80      	pop	{r7, pc}
 801219a:	bf00      	nop
 801219c:	20001e18 	.word	0x20001e18

080121a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b086      	sub	sp, #24
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	60f8      	str	r0, [r7, #12]
 80121a8:	60b9      	str	r1, [r7, #8]
 80121aa:	607a      	str	r2, [r7, #4]
 80121ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80121ae:	2300      	movs	r3, #0
 80121b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	68ba      	ldr	r2, [r7, #8]
 80121b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	68fa      	ldr	r2, [r7, #12]
 80121bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80121be:	68ba      	ldr	r2, [r7, #8]
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	429a      	cmp	r2, r3
 80121c4:	d812      	bhi.n	80121ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121c6:	687a      	ldr	r2, [r7, #4]
 80121c8:	683b      	ldr	r3, [r7, #0]
 80121ca:	1ad2      	subs	r2, r2, r3
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	699b      	ldr	r3, [r3, #24]
 80121d0:	429a      	cmp	r2, r3
 80121d2:	d302      	bcc.n	80121da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80121d4:	2301      	movs	r3, #1
 80121d6:	617b      	str	r3, [r7, #20]
 80121d8:	e01b      	b.n	8012212 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80121da:	4b10      	ldr	r3, [pc, #64]	; (801221c <prvInsertTimerInActiveList+0x7c>)
 80121dc:	681a      	ldr	r2, [r3, #0]
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	3304      	adds	r3, #4
 80121e2:	4619      	mov	r1, r3
 80121e4:	4610      	mov	r0, r2
 80121e6:	f7fe f9de 	bl	80105a6 <vListInsert>
 80121ea:	e012      	b.n	8012212 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80121ec:	687a      	ldr	r2, [r7, #4]
 80121ee:	683b      	ldr	r3, [r7, #0]
 80121f0:	429a      	cmp	r2, r3
 80121f2:	d206      	bcs.n	8012202 <prvInsertTimerInActiveList+0x62>
 80121f4:	68ba      	ldr	r2, [r7, #8]
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	429a      	cmp	r2, r3
 80121fa:	d302      	bcc.n	8012202 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80121fc:	2301      	movs	r3, #1
 80121fe:	617b      	str	r3, [r7, #20]
 8012200:	e007      	b.n	8012212 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012202:	4b07      	ldr	r3, [pc, #28]	; (8012220 <prvInsertTimerInActiveList+0x80>)
 8012204:	681a      	ldr	r2, [r3, #0]
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	3304      	adds	r3, #4
 801220a:	4619      	mov	r1, r3
 801220c:	4610      	mov	r0, r2
 801220e:	f7fe f9ca 	bl	80105a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012212:	697b      	ldr	r3, [r7, #20]
}
 8012214:	4618      	mov	r0, r3
 8012216:	3718      	adds	r7, #24
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}
 801221c:	20001e0c 	.word	0x20001e0c
 8012220:	20001e08 	.word	0x20001e08

08012224 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b08e      	sub	sp, #56	; 0x38
 8012228:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801222a:	e0ca      	b.n	80123c2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2b00      	cmp	r3, #0
 8012230:	da18      	bge.n	8012264 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012232:	1d3b      	adds	r3, r7, #4
 8012234:	3304      	adds	r3, #4
 8012236:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801223a:	2b00      	cmp	r3, #0
 801223c:	d10a      	bne.n	8012254 <prvProcessReceivedCommands+0x30>
	__asm volatile
 801223e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012242:	f383 8811 	msr	BASEPRI, r3
 8012246:	f3bf 8f6f 	isb	sy
 801224a:	f3bf 8f4f 	dsb	sy
 801224e:	61fb      	str	r3, [r7, #28]
}
 8012250:	bf00      	nop
 8012252:	e7fe      	b.n	8012252 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801225a:	6850      	ldr	r0, [r2, #4]
 801225c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801225e:	6892      	ldr	r2, [r2, #8]
 8012260:	4611      	mov	r1, r2
 8012262:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	2b00      	cmp	r3, #0
 8012268:	f2c0 80aa 	blt.w	80123c0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012272:	695b      	ldr	r3, [r3, #20]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d004      	beq.n	8012282 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801227a:	3304      	adds	r3, #4
 801227c:	4618      	mov	r0, r3
 801227e:	f7fe f9cb 	bl	8010618 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012282:	463b      	mov	r3, r7
 8012284:	4618      	mov	r0, r3
 8012286:	f7ff ff6b 	bl	8012160 <prvSampleTimeNow>
 801228a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	2b09      	cmp	r3, #9
 8012290:	f200 8097 	bhi.w	80123c2 <prvProcessReceivedCommands+0x19e>
 8012294:	a201      	add	r2, pc, #4	; (adr r2, 801229c <prvProcessReceivedCommands+0x78>)
 8012296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801229a:	bf00      	nop
 801229c:	080122c5 	.word	0x080122c5
 80122a0:	080122c5 	.word	0x080122c5
 80122a4:	080122c5 	.word	0x080122c5
 80122a8:	08012339 	.word	0x08012339
 80122ac:	0801234d 	.word	0x0801234d
 80122b0:	08012397 	.word	0x08012397
 80122b4:	080122c5 	.word	0x080122c5
 80122b8:	080122c5 	.word	0x080122c5
 80122bc:	08012339 	.word	0x08012339
 80122c0:	0801234d 	.word	0x0801234d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80122c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122ca:	f043 0301 	orr.w	r3, r3, #1
 80122ce:	b2da      	uxtb	r2, r3
 80122d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80122d6:	68ba      	ldr	r2, [r7, #8]
 80122d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122da:	699b      	ldr	r3, [r3, #24]
 80122dc:	18d1      	adds	r1, r2, r3
 80122de:	68bb      	ldr	r3, [r7, #8]
 80122e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80122e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122e4:	f7ff ff5c 	bl	80121a0 <prvInsertTimerInActiveList>
 80122e8:	4603      	mov	r3, r0
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d069      	beq.n	80123c2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80122ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122f0:	6a1b      	ldr	r3, [r3, #32]
 80122f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80122f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122fc:	f003 0304 	and.w	r3, r3, #4
 8012300:	2b00      	cmp	r3, #0
 8012302:	d05e      	beq.n	80123c2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012304:	68ba      	ldr	r2, [r7, #8]
 8012306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012308:	699b      	ldr	r3, [r3, #24]
 801230a:	441a      	add	r2, r3
 801230c:	2300      	movs	r3, #0
 801230e:	9300      	str	r3, [sp, #0]
 8012310:	2300      	movs	r3, #0
 8012312:	2100      	movs	r1, #0
 8012314:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012316:	f7ff fe05 	bl	8011f24 <xTimerGenericCommand>
 801231a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801231c:	6a3b      	ldr	r3, [r7, #32]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d14f      	bne.n	80123c2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012326:	f383 8811 	msr	BASEPRI, r3
 801232a:	f3bf 8f6f 	isb	sy
 801232e:	f3bf 8f4f 	dsb	sy
 8012332:	61bb      	str	r3, [r7, #24]
}
 8012334:	bf00      	nop
 8012336:	e7fe      	b.n	8012336 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801233a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801233e:	f023 0301 	bic.w	r3, r3, #1
 8012342:	b2da      	uxtb	r2, r3
 8012344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012346:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801234a:	e03a      	b.n	80123c2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801234c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801234e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012352:	f043 0301 	orr.w	r3, r3, #1
 8012356:	b2da      	uxtb	r2, r3
 8012358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801235a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801235e:	68ba      	ldr	r2, [r7, #8]
 8012360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012362:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012366:	699b      	ldr	r3, [r3, #24]
 8012368:	2b00      	cmp	r3, #0
 801236a:	d10a      	bne.n	8012382 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801236c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012370:	f383 8811 	msr	BASEPRI, r3
 8012374:	f3bf 8f6f 	isb	sy
 8012378:	f3bf 8f4f 	dsb	sy
 801237c:	617b      	str	r3, [r7, #20]
}
 801237e:	bf00      	nop
 8012380:	e7fe      	b.n	8012380 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012384:	699a      	ldr	r2, [r3, #24]
 8012386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012388:	18d1      	adds	r1, r2, r3
 801238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801238c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801238e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012390:	f7ff ff06 	bl	80121a0 <prvInsertTimerInActiveList>
					break;
 8012394:	e015      	b.n	80123c2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012398:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801239c:	f003 0302 	and.w	r3, r3, #2
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d103      	bne.n	80123ac <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80123a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80123a6:	f000 fbdb 	bl	8012b60 <vPortFree>
 80123aa:	e00a      	b.n	80123c2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80123ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80123b2:	f023 0301 	bic.w	r3, r3, #1
 80123b6:	b2da      	uxtb	r2, r3
 80123b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80123be:	e000      	b.n	80123c2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80123c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80123c2:	4b08      	ldr	r3, [pc, #32]	; (80123e4 <prvProcessReceivedCommands+0x1c0>)
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	1d39      	adds	r1, r7, #4
 80123c8:	2200      	movs	r2, #0
 80123ca:	4618      	mov	r0, r3
 80123cc:	f7fe fbec 	bl	8010ba8 <xQueueReceive>
 80123d0:	4603      	mov	r3, r0
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	f47f af2a 	bne.w	801222c <prvProcessReceivedCommands+0x8>
	}
}
 80123d8:	bf00      	nop
 80123da:	bf00      	nop
 80123dc:	3730      	adds	r7, #48	; 0x30
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}
 80123e2:	bf00      	nop
 80123e4:	20001e10 	.word	0x20001e10

080123e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b088      	sub	sp, #32
 80123ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80123ee:	e048      	b.n	8012482 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80123f0:	4b2d      	ldr	r3, [pc, #180]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	68db      	ldr	r3, [r3, #12]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123fa:	4b2b      	ldr	r3, [pc, #172]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	68db      	ldr	r3, [r3, #12]
 8012400:	68db      	ldr	r3, [r3, #12]
 8012402:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	3304      	adds	r3, #4
 8012408:	4618      	mov	r0, r3
 801240a:	f7fe f905 	bl	8010618 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	6a1b      	ldr	r3, [r3, #32]
 8012412:	68f8      	ldr	r0, [r7, #12]
 8012414:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801241c:	f003 0304 	and.w	r3, r3, #4
 8012420:	2b00      	cmp	r3, #0
 8012422:	d02e      	beq.n	8012482 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	699b      	ldr	r3, [r3, #24]
 8012428:	693a      	ldr	r2, [r7, #16]
 801242a:	4413      	add	r3, r2
 801242c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801242e:	68ba      	ldr	r2, [r7, #8]
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	429a      	cmp	r2, r3
 8012434:	d90e      	bls.n	8012454 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	68ba      	ldr	r2, [r7, #8]
 801243a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	68fa      	ldr	r2, [r7, #12]
 8012440:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012442:	4b19      	ldr	r3, [pc, #100]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 8012444:	681a      	ldr	r2, [r3, #0]
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	3304      	adds	r3, #4
 801244a:	4619      	mov	r1, r3
 801244c:	4610      	mov	r0, r2
 801244e:	f7fe f8aa 	bl	80105a6 <vListInsert>
 8012452:	e016      	b.n	8012482 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012454:	2300      	movs	r3, #0
 8012456:	9300      	str	r3, [sp, #0]
 8012458:	2300      	movs	r3, #0
 801245a:	693a      	ldr	r2, [r7, #16]
 801245c:	2100      	movs	r1, #0
 801245e:	68f8      	ldr	r0, [r7, #12]
 8012460:	f7ff fd60 	bl	8011f24 <xTimerGenericCommand>
 8012464:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d10a      	bne.n	8012482 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801246c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012470:	f383 8811 	msr	BASEPRI, r3
 8012474:	f3bf 8f6f 	isb	sy
 8012478:	f3bf 8f4f 	dsb	sy
 801247c:	603b      	str	r3, [r7, #0]
}
 801247e:	bf00      	nop
 8012480:	e7fe      	b.n	8012480 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012482:	4b09      	ldr	r3, [pc, #36]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d1b1      	bne.n	80123f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801248c:	4b06      	ldr	r3, [pc, #24]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012492:	4b06      	ldr	r3, [pc, #24]	; (80124ac <prvSwitchTimerLists+0xc4>)
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	4a04      	ldr	r2, [pc, #16]	; (80124a8 <prvSwitchTimerLists+0xc0>)
 8012498:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801249a:	4a04      	ldr	r2, [pc, #16]	; (80124ac <prvSwitchTimerLists+0xc4>)
 801249c:	697b      	ldr	r3, [r7, #20]
 801249e:	6013      	str	r3, [r2, #0]
}
 80124a0:	bf00      	nop
 80124a2:	3718      	adds	r7, #24
 80124a4:	46bd      	mov	sp, r7
 80124a6:	bd80      	pop	{r7, pc}
 80124a8:	20001e08 	.word	0x20001e08
 80124ac:	20001e0c 	.word	0x20001e0c

080124b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b082      	sub	sp, #8
 80124b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80124b6:	f000 f965 	bl	8012784 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80124ba:	4b15      	ldr	r3, [pc, #84]	; (8012510 <prvCheckForValidListAndQueue+0x60>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d120      	bne.n	8012504 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80124c2:	4814      	ldr	r0, [pc, #80]	; (8012514 <prvCheckForValidListAndQueue+0x64>)
 80124c4:	f7fe f81e 	bl	8010504 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80124c8:	4813      	ldr	r0, [pc, #76]	; (8012518 <prvCheckForValidListAndQueue+0x68>)
 80124ca:	f7fe f81b 	bl	8010504 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80124ce:	4b13      	ldr	r3, [pc, #76]	; (801251c <prvCheckForValidListAndQueue+0x6c>)
 80124d0:	4a10      	ldr	r2, [pc, #64]	; (8012514 <prvCheckForValidListAndQueue+0x64>)
 80124d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80124d4:	4b12      	ldr	r3, [pc, #72]	; (8012520 <prvCheckForValidListAndQueue+0x70>)
 80124d6:	4a10      	ldr	r2, [pc, #64]	; (8012518 <prvCheckForValidListAndQueue+0x68>)
 80124d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80124da:	2300      	movs	r3, #0
 80124dc:	9300      	str	r3, [sp, #0]
 80124de:	4b11      	ldr	r3, [pc, #68]	; (8012524 <prvCheckForValidListAndQueue+0x74>)
 80124e0:	4a11      	ldr	r2, [pc, #68]	; (8012528 <prvCheckForValidListAndQueue+0x78>)
 80124e2:	2110      	movs	r1, #16
 80124e4:	200a      	movs	r0, #10
 80124e6:	f7fe f929 	bl	801073c <xQueueGenericCreateStatic>
 80124ea:	4603      	mov	r3, r0
 80124ec:	4a08      	ldr	r2, [pc, #32]	; (8012510 <prvCheckForValidListAndQueue+0x60>)
 80124ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80124f0:	4b07      	ldr	r3, [pc, #28]	; (8012510 <prvCheckForValidListAndQueue+0x60>)
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d005      	beq.n	8012504 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80124f8:	4b05      	ldr	r3, [pc, #20]	; (8012510 <prvCheckForValidListAndQueue+0x60>)
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	490b      	ldr	r1, [pc, #44]	; (801252c <prvCheckForValidListAndQueue+0x7c>)
 80124fe:	4618      	mov	r0, r3
 8012500:	f7fe fd42 	bl	8010f88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012504:	f000 f96e 	bl	80127e4 <vPortExitCritical>
}
 8012508:	bf00      	nop
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
 801250e:	bf00      	nop
 8012510:	20001e10 	.word	0x20001e10
 8012514:	20001de0 	.word	0x20001de0
 8012518:	20001df4 	.word	0x20001df4
 801251c:	20001e08 	.word	0x20001e08
 8012520:	20001e0c 	.word	0x20001e0c
 8012524:	20001ebc 	.word	0x20001ebc
 8012528:	20001e1c 	.word	0x20001e1c
 801252c:	08015d44 	.word	0x08015d44

08012530 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012530:	b480      	push	{r7}
 8012532:	b085      	sub	sp, #20
 8012534:	af00      	add	r7, sp, #0
 8012536:	60f8      	str	r0, [r7, #12]
 8012538:	60b9      	str	r1, [r7, #8]
 801253a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	3b04      	subs	r3, #4
 8012540:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012548:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	3b04      	subs	r3, #4
 801254e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012550:	68bb      	ldr	r3, [r7, #8]
 8012552:	f023 0201 	bic.w	r2, r3, #1
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	3b04      	subs	r3, #4
 801255e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012560:	4a0c      	ldr	r2, [pc, #48]	; (8012594 <pxPortInitialiseStack+0x64>)
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	3b14      	subs	r3, #20
 801256a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801256c:	687a      	ldr	r2, [r7, #4]
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	3b04      	subs	r3, #4
 8012576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	f06f 0202 	mvn.w	r2, #2
 801257e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	3b20      	subs	r3, #32
 8012584:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012586:	68fb      	ldr	r3, [r7, #12]
}
 8012588:	4618      	mov	r0, r3
 801258a:	3714      	adds	r7, #20
 801258c:	46bd      	mov	sp, r7
 801258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012592:	4770      	bx	lr
 8012594:	08012599 	.word	0x08012599

08012598 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012598:	b480      	push	{r7}
 801259a:	b085      	sub	sp, #20
 801259c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801259e:	2300      	movs	r3, #0
 80125a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80125a2:	4b12      	ldr	r3, [pc, #72]	; (80125ec <prvTaskExitError+0x54>)
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125aa:	d00a      	beq.n	80125c2 <prvTaskExitError+0x2a>
	__asm volatile
 80125ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125b0:	f383 8811 	msr	BASEPRI, r3
 80125b4:	f3bf 8f6f 	isb	sy
 80125b8:	f3bf 8f4f 	dsb	sy
 80125bc:	60fb      	str	r3, [r7, #12]
}
 80125be:	bf00      	nop
 80125c0:	e7fe      	b.n	80125c0 <prvTaskExitError+0x28>
	__asm volatile
 80125c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125c6:	f383 8811 	msr	BASEPRI, r3
 80125ca:	f3bf 8f6f 	isb	sy
 80125ce:	f3bf 8f4f 	dsb	sy
 80125d2:	60bb      	str	r3, [r7, #8]
}
 80125d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80125d6:	bf00      	nop
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d0fc      	beq.n	80125d8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80125de:	bf00      	nop
 80125e0:	bf00      	nop
 80125e2:	3714      	adds	r7, #20
 80125e4:	46bd      	mov	sp, r7
 80125e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ea:	4770      	bx	lr
 80125ec:	200001e0 	.word	0x200001e0

080125f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80125f0:	4b07      	ldr	r3, [pc, #28]	; (8012610 <pxCurrentTCBConst2>)
 80125f2:	6819      	ldr	r1, [r3, #0]
 80125f4:	6808      	ldr	r0, [r1, #0]
 80125f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125fa:	f380 8809 	msr	PSP, r0
 80125fe:	f3bf 8f6f 	isb	sy
 8012602:	f04f 0000 	mov.w	r0, #0
 8012606:	f380 8811 	msr	BASEPRI, r0
 801260a:	4770      	bx	lr
 801260c:	f3af 8000 	nop.w

08012610 <pxCurrentTCBConst2>:
 8012610:	200018e0 	.word	0x200018e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012614:	bf00      	nop
 8012616:	bf00      	nop

08012618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012618:	4808      	ldr	r0, [pc, #32]	; (801263c <prvPortStartFirstTask+0x24>)
 801261a:	6800      	ldr	r0, [r0, #0]
 801261c:	6800      	ldr	r0, [r0, #0]
 801261e:	f380 8808 	msr	MSP, r0
 8012622:	f04f 0000 	mov.w	r0, #0
 8012626:	f380 8814 	msr	CONTROL, r0
 801262a:	b662      	cpsie	i
 801262c:	b661      	cpsie	f
 801262e:	f3bf 8f4f 	dsb	sy
 8012632:	f3bf 8f6f 	isb	sy
 8012636:	df00      	svc	0
 8012638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801263a:	bf00      	nop
 801263c:	e000ed08 	.word	0xe000ed08

08012640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b086      	sub	sp, #24
 8012644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012646:	4b46      	ldr	r3, [pc, #280]	; (8012760 <xPortStartScheduler+0x120>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	4a46      	ldr	r2, [pc, #280]	; (8012764 <xPortStartScheduler+0x124>)
 801264c:	4293      	cmp	r3, r2
 801264e:	d10a      	bne.n	8012666 <xPortStartScheduler+0x26>
	__asm volatile
 8012650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012654:	f383 8811 	msr	BASEPRI, r3
 8012658:	f3bf 8f6f 	isb	sy
 801265c:	f3bf 8f4f 	dsb	sy
 8012660:	613b      	str	r3, [r7, #16]
}
 8012662:	bf00      	nop
 8012664:	e7fe      	b.n	8012664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012666:	4b3e      	ldr	r3, [pc, #248]	; (8012760 <xPortStartScheduler+0x120>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	4a3f      	ldr	r2, [pc, #252]	; (8012768 <xPortStartScheduler+0x128>)
 801266c:	4293      	cmp	r3, r2
 801266e:	d10a      	bne.n	8012686 <xPortStartScheduler+0x46>
	__asm volatile
 8012670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012674:	f383 8811 	msr	BASEPRI, r3
 8012678:	f3bf 8f6f 	isb	sy
 801267c:	f3bf 8f4f 	dsb	sy
 8012680:	60fb      	str	r3, [r7, #12]
}
 8012682:	bf00      	nop
 8012684:	e7fe      	b.n	8012684 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012686:	4b39      	ldr	r3, [pc, #228]	; (801276c <xPortStartScheduler+0x12c>)
 8012688:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801268a:	697b      	ldr	r3, [r7, #20]
 801268c:	781b      	ldrb	r3, [r3, #0]
 801268e:	b2db      	uxtb	r3, r3
 8012690:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012692:	697b      	ldr	r3, [r7, #20]
 8012694:	22ff      	movs	r2, #255	; 0xff
 8012696:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012698:	697b      	ldr	r3, [r7, #20]
 801269a:	781b      	ldrb	r3, [r3, #0]
 801269c:	b2db      	uxtb	r3, r3
 801269e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80126a0:	78fb      	ldrb	r3, [r7, #3]
 80126a2:	b2db      	uxtb	r3, r3
 80126a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80126a8:	b2da      	uxtb	r2, r3
 80126aa:	4b31      	ldr	r3, [pc, #196]	; (8012770 <xPortStartScheduler+0x130>)
 80126ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80126ae:	4b31      	ldr	r3, [pc, #196]	; (8012774 <xPortStartScheduler+0x134>)
 80126b0:	2207      	movs	r2, #7
 80126b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126b4:	e009      	b.n	80126ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80126b6:	4b2f      	ldr	r3, [pc, #188]	; (8012774 <xPortStartScheduler+0x134>)
 80126b8:	681b      	ldr	r3, [r3, #0]
 80126ba:	3b01      	subs	r3, #1
 80126bc:	4a2d      	ldr	r2, [pc, #180]	; (8012774 <xPortStartScheduler+0x134>)
 80126be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80126c0:	78fb      	ldrb	r3, [r7, #3]
 80126c2:	b2db      	uxtb	r3, r3
 80126c4:	005b      	lsls	r3, r3, #1
 80126c6:	b2db      	uxtb	r3, r3
 80126c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126ca:	78fb      	ldrb	r3, [r7, #3]
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80126d2:	2b80      	cmp	r3, #128	; 0x80
 80126d4:	d0ef      	beq.n	80126b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80126d6:	4b27      	ldr	r3, [pc, #156]	; (8012774 <xPortStartScheduler+0x134>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	f1c3 0307 	rsb	r3, r3, #7
 80126de:	2b04      	cmp	r3, #4
 80126e0:	d00a      	beq.n	80126f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80126e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126e6:	f383 8811 	msr	BASEPRI, r3
 80126ea:	f3bf 8f6f 	isb	sy
 80126ee:	f3bf 8f4f 	dsb	sy
 80126f2:	60bb      	str	r3, [r7, #8]
}
 80126f4:	bf00      	nop
 80126f6:	e7fe      	b.n	80126f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80126f8:	4b1e      	ldr	r3, [pc, #120]	; (8012774 <xPortStartScheduler+0x134>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	021b      	lsls	r3, r3, #8
 80126fe:	4a1d      	ldr	r2, [pc, #116]	; (8012774 <xPortStartScheduler+0x134>)
 8012700:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012702:	4b1c      	ldr	r3, [pc, #112]	; (8012774 <xPortStartScheduler+0x134>)
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801270a:	4a1a      	ldr	r2, [pc, #104]	; (8012774 <xPortStartScheduler+0x134>)
 801270c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	b2da      	uxtb	r2, r3
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012716:	4b18      	ldr	r3, [pc, #96]	; (8012778 <xPortStartScheduler+0x138>)
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	4a17      	ldr	r2, [pc, #92]	; (8012778 <xPortStartScheduler+0x138>)
 801271c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012720:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012722:	4b15      	ldr	r3, [pc, #84]	; (8012778 <xPortStartScheduler+0x138>)
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	4a14      	ldr	r2, [pc, #80]	; (8012778 <xPortStartScheduler+0x138>)
 8012728:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801272c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801272e:	f000 f8dd 	bl	80128ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012732:	4b12      	ldr	r3, [pc, #72]	; (801277c <xPortStartScheduler+0x13c>)
 8012734:	2200      	movs	r2, #0
 8012736:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012738:	f000 f8fc 	bl	8012934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801273c:	4b10      	ldr	r3, [pc, #64]	; (8012780 <xPortStartScheduler+0x140>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	4a0f      	ldr	r2, [pc, #60]	; (8012780 <xPortStartScheduler+0x140>)
 8012742:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012746:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012748:	f7ff ff66 	bl	8012618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801274c:	f7ff f84c 	bl	80117e8 <vTaskSwitchContext>
	prvTaskExitError();
 8012750:	f7ff ff22 	bl	8012598 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012754:	2300      	movs	r3, #0
}
 8012756:	4618      	mov	r0, r3
 8012758:	3718      	adds	r7, #24
 801275a:	46bd      	mov	sp, r7
 801275c:	bd80      	pop	{r7, pc}
 801275e:	bf00      	nop
 8012760:	e000ed00 	.word	0xe000ed00
 8012764:	410fc271 	.word	0x410fc271
 8012768:	410fc270 	.word	0x410fc270
 801276c:	e000e400 	.word	0xe000e400
 8012770:	20001f0c 	.word	0x20001f0c
 8012774:	20001f10 	.word	0x20001f10
 8012778:	e000ed20 	.word	0xe000ed20
 801277c:	200001e0 	.word	0x200001e0
 8012780:	e000ef34 	.word	0xe000ef34

08012784 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012784:	b480      	push	{r7}
 8012786:	b083      	sub	sp, #12
 8012788:	af00      	add	r7, sp, #0
	__asm volatile
 801278a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801278e:	f383 8811 	msr	BASEPRI, r3
 8012792:	f3bf 8f6f 	isb	sy
 8012796:	f3bf 8f4f 	dsb	sy
 801279a:	607b      	str	r3, [r7, #4]
}
 801279c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801279e:	4b0f      	ldr	r3, [pc, #60]	; (80127dc <vPortEnterCritical+0x58>)
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	3301      	adds	r3, #1
 80127a4:	4a0d      	ldr	r2, [pc, #52]	; (80127dc <vPortEnterCritical+0x58>)
 80127a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80127a8:	4b0c      	ldr	r3, [pc, #48]	; (80127dc <vPortEnterCritical+0x58>)
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	2b01      	cmp	r3, #1
 80127ae:	d10f      	bne.n	80127d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80127b0:	4b0b      	ldr	r3, [pc, #44]	; (80127e0 <vPortEnterCritical+0x5c>)
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	b2db      	uxtb	r3, r3
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d00a      	beq.n	80127d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80127ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127be:	f383 8811 	msr	BASEPRI, r3
 80127c2:	f3bf 8f6f 	isb	sy
 80127c6:	f3bf 8f4f 	dsb	sy
 80127ca:	603b      	str	r3, [r7, #0]
}
 80127cc:	bf00      	nop
 80127ce:	e7fe      	b.n	80127ce <vPortEnterCritical+0x4a>
	}
}
 80127d0:	bf00      	nop
 80127d2:	370c      	adds	r7, #12
 80127d4:	46bd      	mov	sp, r7
 80127d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127da:	4770      	bx	lr
 80127dc:	200001e0 	.word	0x200001e0
 80127e0:	e000ed04 	.word	0xe000ed04

080127e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80127e4:	b480      	push	{r7}
 80127e6:	b083      	sub	sp, #12
 80127e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80127ea:	4b12      	ldr	r3, [pc, #72]	; (8012834 <vPortExitCritical+0x50>)
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d10a      	bne.n	8012808 <vPortExitCritical+0x24>
	__asm volatile
 80127f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127f6:	f383 8811 	msr	BASEPRI, r3
 80127fa:	f3bf 8f6f 	isb	sy
 80127fe:	f3bf 8f4f 	dsb	sy
 8012802:	607b      	str	r3, [r7, #4]
}
 8012804:	bf00      	nop
 8012806:	e7fe      	b.n	8012806 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012808:	4b0a      	ldr	r3, [pc, #40]	; (8012834 <vPortExitCritical+0x50>)
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	3b01      	subs	r3, #1
 801280e:	4a09      	ldr	r2, [pc, #36]	; (8012834 <vPortExitCritical+0x50>)
 8012810:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012812:	4b08      	ldr	r3, [pc, #32]	; (8012834 <vPortExitCritical+0x50>)
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d105      	bne.n	8012826 <vPortExitCritical+0x42>
 801281a:	2300      	movs	r3, #0
 801281c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801281e:	683b      	ldr	r3, [r7, #0]
 8012820:	f383 8811 	msr	BASEPRI, r3
}
 8012824:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012826:	bf00      	nop
 8012828:	370c      	adds	r7, #12
 801282a:	46bd      	mov	sp, r7
 801282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012830:	4770      	bx	lr
 8012832:	bf00      	nop
 8012834:	200001e0 	.word	0x200001e0
	...

08012840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012840:	f3ef 8009 	mrs	r0, PSP
 8012844:	f3bf 8f6f 	isb	sy
 8012848:	4b15      	ldr	r3, [pc, #84]	; (80128a0 <pxCurrentTCBConst>)
 801284a:	681a      	ldr	r2, [r3, #0]
 801284c:	f01e 0f10 	tst.w	lr, #16
 8012850:	bf08      	it	eq
 8012852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801285a:	6010      	str	r0, [r2, #0]
 801285c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012860:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012864:	f380 8811 	msr	BASEPRI, r0
 8012868:	f3bf 8f4f 	dsb	sy
 801286c:	f3bf 8f6f 	isb	sy
 8012870:	f7fe ffba 	bl	80117e8 <vTaskSwitchContext>
 8012874:	f04f 0000 	mov.w	r0, #0
 8012878:	f380 8811 	msr	BASEPRI, r0
 801287c:	bc09      	pop	{r0, r3}
 801287e:	6819      	ldr	r1, [r3, #0]
 8012880:	6808      	ldr	r0, [r1, #0]
 8012882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012886:	f01e 0f10 	tst.w	lr, #16
 801288a:	bf08      	it	eq
 801288c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012890:	f380 8809 	msr	PSP, r0
 8012894:	f3bf 8f6f 	isb	sy
 8012898:	4770      	bx	lr
 801289a:	bf00      	nop
 801289c:	f3af 8000 	nop.w

080128a0 <pxCurrentTCBConst>:
 80128a0:	200018e0 	.word	0x200018e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80128a4:	bf00      	nop
 80128a6:	bf00      	nop

080128a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b082      	sub	sp, #8
 80128ac:	af00      	add	r7, sp, #0
	__asm volatile
 80128ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128b2:	f383 8811 	msr	BASEPRI, r3
 80128b6:	f3bf 8f6f 	isb	sy
 80128ba:	f3bf 8f4f 	dsb	sy
 80128be:	607b      	str	r3, [r7, #4]
}
 80128c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80128c2:	f7fe fed7 	bl	8011674 <xTaskIncrementTick>
 80128c6:	4603      	mov	r3, r0
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d003      	beq.n	80128d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80128cc:	4b06      	ldr	r3, [pc, #24]	; (80128e8 <xPortSysTickHandler+0x40>)
 80128ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128d2:	601a      	str	r2, [r3, #0]
 80128d4:	2300      	movs	r3, #0
 80128d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	f383 8811 	msr	BASEPRI, r3
}
 80128de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80128e0:	bf00      	nop
 80128e2:	3708      	adds	r7, #8
 80128e4:	46bd      	mov	sp, r7
 80128e6:	bd80      	pop	{r7, pc}
 80128e8:	e000ed04 	.word	0xe000ed04

080128ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80128ec:	b480      	push	{r7}
 80128ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80128f0:	4b0b      	ldr	r3, [pc, #44]	; (8012920 <vPortSetupTimerInterrupt+0x34>)
 80128f2:	2200      	movs	r2, #0
 80128f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80128f6:	4b0b      	ldr	r3, [pc, #44]	; (8012924 <vPortSetupTimerInterrupt+0x38>)
 80128f8:	2200      	movs	r2, #0
 80128fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80128fc:	4b0a      	ldr	r3, [pc, #40]	; (8012928 <vPortSetupTimerInterrupt+0x3c>)
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	4a0a      	ldr	r2, [pc, #40]	; (801292c <vPortSetupTimerInterrupt+0x40>)
 8012902:	fba2 2303 	umull	r2, r3, r2, r3
 8012906:	099b      	lsrs	r3, r3, #6
 8012908:	4a09      	ldr	r2, [pc, #36]	; (8012930 <vPortSetupTimerInterrupt+0x44>)
 801290a:	3b01      	subs	r3, #1
 801290c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801290e:	4b04      	ldr	r3, [pc, #16]	; (8012920 <vPortSetupTimerInterrupt+0x34>)
 8012910:	2207      	movs	r2, #7
 8012912:	601a      	str	r2, [r3, #0]
}
 8012914:	bf00      	nop
 8012916:	46bd      	mov	sp, r7
 8012918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801291c:	4770      	bx	lr
 801291e:	bf00      	nop
 8012920:	e000e010 	.word	0xe000e010
 8012924:	e000e018 	.word	0xe000e018
 8012928:	20000148 	.word	0x20000148
 801292c:	10624dd3 	.word	0x10624dd3
 8012930:	e000e014 	.word	0xe000e014

08012934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012934:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012944 <vPortEnableVFP+0x10>
 8012938:	6801      	ldr	r1, [r0, #0]
 801293a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801293e:	6001      	str	r1, [r0, #0]
 8012940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012942:	bf00      	nop
 8012944:	e000ed88 	.word	0xe000ed88

08012948 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012948:	b480      	push	{r7}
 801294a:	b085      	sub	sp, #20
 801294c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801294e:	f3ef 8305 	mrs	r3, IPSR
 8012952:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	2b0f      	cmp	r3, #15
 8012958:	d914      	bls.n	8012984 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801295a:	4a17      	ldr	r2, [pc, #92]	; (80129b8 <vPortValidateInterruptPriority+0x70>)
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	4413      	add	r3, r2
 8012960:	781b      	ldrb	r3, [r3, #0]
 8012962:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012964:	4b15      	ldr	r3, [pc, #84]	; (80129bc <vPortValidateInterruptPriority+0x74>)
 8012966:	781b      	ldrb	r3, [r3, #0]
 8012968:	7afa      	ldrb	r2, [r7, #11]
 801296a:	429a      	cmp	r2, r3
 801296c:	d20a      	bcs.n	8012984 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012972:	f383 8811 	msr	BASEPRI, r3
 8012976:	f3bf 8f6f 	isb	sy
 801297a:	f3bf 8f4f 	dsb	sy
 801297e:	607b      	str	r3, [r7, #4]
}
 8012980:	bf00      	nop
 8012982:	e7fe      	b.n	8012982 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012984:	4b0e      	ldr	r3, [pc, #56]	; (80129c0 <vPortValidateInterruptPriority+0x78>)
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801298c:	4b0d      	ldr	r3, [pc, #52]	; (80129c4 <vPortValidateInterruptPriority+0x7c>)
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	429a      	cmp	r2, r3
 8012992:	d90a      	bls.n	80129aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012998:	f383 8811 	msr	BASEPRI, r3
 801299c:	f3bf 8f6f 	isb	sy
 80129a0:	f3bf 8f4f 	dsb	sy
 80129a4:	603b      	str	r3, [r7, #0]
}
 80129a6:	bf00      	nop
 80129a8:	e7fe      	b.n	80129a8 <vPortValidateInterruptPriority+0x60>
	}
 80129aa:	bf00      	nop
 80129ac:	3714      	adds	r7, #20
 80129ae:	46bd      	mov	sp, r7
 80129b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b4:	4770      	bx	lr
 80129b6:	bf00      	nop
 80129b8:	e000e3f0 	.word	0xe000e3f0
 80129bc:	20001f0c 	.word	0x20001f0c
 80129c0:	e000ed0c 	.word	0xe000ed0c
 80129c4:	20001f10 	.word	0x20001f10

080129c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80129c8:	b580      	push	{r7, lr}
 80129ca:	b08a      	sub	sp, #40	; 0x28
 80129cc:	af00      	add	r7, sp, #0
 80129ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80129d0:	2300      	movs	r3, #0
 80129d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80129d4:	f7fe fd92 	bl	80114fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80129d8:	4b5b      	ldr	r3, [pc, #364]	; (8012b48 <pvPortMalloc+0x180>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d101      	bne.n	80129e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80129e0:	f000 f920 	bl	8012c24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80129e4:	4b59      	ldr	r3, [pc, #356]	; (8012b4c <pvPortMalloc+0x184>)
 80129e6:	681a      	ldr	r2, [r3, #0]
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	4013      	ands	r3, r2
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	f040 8093 	bne.w	8012b18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d01d      	beq.n	8012a34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80129f8:	2208      	movs	r2, #8
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	4413      	add	r3, r2
 80129fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	f003 0307 	and.w	r3, r3, #7
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d014      	beq.n	8012a34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	f023 0307 	bic.w	r3, r3, #7
 8012a10:	3308      	adds	r3, #8
 8012a12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f003 0307 	and.w	r3, r3, #7
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d00a      	beq.n	8012a34 <pvPortMalloc+0x6c>
	__asm volatile
 8012a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a22:	f383 8811 	msr	BASEPRI, r3
 8012a26:	f3bf 8f6f 	isb	sy
 8012a2a:	f3bf 8f4f 	dsb	sy
 8012a2e:	617b      	str	r3, [r7, #20]
}
 8012a30:	bf00      	nop
 8012a32:	e7fe      	b.n	8012a32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d06e      	beq.n	8012b18 <pvPortMalloc+0x150>
 8012a3a:	4b45      	ldr	r3, [pc, #276]	; (8012b50 <pvPortMalloc+0x188>)
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	687a      	ldr	r2, [r7, #4]
 8012a40:	429a      	cmp	r2, r3
 8012a42:	d869      	bhi.n	8012b18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012a44:	4b43      	ldr	r3, [pc, #268]	; (8012b54 <pvPortMalloc+0x18c>)
 8012a46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012a48:	4b42      	ldr	r3, [pc, #264]	; (8012b54 <pvPortMalloc+0x18c>)
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a4e:	e004      	b.n	8012a5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a5c:	685b      	ldr	r3, [r3, #4]
 8012a5e:	687a      	ldr	r2, [r7, #4]
 8012a60:	429a      	cmp	r2, r3
 8012a62:	d903      	bls.n	8012a6c <pvPortMalloc+0xa4>
 8012a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d1f1      	bne.n	8012a50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012a6c:	4b36      	ldr	r3, [pc, #216]	; (8012b48 <pvPortMalloc+0x180>)
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a72:	429a      	cmp	r2, r3
 8012a74:	d050      	beq.n	8012b18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012a76:	6a3b      	ldr	r3, [r7, #32]
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	2208      	movs	r2, #8
 8012a7c:	4413      	add	r3, r2
 8012a7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a82:	681a      	ldr	r2, [r3, #0]
 8012a84:	6a3b      	ldr	r3, [r7, #32]
 8012a86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a8a:	685a      	ldr	r2, [r3, #4]
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	1ad2      	subs	r2, r2, r3
 8012a90:	2308      	movs	r3, #8
 8012a92:	005b      	lsls	r3, r3, #1
 8012a94:	429a      	cmp	r2, r3
 8012a96:	d91f      	bls.n	8012ad8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	4413      	add	r3, r2
 8012a9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012aa0:	69bb      	ldr	r3, [r7, #24]
 8012aa2:	f003 0307 	and.w	r3, r3, #7
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d00a      	beq.n	8012ac0 <pvPortMalloc+0xf8>
	__asm volatile
 8012aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012aae:	f383 8811 	msr	BASEPRI, r3
 8012ab2:	f3bf 8f6f 	isb	sy
 8012ab6:	f3bf 8f4f 	dsb	sy
 8012aba:	613b      	str	r3, [r7, #16]
}
 8012abc:	bf00      	nop
 8012abe:	e7fe      	b.n	8012abe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac2:	685a      	ldr	r2, [r3, #4]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	1ad2      	subs	r2, r2, r3
 8012ac8:	69bb      	ldr	r3, [r7, #24]
 8012aca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ace:	687a      	ldr	r2, [r7, #4]
 8012ad0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012ad2:	69b8      	ldr	r0, [r7, #24]
 8012ad4:	f000 f908 	bl	8012ce8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012ad8:	4b1d      	ldr	r3, [pc, #116]	; (8012b50 <pvPortMalloc+0x188>)
 8012ada:	681a      	ldr	r2, [r3, #0]
 8012adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ade:	685b      	ldr	r3, [r3, #4]
 8012ae0:	1ad3      	subs	r3, r2, r3
 8012ae2:	4a1b      	ldr	r2, [pc, #108]	; (8012b50 <pvPortMalloc+0x188>)
 8012ae4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012ae6:	4b1a      	ldr	r3, [pc, #104]	; (8012b50 <pvPortMalloc+0x188>)
 8012ae8:	681a      	ldr	r2, [r3, #0]
 8012aea:	4b1b      	ldr	r3, [pc, #108]	; (8012b58 <pvPortMalloc+0x190>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	429a      	cmp	r2, r3
 8012af0:	d203      	bcs.n	8012afa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012af2:	4b17      	ldr	r3, [pc, #92]	; (8012b50 <pvPortMalloc+0x188>)
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	4a18      	ldr	r2, [pc, #96]	; (8012b58 <pvPortMalloc+0x190>)
 8012af8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012afc:	685a      	ldr	r2, [r3, #4]
 8012afe:	4b13      	ldr	r3, [pc, #76]	; (8012b4c <pvPortMalloc+0x184>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	431a      	orrs	r2, r3
 8012b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b0a:	2200      	movs	r2, #0
 8012b0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8012b0e:	4b13      	ldr	r3, [pc, #76]	; (8012b5c <pvPortMalloc+0x194>)
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	3301      	adds	r3, #1
 8012b14:	4a11      	ldr	r2, [pc, #68]	; (8012b5c <pvPortMalloc+0x194>)
 8012b16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012b18:	f7fe fcfe 	bl	8011518 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b1c:	69fb      	ldr	r3, [r7, #28]
 8012b1e:	f003 0307 	and.w	r3, r3, #7
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d00a      	beq.n	8012b3c <pvPortMalloc+0x174>
	__asm volatile
 8012b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b2a:	f383 8811 	msr	BASEPRI, r3
 8012b2e:	f3bf 8f6f 	isb	sy
 8012b32:	f3bf 8f4f 	dsb	sy
 8012b36:	60fb      	str	r3, [r7, #12]
}
 8012b38:	bf00      	nop
 8012b3a:	e7fe      	b.n	8012b3a <pvPortMalloc+0x172>
	return pvReturn;
 8012b3c:	69fb      	ldr	r3, [r7, #28]
}
 8012b3e:	4618      	mov	r0, r3
 8012b40:	3728      	adds	r7, #40	; 0x28
 8012b42:	46bd      	mov	sp, r7
 8012b44:	bd80      	pop	{r7, pc}
 8012b46:	bf00      	nop
 8012b48:	20005b1c 	.word	0x20005b1c
 8012b4c:	20005b30 	.word	0x20005b30
 8012b50:	20005b20 	.word	0x20005b20
 8012b54:	20005b14 	.word	0x20005b14
 8012b58:	20005b24 	.word	0x20005b24
 8012b5c:	20005b28 	.word	0x20005b28

08012b60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b086      	sub	sp, #24
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d04d      	beq.n	8012c0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012b72:	2308      	movs	r3, #8
 8012b74:	425b      	negs	r3, r3
 8012b76:	697a      	ldr	r2, [r7, #20]
 8012b78:	4413      	add	r3, r2
 8012b7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012b80:	693b      	ldr	r3, [r7, #16]
 8012b82:	685a      	ldr	r2, [r3, #4]
 8012b84:	4b24      	ldr	r3, [pc, #144]	; (8012c18 <vPortFree+0xb8>)
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	4013      	ands	r3, r2
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d10a      	bne.n	8012ba4 <vPortFree+0x44>
	__asm volatile
 8012b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b92:	f383 8811 	msr	BASEPRI, r3
 8012b96:	f3bf 8f6f 	isb	sy
 8012b9a:	f3bf 8f4f 	dsb	sy
 8012b9e:	60fb      	str	r3, [r7, #12]
}
 8012ba0:	bf00      	nop
 8012ba2:	e7fe      	b.n	8012ba2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012ba4:	693b      	ldr	r3, [r7, #16]
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d00a      	beq.n	8012bc2 <vPortFree+0x62>
	__asm volatile
 8012bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012bb0:	f383 8811 	msr	BASEPRI, r3
 8012bb4:	f3bf 8f6f 	isb	sy
 8012bb8:	f3bf 8f4f 	dsb	sy
 8012bbc:	60bb      	str	r3, [r7, #8]
}
 8012bbe:	bf00      	nop
 8012bc0:	e7fe      	b.n	8012bc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012bc2:	693b      	ldr	r3, [r7, #16]
 8012bc4:	685a      	ldr	r2, [r3, #4]
 8012bc6:	4b14      	ldr	r3, [pc, #80]	; (8012c18 <vPortFree+0xb8>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	4013      	ands	r3, r2
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d01e      	beq.n	8012c0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012bd0:	693b      	ldr	r3, [r7, #16]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d11a      	bne.n	8012c0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012bd8:	693b      	ldr	r3, [r7, #16]
 8012bda:	685a      	ldr	r2, [r3, #4]
 8012bdc:	4b0e      	ldr	r3, [pc, #56]	; (8012c18 <vPortFree+0xb8>)
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	43db      	mvns	r3, r3
 8012be2:	401a      	ands	r2, r3
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012be8:	f7fe fc88 	bl	80114fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012bec:	693b      	ldr	r3, [r7, #16]
 8012bee:	685a      	ldr	r2, [r3, #4]
 8012bf0:	4b0a      	ldr	r3, [pc, #40]	; (8012c1c <vPortFree+0xbc>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	4413      	add	r3, r2
 8012bf6:	4a09      	ldr	r2, [pc, #36]	; (8012c1c <vPortFree+0xbc>)
 8012bf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012bfa:	6938      	ldr	r0, [r7, #16]
 8012bfc:	f000 f874 	bl	8012ce8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012c00:	4b07      	ldr	r3, [pc, #28]	; (8012c20 <vPortFree+0xc0>)
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	3301      	adds	r3, #1
 8012c06:	4a06      	ldr	r2, [pc, #24]	; (8012c20 <vPortFree+0xc0>)
 8012c08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8012c0a:	f7fe fc85 	bl	8011518 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012c0e:	bf00      	nop
 8012c10:	3718      	adds	r7, #24
 8012c12:	46bd      	mov	sp, r7
 8012c14:	bd80      	pop	{r7, pc}
 8012c16:	bf00      	nop
 8012c18:	20005b30 	.word	0x20005b30
 8012c1c:	20005b20 	.word	0x20005b20
 8012c20:	20005b2c 	.word	0x20005b2c

08012c24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012c24:	b480      	push	{r7}
 8012c26:	b085      	sub	sp, #20
 8012c28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012c2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8012c2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012c30:	4b27      	ldr	r3, [pc, #156]	; (8012cd0 <prvHeapInit+0xac>)
 8012c32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	f003 0307 	and.w	r3, r3, #7
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d00c      	beq.n	8012c58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012c3e:	68fb      	ldr	r3, [r7, #12]
 8012c40:	3307      	adds	r3, #7
 8012c42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	f023 0307 	bic.w	r3, r3, #7
 8012c4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012c4c:	68ba      	ldr	r2, [r7, #8]
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	1ad3      	subs	r3, r2, r3
 8012c52:	4a1f      	ldr	r2, [pc, #124]	; (8012cd0 <prvHeapInit+0xac>)
 8012c54:	4413      	add	r3, r2
 8012c56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012c5c:	4a1d      	ldr	r2, [pc, #116]	; (8012cd4 <prvHeapInit+0xb0>)
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012c62:	4b1c      	ldr	r3, [pc, #112]	; (8012cd4 <prvHeapInit+0xb0>)
 8012c64:	2200      	movs	r2, #0
 8012c66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	68ba      	ldr	r2, [r7, #8]
 8012c6c:	4413      	add	r3, r2
 8012c6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012c70:	2208      	movs	r2, #8
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	1a9b      	subs	r3, r3, r2
 8012c76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	f023 0307 	bic.w	r3, r3, #7
 8012c7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	4a15      	ldr	r2, [pc, #84]	; (8012cd8 <prvHeapInit+0xb4>)
 8012c84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012c86:	4b14      	ldr	r3, [pc, #80]	; (8012cd8 <prvHeapInit+0xb4>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012c8e:	4b12      	ldr	r3, [pc, #72]	; (8012cd8 <prvHeapInit+0xb4>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	2200      	movs	r2, #0
 8012c94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	68fa      	ldr	r2, [r7, #12]
 8012c9e:	1ad2      	subs	r2, r2, r3
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012ca4:	4b0c      	ldr	r3, [pc, #48]	; (8012cd8 <prvHeapInit+0xb4>)
 8012ca6:	681a      	ldr	r2, [r3, #0]
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	685b      	ldr	r3, [r3, #4]
 8012cb0:	4a0a      	ldr	r2, [pc, #40]	; (8012cdc <prvHeapInit+0xb8>)
 8012cb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012cb4:	683b      	ldr	r3, [r7, #0]
 8012cb6:	685b      	ldr	r3, [r3, #4]
 8012cb8:	4a09      	ldr	r2, [pc, #36]	; (8012ce0 <prvHeapInit+0xbc>)
 8012cba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012cbc:	4b09      	ldr	r3, [pc, #36]	; (8012ce4 <prvHeapInit+0xc0>)
 8012cbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012cc2:	601a      	str	r2, [r3, #0]
}
 8012cc4:	bf00      	nop
 8012cc6:	3714      	adds	r7, #20
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cce:	4770      	bx	lr
 8012cd0:	20001f14 	.word	0x20001f14
 8012cd4:	20005b14 	.word	0x20005b14
 8012cd8:	20005b1c 	.word	0x20005b1c
 8012cdc:	20005b24 	.word	0x20005b24
 8012ce0:	20005b20 	.word	0x20005b20
 8012ce4:	20005b30 	.word	0x20005b30

08012ce8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012ce8:	b480      	push	{r7}
 8012cea:	b085      	sub	sp, #20
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012cf0:	4b28      	ldr	r3, [pc, #160]	; (8012d94 <prvInsertBlockIntoFreeList+0xac>)
 8012cf2:	60fb      	str	r3, [r7, #12]
 8012cf4:	e002      	b.n	8012cfc <prvInsertBlockIntoFreeList+0x14>
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	681b      	ldr	r3, [r3, #0]
 8012cfa:	60fb      	str	r3, [r7, #12]
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	687a      	ldr	r2, [r7, #4]
 8012d02:	429a      	cmp	r2, r3
 8012d04:	d8f7      	bhi.n	8012cf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	685b      	ldr	r3, [r3, #4]
 8012d0e:	68ba      	ldr	r2, [r7, #8]
 8012d10:	4413      	add	r3, r2
 8012d12:	687a      	ldr	r2, [r7, #4]
 8012d14:	429a      	cmp	r2, r3
 8012d16:	d108      	bne.n	8012d2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	685a      	ldr	r2, [r3, #4]
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	685b      	ldr	r3, [r3, #4]
 8012d20:	441a      	add	r2, r3
 8012d22:	68fb      	ldr	r3, [r7, #12]
 8012d24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	685b      	ldr	r3, [r3, #4]
 8012d32:	68ba      	ldr	r2, [r7, #8]
 8012d34:	441a      	add	r2, r3
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d118      	bne.n	8012d70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	681a      	ldr	r2, [r3, #0]
 8012d42:	4b15      	ldr	r3, [pc, #84]	; (8012d98 <prvInsertBlockIntoFreeList+0xb0>)
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	429a      	cmp	r2, r3
 8012d48:	d00d      	beq.n	8012d66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	685a      	ldr	r2, [r3, #4]
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	685b      	ldr	r3, [r3, #4]
 8012d54:	441a      	add	r2, r3
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	681a      	ldr	r2, [r3, #0]
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	601a      	str	r2, [r3, #0]
 8012d64:	e008      	b.n	8012d78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012d66:	4b0c      	ldr	r3, [pc, #48]	; (8012d98 <prvInsertBlockIntoFreeList+0xb0>)
 8012d68:	681a      	ldr	r2, [r3, #0]
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	601a      	str	r2, [r3, #0]
 8012d6e:	e003      	b.n	8012d78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012d70:	68fb      	ldr	r3, [r7, #12]
 8012d72:	681a      	ldr	r2, [r3, #0]
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012d78:	68fa      	ldr	r2, [r7, #12]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	429a      	cmp	r2, r3
 8012d7e:	d002      	beq.n	8012d86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	687a      	ldr	r2, [r7, #4]
 8012d84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d86:	bf00      	nop
 8012d88:	3714      	adds	r7, #20
 8012d8a:	46bd      	mov	sp, r7
 8012d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d90:	4770      	bx	lr
 8012d92:	bf00      	nop
 8012d94:	20005b14 	.word	0x20005b14
 8012d98:	20005b1c 	.word	0x20005b1c

08012d9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012da0:	2200      	movs	r2, #0
 8012da2:	4912      	ldr	r1, [pc, #72]	; (8012dec <MX_USB_DEVICE_Init+0x50>)
 8012da4:	4812      	ldr	r0, [pc, #72]	; (8012df0 <MX_USB_DEVICE_Init+0x54>)
 8012da6:	f7fb ff4b 	bl	800ec40 <USBD_Init>
 8012daa:	4603      	mov	r3, r0
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d001      	beq.n	8012db4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012db0:	f7f1 f870 	bl	8003e94 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012db4:	490f      	ldr	r1, [pc, #60]	; (8012df4 <MX_USB_DEVICE_Init+0x58>)
 8012db6:	480e      	ldr	r0, [pc, #56]	; (8012df0 <MX_USB_DEVICE_Init+0x54>)
 8012db8:	f7fb ff72 	bl	800eca0 <USBD_RegisterClass>
 8012dbc:	4603      	mov	r3, r0
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d001      	beq.n	8012dc6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012dc2:	f7f1 f867 	bl	8003e94 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012dc6:	490c      	ldr	r1, [pc, #48]	; (8012df8 <MX_USB_DEVICE_Init+0x5c>)
 8012dc8:	4809      	ldr	r0, [pc, #36]	; (8012df0 <MX_USB_DEVICE_Init+0x54>)
 8012dca:	f7fb fe63 	bl	800ea94 <USBD_CDC_RegisterInterface>
 8012dce:	4603      	mov	r3, r0
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d001      	beq.n	8012dd8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012dd4:	f7f1 f85e 	bl	8003e94 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012dd8:	4805      	ldr	r0, [pc, #20]	; (8012df0 <MX_USB_DEVICE_Init+0x54>)
 8012dda:	f7fb ff97 	bl	800ed0c <USBD_Start>
 8012dde:	4603      	mov	r3, r0
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d001      	beq.n	8012de8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012de4:	f7f1 f856 	bl	8003e94 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012de8:	bf00      	nop
 8012dea:	bd80      	pop	{r7, pc}
 8012dec:	200001f8 	.word	0x200001f8
 8012df0:	20005b34 	.word	0x20005b34
 8012df4:	20000160 	.word	0x20000160
 8012df8:	200001e4 	.word	0x200001e4

08012dfc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Init_FS(void)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012e00:	2200      	movs	r2, #0
 8012e02:	4905      	ldr	r1, [pc, #20]	; (8012e18 <CDC_Init_FS+0x1c>)
 8012e04:	4805      	ldr	r0, [pc, #20]	; (8012e1c <CDC_Init_FS+0x20>)
 8012e06:	f7fb fe5f 	bl	800eac8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012e0a:	4905      	ldr	r1, [pc, #20]	; (8012e20 <CDC_Init_FS+0x24>)
 8012e0c:	4803      	ldr	r0, [pc, #12]	; (8012e1c <CDC_Init_FS+0x20>)
 8012e0e:	f7fb fe7d 	bl	800eb0c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012e12:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012e14:	4618      	mov	r0, r3
 8012e16:	bd80      	pop	{r7, pc}
 8012e18:	20006610 	.word	0x20006610
 8012e1c:	20005b34 	.word	0x20005b34
 8012e20:	20005e10 	.word	0x20005e10

08012e24 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_DeInit_FS(void)
{
 8012e24:	b480      	push	{r7}
 8012e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012e28:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	46bd      	mov	sp, r7
 8012e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e32:	4770      	bx	lr

08012e34 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012e34:	b480      	push	{r7}
 8012e36:	b083      	sub	sp, #12
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	4603      	mov	r3, r0
 8012e3c:	6039      	str	r1, [r7, #0]
 8012e3e:	71fb      	strb	r3, [r7, #7]
 8012e40:	4613      	mov	r3, r2
 8012e42:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012e44:	79fb      	ldrb	r3, [r7, #7]
 8012e46:	2b23      	cmp	r3, #35	; 0x23
 8012e48:	d84a      	bhi.n	8012ee0 <CDC_Control_FS+0xac>
 8012e4a:	a201      	add	r2, pc, #4	; (adr r2, 8012e50 <CDC_Control_FS+0x1c>)
 8012e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e50:	08012ee1 	.word	0x08012ee1
 8012e54:	08012ee1 	.word	0x08012ee1
 8012e58:	08012ee1 	.word	0x08012ee1
 8012e5c:	08012ee1 	.word	0x08012ee1
 8012e60:	08012ee1 	.word	0x08012ee1
 8012e64:	08012ee1 	.word	0x08012ee1
 8012e68:	08012ee1 	.word	0x08012ee1
 8012e6c:	08012ee1 	.word	0x08012ee1
 8012e70:	08012ee1 	.word	0x08012ee1
 8012e74:	08012ee1 	.word	0x08012ee1
 8012e78:	08012ee1 	.word	0x08012ee1
 8012e7c:	08012ee1 	.word	0x08012ee1
 8012e80:	08012ee1 	.word	0x08012ee1
 8012e84:	08012ee1 	.word	0x08012ee1
 8012e88:	08012ee1 	.word	0x08012ee1
 8012e8c:	08012ee1 	.word	0x08012ee1
 8012e90:	08012ee1 	.word	0x08012ee1
 8012e94:	08012ee1 	.word	0x08012ee1
 8012e98:	08012ee1 	.word	0x08012ee1
 8012e9c:	08012ee1 	.word	0x08012ee1
 8012ea0:	08012ee1 	.word	0x08012ee1
 8012ea4:	08012ee1 	.word	0x08012ee1
 8012ea8:	08012ee1 	.word	0x08012ee1
 8012eac:	08012ee1 	.word	0x08012ee1
 8012eb0:	08012ee1 	.word	0x08012ee1
 8012eb4:	08012ee1 	.word	0x08012ee1
 8012eb8:	08012ee1 	.word	0x08012ee1
 8012ebc:	08012ee1 	.word	0x08012ee1
 8012ec0:	08012ee1 	.word	0x08012ee1
 8012ec4:	08012ee1 	.word	0x08012ee1
 8012ec8:	08012ee1 	.word	0x08012ee1
 8012ecc:	08012ee1 	.word	0x08012ee1
 8012ed0:	08012ee1 	.word	0x08012ee1
 8012ed4:	08012ee1 	.word	0x08012ee1
 8012ed8:	08012ee1 	.word	0x08012ee1
 8012edc:	08012ee1 	.word	0x08012ee1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012ee0:	bf00      	nop
  }

  return (USBD_OK);
 8012ee2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	370c      	adds	r7, #12
 8012ee8:	46bd      	mov	sp, r7
 8012eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eee:	4770      	bx	lr

08012ef0 <CDC_Receive_FS>:
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int flag = 0;

int8_t CDC_Receive_FS(uint8_t* Buf, uint16_t *Len)
{
 8012ef0:	b580      	push	{r7, lr}
 8012ef2:	b082      	sub	sp, #8
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
 8012ef8:	6039      	str	r1, [r7, #0]
	if(Buf[0]=='S')
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	781b      	ldrb	r3, [r3, #0]
 8012efe:	2b53      	cmp	r3, #83	; 0x53
 8012f00:	d107      	bne.n	8012f12 <CDC_Receive_FS+0x22>
	{
		flag = 1;
 8012f02:	4b0d      	ldr	r3, [pc, #52]	; (8012f38 <CDC_Receive_FS+0x48>)
 8012f04:	2201      	movs	r2, #1
 8012f06:	601a      	str	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, APP_TX_DATA_SIZE);
 8012f08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8012f0c:	480b      	ldr	r0, [pc, #44]	; (8012f3c <CDC_Receive_FS+0x4c>)
 8012f0e:	f000 f819 	bl	8012f44 <CDC_Transmit_FS>
	}
	if(Buf[0]=='E')
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	781b      	ldrb	r3, [r3, #0]
 8012f16:	2b45      	cmp	r3, #69	; 0x45
 8012f18:	d102      	bne.n	8012f20 <CDC_Receive_FS+0x30>
	{
		flag = 0;
 8012f1a:	4b07      	ldr	r3, [pc, #28]	; (8012f38 <CDC_Receive_FS+0x48>)
 8012f1c:	2200      	movs	r2, #0
 8012f1e:	601a      	str	r2, [r3, #0]
	}

  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012f20:	6879      	ldr	r1, [r7, #4]
 8012f22:	4807      	ldr	r0, [pc, #28]	; (8012f40 <CDC_Receive_FS+0x50>)
 8012f24:	f7fb fdf2 	bl	800eb0c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012f28:	4805      	ldr	r0, [pc, #20]	; (8012f40 <CDC_Receive_FS+0x50>)
 8012f2a:	f7fb fe53 	bl	800ebd4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012f2e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012f30:	4618      	mov	r0, r3
 8012f32:	3708      	adds	r7, #8
 8012f34:	46bd      	mov	sp, r7
 8012f36:	bd80      	pop	{r7, pc}
 8012f38:	20006e10 	.word	0x20006e10
 8012f3c:	20006610 	.word	0x20006610
 8012f40:	20005b34 	.word	0x20005b34

08012f44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
int8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b084      	sub	sp, #16
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
 8012f4c:	460b      	mov	r3, r1
 8012f4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012f50:	2300      	movs	r3, #0
 8012f52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012f54:	4b0d      	ldr	r3, [pc, #52]	; (8012f8c <CDC_Transmit_FS+0x48>)
 8012f56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012f5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012f5c:	68bb      	ldr	r3, [r7, #8]
 8012f5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d001      	beq.n	8012f6a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012f66:	2301      	movs	r3, #1
 8012f68:	e00c      	b.n	8012f84 <CDC_Transmit_FS+0x40>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012f6a:	887b      	ldrh	r3, [r7, #2]
 8012f6c:	461a      	mov	r2, r3
 8012f6e:	6879      	ldr	r1, [r7, #4]
 8012f70:	4806      	ldr	r0, [pc, #24]	; (8012f8c <CDC_Transmit_FS+0x48>)
 8012f72:	f7fb fda9 	bl	800eac8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012f76:	4805      	ldr	r0, [pc, #20]	; (8012f8c <CDC_Transmit_FS+0x48>)
 8012f78:	f7fb fde6 	bl	800eb48 <USBD_CDC_TransmitPacket>
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012f84:	4618      	mov	r0, r3
 8012f86:	3710      	adds	r7, #16
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	bd80      	pop	{r7, pc}
 8012f8c:	20005b34 	.word	0x20005b34

08012f90 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012f90:	b580      	push	{r7, lr}
 8012f92:	b086      	sub	sp, #24
 8012f94:	af00      	add	r7, sp, #0
 8012f96:	60f8      	str	r0, [r7, #12]
 8012f98:	60b9      	str	r1, [r7, #8]
 8012f9a:	4613      	mov	r3, r2
 8012f9c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  if(flag)
 8012fa2:	4b07      	ldr	r3, [pc, #28]	; (8012fc0 <CDC_TransmitCplt_FS+0x30>)
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d004      	beq.n	8012fb4 <CDC_TransmitCplt_FS+0x24>
  {
	  CDC_Transmit_FS(UserTxBufferFS, APP_TX_DATA_SIZE);
 8012faa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8012fae:	4805      	ldr	r0, [pc, #20]	; (8012fc4 <CDC_TransmitCplt_FS+0x34>)
 8012fb0:	f7ff ffc8 	bl	8012f44 <CDC_Transmit_FS>

  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012fb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3718      	adds	r7, #24
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}
 8012fc0:	20006e10 	.word	0x20006e10
 8012fc4:	20006610 	.word	0x20006610

08012fc8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012fc8:	b480      	push	{r7}
 8012fca:	b083      	sub	sp, #12
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	4603      	mov	r3, r0
 8012fd0:	6039      	str	r1, [r7, #0]
 8012fd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012fd4:	683b      	ldr	r3, [r7, #0]
 8012fd6:	2212      	movs	r2, #18
 8012fd8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012fda:	4b03      	ldr	r3, [pc, #12]	; (8012fe8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	370c      	adds	r7, #12
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe6:	4770      	bx	lr
 8012fe8:	20000214 	.word	0x20000214

08012fec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012fec:	b480      	push	{r7}
 8012fee:	b083      	sub	sp, #12
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	4603      	mov	r3, r0
 8012ff4:	6039      	str	r1, [r7, #0]
 8012ff6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012ff8:	683b      	ldr	r3, [r7, #0]
 8012ffa:	2204      	movs	r2, #4
 8012ffc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012ffe:	4b03      	ldr	r3, [pc, #12]	; (801300c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013000:	4618      	mov	r0, r3
 8013002:	370c      	adds	r7, #12
 8013004:	46bd      	mov	sp, r7
 8013006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801300a:	4770      	bx	lr
 801300c:	20000228 	.word	0x20000228

08013010 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b082      	sub	sp, #8
 8013014:	af00      	add	r7, sp, #0
 8013016:	4603      	mov	r3, r0
 8013018:	6039      	str	r1, [r7, #0]
 801301a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801301c:	79fb      	ldrb	r3, [r7, #7]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d105      	bne.n	801302e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013022:	683a      	ldr	r2, [r7, #0]
 8013024:	4907      	ldr	r1, [pc, #28]	; (8013044 <USBD_FS_ProductStrDescriptor+0x34>)
 8013026:	4808      	ldr	r0, [pc, #32]	; (8013048 <USBD_FS_ProductStrDescriptor+0x38>)
 8013028:	f7fd f81c 	bl	8010064 <USBD_GetString>
 801302c:	e004      	b.n	8013038 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801302e:	683a      	ldr	r2, [r7, #0]
 8013030:	4904      	ldr	r1, [pc, #16]	; (8013044 <USBD_FS_ProductStrDescriptor+0x34>)
 8013032:	4805      	ldr	r0, [pc, #20]	; (8013048 <USBD_FS_ProductStrDescriptor+0x38>)
 8013034:	f7fd f816 	bl	8010064 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013038:	4b02      	ldr	r3, [pc, #8]	; (8013044 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801303a:	4618      	mov	r0, r3
 801303c:	3708      	adds	r7, #8
 801303e:	46bd      	mov	sp, r7
 8013040:	bd80      	pop	{r7, pc}
 8013042:	bf00      	nop
 8013044:	20006e14 	.word	0x20006e14
 8013048:	08015d4c 	.word	0x08015d4c

0801304c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801304c:	b580      	push	{r7, lr}
 801304e:	b082      	sub	sp, #8
 8013050:	af00      	add	r7, sp, #0
 8013052:	4603      	mov	r3, r0
 8013054:	6039      	str	r1, [r7, #0]
 8013056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013058:	683a      	ldr	r2, [r7, #0]
 801305a:	4904      	ldr	r1, [pc, #16]	; (801306c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801305c:	4804      	ldr	r0, [pc, #16]	; (8013070 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801305e:	f7fd f801 	bl	8010064 <USBD_GetString>
  return USBD_StrDesc;
 8013062:	4b02      	ldr	r3, [pc, #8]	; (801306c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013064:	4618      	mov	r0, r3
 8013066:	3708      	adds	r7, #8
 8013068:	46bd      	mov	sp, r7
 801306a:	bd80      	pop	{r7, pc}
 801306c:	20006e14 	.word	0x20006e14
 8013070:	08015d64 	.word	0x08015d64

08013074 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b082      	sub	sp, #8
 8013078:	af00      	add	r7, sp, #0
 801307a:	4603      	mov	r3, r0
 801307c:	6039      	str	r1, [r7, #0]
 801307e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013080:	683b      	ldr	r3, [r7, #0]
 8013082:	221a      	movs	r2, #26
 8013084:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013086:	f000 f843 	bl	8013110 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801308a:	4b02      	ldr	r3, [pc, #8]	; (8013094 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801308c:	4618      	mov	r0, r3
 801308e:	3708      	adds	r7, #8
 8013090:	46bd      	mov	sp, r7
 8013092:	bd80      	pop	{r7, pc}
 8013094:	2000022c 	.word	0x2000022c

08013098 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013098:	b580      	push	{r7, lr}
 801309a:	b082      	sub	sp, #8
 801309c:	af00      	add	r7, sp, #0
 801309e:	4603      	mov	r3, r0
 80130a0:	6039      	str	r1, [r7, #0]
 80130a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80130a4:	79fb      	ldrb	r3, [r7, #7]
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d105      	bne.n	80130b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80130aa:	683a      	ldr	r2, [r7, #0]
 80130ac:	4907      	ldr	r1, [pc, #28]	; (80130cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80130ae:	4808      	ldr	r0, [pc, #32]	; (80130d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80130b0:	f7fc ffd8 	bl	8010064 <USBD_GetString>
 80130b4:	e004      	b.n	80130c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80130b6:	683a      	ldr	r2, [r7, #0]
 80130b8:	4904      	ldr	r1, [pc, #16]	; (80130cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80130ba:	4805      	ldr	r0, [pc, #20]	; (80130d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80130bc:	f7fc ffd2 	bl	8010064 <USBD_GetString>
  }
  return USBD_StrDesc;
 80130c0:	4b02      	ldr	r3, [pc, #8]	; (80130cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80130c2:	4618      	mov	r0, r3
 80130c4:	3708      	adds	r7, #8
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bd80      	pop	{r7, pc}
 80130ca:	bf00      	nop
 80130cc:	20006e14 	.word	0x20006e14
 80130d0:	08015d78 	.word	0x08015d78

080130d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b082      	sub	sp, #8
 80130d8:	af00      	add	r7, sp, #0
 80130da:	4603      	mov	r3, r0
 80130dc:	6039      	str	r1, [r7, #0]
 80130de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80130e0:	79fb      	ldrb	r3, [r7, #7]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d105      	bne.n	80130f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80130e6:	683a      	ldr	r2, [r7, #0]
 80130e8:	4907      	ldr	r1, [pc, #28]	; (8013108 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80130ea:	4808      	ldr	r0, [pc, #32]	; (801310c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80130ec:	f7fc ffba 	bl	8010064 <USBD_GetString>
 80130f0:	e004      	b.n	80130fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80130f2:	683a      	ldr	r2, [r7, #0]
 80130f4:	4904      	ldr	r1, [pc, #16]	; (8013108 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80130f6:	4805      	ldr	r0, [pc, #20]	; (801310c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80130f8:	f7fc ffb4 	bl	8010064 <USBD_GetString>
  }
  return USBD_StrDesc;
 80130fc:	4b02      	ldr	r3, [pc, #8]	; (8013108 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80130fe:	4618      	mov	r0, r3
 8013100:	3708      	adds	r7, #8
 8013102:	46bd      	mov	sp, r7
 8013104:	bd80      	pop	{r7, pc}
 8013106:	bf00      	nop
 8013108:	20006e14 	.word	0x20006e14
 801310c:	08015d84 	.word	0x08015d84

08013110 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013110:	b580      	push	{r7, lr}
 8013112:	b084      	sub	sp, #16
 8013114:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013116:	4b0f      	ldr	r3, [pc, #60]	; (8013154 <Get_SerialNum+0x44>)
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801311c:	4b0e      	ldr	r3, [pc, #56]	; (8013158 <Get_SerialNum+0x48>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013122:	4b0e      	ldr	r3, [pc, #56]	; (801315c <Get_SerialNum+0x4c>)
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013128:	68fa      	ldr	r2, [r7, #12]
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	4413      	add	r3, r2
 801312e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d009      	beq.n	801314a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013136:	2208      	movs	r2, #8
 8013138:	4909      	ldr	r1, [pc, #36]	; (8013160 <Get_SerialNum+0x50>)
 801313a:	68f8      	ldr	r0, [r7, #12]
 801313c:	f000 f814 	bl	8013168 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013140:	2204      	movs	r2, #4
 8013142:	4908      	ldr	r1, [pc, #32]	; (8013164 <Get_SerialNum+0x54>)
 8013144:	68b8      	ldr	r0, [r7, #8]
 8013146:	f000 f80f 	bl	8013168 <IntToUnicode>
  }
}
 801314a:	bf00      	nop
 801314c:	3710      	adds	r7, #16
 801314e:	46bd      	mov	sp, r7
 8013150:	bd80      	pop	{r7, pc}
 8013152:	bf00      	nop
 8013154:	1fff7a10 	.word	0x1fff7a10
 8013158:	1fff7a14 	.word	0x1fff7a14
 801315c:	1fff7a18 	.word	0x1fff7a18
 8013160:	2000022e 	.word	0x2000022e
 8013164:	2000023e 	.word	0x2000023e

08013168 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013168:	b480      	push	{r7}
 801316a:	b087      	sub	sp, #28
 801316c:	af00      	add	r7, sp, #0
 801316e:	60f8      	str	r0, [r7, #12]
 8013170:	60b9      	str	r1, [r7, #8]
 8013172:	4613      	mov	r3, r2
 8013174:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013176:	2300      	movs	r3, #0
 8013178:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801317a:	2300      	movs	r3, #0
 801317c:	75fb      	strb	r3, [r7, #23]
 801317e:	e027      	b.n	80131d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	0f1b      	lsrs	r3, r3, #28
 8013184:	2b09      	cmp	r3, #9
 8013186:	d80b      	bhi.n	80131a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	0f1b      	lsrs	r3, r3, #28
 801318c:	b2da      	uxtb	r2, r3
 801318e:	7dfb      	ldrb	r3, [r7, #23]
 8013190:	005b      	lsls	r3, r3, #1
 8013192:	4619      	mov	r1, r3
 8013194:	68bb      	ldr	r3, [r7, #8]
 8013196:	440b      	add	r3, r1
 8013198:	3230      	adds	r2, #48	; 0x30
 801319a:	b2d2      	uxtb	r2, r2
 801319c:	701a      	strb	r2, [r3, #0]
 801319e:	e00a      	b.n	80131b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	0f1b      	lsrs	r3, r3, #28
 80131a4:	b2da      	uxtb	r2, r3
 80131a6:	7dfb      	ldrb	r3, [r7, #23]
 80131a8:	005b      	lsls	r3, r3, #1
 80131aa:	4619      	mov	r1, r3
 80131ac:	68bb      	ldr	r3, [r7, #8]
 80131ae:	440b      	add	r3, r1
 80131b0:	3237      	adds	r2, #55	; 0x37
 80131b2:	b2d2      	uxtb	r2, r2
 80131b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	011b      	lsls	r3, r3, #4
 80131ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80131bc:	7dfb      	ldrb	r3, [r7, #23]
 80131be:	005b      	lsls	r3, r3, #1
 80131c0:	3301      	adds	r3, #1
 80131c2:	68ba      	ldr	r2, [r7, #8]
 80131c4:	4413      	add	r3, r2
 80131c6:	2200      	movs	r2, #0
 80131c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80131ca:	7dfb      	ldrb	r3, [r7, #23]
 80131cc:	3301      	adds	r3, #1
 80131ce:	75fb      	strb	r3, [r7, #23]
 80131d0:	7dfa      	ldrb	r2, [r7, #23]
 80131d2:	79fb      	ldrb	r3, [r7, #7]
 80131d4:	429a      	cmp	r2, r3
 80131d6:	d3d3      	bcc.n	8013180 <IntToUnicode+0x18>
  }
}
 80131d8:	bf00      	nop
 80131da:	bf00      	nop
 80131dc:	371c      	adds	r7, #28
 80131de:	46bd      	mov	sp, r7
 80131e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e4:	4770      	bx	lr
	...

080131e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b08a      	sub	sp, #40	; 0x28
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80131f0:	f107 0314 	add.w	r3, r7, #20
 80131f4:	2200      	movs	r2, #0
 80131f6:	601a      	str	r2, [r3, #0]
 80131f8:	605a      	str	r2, [r3, #4]
 80131fa:	609a      	str	r2, [r3, #8]
 80131fc:	60da      	str	r2, [r3, #12]
 80131fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8013208:	d13a      	bne.n	8013280 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801320a:	2300      	movs	r3, #0
 801320c:	613b      	str	r3, [r7, #16]
 801320e:	4b1e      	ldr	r3, [pc, #120]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 8013210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013212:	4a1d      	ldr	r2, [pc, #116]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 8013214:	f043 0301 	orr.w	r3, r3, #1
 8013218:	6313      	str	r3, [r2, #48]	; 0x30
 801321a:	4b1b      	ldr	r3, [pc, #108]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 801321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801321e:	f003 0301 	and.w	r3, r3, #1
 8013222:	613b      	str	r3, [r7, #16]
 8013224:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8013226:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801322a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801322c:	2302      	movs	r3, #2
 801322e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013230:	2300      	movs	r3, #0
 8013232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013234:	2303      	movs	r3, #3
 8013236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013238:	230a      	movs	r3, #10
 801323a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801323c:	f107 0314 	add.w	r3, r7, #20
 8013240:	4619      	mov	r1, r3
 8013242:	4812      	ldr	r0, [pc, #72]	; (801328c <HAL_PCD_MspInit+0xa4>)
 8013244:	f7f3 feba 	bl	8006fbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013248:	4b0f      	ldr	r3, [pc, #60]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 801324a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801324c:	4a0e      	ldr	r2, [pc, #56]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 801324e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013252:	6353      	str	r3, [r2, #52]	; 0x34
 8013254:	2300      	movs	r3, #0
 8013256:	60fb      	str	r3, [r7, #12]
 8013258:	4b0b      	ldr	r3, [pc, #44]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 801325a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801325c:	4a0a      	ldr	r2, [pc, #40]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 801325e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013262:	6453      	str	r3, [r2, #68]	; 0x44
 8013264:	4b08      	ldr	r3, [pc, #32]	; (8013288 <HAL_PCD_MspInit+0xa0>)
 8013266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801326c:	60fb      	str	r3, [r7, #12]
 801326e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8013270:	2200      	movs	r2, #0
 8013272:	2106      	movs	r1, #6
 8013274:	2043      	movs	r0, #67	; 0x43
 8013276:	f7f3 f8dd 	bl	8006434 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801327a:	2043      	movs	r0, #67	; 0x43
 801327c:	f7f3 f8f6 	bl	800646c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013280:	bf00      	nop
 8013282:	3728      	adds	r7, #40	; 0x28
 8013284:	46bd      	mov	sp, r7
 8013286:	bd80      	pop	{r7, pc}
 8013288:	40023800 	.word	0x40023800
 801328c:	40020000 	.word	0x40020000

08013290 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b082      	sub	sp, #8
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80132a4:	4619      	mov	r1, r3
 80132a6:	4610      	mov	r0, r2
 80132a8:	f7fb fd7d 	bl	800eda6 <USBD_LL_SetupStage>
}
 80132ac:	bf00      	nop
 80132ae:	3708      	adds	r7, #8
 80132b0:	46bd      	mov	sp, r7
 80132b2:	bd80      	pop	{r7, pc}

080132b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b082      	sub	sp, #8
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	6078      	str	r0, [r7, #4]
 80132bc:	460b      	mov	r3, r1
 80132be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80132c6:	78fa      	ldrb	r2, [r7, #3]
 80132c8:	6879      	ldr	r1, [r7, #4]
 80132ca:	4613      	mov	r3, r2
 80132cc:	00db      	lsls	r3, r3, #3
 80132ce:	4413      	add	r3, r2
 80132d0:	009b      	lsls	r3, r3, #2
 80132d2:	440b      	add	r3, r1
 80132d4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80132d8:	681a      	ldr	r2, [r3, #0]
 80132da:	78fb      	ldrb	r3, [r7, #3]
 80132dc:	4619      	mov	r1, r3
 80132de:	f7fb fdb7 	bl	800ee50 <USBD_LL_DataOutStage>
}
 80132e2:	bf00      	nop
 80132e4:	3708      	adds	r7, #8
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bd80      	pop	{r7, pc}

080132ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132ea:	b580      	push	{r7, lr}
 80132ec:	b082      	sub	sp, #8
 80132ee:	af00      	add	r7, sp, #0
 80132f0:	6078      	str	r0, [r7, #4]
 80132f2:	460b      	mov	r3, r1
 80132f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80132fc:	78fa      	ldrb	r2, [r7, #3]
 80132fe:	6879      	ldr	r1, [r7, #4]
 8013300:	4613      	mov	r3, r2
 8013302:	00db      	lsls	r3, r3, #3
 8013304:	4413      	add	r3, r2
 8013306:	009b      	lsls	r3, r3, #2
 8013308:	440b      	add	r3, r1
 801330a:	334c      	adds	r3, #76	; 0x4c
 801330c:	681a      	ldr	r2, [r3, #0]
 801330e:	78fb      	ldrb	r3, [r7, #3]
 8013310:	4619      	mov	r1, r3
 8013312:	f7fb fe50 	bl	800efb6 <USBD_LL_DataInStage>
}
 8013316:	bf00      	nop
 8013318:	3708      	adds	r7, #8
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}

0801331e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801331e:	b580      	push	{r7, lr}
 8013320:	b082      	sub	sp, #8
 8013322:	af00      	add	r7, sp, #0
 8013324:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801332c:	4618      	mov	r0, r3
 801332e:	f7fb ff84 	bl	800f23a <USBD_LL_SOF>
}
 8013332:	bf00      	nop
 8013334:	3708      	adds	r7, #8
 8013336:	46bd      	mov	sp, r7
 8013338:	bd80      	pop	{r7, pc}

0801333a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801333a:	b580      	push	{r7, lr}
 801333c:	b084      	sub	sp, #16
 801333e:	af00      	add	r7, sp, #0
 8013340:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013342:	2301      	movs	r3, #1
 8013344:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	68db      	ldr	r3, [r3, #12]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d102      	bne.n	8013354 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801334e:	2300      	movs	r3, #0
 8013350:	73fb      	strb	r3, [r7, #15]
 8013352:	e008      	b.n	8013366 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	68db      	ldr	r3, [r3, #12]
 8013358:	2b02      	cmp	r3, #2
 801335a:	d102      	bne.n	8013362 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801335c:	2301      	movs	r3, #1
 801335e:	73fb      	strb	r3, [r7, #15]
 8013360:	e001      	b.n	8013366 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8013362:	f7f0 fd97 	bl	8003e94 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801336c:	7bfa      	ldrb	r2, [r7, #15]
 801336e:	4611      	mov	r1, r2
 8013370:	4618      	mov	r0, r3
 8013372:	f7fb ff24 	bl	800f1be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801337c:	4618      	mov	r0, r3
 801337e:	f7fb fecc 	bl	800f11a <USBD_LL_Reset>
}
 8013382:	bf00      	nop
 8013384:	3710      	adds	r7, #16
 8013386:	46bd      	mov	sp, r7
 8013388:	bd80      	pop	{r7, pc}
	...

0801338c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801338c:	b580      	push	{r7, lr}
 801338e:	b082      	sub	sp, #8
 8013390:	af00      	add	r7, sp, #0
 8013392:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801339a:	4618      	mov	r0, r3
 801339c:	f7fb ff1f 	bl	800f1de <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80133a8:	681b      	ldr	r3, [r3, #0]
 80133aa:	687a      	ldr	r2, [r7, #4]
 80133ac:	6812      	ldr	r2, [r2, #0]
 80133ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80133b2:	f043 0301 	orr.w	r3, r3, #1
 80133b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	6a1b      	ldr	r3, [r3, #32]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d005      	beq.n	80133cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80133c0:	4b04      	ldr	r3, [pc, #16]	; (80133d4 <HAL_PCD_SuspendCallback+0x48>)
 80133c2:	691b      	ldr	r3, [r3, #16]
 80133c4:	4a03      	ldr	r2, [pc, #12]	; (80133d4 <HAL_PCD_SuspendCallback+0x48>)
 80133c6:	f043 0306 	orr.w	r3, r3, #6
 80133ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80133cc:	bf00      	nop
 80133ce:	3708      	adds	r7, #8
 80133d0:	46bd      	mov	sp, r7
 80133d2:	bd80      	pop	{r7, pc}
 80133d4:	e000ed00 	.word	0xe000ed00

080133d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b082      	sub	sp, #8
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7fb ff0f 	bl	800f20a <USBD_LL_Resume>
}
 80133ec:	bf00      	nop
 80133ee:	3708      	adds	r7, #8
 80133f0:	46bd      	mov	sp, r7
 80133f2:	bd80      	pop	{r7, pc}

080133f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b082      	sub	sp, #8
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	6078      	str	r0, [r7, #4]
 80133fc:	460b      	mov	r3, r1
 80133fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013406:	78fa      	ldrb	r2, [r7, #3]
 8013408:	4611      	mov	r1, r2
 801340a:	4618      	mov	r0, r3
 801340c:	f7fb ff67 	bl	800f2de <USBD_LL_IsoOUTIncomplete>
}
 8013410:	bf00      	nop
 8013412:	3708      	adds	r7, #8
 8013414:	46bd      	mov	sp, r7
 8013416:	bd80      	pop	{r7, pc}

08013418 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b082      	sub	sp, #8
 801341c:	af00      	add	r7, sp, #0
 801341e:	6078      	str	r0, [r7, #4]
 8013420:	460b      	mov	r3, r1
 8013422:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801342a:	78fa      	ldrb	r2, [r7, #3]
 801342c:	4611      	mov	r1, r2
 801342e:	4618      	mov	r0, r3
 8013430:	f7fb ff23 	bl	800f27a <USBD_LL_IsoINIncomplete>
}
 8013434:	bf00      	nop
 8013436:	3708      	adds	r7, #8
 8013438:	46bd      	mov	sp, r7
 801343a:	bd80      	pop	{r7, pc}

0801343c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b082      	sub	sp, #8
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801344a:	4618      	mov	r0, r3
 801344c:	f7fb ff79 	bl	800f342 <USBD_LL_DevConnected>
}
 8013450:	bf00      	nop
 8013452:	3708      	adds	r7, #8
 8013454:	46bd      	mov	sp, r7
 8013456:	bd80      	pop	{r7, pc}

08013458 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013458:	b580      	push	{r7, lr}
 801345a:	b082      	sub	sp, #8
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013466:	4618      	mov	r0, r3
 8013468:	f7fb ff76 	bl	800f358 <USBD_LL_DevDisconnected>
}
 801346c:	bf00      	nop
 801346e:	3708      	adds	r7, #8
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}

08013474 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013474:	b580      	push	{r7, lr}
 8013476:	b082      	sub	sp, #8
 8013478:	af00      	add	r7, sp, #0
 801347a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	781b      	ldrb	r3, [r3, #0]
 8013480:	2b00      	cmp	r3, #0
 8013482:	d13c      	bne.n	80134fe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013484:	4a20      	ldr	r2, [pc, #128]	; (8013508 <USBD_LL_Init+0x94>)
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	4a1e      	ldr	r2, [pc, #120]	; (8013508 <USBD_LL_Init+0x94>)
 8013490:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013494:	4b1c      	ldr	r3, [pc, #112]	; (8013508 <USBD_LL_Init+0x94>)
 8013496:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801349a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801349c:	4b1a      	ldr	r3, [pc, #104]	; (8013508 <USBD_LL_Init+0x94>)
 801349e:	2204      	movs	r2, #4
 80134a0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80134a2:	4b19      	ldr	r3, [pc, #100]	; (8013508 <USBD_LL_Init+0x94>)
 80134a4:	2202      	movs	r2, #2
 80134a6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80134a8:	4b17      	ldr	r3, [pc, #92]	; (8013508 <USBD_LL_Init+0x94>)
 80134aa:	2200      	movs	r2, #0
 80134ac:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80134ae:	4b16      	ldr	r3, [pc, #88]	; (8013508 <USBD_LL_Init+0x94>)
 80134b0:	2202      	movs	r2, #2
 80134b2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80134b4:	4b14      	ldr	r3, [pc, #80]	; (8013508 <USBD_LL_Init+0x94>)
 80134b6:	2200      	movs	r2, #0
 80134b8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80134ba:	4b13      	ldr	r3, [pc, #76]	; (8013508 <USBD_LL_Init+0x94>)
 80134bc:	2200      	movs	r2, #0
 80134be:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80134c0:	4b11      	ldr	r3, [pc, #68]	; (8013508 <USBD_LL_Init+0x94>)
 80134c2:	2200      	movs	r2, #0
 80134c4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80134c6:	4b10      	ldr	r3, [pc, #64]	; (8013508 <USBD_LL_Init+0x94>)
 80134c8:	2200      	movs	r2, #0
 80134ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80134cc:	4b0e      	ldr	r3, [pc, #56]	; (8013508 <USBD_LL_Init+0x94>)
 80134ce:	2200      	movs	r2, #0
 80134d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80134d2:	480d      	ldr	r0, [pc, #52]	; (8013508 <USBD_LL_Init+0x94>)
 80134d4:	f7f4 fbb5 	bl	8007c42 <HAL_PCD_Init>
 80134d8:	4603      	mov	r3, r0
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d001      	beq.n	80134e2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80134de:	f7f0 fcd9 	bl	8003e94 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80134e2:	2180      	movs	r1, #128	; 0x80
 80134e4:	4808      	ldr	r0, [pc, #32]	; (8013508 <USBD_LL_Init+0x94>)
 80134e6:	f7f5 fe0c 	bl	8009102 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80134ea:	2240      	movs	r2, #64	; 0x40
 80134ec:	2100      	movs	r1, #0
 80134ee:	4806      	ldr	r0, [pc, #24]	; (8013508 <USBD_LL_Init+0x94>)
 80134f0:	f7f5 fdc0 	bl	8009074 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80134f4:	2280      	movs	r2, #128	; 0x80
 80134f6:	2101      	movs	r1, #1
 80134f8:	4803      	ldr	r0, [pc, #12]	; (8013508 <USBD_LL_Init+0x94>)
 80134fa:	f7f5 fdbb 	bl	8009074 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80134fe:	2300      	movs	r3, #0
}
 8013500:	4618      	mov	r0, r3
 8013502:	3708      	adds	r7, #8
 8013504:	46bd      	mov	sp, r7
 8013506:	bd80      	pop	{r7, pc}
 8013508:	20007014 	.word	0x20007014

0801350c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801350c:	b580      	push	{r7, lr}
 801350e:	b084      	sub	sp, #16
 8013510:	af00      	add	r7, sp, #0
 8013512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013514:	2300      	movs	r3, #0
 8013516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013518:	2300      	movs	r3, #0
 801351a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8013522:	4618      	mov	r0, r3
 8013524:	f7f4 fcaa 	bl	8007e7c <HAL_PCD_Start>
 8013528:	4603      	mov	r3, r0
 801352a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801352c:	7bfb      	ldrb	r3, [r7, #15]
 801352e:	4618      	mov	r0, r3
 8013530:	f000 f942 	bl	80137b8 <USBD_Get_USB_Status>
 8013534:	4603      	mov	r3, r0
 8013536:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013538:	7bbb      	ldrb	r3, [r7, #14]
}
 801353a:	4618      	mov	r0, r3
 801353c:	3710      	adds	r7, #16
 801353e:	46bd      	mov	sp, r7
 8013540:	bd80      	pop	{r7, pc}

08013542 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013542:	b580      	push	{r7, lr}
 8013544:	b084      	sub	sp, #16
 8013546:	af00      	add	r7, sp, #0
 8013548:	6078      	str	r0, [r7, #4]
 801354a:	4608      	mov	r0, r1
 801354c:	4611      	mov	r1, r2
 801354e:	461a      	mov	r2, r3
 8013550:	4603      	mov	r3, r0
 8013552:	70fb      	strb	r3, [r7, #3]
 8013554:	460b      	mov	r3, r1
 8013556:	70bb      	strb	r3, [r7, #2]
 8013558:	4613      	mov	r3, r2
 801355a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801355c:	2300      	movs	r3, #0
 801355e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013560:	2300      	movs	r3, #0
 8013562:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801356a:	78bb      	ldrb	r3, [r7, #2]
 801356c:	883a      	ldrh	r2, [r7, #0]
 801356e:	78f9      	ldrb	r1, [r7, #3]
 8013570:	f7f5 f97b 	bl	800886a <HAL_PCD_EP_Open>
 8013574:	4603      	mov	r3, r0
 8013576:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013578:	7bfb      	ldrb	r3, [r7, #15]
 801357a:	4618      	mov	r0, r3
 801357c:	f000 f91c 	bl	80137b8 <USBD_Get_USB_Status>
 8013580:	4603      	mov	r3, r0
 8013582:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013584:	7bbb      	ldrb	r3, [r7, #14]
}
 8013586:	4618      	mov	r0, r3
 8013588:	3710      	adds	r7, #16
 801358a:	46bd      	mov	sp, r7
 801358c:	bd80      	pop	{r7, pc}

0801358e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801358e:	b580      	push	{r7, lr}
 8013590:	b084      	sub	sp, #16
 8013592:	af00      	add	r7, sp, #0
 8013594:	6078      	str	r0, [r7, #4]
 8013596:	460b      	mov	r3, r1
 8013598:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801359a:	2300      	movs	r3, #0
 801359c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801359e:	2300      	movs	r3, #0
 80135a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80135a8:	78fa      	ldrb	r2, [r7, #3]
 80135aa:	4611      	mov	r1, r2
 80135ac:	4618      	mov	r0, r3
 80135ae:	f7f5 f9c4 	bl	800893a <HAL_PCD_EP_Close>
 80135b2:	4603      	mov	r3, r0
 80135b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80135b6:	7bfb      	ldrb	r3, [r7, #15]
 80135b8:	4618      	mov	r0, r3
 80135ba:	f000 f8fd 	bl	80137b8 <USBD_Get_USB_Status>
 80135be:	4603      	mov	r3, r0
 80135c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80135c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80135c4:	4618      	mov	r0, r3
 80135c6:	3710      	adds	r7, #16
 80135c8:	46bd      	mov	sp, r7
 80135ca:	bd80      	pop	{r7, pc}

080135cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80135cc:	b580      	push	{r7, lr}
 80135ce:	b084      	sub	sp, #16
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
 80135d4:	460b      	mov	r3, r1
 80135d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80135d8:	2300      	movs	r3, #0
 80135da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80135dc:	2300      	movs	r3, #0
 80135de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80135e6:	78fa      	ldrb	r2, [r7, #3]
 80135e8:	4611      	mov	r1, r2
 80135ea:	4618      	mov	r0, r3
 80135ec:	f7f5 fa9c 	bl	8008b28 <HAL_PCD_EP_SetStall>
 80135f0:	4603      	mov	r3, r0
 80135f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80135f4:	7bfb      	ldrb	r3, [r7, #15]
 80135f6:	4618      	mov	r0, r3
 80135f8:	f000 f8de 	bl	80137b8 <USBD_Get_USB_Status>
 80135fc:	4603      	mov	r3, r0
 80135fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013600:	7bbb      	ldrb	r3, [r7, #14]
}
 8013602:	4618      	mov	r0, r3
 8013604:	3710      	adds	r7, #16
 8013606:	46bd      	mov	sp, r7
 8013608:	bd80      	pop	{r7, pc}

0801360a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801360a:	b580      	push	{r7, lr}
 801360c:	b084      	sub	sp, #16
 801360e:	af00      	add	r7, sp, #0
 8013610:	6078      	str	r0, [r7, #4]
 8013612:	460b      	mov	r3, r1
 8013614:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013616:	2300      	movs	r3, #0
 8013618:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801361a:	2300      	movs	r3, #0
 801361c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8013624:	78fa      	ldrb	r2, [r7, #3]
 8013626:	4611      	mov	r1, r2
 8013628:	4618      	mov	r0, r3
 801362a:	f7f5 fae1 	bl	8008bf0 <HAL_PCD_EP_ClrStall>
 801362e:	4603      	mov	r3, r0
 8013630:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013632:	7bfb      	ldrb	r3, [r7, #15]
 8013634:	4618      	mov	r0, r3
 8013636:	f000 f8bf 	bl	80137b8 <USBD_Get_USB_Status>
 801363a:	4603      	mov	r3, r0
 801363c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801363e:	7bbb      	ldrb	r3, [r7, #14]
}
 8013640:	4618      	mov	r0, r3
 8013642:	3710      	adds	r7, #16
 8013644:	46bd      	mov	sp, r7
 8013646:	bd80      	pop	{r7, pc}

08013648 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013648:	b480      	push	{r7}
 801364a:	b085      	sub	sp, #20
 801364c:	af00      	add	r7, sp, #0
 801364e:	6078      	str	r0, [r7, #4]
 8013650:	460b      	mov	r3, r1
 8013652:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801365a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801365c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013660:	2b00      	cmp	r3, #0
 8013662:	da0b      	bge.n	801367c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013664:	78fb      	ldrb	r3, [r7, #3]
 8013666:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801366a:	68f9      	ldr	r1, [r7, #12]
 801366c:	4613      	mov	r3, r2
 801366e:	00db      	lsls	r3, r3, #3
 8013670:	4413      	add	r3, r2
 8013672:	009b      	lsls	r3, r3, #2
 8013674:	440b      	add	r3, r1
 8013676:	333e      	adds	r3, #62	; 0x3e
 8013678:	781b      	ldrb	r3, [r3, #0]
 801367a:	e00b      	b.n	8013694 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801367c:	78fb      	ldrb	r3, [r7, #3]
 801367e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013682:	68f9      	ldr	r1, [r7, #12]
 8013684:	4613      	mov	r3, r2
 8013686:	00db      	lsls	r3, r3, #3
 8013688:	4413      	add	r3, r2
 801368a:	009b      	lsls	r3, r3, #2
 801368c:	440b      	add	r3, r1
 801368e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8013692:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013694:	4618      	mov	r0, r3
 8013696:	3714      	adds	r7, #20
 8013698:	46bd      	mov	sp, r7
 801369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801369e:	4770      	bx	lr

080136a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b084      	sub	sp, #16
 80136a4:	af00      	add	r7, sp, #0
 80136a6:	6078      	str	r0, [r7, #4]
 80136a8:	460b      	mov	r3, r1
 80136aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80136ac:	2300      	movs	r3, #0
 80136ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80136b0:	2300      	movs	r3, #0
 80136b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80136ba:	78fa      	ldrb	r2, [r7, #3]
 80136bc:	4611      	mov	r1, r2
 80136be:	4618      	mov	r0, r3
 80136c0:	f7f5 f8ae 	bl	8008820 <HAL_PCD_SetAddress>
 80136c4:	4603      	mov	r3, r0
 80136c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80136c8:	7bfb      	ldrb	r3, [r7, #15]
 80136ca:	4618      	mov	r0, r3
 80136cc:	f000 f874 	bl	80137b8 <USBD_Get_USB_Status>
 80136d0:	4603      	mov	r3, r0
 80136d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80136d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80136d6:	4618      	mov	r0, r3
 80136d8:	3710      	adds	r7, #16
 80136da:	46bd      	mov	sp, r7
 80136dc:	bd80      	pop	{r7, pc}

080136de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80136de:	b580      	push	{r7, lr}
 80136e0:	b086      	sub	sp, #24
 80136e2:	af00      	add	r7, sp, #0
 80136e4:	60f8      	str	r0, [r7, #12]
 80136e6:	607a      	str	r2, [r7, #4]
 80136e8:	603b      	str	r3, [r7, #0]
 80136ea:	460b      	mov	r3, r1
 80136ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80136ee:	2300      	movs	r3, #0
 80136f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80136f2:	2300      	movs	r3, #0
 80136f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80136fc:	7af9      	ldrb	r1, [r7, #11]
 80136fe:	683b      	ldr	r3, [r7, #0]
 8013700:	687a      	ldr	r2, [r7, #4]
 8013702:	f7f5 f9c7 	bl	8008a94 <HAL_PCD_EP_Transmit>
 8013706:	4603      	mov	r3, r0
 8013708:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801370a:	7dfb      	ldrb	r3, [r7, #23]
 801370c:	4618      	mov	r0, r3
 801370e:	f000 f853 	bl	80137b8 <USBD_Get_USB_Status>
 8013712:	4603      	mov	r3, r0
 8013714:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013716:	7dbb      	ldrb	r3, [r7, #22]
}
 8013718:	4618      	mov	r0, r3
 801371a:	3718      	adds	r7, #24
 801371c:	46bd      	mov	sp, r7
 801371e:	bd80      	pop	{r7, pc}

08013720 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b086      	sub	sp, #24
 8013724:	af00      	add	r7, sp, #0
 8013726:	60f8      	str	r0, [r7, #12]
 8013728:	607a      	str	r2, [r7, #4]
 801372a:	603b      	str	r3, [r7, #0]
 801372c:	460b      	mov	r3, r1
 801372e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013730:	2300      	movs	r3, #0
 8013732:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013734:	2300      	movs	r3, #0
 8013736:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801373e:	7af9      	ldrb	r1, [r7, #11]
 8013740:	683b      	ldr	r3, [r7, #0]
 8013742:	687a      	ldr	r2, [r7, #4]
 8013744:	f7f5 f943 	bl	80089ce <HAL_PCD_EP_Receive>
 8013748:	4603      	mov	r3, r0
 801374a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801374c:	7dfb      	ldrb	r3, [r7, #23]
 801374e:	4618      	mov	r0, r3
 8013750:	f000 f832 	bl	80137b8 <USBD_Get_USB_Status>
 8013754:	4603      	mov	r3, r0
 8013756:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013758:	7dbb      	ldrb	r3, [r7, #22]
}
 801375a:	4618      	mov	r0, r3
 801375c:	3718      	adds	r7, #24
 801375e:	46bd      	mov	sp, r7
 8013760:	bd80      	pop	{r7, pc}

08013762 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013762:	b580      	push	{r7, lr}
 8013764:	b082      	sub	sp, #8
 8013766:	af00      	add	r7, sp, #0
 8013768:	6078      	str	r0, [r7, #4]
 801376a:	460b      	mov	r3, r1
 801376c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8013774:	78fa      	ldrb	r2, [r7, #3]
 8013776:	4611      	mov	r1, r2
 8013778:	4618      	mov	r0, r3
 801377a:	f7f5 f973 	bl	8008a64 <HAL_PCD_EP_GetRxCount>
 801377e:	4603      	mov	r3, r0
}
 8013780:	4618      	mov	r0, r3
 8013782:	3708      	adds	r7, #8
 8013784:	46bd      	mov	sp, r7
 8013786:	bd80      	pop	{r7, pc}

08013788 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013788:	b480      	push	{r7}
 801378a:	b083      	sub	sp, #12
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8013790:	4b03      	ldr	r3, [pc, #12]	; (80137a0 <USBD_static_malloc+0x18>)
}
 8013792:	4618      	mov	r0, r3
 8013794:	370c      	adds	r7, #12
 8013796:	46bd      	mov	sp, r7
 8013798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379c:	4770      	bx	lr
 801379e:	bf00      	nop
 80137a0:	20007520 	.word	0x20007520

080137a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80137a4:	b480      	push	{r7}
 80137a6:	b083      	sub	sp, #12
 80137a8:	af00      	add	r7, sp, #0
 80137aa:	6078      	str	r0, [r7, #4]

}
 80137ac:	bf00      	nop
 80137ae:	370c      	adds	r7, #12
 80137b0:	46bd      	mov	sp, r7
 80137b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b6:	4770      	bx	lr

080137b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80137b8:	b480      	push	{r7}
 80137ba:	b085      	sub	sp, #20
 80137bc:	af00      	add	r7, sp, #0
 80137be:	4603      	mov	r3, r0
 80137c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80137c2:	2300      	movs	r3, #0
 80137c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80137c6:	79fb      	ldrb	r3, [r7, #7]
 80137c8:	2b03      	cmp	r3, #3
 80137ca:	d817      	bhi.n	80137fc <USBD_Get_USB_Status+0x44>
 80137cc:	a201      	add	r2, pc, #4	; (adr r2, 80137d4 <USBD_Get_USB_Status+0x1c>)
 80137ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137d2:	bf00      	nop
 80137d4:	080137e5 	.word	0x080137e5
 80137d8:	080137eb 	.word	0x080137eb
 80137dc:	080137f1 	.word	0x080137f1
 80137e0:	080137f7 	.word	0x080137f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80137e4:	2300      	movs	r3, #0
 80137e6:	73fb      	strb	r3, [r7, #15]
    break;
 80137e8:	e00b      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80137ea:	2303      	movs	r3, #3
 80137ec:	73fb      	strb	r3, [r7, #15]
    break;
 80137ee:	e008      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80137f0:	2301      	movs	r3, #1
 80137f2:	73fb      	strb	r3, [r7, #15]
    break;
 80137f4:	e005      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80137f6:	2303      	movs	r3, #3
 80137f8:	73fb      	strb	r3, [r7, #15]
    break;
 80137fa:	e002      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80137fc:	2303      	movs	r3, #3
 80137fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013800:	bf00      	nop
  }
  return usb_status;
 8013802:	7bfb      	ldrb	r3, [r7, #15]
}
 8013804:	4618      	mov	r0, r3
 8013806:	3714      	adds	r7, #20
 8013808:	46bd      	mov	sp, r7
 801380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801380e:	4770      	bx	lr

08013810 <__errno>:
 8013810:	4b01      	ldr	r3, [pc, #4]	; (8013818 <__errno+0x8>)
 8013812:	6818      	ldr	r0, [r3, #0]
 8013814:	4770      	bx	lr
 8013816:	bf00      	nop
 8013818:	20000248 	.word	0x20000248

0801381c <__libc_init_array>:
 801381c:	b570      	push	{r4, r5, r6, lr}
 801381e:	4d0d      	ldr	r5, [pc, #52]	; (8013854 <__libc_init_array+0x38>)
 8013820:	4c0d      	ldr	r4, [pc, #52]	; (8013858 <__libc_init_array+0x3c>)
 8013822:	1b64      	subs	r4, r4, r5
 8013824:	10a4      	asrs	r4, r4, #2
 8013826:	2600      	movs	r6, #0
 8013828:	42a6      	cmp	r6, r4
 801382a:	d109      	bne.n	8013840 <__libc_init_array+0x24>
 801382c:	4d0b      	ldr	r5, [pc, #44]	; (801385c <__libc_init_array+0x40>)
 801382e:	4c0c      	ldr	r4, [pc, #48]	; (8013860 <__libc_init_array+0x44>)
 8013830:	f002 fa4a 	bl	8015cc8 <_init>
 8013834:	1b64      	subs	r4, r4, r5
 8013836:	10a4      	asrs	r4, r4, #2
 8013838:	2600      	movs	r6, #0
 801383a:	42a6      	cmp	r6, r4
 801383c:	d105      	bne.n	801384a <__libc_init_array+0x2e>
 801383e:	bd70      	pop	{r4, r5, r6, pc}
 8013840:	f855 3b04 	ldr.w	r3, [r5], #4
 8013844:	4798      	blx	r3
 8013846:	3601      	adds	r6, #1
 8013848:	e7ee      	b.n	8013828 <__libc_init_array+0xc>
 801384a:	f855 3b04 	ldr.w	r3, [r5], #4
 801384e:	4798      	blx	r3
 8013850:	3601      	adds	r6, #1
 8013852:	e7f2      	b.n	801383a <__libc_init_array+0x1e>
 8013854:	080163a8 	.word	0x080163a8
 8013858:	080163a8 	.word	0x080163a8
 801385c:	080163a8 	.word	0x080163a8
 8013860:	080163ac 	.word	0x080163ac

08013864 <__retarget_lock_acquire_recursive>:
 8013864:	4770      	bx	lr

08013866 <__retarget_lock_release_recursive>:
 8013866:	4770      	bx	lr

08013868 <malloc>:
 8013868:	4b02      	ldr	r3, [pc, #8]	; (8013874 <malloc+0xc>)
 801386a:	4601      	mov	r1, r0
 801386c:	6818      	ldr	r0, [r3, #0]
 801386e:	f000 b89f 	b.w	80139b0 <_malloc_r>
 8013872:	bf00      	nop
 8013874:	20000248 	.word	0x20000248

08013878 <memcpy>:
 8013878:	440a      	add	r2, r1
 801387a:	4291      	cmp	r1, r2
 801387c:	f100 33ff 	add.w	r3, r0, #4294967295
 8013880:	d100      	bne.n	8013884 <memcpy+0xc>
 8013882:	4770      	bx	lr
 8013884:	b510      	push	{r4, lr}
 8013886:	f811 4b01 	ldrb.w	r4, [r1], #1
 801388a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801388e:	4291      	cmp	r1, r2
 8013890:	d1f9      	bne.n	8013886 <memcpy+0xe>
 8013892:	bd10      	pop	{r4, pc}

08013894 <memmove>:
 8013894:	4288      	cmp	r0, r1
 8013896:	b510      	push	{r4, lr}
 8013898:	eb01 0402 	add.w	r4, r1, r2
 801389c:	d902      	bls.n	80138a4 <memmove+0x10>
 801389e:	4284      	cmp	r4, r0
 80138a0:	4623      	mov	r3, r4
 80138a2:	d807      	bhi.n	80138b4 <memmove+0x20>
 80138a4:	1e43      	subs	r3, r0, #1
 80138a6:	42a1      	cmp	r1, r4
 80138a8:	d008      	beq.n	80138bc <memmove+0x28>
 80138aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80138ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80138b2:	e7f8      	b.n	80138a6 <memmove+0x12>
 80138b4:	4402      	add	r2, r0
 80138b6:	4601      	mov	r1, r0
 80138b8:	428a      	cmp	r2, r1
 80138ba:	d100      	bne.n	80138be <memmove+0x2a>
 80138bc:	bd10      	pop	{r4, pc}
 80138be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80138c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80138c6:	e7f7      	b.n	80138b8 <memmove+0x24>

080138c8 <memset>:
 80138c8:	4402      	add	r2, r0
 80138ca:	4603      	mov	r3, r0
 80138cc:	4293      	cmp	r3, r2
 80138ce:	d100      	bne.n	80138d2 <memset+0xa>
 80138d0:	4770      	bx	lr
 80138d2:	f803 1b01 	strb.w	r1, [r3], #1
 80138d6:	e7f9      	b.n	80138cc <memset+0x4>

080138d8 <_free_r>:
 80138d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80138da:	2900      	cmp	r1, #0
 80138dc:	d044      	beq.n	8013968 <_free_r+0x90>
 80138de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138e2:	9001      	str	r0, [sp, #4]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	f1a1 0404 	sub.w	r4, r1, #4
 80138ea:	bfb8      	it	lt
 80138ec:	18e4      	addlt	r4, r4, r3
 80138ee:	f000 f94d 	bl	8013b8c <__malloc_lock>
 80138f2:	4a1e      	ldr	r2, [pc, #120]	; (801396c <_free_r+0x94>)
 80138f4:	9801      	ldr	r0, [sp, #4]
 80138f6:	6813      	ldr	r3, [r2, #0]
 80138f8:	b933      	cbnz	r3, 8013908 <_free_r+0x30>
 80138fa:	6063      	str	r3, [r4, #4]
 80138fc:	6014      	str	r4, [r2, #0]
 80138fe:	b003      	add	sp, #12
 8013900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013904:	f000 b948 	b.w	8013b98 <__malloc_unlock>
 8013908:	42a3      	cmp	r3, r4
 801390a:	d908      	bls.n	801391e <_free_r+0x46>
 801390c:	6825      	ldr	r5, [r4, #0]
 801390e:	1961      	adds	r1, r4, r5
 8013910:	428b      	cmp	r3, r1
 8013912:	bf01      	itttt	eq
 8013914:	6819      	ldreq	r1, [r3, #0]
 8013916:	685b      	ldreq	r3, [r3, #4]
 8013918:	1949      	addeq	r1, r1, r5
 801391a:	6021      	streq	r1, [r4, #0]
 801391c:	e7ed      	b.n	80138fa <_free_r+0x22>
 801391e:	461a      	mov	r2, r3
 8013920:	685b      	ldr	r3, [r3, #4]
 8013922:	b10b      	cbz	r3, 8013928 <_free_r+0x50>
 8013924:	42a3      	cmp	r3, r4
 8013926:	d9fa      	bls.n	801391e <_free_r+0x46>
 8013928:	6811      	ldr	r1, [r2, #0]
 801392a:	1855      	adds	r5, r2, r1
 801392c:	42a5      	cmp	r5, r4
 801392e:	d10b      	bne.n	8013948 <_free_r+0x70>
 8013930:	6824      	ldr	r4, [r4, #0]
 8013932:	4421      	add	r1, r4
 8013934:	1854      	adds	r4, r2, r1
 8013936:	42a3      	cmp	r3, r4
 8013938:	6011      	str	r1, [r2, #0]
 801393a:	d1e0      	bne.n	80138fe <_free_r+0x26>
 801393c:	681c      	ldr	r4, [r3, #0]
 801393e:	685b      	ldr	r3, [r3, #4]
 8013940:	6053      	str	r3, [r2, #4]
 8013942:	4421      	add	r1, r4
 8013944:	6011      	str	r1, [r2, #0]
 8013946:	e7da      	b.n	80138fe <_free_r+0x26>
 8013948:	d902      	bls.n	8013950 <_free_r+0x78>
 801394a:	230c      	movs	r3, #12
 801394c:	6003      	str	r3, [r0, #0]
 801394e:	e7d6      	b.n	80138fe <_free_r+0x26>
 8013950:	6825      	ldr	r5, [r4, #0]
 8013952:	1961      	adds	r1, r4, r5
 8013954:	428b      	cmp	r3, r1
 8013956:	bf04      	itt	eq
 8013958:	6819      	ldreq	r1, [r3, #0]
 801395a:	685b      	ldreq	r3, [r3, #4]
 801395c:	6063      	str	r3, [r4, #4]
 801395e:	bf04      	itt	eq
 8013960:	1949      	addeq	r1, r1, r5
 8013962:	6021      	streq	r1, [r4, #0]
 8013964:	6054      	str	r4, [r2, #4]
 8013966:	e7ca      	b.n	80138fe <_free_r+0x26>
 8013968:	b003      	add	sp, #12
 801396a:	bd30      	pop	{r4, r5, pc}
 801396c:	20007744 	.word	0x20007744

08013970 <sbrk_aligned>:
 8013970:	b570      	push	{r4, r5, r6, lr}
 8013972:	4e0e      	ldr	r6, [pc, #56]	; (80139ac <sbrk_aligned+0x3c>)
 8013974:	460c      	mov	r4, r1
 8013976:	6831      	ldr	r1, [r6, #0]
 8013978:	4605      	mov	r5, r0
 801397a:	b911      	cbnz	r1, 8013982 <sbrk_aligned+0x12>
 801397c:	f000 f8f6 	bl	8013b6c <_sbrk_r>
 8013980:	6030      	str	r0, [r6, #0]
 8013982:	4621      	mov	r1, r4
 8013984:	4628      	mov	r0, r5
 8013986:	f000 f8f1 	bl	8013b6c <_sbrk_r>
 801398a:	1c43      	adds	r3, r0, #1
 801398c:	d00a      	beq.n	80139a4 <sbrk_aligned+0x34>
 801398e:	1cc4      	adds	r4, r0, #3
 8013990:	f024 0403 	bic.w	r4, r4, #3
 8013994:	42a0      	cmp	r0, r4
 8013996:	d007      	beq.n	80139a8 <sbrk_aligned+0x38>
 8013998:	1a21      	subs	r1, r4, r0
 801399a:	4628      	mov	r0, r5
 801399c:	f000 f8e6 	bl	8013b6c <_sbrk_r>
 80139a0:	3001      	adds	r0, #1
 80139a2:	d101      	bne.n	80139a8 <sbrk_aligned+0x38>
 80139a4:	f04f 34ff 	mov.w	r4, #4294967295
 80139a8:	4620      	mov	r0, r4
 80139aa:	bd70      	pop	{r4, r5, r6, pc}
 80139ac:	20007748 	.word	0x20007748

080139b0 <_malloc_r>:
 80139b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139b4:	1ccd      	adds	r5, r1, #3
 80139b6:	f025 0503 	bic.w	r5, r5, #3
 80139ba:	3508      	adds	r5, #8
 80139bc:	2d0c      	cmp	r5, #12
 80139be:	bf38      	it	cc
 80139c0:	250c      	movcc	r5, #12
 80139c2:	2d00      	cmp	r5, #0
 80139c4:	4607      	mov	r7, r0
 80139c6:	db01      	blt.n	80139cc <_malloc_r+0x1c>
 80139c8:	42a9      	cmp	r1, r5
 80139ca:	d905      	bls.n	80139d8 <_malloc_r+0x28>
 80139cc:	230c      	movs	r3, #12
 80139ce:	603b      	str	r3, [r7, #0]
 80139d0:	2600      	movs	r6, #0
 80139d2:	4630      	mov	r0, r6
 80139d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139d8:	4e2e      	ldr	r6, [pc, #184]	; (8013a94 <_malloc_r+0xe4>)
 80139da:	f000 f8d7 	bl	8013b8c <__malloc_lock>
 80139de:	6833      	ldr	r3, [r6, #0]
 80139e0:	461c      	mov	r4, r3
 80139e2:	bb34      	cbnz	r4, 8013a32 <_malloc_r+0x82>
 80139e4:	4629      	mov	r1, r5
 80139e6:	4638      	mov	r0, r7
 80139e8:	f7ff ffc2 	bl	8013970 <sbrk_aligned>
 80139ec:	1c43      	adds	r3, r0, #1
 80139ee:	4604      	mov	r4, r0
 80139f0:	d14d      	bne.n	8013a8e <_malloc_r+0xde>
 80139f2:	6834      	ldr	r4, [r6, #0]
 80139f4:	4626      	mov	r6, r4
 80139f6:	2e00      	cmp	r6, #0
 80139f8:	d140      	bne.n	8013a7c <_malloc_r+0xcc>
 80139fa:	6823      	ldr	r3, [r4, #0]
 80139fc:	4631      	mov	r1, r6
 80139fe:	4638      	mov	r0, r7
 8013a00:	eb04 0803 	add.w	r8, r4, r3
 8013a04:	f000 f8b2 	bl	8013b6c <_sbrk_r>
 8013a08:	4580      	cmp	r8, r0
 8013a0a:	d13a      	bne.n	8013a82 <_malloc_r+0xd2>
 8013a0c:	6821      	ldr	r1, [r4, #0]
 8013a0e:	3503      	adds	r5, #3
 8013a10:	1a6d      	subs	r5, r5, r1
 8013a12:	f025 0503 	bic.w	r5, r5, #3
 8013a16:	3508      	adds	r5, #8
 8013a18:	2d0c      	cmp	r5, #12
 8013a1a:	bf38      	it	cc
 8013a1c:	250c      	movcc	r5, #12
 8013a1e:	4629      	mov	r1, r5
 8013a20:	4638      	mov	r0, r7
 8013a22:	f7ff ffa5 	bl	8013970 <sbrk_aligned>
 8013a26:	3001      	adds	r0, #1
 8013a28:	d02b      	beq.n	8013a82 <_malloc_r+0xd2>
 8013a2a:	6823      	ldr	r3, [r4, #0]
 8013a2c:	442b      	add	r3, r5
 8013a2e:	6023      	str	r3, [r4, #0]
 8013a30:	e00e      	b.n	8013a50 <_malloc_r+0xa0>
 8013a32:	6822      	ldr	r2, [r4, #0]
 8013a34:	1b52      	subs	r2, r2, r5
 8013a36:	d41e      	bmi.n	8013a76 <_malloc_r+0xc6>
 8013a38:	2a0b      	cmp	r2, #11
 8013a3a:	d916      	bls.n	8013a6a <_malloc_r+0xba>
 8013a3c:	1961      	adds	r1, r4, r5
 8013a3e:	42a3      	cmp	r3, r4
 8013a40:	6025      	str	r5, [r4, #0]
 8013a42:	bf18      	it	ne
 8013a44:	6059      	strne	r1, [r3, #4]
 8013a46:	6863      	ldr	r3, [r4, #4]
 8013a48:	bf08      	it	eq
 8013a4a:	6031      	streq	r1, [r6, #0]
 8013a4c:	5162      	str	r2, [r4, r5]
 8013a4e:	604b      	str	r3, [r1, #4]
 8013a50:	4638      	mov	r0, r7
 8013a52:	f104 060b 	add.w	r6, r4, #11
 8013a56:	f000 f89f 	bl	8013b98 <__malloc_unlock>
 8013a5a:	f026 0607 	bic.w	r6, r6, #7
 8013a5e:	1d23      	adds	r3, r4, #4
 8013a60:	1af2      	subs	r2, r6, r3
 8013a62:	d0b6      	beq.n	80139d2 <_malloc_r+0x22>
 8013a64:	1b9b      	subs	r3, r3, r6
 8013a66:	50a3      	str	r3, [r4, r2]
 8013a68:	e7b3      	b.n	80139d2 <_malloc_r+0x22>
 8013a6a:	6862      	ldr	r2, [r4, #4]
 8013a6c:	42a3      	cmp	r3, r4
 8013a6e:	bf0c      	ite	eq
 8013a70:	6032      	streq	r2, [r6, #0]
 8013a72:	605a      	strne	r2, [r3, #4]
 8013a74:	e7ec      	b.n	8013a50 <_malloc_r+0xa0>
 8013a76:	4623      	mov	r3, r4
 8013a78:	6864      	ldr	r4, [r4, #4]
 8013a7a:	e7b2      	b.n	80139e2 <_malloc_r+0x32>
 8013a7c:	4634      	mov	r4, r6
 8013a7e:	6876      	ldr	r6, [r6, #4]
 8013a80:	e7b9      	b.n	80139f6 <_malloc_r+0x46>
 8013a82:	230c      	movs	r3, #12
 8013a84:	603b      	str	r3, [r7, #0]
 8013a86:	4638      	mov	r0, r7
 8013a88:	f000 f886 	bl	8013b98 <__malloc_unlock>
 8013a8c:	e7a1      	b.n	80139d2 <_malloc_r+0x22>
 8013a8e:	6025      	str	r5, [r4, #0]
 8013a90:	e7de      	b.n	8013a50 <_malloc_r+0xa0>
 8013a92:	bf00      	nop
 8013a94:	20007744 	.word	0x20007744

08013a98 <cleanup_glue>:
 8013a98:	b538      	push	{r3, r4, r5, lr}
 8013a9a:	460c      	mov	r4, r1
 8013a9c:	6809      	ldr	r1, [r1, #0]
 8013a9e:	4605      	mov	r5, r0
 8013aa0:	b109      	cbz	r1, 8013aa6 <cleanup_glue+0xe>
 8013aa2:	f7ff fff9 	bl	8013a98 <cleanup_glue>
 8013aa6:	4621      	mov	r1, r4
 8013aa8:	4628      	mov	r0, r5
 8013aaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013aae:	f7ff bf13 	b.w	80138d8 <_free_r>
	...

08013ab4 <_reclaim_reent>:
 8013ab4:	4b2c      	ldr	r3, [pc, #176]	; (8013b68 <_reclaim_reent+0xb4>)
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	4283      	cmp	r3, r0
 8013aba:	b570      	push	{r4, r5, r6, lr}
 8013abc:	4604      	mov	r4, r0
 8013abe:	d051      	beq.n	8013b64 <_reclaim_reent+0xb0>
 8013ac0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8013ac2:	b143      	cbz	r3, 8013ad6 <_reclaim_reent+0x22>
 8013ac4:	68db      	ldr	r3, [r3, #12]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d14a      	bne.n	8013b60 <_reclaim_reent+0xac>
 8013aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013acc:	6819      	ldr	r1, [r3, #0]
 8013ace:	b111      	cbz	r1, 8013ad6 <_reclaim_reent+0x22>
 8013ad0:	4620      	mov	r0, r4
 8013ad2:	f7ff ff01 	bl	80138d8 <_free_r>
 8013ad6:	6961      	ldr	r1, [r4, #20]
 8013ad8:	b111      	cbz	r1, 8013ae0 <_reclaim_reent+0x2c>
 8013ada:	4620      	mov	r0, r4
 8013adc:	f7ff fefc 	bl	80138d8 <_free_r>
 8013ae0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8013ae2:	b111      	cbz	r1, 8013aea <_reclaim_reent+0x36>
 8013ae4:	4620      	mov	r0, r4
 8013ae6:	f7ff fef7 	bl	80138d8 <_free_r>
 8013aea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013aec:	b111      	cbz	r1, 8013af4 <_reclaim_reent+0x40>
 8013aee:	4620      	mov	r0, r4
 8013af0:	f7ff fef2 	bl	80138d8 <_free_r>
 8013af4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013af6:	b111      	cbz	r1, 8013afe <_reclaim_reent+0x4a>
 8013af8:	4620      	mov	r0, r4
 8013afa:	f7ff feed 	bl	80138d8 <_free_r>
 8013afe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8013b00:	b111      	cbz	r1, 8013b08 <_reclaim_reent+0x54>
 8013b02:	4620      	mov	r0, r4
 8013b04:	f7ff fee8 	bl	80138d8 <_free_r>
 8013b08:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8013b0a:	b111      	cbz	r1, 8013b12 <_reclaim_reent+0x5e>
 8013b0c:	4620      	mov	r0, r4
 8013b0e:	f7ff fee3 	bl	80138d8 <_free_r>
 8013b12:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013b14:	b111      	cbz	r1, 8013b1c <_reclaim_reent+0x68>
 8013b16:	4620      	mov	r0, r4
 8013b18:	f7ff fede 	bl	80138d8 <_free_r>
 8013b1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b1e:	b111      	cbz	r1, 8013b26 <_reclaim_reent+0x72>
 8013b20:	4620      	mov	r0, r4
 8013b22:	f7ff fed9 	bl	80138d8 <_free_r>
 8013b26:	69a3      	ldr	r3, [r4, #24]
 8013b28:	b1e3      	cbz	r3, 8013b64 <_reclaim_reent+0xb0>
 8013b2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013b2c:	4620      	mov	r0, r4
 8013b2e:	4798      	blx	r3
 8013b30:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8013b32:	b1b9      	cbz	r1, 8013b64 <_reclaim_reent+0xb0>
 8013b34:	4620      	mov	r0, r4
 8013b36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b3a:	f7ff bfad 	b.w	8013a98 <cleanup_glue>
 8013b3e:	5949      	ldr	r1, [r1, r5]
 8013b40:	b941      	cbnz	r1, 8013b54 <_reclaim_reent+0xa0>
 8013b42:	3504      	adds	r5, #4
 8013b44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013b46:	2d80      	cmp	r5, #128	; 0x80
 8013b48:	68d9      	ldr	r1, [r3, #12]
 8013b4a:	d1f8      	bne.n	8013b3e <_reclaim_reent+0x8a>
 8013b4c:	4620      	mov	r0, r4
 8013b4e:	f7ff fec3 	bl	80138d8 <_free_r>
 8013b52:	e7ba      	b.n	8013aca <_reclaim_reent+0x16>
 8013b54:	680e      	ldr	r6, [r1, #0]
 8013b56:	4620      	mov	r0, r4
 8013b58:	f7ff febe 	bl	80138d8 <_free_r>
 8013b5c:	4631      	mov	r1, r6
 8013b5e:	e7ef      	b.n	8013b40 <_reclaim_reent+0x8c>
 8013b60:	2500      	movs	r5, #0
 8013b62:	e7ef      	b.n	8013b44 <_reclaim_reent+0x90>
 8013b64:	bd70      	pop	{r4, r5, r6, pc}
 8013b66:	bf00      	nop
 8013b68:	20000248 	.word	0x20000248

08013b6c <_sbrk_r>:
 8013b6c:	b538      	push	{r3, r4, r5, lr}
 8013b6e:	4d06      	ldr	r5, [pc, #24]	; (8013b88 <_sbrk_r+0x1c>)
 8013b70:	2300      	movs	r3, #0
 8013b72:	4604      	mov	r4, r0
 8013b74:	4608      	mov	r0, r1
 8013b76:	602b      	str	r3, [r5, #0]
 8013b78:	f7f1 f94e 	bl	8004e18 <_sbrk>
 8013b7c:	1c43      	adds	r3, r0, #1
 8013b7e:	d102      	bne.n	8013b86 <_sbrk_r+0x1a>
 8013b80:	682b      	ldr	r3, [r5, #0]
 8013b82:	b103      	cbz	r3, 8013b86 <_sbrk_r+0x1a>
 8013b84:	6023      	str	r3, [r4, #0]
 8013b86:	bd38      	pop	{r3, r4, r5, pc}
 8013b88:	2000774c 	.word	0x2000774c

08013b8c <__malloc_lock>:
 8013b8c:	4801      	ldr	r0, [pc, #4]	; (8013b94 <__malloc_lock+0x8>)
 8013b8e:	f7ff be69 	b.w	8013864 <__retarget_lock_acquire_recursive>
 8013b92:	bf00      	nop
 8013b94:	20007740 	.word	0x20007740

08013b98 <__malloc_unlock>:
 8013b98:	4801      	ldr	r0, [pc, #4]	; (8013ba0 <__malloc_unlock+0x8>)
 8013b9a:	f7ff be64 	b.w	8013866 <__retarget_lock_release_recursive>
 8013b9e:	bf00      	nop
 8013ba0:	20007740 	.word	0x20007740
 8013ba4:	00000000 	.word	0x00000000

08013ba8 <cos>:
 8013ba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013baa:	ec53 2b10 	vmov	r2, r3, d0
 8013bae:	4826      	ldr	r0, [pc, #152]	; (8013c48 <cos+0xa0>)
 8013bb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013bb4:	4281      	cmp	r1, r0
 8013bb6:	dc06      	bgt.n	8013bc6 <cos+0x1e>
 8013bb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8013c40 <cos+0x98>
 8013bbc:	b005      	add	sp, #20
 8013bbe:	f85d eb04 	ldr.w	lr, [sp], #4
 8013bc2:	f000 bfdd 	b.w	8014b80 <__kernel_cos>
 8013bc6:	4821      	ldr	r0, [pc, #132]	; (8013c4c <cos+0xa4>)
 8013bc8:	4281      	cmp	r1, r0
 8013bca:	dd09      	ble.n	8013be0 <cos+0x38>
 8013bcc:	ee10 0a10 	vmov	r0, s0
 8013bd0:	4619      	mov	r1, r3
 8013bd2:	f7ec fb01 	bl	80001d8 <__aeabi_dsub>
 8013bd6:	ec41 0b10 	vmov	d0, r0, r1
 8013bda:	b005      	add	sp, #20
 8013bdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8013be0:	4668      	mov	r0, sp
 8013be2:	f000 fb85 	bl	80142f0 <__ieee754_rem_pio2>
 8013be6:	f000 0003 	and.w	r0, r0, #3
 8013bea:	2801      	cmp	r0, #1
 8013bec:	d00b      	beq.n	8013c06 <cos+0x5e>
 8013bee:	2802      	cmp	r0, #2
 8013bf0:	d016      	beq.n	8013c20 <cos+0x78>
 8013bf2:	b9e0      	cbnz	r0, 8013c2e <cos+0x86>
 8013bf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013bf8:	ed9d 0b00 	vldr	d0, [sp]
 8013bfc:	f000 ffc0 	bl	8014b80 <__kernel_cos>
 8013c00:	ec51 0b10 	vmov	r0, r1, d0
 8013c04:	e7e7      	b.n	8013bd6 <cos+0x2e>
 8013c06:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c0a:	ed9d 0b00 	vldr	d0, [sp]
 8013c0e:	f001 fbcf 	bl	80153b0 <__kernel_sin>
 8013c12:	ec53 2b10 	vmov	r2, r3, d0
 8013c16:	ee10 0a10 	vmov	r0, s0
 8013c1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013c1e:	e7da      	b.n	8013bd6 <cos+0x2e>
 8013c20:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c24:	ed9d 0b00 	vldr	d0, [sp]
 8013c28:	f000 ffaa 	bl	8014b80 <__kernel_cos>
 8013c2c:	e7f1      	b.n	8013c12 <cos+0x6a>
 8013c2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c32:	ed9d 0b00 	vldr	d0, [sp]
 8013c36:	2001      	movs	r0, #1
 8013c38:	f001 fbba 	bl	80153b0 <__kernel_sin>
 8013c3c:	e7e0      	b.n	8013c00 <cos+0x58>
 8013c3e:	bf00      	nop
	...
 8013c48:	3fe921fb 	.word	0x3fe921fb
 8013c4c:	7fefffff 	.word	0x7fefffff

08013c50 <sin>:
 8013c50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c52:	ec53 2b10 	vmov	r2, r3, d0
 8013c56:	4828      	ldr	r0, [pc, #160]	; (8013cf8 <sin+0xa8>)
 8013c58:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013c5c:	4281      	cmp	r1, r0
 8013c5e:	dc07      	bgt.n	8013c70 <sin+0x20>
 8013c60:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8013cf0 <sin+0xa0>
 8013c64:	2000      	movs	r0, #0
 8013c66:	b005      	add	sp, #20
 8013c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c6c:	f001 bba0 	b.w	80153b0 <__kernel_sin>
 8013c70:	4822      	ldr	r0, [pc, #136]	; (8013cfc <sin+0xac>)
 8013c72:	4281      	cmp	r1, r0
 8013c74:	dd09      	ble.n	8013c8a <sin+0x3a>
 8013c76:	ee10 0a10 	vmov	r0, s0
 8013c7a:	4619      	mov	r1, r3
 8013c7c:	f7ec faac 	bl	80001d8 <__aeabi_dsub>
 8013c80:	ec41 0b10 	vmov	d0, r0, r1
 8013c84:	b005      	add	sp, #20
 8013c86:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c8a:	4668      	mov	r0, sp
 8013c8c:	f000 fb30 	bl	80142f0 <__ieee754_rem_pio2>
 8013c90:	f000 0003 	and.w	r0, r0, #3
 8013c94:	2801      	cmp	r0, #1
 8013c96:	d00c      	beq.n	8013cb2 <sin+0x62>
 8013c98:	2802      	cmp	r0, #2
 8013c9a:	d011      	beq.n	8013cc0 <sin+0x70>
 8013c9c:	b9f0      	cbnz	r0, 8013cdc <sin+0x8c>
 8013c9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ca2:	ed9d 0b00 	vldr	d0, [sp]
 8013ca6:	2001      	movs	r0, #1
 8013ca8:	f001 fb82 	bl	80153b0 <__kernel_sin>
 8013cac:	ec51 0b10 	vmov	r0, r1, d0
 8013cb0:	e7e6      	b.n	8013c80 <sin+0x30>
 8013cb2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013cb6:	ed9d 0b00 	vldr	d0, [sp]
 8013cba:	f000 ff61 	bl	8014b80 <__kernel_cos>
 8013cbe:	e7f5      	b.n	8013cac <sin+0x5c>
 8013cc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013cc4:	ed9d 0b00 	vldr	d0, [sp]
 8013cc8:	2001      	movs	r0, #1
 8013cca:	f001 fb71 	bl	80153b0 <__kernel_sin>
 8013cce:	ec53 2b10 	vmov	r2, r3, d0
 8013cd2:	ee10 0a10 	vmov	r0, s0
 8013cd6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013cda:	e7d1      	b.n	8013c80 <sin+0x30>
 8013cdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ce0:	ed9d 0b00 	vldr	d0, [sp]
 8013ce4:	f000 ff4c 	bl	8014b80 <__kernel_cos>
 8013ce8:	e7f1      	b.n	8013cce <sin+0x7e>
 8013cea:	bf00      	nop
 8013cec:	f3af 8000 	nop.w
	...
 8013cf8:	3fe921fb 	.word	0x3fe921fb
 8013cfc:	7fefffff 	.word	0x7fefffff

08013d00 <atan2>:
 8013d00:	f000 b8a6 	b.w	8013e50 <__ieee754_atan2>
 8013d04:	0000      	movs	r0, r0
	...

08013d08 <exp>:
 8013d08:	b538      	push	{r3, r4, r5, lr}
 8013d0a:	ed2d 8b02 	vpush	{d8}
 8013d0e:	ec55 4b10 	vmov	r4, r5, d0
 8013d12:	f000 f969 	bl	8013fe8 <__ieee754_exp>
 8013d16:	eeb0 8a40 	vmov.f32	s16, s0
 8013d1a:	eef0 8a60 	vmov.f32	s17, s1
 8013d1e:	ec45 4b10 	vmov	d0, r4, r5
 8013d22:	f001 fdde 	bl	80158e2 <finite>
 8013d26:	b168      	cbz	r0, 8013d44 <exp+0x3c>
 8013d28:	a317      	add	r3, pc, #92	; (adr r3, 8013d88 <exp+0x80>)
 8013d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d2e:	4620      	mov	r0, r4
 8013d30:	4629      	mov	r1, r5
 8013d32:	f7ec fe99 	bl	8000a68 <__aeabi_dcmpgt>
 8013d36:	b160      	cbz	r0, 8013d52 <exp+0x4a>
 8013d38:	f7ff fd6a 	bl	8013810 <__errno>
 8013d3c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8013d78 <exp+0x70>
 8013d40:	2322      	movs	r3, #34	; 0x22
 8013d42:	6003      	str	r3, [r0, #0]
 8013d44:	eeb0 0a48 	vmov.f32	s0, s16
 8013d48:	eef0 0a68 	vmov.f32	s1, s17
 8013d4c:	ecbd 8b02 	vpop	{d8}
 8013d50:	bd38      	pop	{r3, r4, r5, pc}
 8013d52:	a30f      	add	r3, pc, #60	; (adr r3, 8013d90 <exp+0x88>)
 8013d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d58:	4620      	mov	r0, r4
 8013d5a:	4629      	mov	r1, r5
 8013d5c:	f7ec fe66 	bl	8000a2c <__aeabi_dcmplt>
 8013d60:	2800      	cmp	r0, #0
 8013d62:	d0ef      	beq.n	8013d44 <exp+0x3c>
 8013d64:	f7ff fd54 	bl	8013810 <__errno>
 8013d68:	2322      	movs	r3, #34	; 0x22
 8013d6a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8013d80 <exp+0x78>
 8013d6e:	6003      	str	r3, [r0, #0]
 8013d70:	e7e8      	b.n	8013d44 <exp+0x3c>
 8013d72:	bf00      	nop
 8013d74:	f3af 8000 	nop.w
 8013d78:	00000000 	.word	0x00000000
 8013d7c:	7ff00000 	.word	0x7ff00000
	...
 8013d88:	fefa39ef 	.word	0xfefa39ef
 8013d8c:	40862e42 	.word	0x40862e42
 8013d90:	d52d3051 	.word	0xd52d3051
 8013d94:	c0874910 	.word	0xc0874910

08013d98 <sqrt>:
 8013d98:	b538      	push	{r3, r4, r5, lr}
 8013d9a:	ed2d 8b02 	vpush	{d8}
 8013d9e:	ec55 4b10 	vmov	r4, r5, d0
 8013da2:	f000 fcb1 	bl	8014708 <__ieee754_sqrt>
 8013da6:	4622      	mov	r2, r4
 8013da8:	462b      	mov	r3, r5
 8013daa:	4620      	mov	r0, r4
 8013dac:	4629      	mov	r1, r5
 8013dae:	eeb0 8a40 	vmov.f32	s16, s0
 8013db2:	eef0 8a60 	vmov.f32	s17, s1
 8013db6:	f7ec fe61 	bl	8000a7c <__aeabi_dcmpun>
 8013dba:	b990      	cbnz	r0, 8013de2 <sqrt+0x4a>
 8013dbc:	2200      	movs	r2, #0
 8013dbe:	2300      	movs	r3, #0
 8013dc0:	4620      	mov	r0, r4
 8013dc2:	4629      	mov	r1, r5
 8013dc4:	f7ec fe32 	bl	8000a2c <__aeabi_dcmplt>
 8013dc8:	b158      	cbz	r0, 8013de2 <sqrt+0x4a>
 8013dca:	f7ff fd21 	bl	8013810 <__errno>
 8013dce:	2321      	movs	r3, #33	; 0x21
 8013dd0:	6003      	str	r3, [r0, #0]
 8013dd2:	2200      	movs	r2, #0
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	4610      	mov	r0, r2
 8013dd8:	4619      	mov	r1, r3
 8013dda:	f7ec fcdf 	bl	800079c <__aeabi_ddiv>
 8013dde:	ec41 0b18 	vmov	d8, r0, r1
 8013de2:	eeb0 0a48 	vmov.f32	s0, s16
 8013de6:	eef0 0a68 	vmov.f32	s1, s17
 8013dea:	ecbd 8b02 	vpop	{d8}
 8013dee:	bd38      	pop	{r3, r4, r5, pc}

08013df0 <asinf>:
 8013df0:	b508      	push	{r3, lr}
 8013df2:	ed2d 8b02 	vpush	{d8}
 8013df6:	eeb0 8a40 	vmov.f32	s16, s0
 8013dfa:	f000 fd37 	bl	801486c <__ieee754_asinf>
 8013dfe:	eeb4 8a48 	vcmp.f32	s16, s16
 8013e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e06:	eef0 8a40 	vmov.f32	s17, s0
 8013e0a:	d615      	bvs.n	8013e38 <asinf+0x48>
 8013e0c:	eeb0 0a48 	vmov.f32	s0, s16
 8013e10:	f001 ff4c 	bl	8015cac <fabsf>
 8013e14:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013e18:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e20:	dd0a      	ble.n	8013e38 <asinf+0x48>
 8013e22:	f7ff fcf5 	bl	8013810 <__errno>
 8013e26:	ecbd 8b02 	vpop	{d8}
 8013e2a:	2321      	movs	r3, #33	; 0x21
 8013e2c:	6003      	str	r3, [r0, #0]
 8013e2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013e32:	4804      	ldr	r0, [pc, #16]	; (8013e44 <asinf+0x54>)
 8013e34:	f001 bf42 	b.w	8015cbc <nanf>
 8013e38:	eeb0 0a68 	vmov.f32	s0, s17
 8013e3c:	ecbd 8b02 	vpop	{d8}
 8013e40:	bd08      	pop	{r3, pc}
 8013e42:	bf00      	nop
 8013e44:	080160ec 	.word	0x080160ec

08013e48 <atan2f>:
 8013e48:	f000 bdf6 	b.w	8014a38 <__ieee754_atan2f>
 8013e4c:	0000      	movs	r0, r0
	...

08013e50 <__ieee754_atan2>:
 8013e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e54:	ec57 6b11 	vmov	r6, r7, d1
 8013e58:	4273      	negs	r3, r6
 8013e5a:	f8df e184 	ldr.w	lr, [pc, #388]	; 8013fe0 <__ieee754_atan2+0x190>
 8013e5e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8013e62:	4333      	orrs	r3, r6
 8013e64:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013e68:	4573      	cmp	r3, lr
 8013e6a:	ec51 0b10 	vmov	r0, r1, d0
 8013e6e:	ee11 8a10 	vmov	r8, s2
 8013e72:	d80a      	bhi.n	8013e8a <__ieee754_atan2+0x3a>
 8013e74:	4244      	negs	r4, r0
 8013e76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013e7a:	4304      	orrs	r4, r0
 8013e7c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013e80:	4574      	cmp	r4, lr
 8013e82:	ee10 9a10 	vmov	r9, s0
 8013e86:	468c      	mov	ip, r1
 8013e88:	d907      	bls.n	8013e9a <__ieee754_atan2+0x4a>
 8013e8a:	4632      	mov	r2, r6
 8013e8c:	463b      	mov	r3, r7
 8013e8e:	f7ec f9a5 	bl	80001dc <__adddf3>
 8013e92:	ec41 0b10 	vmov	d0, r0, r1
 8013e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e9a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8013e9e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013ea2:	4334      	orrs	r4, r6
 8013ea4:	d103      	bne.n	8013eae <__ieee754_atan2+0x5e>
 8013ea6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013eaa:	f001 bb71 	b.w	8015590 <atan>
 8013eae:	17bc      	asrs	r4, r7, #30
 8013eb0:	f004 0402 	and.w	r4, r4, #2
 8013eb4:	ea53 0909 	orrs.w	r9, r3, r9
 8013eb8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013ebc:	d107      	bne.n	8013ece <__ieee754_atan2+0x7e>
 8013ebe:	2c02      	cmp	r4, #2
 8013ec0:	d060      	beq.n	8013f84 <__ieee754_atan2+0x134>
 8013ec2:	2c03      	cmp	r4, #3
 8013ec4:	d1e5      	bne.n	8013e92 <__ieee754_atan2+0x42>
 8013ec6:	a142      	add	r1, pc, #264	; (adr r1, 8013fd0 <__ieee754_atan2+0x180>)
 8013ec8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ecc:	e7e1      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013ece:	ea52 0808 	orrs.w	r8, r2, r8
 8013ed2:	d106      	bne.n	8013ee2 <__ieee754_atan2+0x92>
 8013ed4:	f1bc 0f00 	cmp.w	ip, #0
 8013ed8:	da5f      	bge.n	8013f9a <__ieee754_atan2+0x14a>
 8013eda:	a13f      	add	r1, pc, #252	; (adr r1, 8013fd8 <__ieee754_atan2+0x188>)
 8013edc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ee0:	e7d7      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013ee2:	4572      	cmp	r2, lr
 8013ee4:	d10f      	bne.n	8013f06 <__ieee754_atan2+0xb6>
 8013ee6:	4293      	cmp	r3, r2
 8013ee8:	f104 34ff 	add.w	r4, r4, #4294967295
 8013eec:	d107      	bne.n	8013efe <__ieee754_atan2+0xae>
 8013eee:	2c02      	cmp	r4, #2
 8013ef0:	d84c      	bhi.n	8013f8c <__ieee754_atan2+0x13c>
 8013ef2:	4b35      	ldr	r3, [pc, #212]	; (8013fc8 <__ieee754_atan2+0x178>)
 8013ef4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8013ef8:	e9d4 0100 	ldrd	r0, r1, [r4]
 8013efc:	e7c9      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013efe:	2c02      	cmp	r4, #2
 8013f00:	d848      	bhi.n	8013f94 <__ieee754_atan2+0x144>
 8013f02:	4b32      	ldr	r3, [pc, #200]	; (8013fcc <__ieee754_atan2+0x17c>)
 8013f04:	e7f6      	b.n	8013ef4 <__ieee754_atan2+0xa4>
 8013f06:	4573      	cmp	r3, lr
 8013f08:	d0e4      	beq.n	8013ed4 <__ieee754_atan2+0x84>
 8013f0a:	1a9b      	subs	r3, r3, r2
 8013f0c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8013f10:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013f14:	da1e      	bge.n	8013f54 <__ieee754_atan2+0x104>
 8013f16:	2f00      	cmp	r7, #0
 8013f18:	da01      	bge.n	8013f1e <__ieee754_atan2+0xce>
 8013f1a:	323c      	adds	r2, #60	; 0x3c
 8013f1c:	db1e      	blt.n	8013f5c <__ieee754_atan2+0x10c>
 8013f1e:	4632      	mov	r2, r6
 8013f20:	463b      	mov	r3, r7
 8013f22:	f7ec fc3b 	bl	800079c <__aeabi_ddiv>
 8013f26:	ec41 0b10 	vmov	d0, r0, r1
 8013f2a:	f001 fcd1 	bl	80158d0 <fabs>
 8013f2e:	f001 fb2f 	bl	8015590 <atan>
 8013f32:	ec51 0b10 	vmov	r0, r1, d0
 8013f36:	2c01      	cmp	r4, #1
 8013f38:	d013      	beq.n	8013f62 <__ieee754_atan2+0x112>
 8013f3a:	2c02      	cmp	r4, #2
 8013f3c:	d015      	beq.n	8013f6a <__ieee754_atan2+0x11a>
 8013f3e:	2c00      	cmp	r4, #0
 8013f40:	d0a7      	beq.n	8013e92 <__ieee754_atan2+0x42>
 8013f42:	a319      	add	r3, pc, #100	; (adr r3, 8013fa8 <__ieee754_atan2+0x158>)
 8013f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f48:	f7ec f946 	bl	80001d8 <__aeabi_dsub>
 8013f4c:	a318      	add	r3, pc, #96	; (adr r3, 8013fb0 <__ieee754_atan2+0x160>)
 8013f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f52:	e014      	b.n	8013f7e <__ieee754_atan2+0x12e>
 8013f54:	a118      	add	r1, pc, #96	; (adr r1, 8013fb8 <__ieee754_atan2+0x168>)
 8013f56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f5a:	e7ec      	b.n	8013f36 <__ieee754_atan2+0xe6>
 8013f5c:	2000      	movs	r0, #0
 8013f5e:	2100      	movs	r1, #0
 8013f60:	e7e9      	b.n	8013f36 <__ieee754_atan2+0xe6>
 8013f62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f66:	4619      	mov	r1, r3
 8013f68:	e793      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013f6a:	a30f      	add	r3, pc, #60	; (adr r3, 8013fa8 <__ieee754_atan2+0x158>)
 8013f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f70:	f7ec f932 	bl	80001d8 <__aeabi_dsub>
 8013f74:	4602      	mov	r2, r0
 8013f76:	460b      	mov	r3, r1
 8013f78:	a10d      	add	r1, pc, #52	; (adr r1, 8013fb0 <__ieee754_atan2+0x160>)
 8013f7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f7e:	f7ec f92b 	bl	80001d8 <__aeabi_dsub>
 8013f82:	e786      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013f84:	a10a      	add	r1, pc, #40	; (adr r1, 8013fb0 <__ieee754_atan2+0x160>)
 8013f86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f8a:	e782      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013f8c:	a10c      	add	r1, pc, #48	; (adr r1, 8013fc0 <__ieee754_atan2+0x170>)
 8013f8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f92:	e77e      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013f94:	2000      	movs	r0, #0
 8013f96:	2100      	movs	r1, #0
 8013f98:	e77b      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013f9a:	a107      	add	r1, pc, #28	; (adr r1, 8013fb8 <__ieee754_atan2+0x168>)
 8013f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fa0:	e777      	b.n	8013e92 <__ieee754_atan2+0x42>
 8013fa2:	bf00      	nop
 8013fa4:	f3af 8000 	nop.w
 8013fa8:	33145c07 	.word	0x33145c07
 8013fac:	3ca1a626 	.word	0x3ca1a626
 8013fb0:	54442d18 	.word	0x54442d18
 8013fb4:	400921fb 	.word	0x400921fb
 8013fb8:	54442d18 	.word	0x54442d18
 8013fbc:	3ff921fb 	.word	0x3ff921fb
 8013fc0:	54442d18 	.word	0x54442d18
 8013fc4:	3fe921fb 	.word	0x3fe921fb
 8013fc8:	080160f0 	.word	0x080160f0
 8013fcc:	08016108 	.word	0x08016108
 8013fd0:	54442d18 	.word	0x54442d18
 8013fd4:	c00921fb 	.word	0xc00921fb
 8013fd8:	54442d18 	.word	0x54442d18
 8013fdc:	bff921fb 	.word	0xbff921fb
 8013fe0:	7ff00000 	.word	0x7ff00000
 8013fe4:	00000000 	.word	0x00000000

08013fe8 <__ieee754_exp>:
 8013fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fec:	ec55 4b10 	vmov	r4, r5, d0
 8013ff0:	49b5      	ldr	r1, [pc, #724]	; (80142c8 <__ieee754_exp+0x2e0>)
 8013ff2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013ff6:	428b      	cmp	r3, r1
 8013ff8:	ed2d 8b04 	vpush	{d8-d9}
 8013ffc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8014000:	d93d      	bls.n	801407e <__ieee754_exp+0x96>
 8014002:	49b2      	ldr	r1, [pc, #712]	; (80142cc <__ieee754_exp+0x2e4>)
 8014004:	428b      	cmp	r3, r1
 8014006:	d918      	bls.n	801403a <__ieee754_exp+0x52>
 8014008:	ee10 3a10 	vmov	r3, s0
 801400c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8014010:	4313      	orrs	r3, r2
 8014012:	d009      	beq.n	8014028 <__ieee754_exp+0x40>
 8014014:	ee10 2a10 	vmov	r2, s0
 8014018:	462b      	mov	r3, r5
 801401a:	4620      	mov	r0, r4
 801401c:	4629      	mov	r1, r5
 801401e:	f7ec f8dd 	bl	80001dc <__adddf3>
 8014022:	4604      	mov	r4, r0
 8014024:	460d      	mov	r5, r1
 8014026:	e002      	b.n	801402e <__ieee754_exp+0x46>
 8014028:	b10e      	cbz	r6, 801402e <__ieee754_exp+0x46>
 801402a:	2400      	movs	r4, #0
 801402c:	2500      	movs	r5, #0
 801402e:	ecbd 8b04 	vpop	{d8-d9}
 8014032:	ec45 4b10 	vmov	d0, r4, r5
 8014036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801403a:	a38d      	add	r3, pc, #564	; (adr r3, 8014270 <__ieee754_exp+0x288>)
 801403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014040:	ee10 0a10 	vmov	r0, s0
 8014044:	4629      	mov	r1, r5
 8014046:	f7ec fd0f 	bl	8000a68 <__aeabi_dcmpgt>
 801404a:	4607      	mov	r7, r0
 801404c:	b130      	cbz	r0, 801405c <__ieee754_exp+0x74>
 801404e:	ecbd 8b04 	vpop	{d8-d9}
 8014052:	2000      	movs	r0, #0
 8014054:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014058:	f001 ba8f 	b.w	801557a <__math_oflow>
 801405c:	a386      	add	r3, pc, #536	; (adr r3, 8014278 <__ieee754_exp+0x290>)
 801405e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014062:	4620      	mov	r0, r4
 8014064:	4629      	mov	r1, r5
 8014066:	f7ec fce1 	bl	8000a2c <__aeabi_dcmplt>
 801406a:	2800      	cmp	r0, #0
 801406c:	f000 808b 	beq.w	8014186 <__ieee754_exp+0x19e>
 8014070:	ecbd 8b04 	vpop	{d8-d9}
 8014074:	4638      	mov	r0, r7
 8014076:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801407a:	f001 ba75 	b.w	8015568 <__math_uflow>
 801407e:	4a94      	ldr	r2, [pc, #592]	; (80142d0 <__ieee754_exp+0x2e8>)
 8014080:	4293      	cmp	r3, r2
 8014082:	f240 80ac 	bls.w	80141de <__ieee754_exp+0x1f6>
 8014086:	4a93      	ldr	r2, [pc, #588]	; (80142d4 <__ieee754_exp+0x2ec>)
 8014088:	4293      	cmp	r3, r2
 801408a:	d87c      	bhi.n	8014186 <__ieee754_exp+0x19e>
 801408c:	4b92      	ldr	r3, [pc, #584]	; (80142d8 <__ieee754_exp+0x2f0>)
 801408e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014096:	ee10 0a10 	vmov	r0, s0
 801409a:	4629      	mov	r1, r5
 801409c:	f7ec f89c 	bl	80001d8 <__aeabi_dsub>
 80140a0:	4b8e      	ldr	r3, [pc, #568]	; (80142dc <__ieee754_exp+0x2f4>)
 80140a2:	00f7      	lsls	r7, r6, #3
 80140a4:	443b      	add	r3, r7
 80140a6:	ed93 7b00 	vldr	d7, [r3]
 80140aa:	f1c6 0a01 	rsb	sl, r6, #1
 80140ae:	4680      	mov	r8, r0
 80140b0:	4689      	mov	r9, r1
 80140b2:	ebaa 0a06 	sub.w	sl, sl, r6
 80140b6:	eeb0 8a47 	vmov.f32	s16, s14
 80140ba:	eef0 8a67 	vmov.f32	s17, s15
 80140be:	ec53 2b18 	vmov	r2, r3, d8
 80140c2:	4640      	mov	r0, r8
 80140c4:	4649      	mov	r1, r9
 80140c6:	f7ec f887 	bl	80001d8 <__aeabi_dsub>
 80140ca:	4604      	mov	r4, r0
 80140cc:	460d      	mov	r5, r1
 80140ce:	4622      	mov	r2, r4
 80140d0:	462b      	mov	r3, r5
 80140d2:	4620      	mov	r0, r4
 80140d4:	4629      	mov	r1, r5
 80140d6:	f7ec fa37 	bl	8000548 <__aeabi_dmul>
 80140da:	a369      	add	r3, pc, #420	; (adr r3, 8014280 <__ieee754_exp+0x298>)
 80140dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e0:	4606      	mov	r6, r0
 80140e2:	460f      	mov	r7, r1
 80140e4:	f7ec fa30 	bl	8000548 <__aeabi_dmul>
 80140e8:	a367      	add	r3, pc, #412	; (adr r3, 8014288 <__ieee754_exp+0x2a0>)
 80140ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ee:	f7ec f873 	bl	80001d8 <__aeabi_dsub>
 80140f2:	4632      	mov	r2, r6
 80140f4:	463b      	mov	r3, r7
 80140f6:	f7ec fa27 	bl	8000548 <__aeabi_dmul>
 80140fa:	a365      	add	r3, pc, #404	; (adr r3, 8014290 <__ieee754_exp+0x2a8>)
 80140fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014100:	f7ec f86c 	bl	80001dc <__adddf3>
 8014104:	4632      	mov	r2, r6
 8014106:	463b      	mov	r3, r7
 8014108:	f7ec fa1e 	bl	8000548 <__aeabi_dmul>
 801410c:	a362      	add	r3, pc, #392	; (adr r3, 8014298 <__ieee754_exp+0x2b0>)
 801410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014112:	f7ec f861 	bl	80001d8 <__aeabi_dsub>
 8014116:	4632      	mov	r2, r6
 8014118:	463b      	mov	r3, r7
 801411a:	f7ec fa15 	bl	8000548 <__aeabi_dmul>
 801411e:	a360      	add	r3, pc, #384	; (adr r3, 80142a0 <__ieee754_exp+0x2b8>)
 8014120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014124:	f7ec f85a 	bl	80001dc <__adddf3>
 8014128:	4632      	mov	r2, r6
 801412a:	463b      	mov	r3, r7
 801412c:	f7ec fa0c 	bl	8000548 <__aeabi_dmul>
 8014130:	4602      	mov	r2, r0
 8014132:	460b      	mov	r3, r1
 8014134:	4620      	mov	r0, r4
 8014136:	4629      	mov	r1, r5
 8014138:	f7ec f84e 	bl	80001d8 <__aeabi_dsub>
 801413c:	4602      	mov	r2, r0
 801413e:	460b      	mov	r3, r1
 8014140:	4606      	mov	r6, r0
 8014142:	460f      	mov	r7, r1
 8014144:	4620      	mov	r0, r4
 8014146:	4629      	mov	r1, r5
 8014148:	f7ec f9fe 	bl	8000548 <__aeabi_dmul>
 801414c:	ec41 0b19 	vmov	d9, r0, r1
 8014150:	f1ba 0f00 	cmp.w	sl, #0
 8014154:	d15d      	bne.n	8014212 <__ieee754_exp+0x22a>
 8014156:	2200      	movs	r2, #0
 8014158:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801415c:	4630      	mov	r0, r6
 801415e:	4639      	mov	r1, r7
 8014160:	f7ec f83a 	bl	80001d8 <__aeabi_dsub>
 8014164:	4602      	mov	r2, r0
 8014166:	460b      	mov	r3, r1
 8014168:	ec51 0b19 	vmov	r0, r1, d9
 801416c:	f7ec fb16 	bl	800079c <__aeabi_ddiv>
 8014170:	4622      	mov	r2, r4
 8014172:	462b      	mov	r3, r5
 8014174:	f7ec f830 	bl	80001d8 <__aeabi_dsub>
 8014178:	4602      	mov	r2, r0
 801417a:	460b      	mov	r3, r1
 801417c:	2000      	movs	r0, #0
 801417e:	4958      	ldr	r1, [pc, #352]	; (80142e0 <__ieee754_exp+0x2f8>)
 8014180:	f7ec f82a 	bl	80001d8 <__aeabi_dsub>
 8014184:	e74d      	b.n	8014022 <__ieee754_exp+0x3a>
 8014186:	4857      	ldr	r0, [pc, #348]	; (80142e4 <__ieee754_exp+0x2fc>)
 8014188:	a347      	add	r3, pc, #284	; (adr r3, 80142a8 <__ieee754_exp+0x2c0>)
 801418a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801418e:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8014192:	4629      	mov	r1, r5
 8014194:	4620      	mov	r0, r4
 8014196:	f7ec f9d7 	bl	8000548 <__aeabi_dmul>
 801419a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801419e:	f7ec f81d 	bl	80001dc <__adddf3>
 80141a2:	f7ec fc81 	bl	8000aa8 <__aeabi_d2iz>
 80141a6:	4682      	mov	sl, r0
 80141a8:	f7ec f964 	bl	8000474 <__aeabi_i2d>
 80141ac:	a340      	add	r3, pc, #256	; (adr r3, 80142b0 <__ieee754_exp+0x2c8>)
 80141ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141b2:	4606      	mov	r6, r0
 80141b4:	460f      	mov	r7, r1
 80141b6:	f7ec f9c7 	bl	8000548 <__aeabi_dmul>
 80141ba:	4602      	mov	r2, r0
 80141bc:	460b      	mov	r3, r1
 80141be:	4620      	mov	r0, r4
 80141c0:	4629      	mov	r1, r5
 80141c2:	f7ec f809 	bl	80001d8 <__aeabi_dsub>
 80141c6:	a33c      	add	r3, pc, #240	; (adr r3, 80142b8 <__ieee754_exp+0x2d0>)
 80141c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141cc:	4680      	mov	r8, r0
 80141ce:	4689      	mov	r9, r1
 80141d0:	4630      	mov	r0, r6
 80141d2:	4639      	mov	r1, r7
 80141d4:	f7ec f9b8 	bl	8000548 <__aeabi_dmul>
 80141d8:	ec41 0b18 	vmov	d8, r0, r1
 80141dc:	e76f      	b.n	80140be <__ieee754_exp+0xd6>
 80141de:	4a42      	ldr	r2, [pc, #264]	; (80142e8 <__ieee754_exp+0x300>)
 80141e0:	4293      	cmp	r3, r2
 80141e2:	d811      	bhi.n	8014208 <__ieee754_exp+0x220>
 80141e4:	a336      	add	r3, pc, #216	; (adr r3, 80142c0 <__ieee754_exp+0x2d8>)
 80141e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141ea:	ee10 0a10 	vmov	r0, s0
 80141ee:	4629      	mov	r1, r5
 80141f0:	f7eb fff4 	bl	80001dc <__adddf3>
 80141f4:	4b3a      	ldr	r3, [pc, #232]	; (80142e0 <__ieee754_exp+0x2f8>)
 80141f6:	2200      	movs	r2, #0
 80141f8:	f7ec fc36 	bl	8000a68 <__aeabi_dcmpgt>
 80141fc:	b138      	cbz	r0, 801420e <__ieee754_exp+0x226>
 80141fe:	4b38      	ldr	r3, [pc, #224]	; (80142e0 <__ieee754_exp+0x2f8>)
 8014200:	2200      	movs	r2, #0
 8014202:	4620      	mov	r0, r4
 8014204:	4629      	mov	r1, r5
 8014206:	e70a      	b.n	801401e <__ieee754_exp+0x36>
 8014208:	f04f 0a00 	mov.w	sl, #0
 801420c:	e75f      	b.n	80140ce <__ieee754_exp+0xe6>
 801420e:	4682      	mov	sl, r0
 8014210:	e75d      	b.n	80140ce <__ieee754_exp+0xe6>
 8014212:	4632      	mov	r2, r6
 8014214:	463b      	mov	r3, r7
 8014216:	2000      	movs	r0, #0
 8014218:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801421c:	f7eb ffdc 	bl	80001d8 <__aeabi_dsub>
 8014220:	4602      	mov	r2, r0
 8014222:	460b      	mov	r3, r1
 8014224:	ec51 0b19 	vmov	r0, r1, d9
 8014228:	f7ec fab8 	bl	800079c <__aeabi_ddiv>
 801422c:	4602      	mov	r2, r0
 801422e:	460b      	mov	r3, r1
 8014230:	ec51 0b18 	vmov	r0, r1, d8
 8014234:	f7eb ffd0 	bl	80001d8 <__aeabi_dsub>
 8014238:	4642      	mov	r2, r8
 801423a:	464b      	mov	r3, r9
 801423c:	f7eb ffcc 	bl	80001d8 <__aeabi_dsub>
 8014240:	4602      	mov	r2, r0
 8014242:	460b      	mov	r3, r1
 8014244:	2000      	movs	r0, #0
 8014246:	4926      	ldr	r1, [pc, #152]	; (80142e0 <__ieee754_exp+0x2f8>)
 8014248:	f7eb ffc6 	bl	80001d8 <__aeabi_dsub>
 801424c:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8014250:	4592      	cmp	sl, r2
 8014252:	db02      	blt.n	801425a <__ieee754_exp+0x272>
 8014254:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014258:	e6e3      	b.n	8014022 <__ieee754_exp+0x3a>
 801425a:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801425e:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014262:	2200      	movs	r2, #0
 8014264:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8014268:	f7ec f96e 	bl	8000548 <__aeabi_dmul>
 801426c:	e6d9      	b.n	8014022 <__ieee754_exp+0x3a>
 801426e:	bf00      	nop
 8014270:	fefa39ef 	.word	0xfefa39ef
 8014274:	40862e42 	.word	0x40862e42
 8014278:	d52d3051 	.word	0xd52d3051
 801427c:	c0874910 	.word	0xc0874910
 8014280:	72bea4d0 	.word	0x72bea4d0
 8014284:	3e663769 	.word	0x3e663769
 8014288:	c5d26bf1 	.word	0xc5d26bf1
 801428c:	3ebbbd41 	.word	0x3ebbbd41
 8014290:	af25de2c 	.word	0xaf25de2c
 8014294:	3f11566a 	.word	0x3f11566a
 8014298:	16bebd93 	.word	0x16bebd93
 801429c:	3f66c16c 	.word	0x3f66c16c
 80142a0:	5555553e 	.word	0x5555553e
 80142a4:	3fc55555 	.word	0x3fc55555
 80142a8:	652b82fe 	.word	0x652b82fe
 80142ac:	3ff71547 	.word	0x3ff71547
 80142b0:	fee00000 	.word	0xfee00000
 80142b4:	3fe62e42 	.word	0x3fe62e42
 80142b8:	35793c76 	.word	0x35793c76
 80142bc:	3dea39ef 	.word	0x3dea39ef
 80142c0:	8800759c 	.word	0x8800759c
 80142c4:	7e37e43c 	.word	0x7e37e43c
 80142c8:	40862e41 	.word	0x40862e41
 80142cc:	7fefffff 	.word	0x7fefffff
 80142d0:	3fd62e42 	.word	0x3fd62e42
 80142d4:	3ff0a2b1 	.word	0x3ff0a2b1
 80142d8:	08016130 	.word	0x08016130
 80142dc:	08016140 	.word	0x08016140
 80142e0:	3ff00000 	.word	0x3ff00000
 80142e4:	08016120 	.word	0x08016120
 80142e8:	3defffff 	.word	0x3defffff
 80142ec:	00000000 	.word	0x00000000

080142f0 <__ieee754_rem_pio2>:
 80142f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142f4:	ed2d 8b02 	vpush	{d8}
 80142f8:	ec55 4b10 	vmov	r4, r5, d0
 80142fc:	4bca      	ldr	r3, [pc, #808]	; (8014628 <__ieee754_rem_pio2+0x338>)
 80142fe:	b08b      	sub	sp, #44	; 0x2c
 8014300:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8014304:	4598      	cmp	r8, r3
 8014306:	4682      	mov	sl, r0
 8014308:	9502      	str	r5, [sp, #8]
 801430a:	dc08      	bgt.n	801431e <__ieee754_rem_pio2+0x2e>
 801430c:	2200      	movs	r2, #0
 801430e:	2300      	movs	r3, #0
 8014310:	ed80 0b00 	vstr	d0, [r0]
 8014314:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8014318:	f04f 0b00 	mov.w	fp, #0
 801431c:	e028      	b.n	8014370 <__ieee754_rem_pio2+0x80>
 801431e:	4bc3      	ldr	r3, [pc, #780]	; (801462c <__ieee754_rem_pio2+0x33c>)
 8014320:	4598      	cmp	r8, r3
 8014322:	dc78      	bgt.n	8014416 <__ieee754_rem_pio2+0x126>
 8014324:	9b02      	ldr	r3, [sp, #8]
 8014326:	4ec2      	ldr	r6, [pc, #776]	; (8014630 <__ieee754_rem_pio2+0x340>)
 8014328:	2b00      	cmp	r3, #0
 801432a:	ee10 0a10 	vmov	r0, s0
 801432e:	a3b0      	add	r3, pc, #704	; (adr r3, 80145f0 <__ieee754_rem_pio2+0x300>)
 8014330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014334:	4629      	mov	r1, r5
 8014336:	dd39      	ble.n	80143ac <__ieee754_rem_pio2+0xbc>
 8014338:	f7eb ff4e 	bl	80001d8 <__aeabi_dsub>
 801433c:	45b0      	cmp	r8, r6
 801433e:	4604      	mov	r4, r0
 8014340:	460d      	mov	r5, r1
 8014342:	d01b      	beq.n	801437c <__ieee754_rem_pio2+0x8c>
 8014344:	a3ac      	add	r3, pc, #688	; (adr r3, 80145f8 <__ieee754_rem_pio2+0x308>)
 8014346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801434a:	f7eb ff45 	bl	80001d8 <__aeabi_dsub>
 801434e:	4602      	mov	r2, r0
 8014350:	460b      	mov	r3, r1
 8014352:	e9ca 2300 	strd	r2, r3, [sl]
 8014356:	4620      	mov	r0, r4
 8014358:	4629      	mov	r1, r5
 801435a:	f7eb ff3d 	bl	80001d8 <__aeabi_dsub>
 801435e:	a3a6      	add	r3, pc, #664	; (adr r3, 80145f8 <__ieee754_rem_pio2+0x308>)
 8014360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014364:	f7eb ff38 	bl	80001d8 <__aeabi_dsub>
 8014368:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801436c:	f04f 0b01 	mov.w	fp, #1
 8014370:	4658      	mov	r0, fp
 8014372:	b00b      	add	sp, #44	; 0x2c
 8014374:	ecbd 8b02 	vpop	{d8}
 8014378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801437c:	a3a0      	add	r3, pc, #640	; (adr r3, 8014600 <__ieee754_rem_pio2+0x310>)
 801437e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014382:	f7eb ff29 	bl	80001d8 <__aeabi_dsub>
 8014386:	a3a0      	add	r3, pc, #640	; (adr r3, 8014608 <__ieee754_rem_pio2+0x318>)
 8014388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801438c:	4604      	mov	r4, r0
 801438e:	460d      	mov	r5, r1
 8014390:	f7eb ff22 	bl	80001d8 <__aeabi_dsub>
 8014394:	4602      	mov	r2, r0
 8014396:	460b      	mov	r3, r1
 8014398:	e9ca 2300 	strd	r2, r3, [sl]
 801439c:	4620      	mov	r0, r4
 801439e:	4629      	mov	r1, r5
 80143a0:	f7eb ff1a 	bl	80001d8 <__aeabi_dsub>
 80143a4:	a398      	add	r3, pc, #608	; (adr r3, 8014608 <__ieee754_rem_pio2+0x318>)
 80143a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143aa:	e7db      	b.n	8014364 <__ieee754_rem_pio2+0x74>
 80143ac:	f7eb ff16 	bl	80001dc <__adddf3>
 80143b0:	45b0      	cmp	r8, r6
 80143b2:	4604      	mov	r4, r0
 80143b4:	460d      	mov	r5, r1
 80143b6:	d016      	beq.n	80143e6 <__ieee754_rem_pio2+0xf6>
 80143b8:	a38f      	add	r3, pc, #572	; (adr r3, 80145f8 <__ieee754_rem_pio2+0x308>)
 80143ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143be:	f7eb ff0d 	bl	80001dc <__adddf3>
 80143c2:	4602      	mov	r2, r0
 80143c4:	460b      	mov	r3, r1
 80143c6:	e9ca 2300 	strd	r2, r3, [sl]
 80143ca:	4620      	mov	r0, r4
 80143cc:	4629      	mov	r1, r5
 80143ce:	f7eb ff03 	bl	80001d8 <__aeabi_dsub>
 80143d2:	a389      	add	r3, pc, #548	; (adr r3, 80145f8 <__ieee754_rem_pio2+0x308>)
 80143d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143d8:	f7eb ff00 	bl	80001dc <__adddf3>
 80143dc:	f04f 3bff 	mov.w	fp, #4294967295
 80143e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80143e4:	e7c4      	b.n	8014370 <__ieee754_rem_pio2+0x80>
 80143e6:	a386      	add	r3, pc, #536	; (adr r3, 8014600 <__ieee754_rem_pio2+0x310>)
 80143e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ec:	f7eb fef6 	bl	80001dc <__adddf3>
 80143f0:	a385      	add	r3, pc, #532	; (adr r3, 8014608 <__ieee754_rem_pio2+0x318>)
 80143f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f6:	4604      	mov	r4, r0
 80143f8:	460d      	mov	r5, r1
 80143fa:	f7eb feef 	bl	80001dc <__adddf3>
 80143fe:	4602      	mov	r2, r0
 8014400:	460b      	mov	r3, r1
 8014402:	e9ca 2300 	strd	r2, r3, [sl]
 8014406:	4620      	mov	r0, r4
 8014408:	4629      	mov	r1, r5
 801440a:	f7eb fee5 	bl	80001d8 <__aeabi_dsub>
 801440e:	a37e      	add	r3, pc, #504	; (adr r3, 8014608 <__ieee754_rem_pio2+0x318>)
 8014410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014414:	e7e0      	b.n	80143d8 <__ieee754_rem_pio2+0xe8>
 8014416:	4b87      	ldr	r3, [pc, #540]	; (8014634 <__ieee754_rem_pio2+0x344>)
 8014418:	4598      	cmp	r8, r3
 801441a:	f300 80d9 	bgt.w	80145d0 <__ieee754_rem_pio2+0x2e0>
 801441e:	f001 fa57 	bl	80158d0 <fabs>
 8014422:	ec55 4b10 	vmov	r4, r5, d0
 8014426:	ee10 0a10 	vmov	r0, s0
 801442a:	a379      	add	r3, pc, #484	; (adr r3, 8014610 <__ieee754_rem_pio2+0x320>)
 801442c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014430:	4629      	mov	r1, r5
 8014432:	f7ec f889 	bl	8000548 <__aeabi_dmul>
 8014436:	4b80      	ldr	r3, [pc, #512]	; (8014638 <__ieee754_rem_pio2+0x348>)
 8014438:	2200      	movs	r2, #0
 801443a:	f7eb fecf 	bl	80001dc <__adddf3>
 801443e:	f7ec fb33 	bl	8000aa8 <__aeabi_d2iz>
 8014442:	4683      	mov	fp, r0
 8014444:	f7ec f816 	bl	8000474 <__aeabi_i2d>
 8014448:	4602      	mov	r2, r0
 801444a:	460b      	mov	r3, r1
 801444c:	ec43 2b18 	vmov	d8, r2, r3
 8014450:	a367      	add	r3, pc, #412	; (adr r3, 80145f0 <__ieee754_rem_pio2+0x300>)
 8014452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014456:	f7ec f877 	bl	8000548 <__aeabi_dmul>
 801445a:	4602      	mov	r2, r0
 801445c:	460b      	mov	r3, r1
 801445e:	4620      	mov	r0, r4
 8014460:	4629      	mov	r1, r5
 8014462:	f7eb feb9 	bl	80001d8 <__aeabi_dsub>
 8014466:	a364      	add	r3, pc, #400	; (adr r3, 80145f8 <__ieee754_rem_pio2+0x308>)
 8014468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801446c:	4606      	mov	r6, r0
 801446e:	460f      	mov	r7, r1
 8014470:	ec51 0b18 	vmov	r0, r1, d8
 8014474:	f7ec f868 	bl	8000548 <__aeabi_dmul>
 8014478:	f1bb 0f1f 	cmp.w	fp, #31
 801447c:	4604      	mov	r4, r0
 801447e:	460d      	mov	r5, r1
 8014480:	dc0d      	bgt.n	801449e <__ieee754_rem_pio2+0x1ae>
 8014482:	4b6e      	ldr	r3, [pc, #440]	; (801463c <__ieee754_rem_pio2+0x34c>)
 8014484:	f10b 32ff 	add.w	r2, fp, #4294967295
 8014488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801448c:	4543      	cmp	r3, r8
 801448e:	d006      	beq.n	801449e <__ieee754_rem_pio2+0x1ae>
 8014490:	4622      	mov	r2, r4
 8014492:	462b      	mov	r3, r5
 8014494:	4630      	mov	r0, r6
 8014496:	4639      	mov	r1, r7
 8014498:	f7eb fe9e 	bl	80001d8 <__aeabi_dsub>
 801449c:	e00f      	b.n	80144be <__ieee754_rem_pio2+0x1ce>
 801449e:	462b      	mov	r3, r5
 80144a0:	4622      	mov	r2, r4
 80144a2:	4630      	mov	r0, r6
 80144a4:	4639      	mov	r1, r7
 80144a6:	f7eb fe97 	bl	80001d8 <__aeabi_dsub>
 80144aa:	ea4f 5328 	mov.w	r3, r8, asr #20
 80144ae:	9303      	str	r3, [sp, #12]
 80144b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80144b4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80144b8:	f1b8 0f10 	cmp.w	r8, #16
 80144bc:	dc02      	bgt.n	80144c4 <__ieee754_rem_pio2+0x1d4>
 80144be:	e9ca 0100 	strd	r0, r1, [sl]
 80144c2:	e039      	b.n	8014538 <__ieee754_rem_pio2+0x248>
 80144c4:	a34e      	add	r3, pc, #312	; (adr r3, 8014600 <__ieee754_rem_pio2+0x310>)
 80144c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ca:	ec51 0b18 	vmov	r0, r1, d8
 80144ce:	f7ec f83b 	bl	8000548 <__aeabi_dmul>
 80144d2:	4604      	mov	r4, r0
 80144d4:	460d      	mov	r5, r1
 80144d6:	4602      	mov	r2, r0
 80144d8:	460b      	mov	r3, r1
 80144da:	4630      	mov	r0, r6
 80144dc:	4639      	mov	r1, r7
 80144de:	f7eb fe7b 	bl	80001d8 <__aeabi_dsub>
 80144e2:	4602      	mov	r2, r0
 80144e4:	460b      	mov	r3, r1
 80144e6:	4680      	mov	r8, r0
 80144e8:	4689      	mov	r9, r1
 80144ea:	4630      	mov	r0, r6
 80144ec:	4639      	mov	r1, r7
 80144ee:	f7eb fe73 	bl	80001d8 <__aeabi_dsub>
 80144f2:	4622      	mov	r2, r4
 80144f4:	462b      	mov	r3, r5
 80144f6:	f7eb fe6f 	bl	80001d8 <__aeabi_dsub>
 80144fa:	a343      	add	r3, pc, #268	; (adr r3, 8014608 <__ieee754_rem_pio2+0x318>)
 80144fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014500:	4604      	mov	r4, r0
 8014502:	460d      	mov	r5, r1
 8014504:	ec51 0b18 	vmov	r0, r1, d8
 8014508:	f7ec f81e 	bl	8000548 <__aeabi_dmul>
 801450c:	4622      	mov	r2, r4
 801450e:	462b      	mov	r3, r5
 8014510:	f7eb fe62 	bl	80001d8 <__aeabi_dsub>
 8014514:	4602      	mov	r2, r0
 8014516:	460b      	mov	r3, r1
 8014518:	4604      	mov	r4, r0
 801451a:	460d      	mov	r5, r1
 801451c:	4640      	mov	r0, r8
 801451e:	4649      	mov	r1, r9
 8014520:	f7eb fe5a 	bl	80001d8 <__aeabi_dsub>
 8014524:	9a03      	ldr	r2, [sp, #12]
 8014526:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801452a:	1ad3      	subs	r3, r2, r3
 801452c:	2b31      	cmp	r3, #49	; 0x31
 801452e:	dc24      	bgt.n	801457a <__ieee754_rem_pio2+0x28a>
 8014530:	e9ca 0100 	strd	r0, r1, [sl]
 8014534:	4646      	mov	r6, r8
 8014536:	464f      	mov	r7, r9
 8014538:	e9da 8900 	ldrd	r8, r9, [sl]
 801453c:	4630      	mov	r0, r6
 801453e:	4642      	mov	r2, r8
 8014540:	464b      	mov	r3, r9
 8014542:	4639      	mov	r1, r7
 8014544:	f7eb fe48 	bl	80001d8 <__aeabi_dsub>
 8014548:	462b      	mov	r3, r5
 801454a:	4622      	mov	r2, r4
 801454c:	f7eb fe44 	bl	80001d8 <__aeabi_dsub>
 8014550:	9b02      	ldr	r3, [sp, #8]
 8014552:	2b00      	cmp	r3, #0
 8014554:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014558:	f6bf af0a 	bge.w	8014370 <__ieee754_rem_pio2+0x80>
 801455c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014560:	f8ca 3004 	str.w	r3, [sl, #4]
 8014564:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014568:	f8ca 8000 	str.w	r8, [sl]
 801456c:	f8ca 0008 	str.w	r0, [sl, #8]
 8014570:	f8ca 300c 	str.w	r3, [sl, #12]
 8014574:	f1cb 0b00 	rsb	fp, fp, #0
 8014578:	e6fa      	b.n	8014370 <__ieee754_rem_pio2+0x80>
 801457a:	a327      	add	r3, pc, #156	; (adr r3, 8014618 <__ieee754_rem_pio2+0x328>)
 801457c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014580:	ec51 0b18 	vmov	r0, r1, d8
 8014584:	f7eb ffe0 	bl	8000548 <__aeabi_dmul>
 8014588:	4604      	mov	r4, r0
 801458a:	460d      	mov	r5, r1
 801458c:	4602      	mov	r2, r0
 801458e:	460b      	mov	r3, r1
 8014590:	4640      	mov	r0, r8
 8014592:	4649      	mov	r1, r9
 8014594:	f7eb fe20 	bl	80001d8 <__aeabi_dsub>
 8014598:	4602      	mov	r2, r0
 801459a:	460b      	mov	r3, r1
 801459c:	4606      	mov	r6, r0
 801459e:	460f      	mov	r7, r1
 80145a0:	4640      	mov	r0, r8
 80145a2:	4649      	mov	r1, r9
 80145a4:	f7eb fe18 	bl	80001d8 <__aeabi_dsub>
 80145a8:	4622      	mov	r2, r4
 80145aa:	462b      	mov	r3, r5
 80145ac:	f7eb fe14 	bl	80001d8 <__aeabi_dsub>
 80145b0:	a31b      	add	r3, pc, #108	; (adr r3, 8014620 <__ieee754_rem_pio2+0x330>)
 80145b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145b6:	4604      	mov	r4, r0
 80145b8:	460d      	mov	r5, r1
 80145ba:	ec51 0b18 	vmov	r0, r1, d8
 80145be:	f7eb ffc3 	bl	8000548 <__aeabi_dmul>
 80145c2:	4622      	mov	r2, r4
 80145c4:	462b      	mov	r3, r5
 80145c6:	f7eb fe07 	bl	80001d8 <__aeabi_dsub>
 80145ca:	4604      	mov	r4, r0
 80145cc:	460d      	mov	r5, r1
 80145ce:	e75f      	b.n	8014490 <__ieee754_rem_pio2+0x1a0>
 80145d0:	4b1b      	ldr	r3, [pc, #108]	; (8014640 <__ieee754_rem_pio2+0x350>)
 80145d2:	4598      	cmp	r8, r3
 80145d4:	dd36      	ble.n	8014644 <__ieee754_rem_pio2+0x354>
 80145d6:	ee10 2a10 	vmov	r2, s0
 80145da:	462b      	mov	r3, r5
 80145dc:	4620      	mov	r0, r4
 80145de:	4629      	mov	r1, r5
 80145e0:	f7eb fdfa 	bl	80001d8 <__aeabi_dsub>
 80145e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80145e8:	e9ca 0100 	strd	r0, r1, [sl]
 80145ec:	e694      	b.n	8014318 <__ieee754_rem_pio2+0x28>
 80145ee:	bf00      	nop
 80145f0:	54400000 	.word	0x54400000
 80145f4:	3ff921fb 	.word	0x3ff921fb
 80145f8:	1a626331 	.word	0x1a626331
 80145fc:	3dd0b461 	.word	0x3dd0b461
 8014600:	1a600000 	.word	0x1a600000
 8014604:	3dd0b461 	.word	0x3dd0b461
 8014608:	2e037073 	.word	0x2e037073
 801460c:	3ba3198a 	.word	0x3ba3198a
 8014610:	6dc9c883 	.word	0x6dc9c883
 8014614:	3fe45f30 	.word	0x3fe45f30
 8014618:	2e000000 	.word	0x2e000000
 801461c:	3ba3198a 	.word	0x3ba3198a
 8014620:	252049c1 	.word	0x252049c1
 8014624:	397b839a 	.word	0x397b839a
 8014628:	3fe921fb 	.word	0x3fe921fb
 801462c:	4002d97b 	.word	0x4002d97b
 8014630:	3ff921fb 	.word	0x3ff921fb
 8014634:	413921fb 	.word	0x413921fb
 8014638:	3fe00000 	.word	0x3fe00000
 801463c:	08016150 	.word	0x08016150
 8014640:	7fefffff 	.word	0x7fefffff
 8014644:	ea4f 5428 	mov.w	r4, r8, asr #20
 8014648:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801464c:	ee10 0a10 	vmov	r0, s0
 8014650:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8014654:	ee10 6a10 	vmov	r6, s0
 8014658:	460f      	mov	r7, r1
 801465a:	f7ec fa25 	bl	8000aa8 <__aeabi_d2iz>
 801465e:	f7eb ff09 	bl	8000474 <__aeabi_i2d>
 8014662:	4602      	mov	r2, r0
 8014664:	460b      	mov	r3, r1
 8014666:	4630      	mov	r0, r6
 8014668:	4639      	mov	r1, r7
 801466a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801466e:	f7eb fdb3 	bl	80001d8 <__aeabi_dsub>
 8014672:	4b23      	ldr	r3, [pc, #140]	; (8014700 <__ieee754_rem_pio2+0x410>)
 8014674:	2200      	movs	r2, #0
 8014676:	f7eb ff67 	bl	8000548 <__aeabi_dmul>
 801467a:	460f      	mov	r7, r1
 801467c:	4606      	mov	r6, r0
 801467e:	f7ec fa13 	bl	8000aa8 <__aeabi_d2iz>
 8014682:	f7eb fef7 	bl	8000474 <__aeabi_i2d>
 8014686:	4602      	mov	r2, r0
 8014688:	460b      	mov	r3, r1
 801468a:	4630      	mov	r0, r6
 801468c:	4639      	mov	r1, r7
 801468e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014692:	f7eb fda1 	bl	80001d8 <__aeabi_dsub>
 8014696:	4b1a      	ldr	r3, [pc, #104]	; (8014700 <__ieee754_rem_pio2+0x410>)
 8014698:	2200      	movs	r2, #0
 801469a:	f7eb ff55 	bl	8000548 <__aeabi_dmul>
 801469e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80146a2:	ad04      	add	r5, sp, #16
 80146a4:	f04f 0803 	mov.w	r8, #3
 80146a8:	46a9      	mov	r9, r5
 80146aa:	2600      	movs	r6, #0
 80146ac:	2700      	movs	r7, #0
 80146ae:	4632      	mov	r2, r6
 80146b0:	463b      	mov	r3, r7
 80146b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80146b6:	46c3      	mov	fp, r8
 80146b8:	3d08      	subs	r5, #8
 80146ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80146be:	f7ec f9ab 	bl	8000a18 <__aeabi_dcmpeq>
 80146c2:	2800      	cmp	r0, #0
 80146c4:	d1f3      	bne.n	80146ae <__ieee754_rem_pio2+0x3be>
 80146c6:	4b0f      	ldr	r3, [pc, #60]	; (8014704 <__ieee754_rem_pio2+0x414>)
 80146c8:	9301      	str	r3, [sp, #4]
 80146ca:	2302      	movs	r3, #2
 80146cc:	9300      	str	r3, [sp, #0]
 80146ce:	4622      	mov	r2, r4
 80146d0:	465b      	mov	r3, fp
 80146d2:	4651      	mov	r1, sl
 80146d4:	4648      	mov	r0, r9
 80146d6:	f000 fb1b 	bl	8014d10 <__kernel_rem_pio2>
 80146da:	9b02      	ldr	r3, [sp, #8]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	4683      	mov	fp, r0
 80146e0:	f6bf ae46 	bge.w	8014370 <__ieee754_rem_pio2+0x80>
 80146e4:	e9da 2100 	ldrd	r2, r1, [sl]
 80146e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146ec:	e9ca 2300 	strd	r2, r3, [sl]
 80146f0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80146f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146f8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80146fc:	e73a      	b.n	8014574 <__ieee754_rem_pio2+0x284>
 80146fe:	bf00      	nop
 8014700:	41700000 	.word	0x41700000
 8014704:	080161d0 	.word	0x080161d0

08014708 <__ieee754_sqrt>:
 8014708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801470c:	ec55 4b10 	vmov	r4, r5, d0
 8014710:	4e55      	ldr	r6, [pc, #340]	; (8014868 <__ieee754_sqrt+0x160>)
 8014712:	43ae      	bics	r6, r5
 8014714:	ee10 0a10 	vmov	r0, s0
 8014718:	ee10 3a10 	vmov	r3, s0
 801471c:	462a      	mov	r2, r5
 801471e:	4629      	mov	r1, r5
 8014720:	d110      	bne.n	8014744 <__ieee754_sqrt+0x3c>
 8014722:	ee10 2a10 	vmov	r2, s0
 8014726:	462b      	mov	r3, r5
 8014728:	f7eb ff0e 	bl	8000548 <__aeabi_dmul>
 801472c:	4602      	mov	r2, r0
 801472e:	460b      	mov	r3, r1
 8014730:	4620      	mov	r0, r4
 8014732:	4629      	mov	r1, r5
 8014734:	f7eb fd52 	bl	80001dc <__adddf3>
 8014738:	4604      	mov	r4, r0
 801473a:	460d      	mov	r5, r1
 801473c:	ec45 4b10 	vmov	d0, r4, r5
 8014740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014744:	2d00      	cmp	r5, #0
 8014746:	dc10      	bgt.n	801476a <__ieee754_sqrt+0x62>
 8014748:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801474c:	4330      	orrs	r0, r6
 801474e:	d0f5      	beq.n	801473c <__ieee754_sqrt+0x34>
 8014750:	b15d      	cbz	r5, 801476a <__ieee754_sqrt+0x62>
 8014752:	ee10 2a10 	vmov	r2, s0
 8014756:	462b      	mov	r3, r5
 8014758:	ee10 0a10 	vmov	r0, s0
 801475c:	f7eb fd3c 	bl	80001d8 <__aeabi_dsub>
 8014760:	4602      	mov	r2, r0
 8014762:	460b      	mov	r3, r1
 8014764:	f7ec f81a 	bl	800079c <__aeabi_ddiv>
 8014768:	e7e6      	b.n	8014738 <__ieee754_sqrt+0x30>
 801476a:	1512      	asrs	r2, r2, #20
 801476c:	d074      	beq.n	8014858 <__ieee754_sqrt+0x150>
 801476e:	07d4      	lsls	r4, r2, #31
 8014770:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014774:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8014778:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801477c:	bf5e      	ittt	pl
 801477e:	0fda      	lsrpl	r2, r3, #31
 8014780:	005b      	lslpl	r3, r3, #1
 8014782:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8014786:	2400      	movs	r4, #0
 8014788:	0fda      	lsrs	r2, r3, #31
 801478a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801478e:	107f      	asrs	r7, r7, #1
 8014790:	005b      	lsls	r3, r3, #1
 8014792:	2516      	movs	r5, #22
 8014794:	4620      	mov	r0, r4
 8014796:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801479a:	1886      	adds	r6, r0, r2
 801479c:	428e      	cmp	r6, r1
 801479e:	bfde      	ittt	le
 80147a0:	1b89      	suble	r1, r1, r6
 80147a2:	18b0      	addle	r0, r6, r2
 80147a4:	18a4      	addle	r4, r4, r2
 80147a6:	0049      	lsls	r1, r1, #1
 80147a8:	3d01      	subs	r5, #1
 80147aa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80147ae:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80147b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80147b6:	d1f0      	bne.n	801479a <__ieee754_sqrt+0x92>
 80147b8:	462a      	mov	r2, r5
 80147ba:	f04f 0e20 	mov.w	lr, #32
 80147be:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80147c2:	4281      	cmp	r1, r0
 80147c4:	eb06 0c05 	add.w	ip, r6, r5
 80147c8:	dc02      	bgt.n	80147d0 <__ieee754_sqrt+0xc8>
 80147ca:	d113      	bne.n	80147f4 <__ieee754_sqrt+0xec>
 80147cc:	459c      	cmp	ip, r3
 80147ce:	d811      	bhi.n	80147f4 <__ieee754_sqrt+0xec>
 80147d0:	f1bc 0f00 	cmp.w	ip, #0
 80147d4:	eb0c 0506 	add.w	r5, ip, r6
 80147d8:	da43      	bge.n	8014862 <__ieee754_sqrt+0x15a>
 80147da:	2d00      	cmp	r5, #0
 80147dc:	db41      	blt.n	8014862 <__ieee754_sqrt+0x15a>
 80147de:	f100 0801 	add.w	r8, r0, #1
 80147e2:	1a09      	subs	r1, r1, r0
 80147e4:	459c      	cmp	ip, r3
 80147e6:	bf88      	it	hi
 80147e8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80147ec:	eba3 030c 	sub.w	r3, r3, ip
 80147f0:	4432      	add	r2, r6
 80147f2:	4640      	mov	r0, r8
 80147f4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80147f8:	f1be 0e01 	subs.w	lr, lr, #1
 80147fc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8014800:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014804:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014808:	d1db      	bne.n	80147c2 <__ieee754_sqrt+0xba>
 801480a:	430b      	orrs	r3, r1
 801480c:	d006      	beq.n	801481c <__ieee754_sqrt+0x114>
 801480e:	1c50      	adds	r0, r2, #1
 8014810:	bf13      	iteet	ne
 8014812:	3201      	addne	r2, #1
 8014814:	3401      	addeq	r4, #1
 8014816:	4672      	moveq	r2, lr
 8014818:	f022 0201 	bicne.w	r2, r2, #1
 801481c:	1063      	asrs	r3, r4, #1
 801481e:	0852      	lsrs	r2, r2, #1
 8014820:	07e1      	lsls	r1, r4, #31
 8014822:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014826:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801482a:	bf48      	it	mi
 801482c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8014830:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8014834:	4614      	mov	r4, r2
 8014836:	e781      	b.n	801473c <__ieee754_sqrt+0x34>
 8014838:	0ad9      	lsrs	r1, r3, #11
 801483a:	3815      	subs	r0, #21
 801483c:	055b      	lsls	r3, r3, #21
 801483e:	2900      	cmp	r1, #0
 8014840:	d0fa      	beq.n	8014838 <__ieee754_sqrt+0x130>
 8014842:	02cd      	lsls	r5, r1, #11
 8014844:	d50a      	bpl.n	801485c <__ieee754_sqrt+0x154>
 8014846:	f1c2 0420 	rsb	r4, r2, #32
 801484a:	fa23 f404 	lsr.w	r4, r3, r4
 801484e:	1e55      	subs	r5, r2, #1
 8014850:	4093      	lsls	r3, r2
 8014852:	4321      	orrs	r1, r4
 8014854:	1b42      	subs	r2, r0, r5
 8014856:	e78a      	b.n	801476e <__ieee754_sqrt+0x66>
 8014858:	4610      	mov	r0, r2
 801485a:	e7f0      	b.n	801483e <__ieee754_sqrt+0x136>
 801485c:	0049      	lsls	r1, r1, #1
 801485e:	3201      	adds	r2, #1
 8014860:	e7ef      	b.n	8014842 <__ieee754_sqrt+0x13a>
 8014862:	4680      	mov	r8, r0
 8014864:	e7bd      	b.n	80147e2 <__ieee754_sqrt+0xda>
 8014866:	bf00      	nop
 8014868:	7ff00000 	.word	0x7ff00000

0801486c <__ieee754_asinf>:
 801486c:	b538      	push	{r3, r4, r5, lr}
 801486e:	ee10 5a10 	vmov	r5, s0
 8014872:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014876:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801487a:	ed2d 8b04 	vpush	{d8-d9}
 801487e:	d10c      	bne.n	801489a <__ieee754_asinf+0x2e>
 8014880:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80149f8 <__ieee754_asinf+0x18c>
 8014884:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80149fc <__ieee754_asinf+0x190>
 8014888:	ee60 7a27 	vmul.f32	s15, s0, s15
 801488c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014890:	eeb0 0a67 	vmov.f32	s0, s15
 8014894:	ecbd 8b04 	vpop	{d8-d9}
 8014898:	bd38      	pop	{r3, r4, r5, pc}
 801489a:	dd04      	ble.n	80148a6 <__ieee754_asinf+0x3a>
 801489c:	ee70 7a40 	vsub.f32	s15, s0, s0
 80148a0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80148a4:	e7f6      	b.n	8014894 <__ieee754_asinf+0x28>
 80148a6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80148aa:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80148ae:	da0b      	bge.n	80148c8 <__ieee754_asinf+0x5c>
 80148b0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80148b4:	da52      	bge.n	801495c <__ieee754_asinf+0xf0>
 80148b6:	eddf 7a52 	vldr	s15, [pc, #328]	; 8014a00 <__ieee754_asinf+0x194>
 80148ba:	ee70 7a27 	vadd.f32	s15, s0, s15
 80148be:	eef4 7ae8 	vcmpe.f32	s15, s17
 80148c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148c6:	dce5      	bgt.n	8014894 <__ieee754_asinf+0x28>
 80148c8:	f001 f9f0 	bl	8015cac <fabsf>
 80148cc:	ee38 0ac0 	vsub.f32	s0, s17, s0
 80148d0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80148d4:	ee20 8a08 	vmul.f32	s16, s0, s16
 80148d8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8014a04 <__ieee754_asinf+0x198>
 80148dc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8014a08 <__ieee754_asinf+0x19c>
 80148e0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8014a0c <__ieee754_asinf+0x1a0>
 80148e4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80148e8:	eddf 7a49 	vldr	s15, [pc, #292]	; 8014a10 <__ieee754_asinf+0x1a4>
 80148ec:	eee7 7a08 	vfma.f32	s15, s14, s16
 80148f0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8014a14 <__ieee754_asinf+0x1a8>
 80148f4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80148f8:	eddf 7a47 	vldr	s15, [pc, #284]	; 8014a18 <__ieee754_asinf+0x1ac>
 80148fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014900:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8014a1c <__ieee754_asinf+0x1b0>
 8014904:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014908:	eddf 7a45 	vldr	s15, [pc, #276]	; 8014a20 <__ieee754_asinf+0x1b4>
 801490c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014910:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8014a24 <__ieee754_asinf+0x1b8>
 8014914:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014918:	eddf 7a43 	vldr	s15, [pc, #268]	; 8014a28 <__ieee754_asinf+0x1bc>
 801491c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014920:	eeb0 0a48 	vmov.f32	s0, s16
 8014924:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014928:	f000 f926 	bl	8014b78 <__ieee754_sqrtf>
 801492c:	4b3f      	ldr	r3, [pc, #252]	; (8014a2c <__ieee754_asinf+0x1c0>)
 801492e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014932:	429c      	cmp	r4, r3
 8014934:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014938:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801493c:	dd3d      	ble.n	80149ba <__ieee754_asinf+0x14e>
 801493e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014942:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8014a30 <__ieee754_asinf+0x1c4>
 8014946:	eee0 7a26 	vfma.f32	s15, s0, s13
 801494a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80149fc <__ieee754_asinf+0x190>
 801494e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014952:	2d00      	cmp	r5, #0
 8014954:	bfd8      	it	le
 8014956:	eeb1 0a40 	vnegle.f32	s0, s0
 801495a:	e79b      	b.n	8014894 <__ieee754_asinf+0x28>
 801495c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014960:	eddf 6a28 	vldr	s13, [pc, #160]	; 8014a04 <__ieee754_asinf+0x198>
 8014964:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8014a08 <__ieee754_asinf+0x19c>
 8014968:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8014a1c <__ieee754_asinf+0x1b0>
 801496c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014970:	eddf 6a27 	vldr	s13, [pc, #156]	; 8014a10 <__ieee754_asinf+0x1a4>
 8014974:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014978:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8014a14 <__ieee754_asinf+0x1a8>
 801497c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014980:	eddf 6a25 	vldr	s13, [pc, #148]	; 8014a18 <__ieee754_asinf+0x1ac>
 8014984:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014988:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8014a0c <__ieee754_asinf+0x1a0>
 801498c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014990:	eddf 6a23 	vldr	s13, [pc, #140]	; 8014a20 <__ieee754_asinf+0x1b4>
 8014994:	eee7 6a86 	vfma.f32	s13, s15, s12
 8014998:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8014a24 <__ieee754_asinf+0x1b8>
 801499c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80149a0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8014a28 <__ieee754_asinf+0x1bc>
 80149a4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80149a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80149ac:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80149b0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80149b4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80149b8:	e76c      	b.n	8014894 <__ieee754_asinf+0x28>
 80149ba:	ee10 3a10 	vmov	r3, s0
 80149be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80149c2:	f023 030f 	bic.w	r3, r3, #15
 80149c6:	ee07 3a10 	vmov	s14, r3
 80149ca:	eea7 8a47 	vfms.f32	s16, s14, s14
 80149ce:	ee70 7a07 	vadd.f32	s15, s0, s14
 80149d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80149d6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 80149da:	eddf 7a07 	vldr	s15, [pc, #28]	; 80149f8 <__ieee754_asinf+0x18c>
 80149de:	eee5 7ae6 	vfms.f32	s15, s11, s13
 80149e2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 80149e6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8014a34 <__ieee754_asinf+0x1c8>
 80149ea:	eeb0 6a40 	vmov.f32	s12, s0
 80149ee:	eea7 6a66 	vfms.f32	s12, s14, s13
 80149f2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80149f6:	e7aa      	b.n	801494e <__ieee754_asinf+0xe2>
 80149f8:	b33bbd2e 	.word	0xb33bbd2e
 80149fc:	3fc90fdb 	.word	0x3fc90fdb
 8014a00:	7149f2ca 	.word	0x7149f2ca
 8014a04:	3811ef08 	.word	0x3811ef08
 8014a08:	3a4f7f04 	.word	0x3a4f7f04
 8014a0c:	3e2aaaab 	.word	0x3e2aaaab
 8014a10:	bd241146 	.word	0xbd241146
 8014a14:	3e4e0aa8 	.word	0x3e4e0aa8
 8014a18:	bea6b090 	.word	0xbea6b090
 8014a1c:	3d9dc62e 	.word	0x3d9dc62e
 8014a20:	bf303361 	.word	0xbf303361
 8014a24:	4001572d 	.word	0x4001572d
 8014a28:	c019d139 	.word	0xc019d139
 8014a2c:	3f799999 	.word	0x3f799999
 8014a30:	333bbd2e 	.word	0x333bbd2e
 8014a34:	3f490fdb 	.word	0x3f490fdb

08014a38 <__ieee754_atan2f>:
 8014a38:	ee10 2a90 	vmov	r2, s1
 8014a3c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8014a40:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014a44:	b510      	push	{r4, lr}
 8014a46:	eef0 7a40 	vmov.f32	s15, s0
 8014a4a:	dc06      	bgt.n	8014a5a <__ieee754_atan2f+0x22>
 8014a4c:	ee10 0a10 	vmov	r0, s0
 8014a50:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8014a54:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014a58:	dd04      	ble.n	8014a64 <__ieee754_atan2f+0x2c>
 8014a5a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014a5e:	eeb0 0a67 	vmov.f32	s0, s15
 8014a62:	bd10      	pop	{r4, pc}
 8014a64:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8014a68:	d103      	bne.n	8014a72 <__ieee754_atan2f+0x3a>
 8014a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014a6e:	f001 b849 	b.w	8015b04 <atanf>
 8014a72:	1794      	asrs	r4, r2, #30
 8014a74:	f004 0402 	and.w	r4, r4, #2
 8014a78:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014a7c:	b943      	cbnz	r3, 8014a90 <__ieee754_atan2f+0x58>
 8014a7e:	2c02      	cmp	r4, #2
 8014a80:	d05e      	beq.n	8014b40 <__ieee754_atan2f+0x108>
 8014a82:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8014b54 <__ieee754_atan2f+0x11c>
 8014a86:	2c03      	cmp	r4, #3
 8014a88:	bf08      	it	eq
 8014a8a:	eef0 7a47 	vmoveq.f32	s15, s14
 8014a8e:	e7e6      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014a90:	b941      	cbnz	r1, 8014aa4 <__ieee754_atan2f+0x6c>
 8014a92:	eddf 7a31 	vldr	s15, [pc, #196]	; 8014b58 <__ieee754_atan2f+0x120>
 8014a96:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8014b5c <__ieee754_atan2f+0x124>
 8014a9a:	2800      	cmp	r0, #0
 8014a9c:	bfb8      	it	lt
 8014a9e:	eef0 7a40 	vmovlt.f32	s15, s0
 8014aa2:	e7dc      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014aa4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014aa8:	d110      	bne.n	8014acc <__ieee754_atan2f+0x94>
 8014aaa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014aae:	f104 34ff 	add.w	r4, r4, #4294967295
 8014ab2:	d107      	bne.n	8014ac4 <__ieee754_atan2f+0x8c>
 8014ab4:	2c02      	cmp	r4, #2
 8014ab6:	d846      	bhi.n	8014b46 <__ieee754_atan2f+0x10e>
 8014ab8:	4b29      	ldr	r3, [pc, #164]	; (8014b60 <__ieee754_atan2f+0x128>)
 8014aba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014abe:	edd4 7a00 	vldr	s15, [r4]
 8014ac2:	e7cc      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014ac4:	2c02      	cmp	r4, #2
 8014ac6:	d841      	bhi.n	8014b4c <__ieee754_atan2f+0x114>
 8014ac8:	4b26      	ldr	r3, [pc, #152]	; (8014b64 <__ieee754_atan2f+0x12c>)
 8014aca:	e7f6      	b.n	8014aba <__ieee754_atan2f+0x82>
 8014acc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014ad0:	d0df      	beq.n	8014a92 <__ieee754_atan2f+0x5a>
 8014ad2:	1a5b      	subs	r3, r3, r1
 8014ad4:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8014ad8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014adc:	da1a      	bge.n	8014b14 <__ieee754_atan2f+0xdc>
 8014ade:	2a00      	cmp	r2, #0
 8014ae0:	da01      	bge.n	8014ae6 <__ieee754_atan2f+0xae>
 8014ae2:	313c      	adds	r1, #60	; 0x3c
 8014ae4:	db19      	blt.n	8014b1a <__ieee754_atan2f+0xe2>
 8014ae6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014aea:	f001 f8df 	bl	8015cac <fabsf>
 8014aee:	f001 f809 	bl	8015b04 <atanf>
 8014af2:	eef0 7a40 	vmov.f32	s15, s0
 8014af6:	2c01      	cmp	r4, #1
 8014af8:	d012      	beq.n	8014b20 <__ieee754_atan2f+0xe8>
 8014afa:	2c02      	cmp	r4, #2
 8014afc:	d017      	beq.n	8014b2e <__ieee754_atan2f+0xf6>
 8014afe:	2c00      	cmp	r4, #0
 8014b00:	d0ad      	beq.n	8014a5e <__ieee754_atan2f+0x26>
 8014b02:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8014b68 <__ieee754_atan2f+0x130>
 8014b06:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014b0a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8014b6c <__ieee754_atan2f+0x134>
 8014b0e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014b12:	e7a4      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b14:	eddf 7a10 	vldr	s15, [pc, #64]	; 8014b58 <__ieee754_atan2f+0x120>
 8014b18:	e7ed      	b.n	8014af6 <__ieee754_atan2f+0xbe>
 8014b1a:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014b70 <__ieee754_atan2f+0x138>
 8014b1e:	e7ea      	b.n	8014af6 <__ieee754_atan2f+0xbe>
 8014b20:	ee17 3a90 	vmov	r3, s15
 8014b24:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014b28:	ee07 3a90 	vmov	s15, r3
 8014b2c:	e797      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b2e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8014b68 <__ieee754_atan2f+0x130>
 8014b32:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014b36:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014b6c <__ieee754_atan2f+0x134>
 8014b3a:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014b3e:	e78e      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b40:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014b6c <__ieee754_atan2f+0x134>
 8014b44:	e78b      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b46:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8014b74 <__ieee754_atan2f+0x13c>
 8014b4a:	e788      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b4c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014b70 <__ieee754_atan2f+0x138>
 8014b50:	e785      	b.n	8014a5e <__ieee754_atan2f+0x26>
 8014b52:	bf00      	nop
 8014b54:	c0490fdb 	.word	0xc0490fdb
 8014b58:	3fc90fdb 	.word	0x3fc90fdb
 8014b5c:	bfc90fdb 	.word	0xbfc90fdb
 8014b60:	080162d8 	.word	0x080162d8
 8014b64:	080162e4 	.word	0x080162e4
 8014b68:	33bbbd2e 	.word	0x33bbbd2e
 8014b6c:	40490fdb 	.word	0x40490fdb
 8014b70:	00000000 	.word	0x00000000
 8014b74:	3f490fdb 	.word	0x3f490fdb

08014b78 <__ieee754_sqrtf>:
 8014b78:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014b7c:	4770      	bx	lr
	...

08014b80 <__kernel_cos>:
 8014b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b84:	ec57 6b10 	vmov	r6, r7, d0
 8014b88:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8014b8c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8014b90:	ed8d 1b00 	vstr	d1, [sp]
 8014b94:	da07      	bge.n	8014ba6 <__kernel_cos+0x26>
 8014b96:	ee10 0a10 	vmov	r0, s0
 8014b9a:	4639      	mov	r1, r7
 8014b9c:	f7eb ff84 	bl	8000aa8 <__aeabi_d2iz>
 8014ba0:	2800      	cmp	r0, #0
 8014ba2:	f000 8088 	beq.w	8014cb6 <__kernel_cos+0x136>
 8014ba6:	4632      	mov	r2, r6
 8014ba8:	463b      	mov	r3, r7
 8014baa:	4630      	mov	r0, r6
 8014bac:	4639      	mov	r1, r7
 8014bae:	f7eb fccb 	bl	8000548 <__aeabi_dmul>
 8014bb2:	4b51      	ldr	r3, [pc, #324]	; (8014cf8 <__kernel_cos+0x178>)
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	4604      	mov	r4, r0
 8014bb8:	460d      	mov	r5, r1
 8014bba:	f7eb fcc5 	bl	8000548 <__aeabi_dmul>
 8014bbe:	a340      	add	r3, pc, #256	; (adr r3, 8014cc0 <__kernel_cos+0x140>)
 8014bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc4:	4682      	mov	sl, r0
 8014bc6:	468b      	mov	fp, r1
 8014bc8:	4620      	mov	r0, r4
 8014bca:	4629      	mov	r1, r5
 8014bcc:	f7eb fcbc 	bl	8000548 <__aeabi_dmul>
 8014bd0:	a33d      	add	r3, pc, #244	; (adr r3, 8014cc8 <__kernel_cos+0x148>)
 8014bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd6:	f7eb fb01 	bl	80001dc <__adddf3>
 8014bda:	4622      	mov	r2, r4
 8014bdc:	462b      	mov	r3, r5
 8014bde:	f7eb fcb3 	bl	8000548 <__aeabi_dmul>
 8014be2:	a33b      	add	r3, pc, #236	; (adr r3, 8014cd0 <__kernel_cos+0x150>)
 8014be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014be8:	f7eb faf6 	bl	80001d8 <__aeabi_dsub>
 8014bec:	4622      	mov	r2, r4
 8014bee:	462b      	mov	r3, r5
 8014bf0:	f7eb fcaa 	bl	8000548 <__aeabi_dmul>
 8014bf4:	a338      	add	r3, pc, #224	; (adr r3, 8014cd8 <__kernel_cos+0x158>)
 8014bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bfa:	f7eb faef 	bl	80001dc <__adddf3>
 8014bfe:	4622      	mov	r2, r4
 8014c00:	462b      	mov	r3, r5
 8014c02:	f7eb fca1 	bl	8000548 <__aeabi_dmul>
 8014c06:	a336      	add	r3, pc, #216	; (adr r3, 8014ce0 <__kernel_cos+0x160>)
 8014c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c0c:	f7eb fae4 	bl	80001d8 <__aeabi_dsub>
 8014c10:	4622      	mov	r2, r4
 8014c12:	462b      	mov	r3, r5
 8014c14:	f7eb fc98 	bl	8000548 <__aeabi_dmul>
 8014c18:	a333      	add	r3, pc, #204	; (adr r3, 8014ce8 <__kernel_cos+0x168>)
 8014c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c1e:	f7eb fadd 	bl	80001dc <__adddf3>
 8014c22:	4622      	mov	r2, r4
 8014c24:	462b      	mov	r3, r5
 8014c26:	f7eb fc8f 	bl	8000548 <__aeabi_dmul>
 8014c2a:	4622      	mov	r2, r4
 8014c2c:	462b      	mov	r3, r5
 8014c2e:	f7eb fc8b 	bl	8000548 <__aeabi_dmul>
 8014c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014c36:	4604      	mov	r4, r0
 8014c38:	460d      	mov	r5, r1
 8014c3a:	4630      	mov	r0, r6
 8014c3c:	4639      	mov	r1, r7
 8014c3e:	f7eb fc83 	bl	8000548 <__aeabi_dmul>
 8014c42:	460b      	mov	r3, r1
 8014c44:	4602      	mov	r2, r0
 8014c46:	4629      	mov	r1, r5
 8014c48:	4620      	mov	r0, r4
 8014c4a:	f7eb fac5 	bl	80001d8 <__aeabi_dsub>
 8014c4e:	4b2b      	ldr	r3, [pc, #172]	; (8014cfc <__kernel_cos+0x17c>)
 8014c50:	4598      	cmp	r8, r3
 8014c52:	4606      	mov	r6, r0
 8014c54:	460f      	mov	r7, r1
 8014c56:	dc10      	bgt.n	8014c7a <__kernel_cos+0xfa>
 8014c58:	4602      	mov	r2, r0
 8014c5a:	460b      	mov	r3, r1
 8014c5c:	4650      	mov	r0, sl
 8014c5e:	4659      	mov	r1, fp
 8014c60:	f7eb faba 	bl	80001d8 <__aeabi_dsub>
 8014c64:	460b      	mov	r3, r1
 8014c66:	4926      	ldr	r1, [pc, #152]	; (8014d00 <__kernel_cos+0x180>)
 8014c68:	4602      	mov	r2, r0
 8014c6a:	2000      	movs	r0, #0
 8014c6c:	f7eb fab4 	bl	80001d8 <__aeabi_dsub>
 8014c70:	ec41 0b10 	vmov	d0, r0, r1
 8014c74:	b003      	add	sp, #12
 8014c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c7a:	4b22      	ldr	r3, [pc, #136]	; (8014d04 <__kernel_cos+0x184>)
 8014c7c:	4920      	ldr	r1, [pc, #128]	; (8014d00 <__kernel_cos+0x180>)
 8014c7e:	4598      	cmp	r8, r3
 8014c80:	bfcc      	ite	gt
 8014c82:	4d21      	ldrgt	r5, [pc, #132]	; (8014d08 <__kernel_cos+0x188>)
 8014c84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8014c88:	2400      	movs	r4, #0
 8014c8a:	4622      	mov	r2, r4
 8014c8c:	462b      	mov	r3, r5
 8014c8e:	2000      	movs	r0, #0
 8014c90:	f7eb faa2 	bl	80001d8 <__aeabi_dsub>
 8014c94:	4622      	mov	r2, r4
 8014c96:	4680      	mov	r8, r0
 8014c98:	4689      	mov	r9, r1
 8014c9a:	462b      	mov	r3, r5
 8014c9c:	4650      	mov	r0, sl
 8014c9e:	4659      	mov	r1, fp
 8014ca0:	f7eb fa9a 	bl	80001d8 <__aeabi_dsub>
 8014ca4:	4632      	mov	r2, r6
 8014ca6:	463b      	mov	r3, r7
 8014ca8:	f7eb fa96 	bl	80001d8 <__aeabi_dsub>
 8014cac:	4602      	mov	r2, r0
 8014cae:	460b      	mov	r3, r1
 8014cb0:	4640      	mov	r0, r8
 8014cb2:	4649      	mov	r1, r9
 8014cb4:	e7da      	b.n	8014c6c <__kernel_cos+0xec>
 8014cb6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8014cf0 <__kernel_cos+0x170>
 8014cba:	e7db      	b.n	8014c74 <__kernel_cos+0xf4>
 8014cbc:	f3af 8000 	nop.w
 8014cc0:	be8838d4 	.word	0xbe8838d4
 8014cc4:	bda8fae9 	.word	0xbda8fae9
 8014cc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8014ccc:	3e21ee9e 	.word	0x3e21ee9e
 8014cd0:	809c52ad 	.word	0x809c52ad
 8014cd4:	3e927e4f 	.word	0x3e927e4f
 8014cd8:	19cb1590 	.word	0x19cb1590
 8014cdc:	3efa01a0 	.word	0x3efa01a0
 8014ce0:	16c15177 	.word	0x16c15177
 8014ce4:	3f56c16c 	.word	0x3f56c16c
 8014ce8:	5555554c 	.word	0x5555554c
 8014cec:	3fa55555 	.word	0x3fa55555
 8014cf0:	00000000 	.word	0x00000000
 8014cf4:	3ff00000 	.word	0x3ff00000
 8014cf8:	3fe00000 	.word	0x3fe00000
 8014cfc:	3fd33332 	.word	0x3fd33332
 8014d00:	3ff00000 	.word	0x3ff00000
 8014d04:	3fe90000 	.word	0x3fe90000
 8014d08:	3fd20000 	.word	0x3fd20000
 8014d0c:	00000000 	.word	0x00000000

08014d10 <__kernel_rem_pio2>:
 8014d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d14:	ed2d 8b02 	vpush	{d8}
 8014d18:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8014d1c:	f112 0f14 	cmn.w	r2, #20
 8014d20:	9308      	str	r3, [sp, #32]
 8014d22:	9101      	str	r1, [sp, #4]
 8014d24:	4bc4      	ldr	r3, [pc, #784]	; (8015038 <__kernel_rem_pio2+0x328>)
 8014d26:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8014d28:	900b      	str	r0, [sp, #44]	; 0x2c
 8014d2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014d2e:	9302      	str	r3, [sp, #8]
 8014d30:	9b08      	ldr	r3, [sp, #32]
 8014d32:	f103 33ff 	add.w	r3, r3, #4294967295
 8014d36:	bfa8      	it	ge
 8014d38:	1ed4      	subge	r4, r2, #3
 8014d3a:	9306      	str	r3, [sp, #24]
 8014d3c:	bfb2      	itee	lt
 8014d3e:	2400      	movlt	r4, #0
 8014d40:	2318      	movge	r3, #24
 8014d42:	fb94 f4f3 	sdivge	r4, r4, r3
 8014d46:	f06f 0317 	mvn.w	r3, #23
 8014d4a:	fb04 3303 	mla	r3, r4, r3, r3
 8014d4e:	eb03 0a02 	add.w	sl, r3, r2
 8014d52:	9b02      	ldr	r3, [sp, #8]
 8014d54:	9a06      	ldr	r2, [sp, #24]
 8014d56:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8015028 <__kernel_rem_pio2+0x318>
 8014d5a:	eb03 0802 	add.w	r8, r3, r2
 8014d5e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014d60:	1aa7      	subs	r7, r4, r2
 8014d62:	ae22      	add	r6, sp, #136	; 0x88
 8014d64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014d68:	2500      	movs	r5, #0
 8014d6a:	4545      	cmp	r5, r8
 8014d6c:	dd13      	ble.n	8014d96 <__kernel_rem_pio2+0x86>
 8014d6e:	9b08      	ldr	r3, [sp, #32]
 8014d70:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8015028 <__kernel_rem_pio2+0x318>
 8014d74:	aa22      	add	r2, sp, #136	; 0x88
 8014d76:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8014d7a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8014d7e:	f04f 0800 	mov.w	r8, #0
 8014d82:	9b02      	ldr	r3, [sp, #8]
 8014d84:	4598      	cmp	r8, r3
 8014d86:	dc2f      	bgt.n	8014de8 <__kernel_rem_pio2+0xd8>
 8014d88:	ed8d 8b04 	vstr	d8, [sp, #16]
 8014d8c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8014d90:	462f      	mov	r7, r5
 8014d92:	2600      	movs	r6, #0
 8014d94:	e01b      	b.n	8014dce <__kernel_rem_pio2+0xbe>
 8014d96:	42ef      	cmn	r7, r5
 8014d98:	d407      	bmi.n	8014daa <__kernel_rem_pio2+0x9a>
 8014d9a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014d9e:	f7eb fb69 	bl	8000474 <__aeabi_i2d>
 8014da2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014da6:	3501      	adds	r5, #1
 8014da8:	e7df      	b.n	8014d6a <__kernel_rem_pio2+0x5a>
 8014daa:	ec51 0b18 	vmov	r0, r1, d8
 8014dae:	e7f8      	b.n	8014da2 <__kernel_rem_pio2+0x92>
 8014db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014db4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014db8:	f7eb fbc6 	bl	8000548 <__aeabi_dmul>
 8014dbc:	4602      	mov	r2, r0
 8014dbe:	460b      	mov	r3, r1
 8014dc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014dc4:	f7eb fa0a 	bl	80001dc <__adddf3>
 8014dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014dcc:	3601      	adds	r6, #1
 8014dce:	9b06      	ldr	r3, [sp, #24]
 8014dd0:	429e      	cmp	r6, r3
 8014dd2:	f1a7 0708 	sub.w	r7, r7, #8
 8014dd6:	ddeb      	ble.n	8014db0 <__kernel_rem_pio2+0xa0>
 8014dd8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014ddc:	f108 0801 	add.w	r8, r8, #1
 8014de0:	ecab 7b02 	vstmia	fp!, {d7}
 8014de4:	3508      	adds	r5, #8
 8014de6:	e7cc      	b.n	8014d82 <__kernel_rem_pio2+0x72>
 8014de8:	9b02      	ldr	r3, [sp, #8]
 8014dea:	aa0e      	add	r2, sp, #56	; 0x38
 8014dec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014df0:	930d      	str	r3, [sp, #52]	; 0x34
 8014df2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014df4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014df8:	9c02      	ldr	r4, [sp, #8]
 8014dfa:	930c      	str	r3, [sp, #48]	; 0x30
 8014dfc:	00e3      	lsls	r3, r4, #3
 8014dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8014e00:	ab9a      	add	r3, sp, #616	; 0x268
 8014e02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014e06:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8014e0a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8014e0e:	ab72      	add	r3, sp, #456	; 0x1c8
 8014e10:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8014e14:	46c3      	mov	fp, r8
 8014e16:	46a1      	mov	r9, r4
 8014e18:	f1b9 0f00 	cmp.w	r9, #0
 8014e1c:	f1a5 0508 	sub.w	r5, r5, #8
 8014e20:	dc77      	bgt.n	8014f12 <__kernel_rem_pio2+0x202>
 8014e22:	ec47 6b10 	vmov	d0, r6, r7
 8014e26:	4650      	mov	r0, sl
 8014e28:	f000 fde6 	bl	80159f8 <scalbn>
 8014e2c:	ec57 6b10 	vmov	r6, r7, d0
 8014e30:	2200      	movs	r2, #0
 8014e32:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014e36:	ee10 0a10 	vmov	r0, s0
 8014e3a:	4639      	mov	r1, r7
 8014e3c:	f7eb fb84 	bl	8000548 <__aeabi_dmul>
 8014e40:	ec41 0b10 	vmov	d0, r0, r1
 8014e44:	f000 fd58 	bl	80158f8 <floor>
 8014e48:	4b7c      	ldr	r3, [pc, #496]	; (801503c <__kernel_rem_pio2+0x32c>)
 8014e4a:	ec51 0b10 	vmov	r0, r1, d0
 8014e4e:	2200      	movs	r2, #0
 8014e50:	f7eb fb7a 	bl	8000548 <__aeabi_dmul>
 8014e54:	4602      	mov	r2, r0
 8014e56:	460b      	mov	r3, r1
 8014e58:	4630      	mov	r0, r6
 8014e5a:	4639      	mov	r1, r7
 8014e5c:	f7eb f9bc 	bl	80001d8 <__aeabi_dsub>
 8014e60:	460f      	mov	r7, r1
 8014e62:	4606      	mov	r6, r0
 8014e64:	f7eb fe20 	bl	8000aa8 <__aeabi_d2iz>
 8014e68:	9004      	str	r0, [sp, #16]
 8014e6a:	f7eb fb03 	bl	8000474 <__aeabi_i2d>
 8014e6e:	4602      	mov	r2, r0
 8014e70:	460b      	mov	r3, r1
 8014e72:	4630      	mov	r0, r6
 8014e74:	4639      	mov	r1, r7
 8014e76:	f7eb f9af 	bl	80001d8 <__aeabi_dsub>
 8014e7a:	f1ba 0f00 	cmp.w	sl, #0
 8014e7e:	4606      	mov	r6, r0
 8014e80:	460f      	mov	r7, r1
 8014e82:	dd6d      	ble.n	8014f60 <__kernel_rem_pio2+0x250>
 8014e84:	1e62      	subs	r2, r4, #1
 8014e86:	ab0e      	add	r3, sp, #56	; 0x38
 8014e88:	9d04      	ldr	r5, [sp, #16]
 8014e8a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8014e8e:	f1ca 0118 	rsb	r1, sl, #24
 8014e92:	fa40 f301 	asr.w	r3, r0, r1
 8014e96:	441d      	add	r5, r3
 8014e98:	408b      	lsls	r3, r1
 8014e9a:	1ac0      	subs	r0, r0, r3
 8014e9c:	ab0e      	add	r3, sp, #56	; 0x38
 8014e9e:	9504      	str	r5, [sp, #16]
 8014ea0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8014ea4:	f1ca 0317 	rsb	r3, sl, #23
 8014ea8:	fa40 fb03 	asr.w	fp, r0, r3
 8014eac:	f1bb 0f00 	cmp.w	fp, #0
 8014eb0:	dd65      	ble.n	8014f7e <__kernel_rem_pio2+0x26e>
 8014eb2:	9b04      	ldr	r3, [sp, #16]
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	3301      	adds	r3, #1
 8014eb8:	9304      	str	r3, [sp, #16]
 8014eba:	4615      	mov	r5, r2
 8014ebc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8014ec0:	4294      	cmp	r4, r2
 8014ec2:	f300 809c 	bgt.w	8014ffe <__kernel_rem_pio2+0x2ee>
 8014ec6:	f1ba 0f00 	cmp.w	sl, #0
 8014eca:	dd07      	ble.n	8014edc <__kernel_rem_pio2+0x1cc>
 8014ecc:	f1ba 0f01 	cmp.w	sl, #1
 8014ed0:	f000 80c0 	beq.w	8015054 <__kernel_rem_pio2+0x344>
 8014ed4:	f1ba 0f02 	cmp.w	sl, #2
 8014ed8:	f000 80c6 	beq.w	8015068 <__kernel_rem_pio2+0x358>
 8014edc:	f1bb 0f02 	cmp.w	fp, #2
 8014ee0:	d14d      	bne.n	8014f7e <__kernel_rem_pio2+0x26e>
 8014ee2:	4632      	mov	r2, r6
 8014ee4:	463b      	mov	r3, r7
 8014ee6:	4956      	ldr	r1, [pc, #344]	; (8015040 <__kernel_rem_pio2+0x330>)
 8014ee8:	2000      	movs	r0, #0
 8014eea:	f7eb f975 	bl	80001d8 <__aeabi_dsub>
 8014eee:	4606      	mov	r6, r0
 8014ef0:	460f      	mov	r7, r1
 8014ef2:	2d00      	cmp	r5, #0
 8014ef4:	d043      	beq.n	8014f7e <__kernel_rem_pio2+0x26e>
 8014ef6:	4650      	mov	r0, sl
 8014ef8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8015030 <__kernel_rem_pio2+0x320>
 8014efc:	f000 fd7c 	bl	80159f8 <scalbn>
 8014f00:	4630      	mov	r0, r6
 8014f02:	4639      	mov	r1, r7
 8014f04:	ec53 2b10 	vmov	r2, r3, d0
 8014f08:	f7eb f966 	bl	80001d8 <__aeabi_dsub>
 8014f0c:	4606      	mov	r6, r0
 8014f0e:	460f      	mov	r7, r1
 8014f10:	e035      	b.n	8014f7e <__kernel_rem_pio2+0x26e>
 8014f12:	4b4c      	ldr	r3, [pc, #304]	; (8015044 <__kernel_rem_pio2+0x334>)
 8014f14:	2200      	movs	r2, #0
 8014f16:	4630      	mov	r0, r6
 8014f18:	4639      	mov	r1, r7
 8014f1a:	f7eb fb15 	bl	8000548 <__aeabi_dmul>
 8014f1e:	f7eb fdc3 	bl	8000aa8 <__aeabi_d2iz>
 8014f22:	f7eb faa7 	bl	8000474 <__aeabi_i2d>
 8014f26:	4602      	mov	r2, r0
 8014f28:	460b      	mov	r3, r1
 8014f2a:	ec43 2b18 	vmov	d8, r2, r3
 8014f2e:	4b46      	ldr	r3, [pc, #280]	; (8015048 <__kernel_rem_pio2+0x338>)
 8014f30:	2200      	movs	r2, #0
 8014f32:	f7eb fb09 	bl	8000548 <__aeabi_dmul>
 8014f36:	4602      	mov	r2, r0
 8014f38:	460b      	mov	r3, r1
 8014f3a:	4630      	mov	r0, r6
 8014f3c:	4639      	mov	r1, r7
 8014f3e:	f7eb f94b 	bl	80001d8 <__aeabi_dsub>
 8014f42:	f7eb fdb1 	bl	8000aa8 <__aeabi_d2iz>
 8014f46:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014f4a:	f84b 0b04 	str.w	r0, [fp], #4
 8014f4e:	ec51 0b18 	vmov	r0, r1, d8
 8014f52:	f7eb f943 	bl	80001dc <__adddf3>
 8014f56:	f109 39ff 	add.w	r9, r9, #4294967295
 8014f5a:	4606      	mov	r6, r0
 8014f5c:	460f      	mov	r7, r1
 8014f5e:	e75b      	b.n	8014e18 <__kernel_rem_pio2+0x108>
 8014f60:	d106      	bne.n	8014f70 <__kernel_rem_pio2+0x260>
 8014f62:	1e63      	subs	r3, r4, #1
 8014f64:	aa0e      	add	r2, sp, #56	; 0x38
 8014f66:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8014f6a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8014f6e:	e79d      	b.n	8014eac <__kernel_rem_pio2+0x19c>
 8014f70:	4b36      	ldr	r3, [pc, #216]	; (801504c <__kernel_rem_pio2+0x33c>)
 8014f72:	2200      	movs	r2, #0
 8014f74:	f7eb fd6e 	bl	8000a54 <__aeabi_dcmpge>
 8014f78:	2800      	cmp	r0, #0
 8014f7a:	d13d      	bne.n	8014ff8 <__kernel_rem_pio2+0x2e8>
 8014f7c:	4683      	mov	fp, r0
 8014f7e:	2200      	movs	r2, #0
 8014f80:	2300      	movs	r3, #0
 8014f82:	4630      	mov	r0, r6
 8014f84:	4639      	mov	r1, r7
 8014f86:	f7eb fd47 	bl	8000a18 <__aeabi_dcmpeq>
 8014f8a:	2800      	cmp	r0, #0
 8014f8c:	f000 80c0 	beq.w	8015110 <__kernel_rem_pio2+0x400>
 8014f90:	1e65      	subs	r5, r4, #1
 8014f92:	462b      	mov	r3, r5
 8014f94:	2200      	movs	r2, #0
 8014f96:	9902      	ldr	r1, [sp, #8]
 8014f98:	428b      	cmp	r3, r1
 8014f9a:	da6c      	bge.n	8015076 <__kernel_rem_pio2+0x366>
 8014f9c:	2a00      	cmp	r2, #0
 8014f9e:	f000 8089 	beq.w	80150b4 <__kernel_rem_pio2+0x3a4>
 8014fa2:	ab0e      	add	r3, sp, #56	; 0x38
 8014fa4:	f1aa 0a18 	sub.w	sl, sl, #24
 8014fa8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	f000 80ad 	beq.w	801510c <__kernel_rem_pio2+0x3fc>
 8014fb2:	4650      	mov	r0, sl
 8014fb4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8015030 <__kernel_rem_pio2+0x320>
 8014fb8:	f000 fd1e 	bl	80159f8 <scalbn>
 8014fbc:	ab9a      	add	r3, sp, #616	; 0x268
 8014fbe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014fc2:	ec57 6b10 	vmov	r6, r7, d0
 8014fc6:	00ec      	lsls	r4, r5, #3
 8014fc8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8014fcc:	46aa      	mov	sl, r5
 8014fce:	f1ba 0f00 	cmp.w	sl, #0
 8014fd2:	f280 80d6 	bge.w	8015182 <__kernel_rem_pio2+0x472>
 8014fd6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8015028 <__kernel_rem_pio2+0x318>
 8014fda:	462e      	mov	r6, r5
 8014fdc:	2e00      	cmp	r6, #0
 8014fde:	f2c0 8104 	blt.w	80151ea <__kernel_rem_pio2+0x4da>
 8014fe2:	ab72      	add	r3, sp, #456	; 0x1c8
 8014fe4:	ed8d 8b06 	vstr	d8, [sp, #24]
 8014fe8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8015050 <__kernel_rem_pio2+0x340>
 8014fec:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8014ff0:	f04f 0800 	mov.w	r8, #0
 8014ff4:	1baf      	subs	r7, r5, r6
 8014ff6:	e0ea      	b.n	80151ce <__kernel_rem_pio2+0x4be>
 8014ff8:	f04f 0b02 	mov.w	fp, #2
 8014ffc:	e759      	b.n	8014eb2 <__kernel_rem_pio2+0x1a2>
 8014ffe:	f8d8 3000 	ldr.w	r3, [r8]
 8015002:	b955      	cbnz	r5, 801501a <__kernel_rem_pio2+0x30a>
 8015004:	b123      	cbz	r3, 8015010 <__kernel_rem_pio2+0x300>
 8015006:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801500a:	f8c8 3000 	str.w	r3, [r8]
 801500e:	2301      	movs	r3, #1
 8015010:	3201      	adds	r2, #1
 8015012:	f108 0804 	add.w	r8, r8, #4
 8015016:	461d      	mov	r5, r3
 8015018:	e752      	b.n	8014ec0 <__kernel_rem_pio2+0x1b0>
 801501a:	1acb      	subs	r3, r1, r3
 801501c:	f8c8 3000 	str.w	r3, [r8]
 8015020:	462b      	mov	r3, r5
 8015022:	e7f5      	b.n	8015010 <__kernel_rem_pio2+0x300>
 8015024:	f3af 8000 	nop.w
	...
 8015034:	3ff00000 	.word	0x3ff00000
 8015038:	08016330 	.word	0x08016330
 801503c:	40200000 	.word	0x40200000
 8015040:	3ff00000 	.word	0x3ff00000
 8015044:	3e700000 	.word	0x3e700000
 8015048:	41700000 	.word	0x41700000
 801504c:	3fe00000 	.word	0x3fe00000
 8015050:	080162f0 	.word	0x080162f0
 8015054:	1e62      	subs	r2, r4, #1
 8015056:	ab0e      	add	r3, sp, #56	; 0x38
 8015058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801505c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015060:	a90e      	add	r1, sp, #56	; 0x38
 8015062:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015066:	e739      	b.n	8014edc <__kernel_rem_pio2+0x1cc>
 8015068:	1e62      	subs	r2, r4, #1
 801506a:	ab0e      	add	r3, sp, #56	; 0x38
 801506c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015070:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015074:	e7f4      	b.n	8015060 <__kernel_rem_pio2+0x350>
 8015076:	a90e      	add	r1, sp, #56	; 0x38
 8015078:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801507c:	3b01      	subs	r3, #1
 801507e:	430a      	orrs	r2, r1
 8015080:	e789      	b.n	8014f96 <__kernel_rem_pio2+0x286>
 8015082:	3301      	adds	r3, #1
 8015084:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8015088:	2900      	cmp	r1, #0
 801508a:	d0fa      	beq.n	8015082 <__kernel_rem_pio2+0x372>
 801508c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801508e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8015092:	446a      	add	r2, sp
 8015094:	3a98      	subs	r2, #152	; 0x98
 8015096:	920a      	str	r2, [sp, #40]	; 0x28
 8015098:	9a08      	ldr	r2, [sp, #32]
 801509a:	18e3      	adds	r3, r4, r3
 801509c:	18a5      	adds	r5, r4, r2
 801509e:	aa22      	add	r2, sp, #136	; 0x88
 80150a0:	f104 0801 	add.w	r8, r4, #1
 80150a4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80150a8:	9304      	str	r3, [sp, #16]
 80150aa:	9b04      	ldr	r3, [sp, #16]
 80150ac:	4543      	cmp	r3, r8
 80150ae:	da04      	bge.n	80150ba <__kernel_rem_pio2+0x3aa>
 80150b0:	461c      	mov	r4, r3
 80150b2:	e6a3      	b.n	8014dfc <__kernel_rem_pio2+0xec>
 80150b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80150b6:	2301      	movs	r3, #1
 80150b8:	e7e4      	b.n	8015084 <__kernel_rem_pio2+0x374>
 80150ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80150bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80150c0:	f7eb f9d8 	bl	8000474 <__aeabi_i2d>
 80150c4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80150c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150ca:	46ab      	mov	fp, r5
 80150cc:	461c      	mov	r4, r3
 80150ce:	f04f 0900 	mov.w	r9, #0
 80150d2:	2600      	movs	r6, #0
 80150d4:	2700      	movs	r7, #0
 80150d6:	9b06      	ldr	r3, [sp, #24]
 80150d8:	4599      	cmp	r9, r3
 80150da:	dd06      	ble.n	80150ea <__kernel_rem_pio2+0x3da>
 80150dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150de:	e8e3 6702 	strd	r6, r7, [r3], #8
 80150e2:	f108 0801 	add.w	r8, r8, #1
 80150e6:	930a      	str	r3, [sp, #40]	; 0x28
 80150e8:	e7df      	b.n	80150aa <__kernel_rem_pio2+0x39a>
 80150ea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80150ee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80150f2:	f7eb fa29 	bl	8000548 <__aeabi_dmul>
 80150f6:	4602      	mov	r2, r0
 80150f8:	460b      	mov	r3, r1
 80150fa:	4630      	mov	r0, r6
 80150fc:	4639      	mov	r1, r7
 80150fe:	f7eb f86d 	bl	80001dc <__adddf3>
 8015102:	f109 0901 	add.w	r9, r9, #1
 8015106:	4606      	mov	r6, r0
 8015108:	460f      	mov	r7, r1
 801510a:	e7e4      	b.n	80150d6 <__kernel_rem_pio2+0x3c6>
 801510c:	3d01      	subs	r5, #1
 801510e:	e748      	b.n	8014fa2 <__kernel_rem_pio2+0x292>
 8015110:	ec47 6b10 	vmov	d0, r6, r7
 8015114:	f1ca 0000 	rsb	r0, sl, #0
 8015118:	f000 fc6e 	bl	80159f8 <scalbn>
 801511c:	ec57 6b10 	vmov	r6, r7, d0
 8015120:	4ba0      	ldr	r3, [pc, #640]	; (80153a4 <__kernel_rem_pio2+0x694>)
 8015122:	ee10 0a10 	vmov	r0, s0
 8015126:	2200      	movs	r2, #0
 8015128:	4639      	mov	r1, r7
 801512a:	f7eb fc93 	bl	8000a54 <__aeabi_dcmpge>
 801512e:	b1f8      	cbz	r0, 8015170 <__kernel_rem_pio2+0x460>
 8015130:	4b9d      	ldr	r3, [pc, #628]	; (80153a8 <__kernel_rem_pio2+0x698>)
 8015132:	2200      	movs	r2, #0
 8015134:	4630      	mov	r0, r6
 8015136:	4639      	mov	r1, r7
 8015138:	f7eb fa06 	bl	8000548 <__aeabi_dmul>
 801513c:	f7eb fcb4 	bl	8000aa8 <__aeabi_d2iz>
 8015140:	4680      	mov	r8, r0
 8015142:	f7eb f997 	bl	8000474 <__aeabi_i2d>
 8015146:	4b97      	ldr	r3, [pc, #604]	; (80153a4 <__kernel_rem_pio2+0x694>)
 8015148:	2200      	movs	r2, #0
 801514a:	f7eb f9fd 	bl	8000548 <__aeabi_dmul>
 801514e:	460b      	mov	r3, r1
 8015150:	4602      	mov	r2, r0
 8015152:	4639      	mov	r1, r7
 8015154:	4630      	mov	r0, r6
 8015156:	f7eb f83f 	bl	80001d8 <__aeabi_dsub>
 801515a:	f7eb fca5 	bl	8000aa8 <__aeabi_d2iz>
 801515e:	1c65      	adds	r5, r4, #1
 8015160:	ab0e      	add	r3, sp, #56	; 0x38
 8015162:	f10a 0a18 	add.w	sl, sl, #24
 8015166:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801516a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801516e:	e720      	b.n	8014fb2 <__kernel_rem_pio2+0x2a2>
 8015170:	4630      	mov	r0, r6
 8015172:	4639      	mov	r1, r7
 8015174:	f7eb fc98 	bl	8000aa8 <__aeabi_d2iz>
 8015178:	ab0e      	add	r3, sp, #56	; 0x38
 801517a:	4625      	mov	r5, r4
 801517c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015180:	e717      	b.n	8014fb2 <__kernel_rem_pio2+0x2a2>
 8015182:	ab0e      	add	r3, sp, #56	; 0x38
 8015184:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8015188:	f7eb f974 	bl	8000474 <__aeabi_i2d>
 801518c:	4632      	mov	r2, r6
 801518e:	463b      	mov	r3, r7
 8015190:	f7eb f9da 	bl	8000548 <__aeabi_dmul>
 8015194:	4b84      	ldr	r3, [pc, #528]	; (80153a8 <__kernel_rem_pio2+0x698>)
 8015196:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801519a:	2200      	movs	r2, #0
 801519c:	4630      	mov	r0, r6
 801519e:	4639      	mov	r1, r7
 80151a0:	f7eb f9d2 	bl	8000548 <__aeabi_dmul>
 80151a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80151a8:	4606      	mov	r6, r0
 80151aa:	460f      	mov	r7, r1
 80151ac:	e70f      	b.n	8014fce <__kernel_rem_pio2+0x2be>
 80151ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80151b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80151b6:	f7eb f9c7 	bl	8000548 <__aeabi_dmul>
 80151ba:	4602      	mov	r2, r0
 80151bc:	460b      	mov	r3, r1
 80151be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80151c2:	f7eb f80b 	bl	80001dc <__adddf3>
 80151c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80151ca:	f108 0801 	add.w	r8, r8, #1
 80151ce:	9b02      	ldr	r3, [sp, #8]
 80151d0:	4598      	cmp	r8, r3
 80151d2:	dc01      	bgt.n	80151d8 <__kernel_rem_pio2+0x4c8>
 80151d4:	45b8      	cmp	r8, r7
 80151d6:	ddea      	ble.n	80151ae <__kernel_rem_pio2+0x49e>
 80151d8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80151dc:	ab4a      	add	r3, sp, #296	; 0x128
 80151de:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80151e2:	ed87 7b00 	vstr	d7, [r7]
 80151e6:	3e01      	subs	r6, #1
 80151e8:	e6f8      	b.n	8014fdc <__kernel_rem_pio2+0x2cc>
 80151ea:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80151ec:	2b02      	cmp	r3, #2
 80151ee:	dc0b      	bgt.n	8015208 <__kernel_rem_pio2+0x4f8>
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	dc35      	bgt.n	8015260 <__kernel_rem_pio2+0x550>
 80151f4:	d059      	beq.n	80152aa <__kernel_rem_pio2+0x59a>
 80151f6:	9b04      	ldr	r3, [sp, #16]
 80151f8:	f003 0007 	and.w	r0, r3, #7
 80151fc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8015200:	ecbd 8b02 	vpop	{d8}
 8015204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015208:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801520a:	2b03      	cmp	r3, #3
 801520c:	d1f3      	bne.n	80151f6 <__kernel_rem_pio2+0x4e6>
 801520e:	ab4a      	add	r3, sp, #296	; 0x128
 8015210:	4423      	add	r3, r4
 8015212:	9306      	str	r3, [sp, #24]
 8015214:	461c      	mov	r4, r3
 8015216:	469a      	mov	sl, r3
 8015218:	9502      	str	r5, [sp, #8]
 801521a:	9b02      	ldr	r3, [sp, #8]
 801521c:	2b00      	cmp	r3, #0
 801521e:	f1aa 0a08 	sub.w	sl, sl, #8
 8015222:	dc6b      	bgt.n	80152fc <__kernel_rem_pio2+0x5ec>
 8015224:	46aa      	mov	sl, r5
 8015226:	f1ba 0f01 	cmp.w	sl, #1
 801522a:	f1a4 0408 	sub.w	r4, r4, #8
 801522e:	f300 8085 	bgt.w	801533c <__kernel_rem_pio2+0x62c>
 8015232:	9c06      	ldr	r4, [sp, #24]
 8015234:	2000      	movs	r0, #0
 8015236:	3408      	adds	r4, #8
 8015238:	2100      	movs	r1, #0
 801523a:	2d01      	cmp	r5, #1
 801523c:	f300 809d 	bgt.w	801537a <__kernel_rem_pio2+0x66a>
 8015240:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8015244:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8015248:	f1bb 0f00 	cmp.w	fp, #0
 801524c:	f040 809b 	bne.w	8015386 <__kernel_rem_pio2+0x676>
 8015250:	9b01      	ldr	r3, [sp, #4]
 8015252:	e9c3 5600 	strd	r5, r6, [r3]
 8015256:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801525a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801525e:	e7ca      	b.n	80151f6 <__kernel_rem_pio2+0x4e6>
 8015260:	3408      	adds	r4, #8
 8015262:	ab4a      	add	r3, sp, #296	; 0x128
 8015264:	441c      	add	r4, r3
 8015266:	462e      	mov	r6, r5
 8015268:	2000      	movs	r0, #0
 801526a:	2100      	movs	r1, #0
 801526c:	2e00      	cmp	r6, #0
 801526e:	da36      	bge.n	80152de <__kernel_rem_pio2+0x5ce>
 8015270:	f1bb 0f00 	cmp.w	fp, #0
 8015274:	d039      	beq.n	80152ea <__kernel_rem_pio2+0x5da>
 8015276:	4602      	mov	r2, r0
 8015278:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801527c:	9c01      	ldr	r4, [sp, #4]
 801527e:	e9c4 2300 	strd	r2, r3, [r4]
 8015282:	4602      	mov	r2, r0
 8015284:	460b      	mov	r3, r1
 8015286:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801528a:	f7ea ffa5 	bl	80001d8 <__aeabi_dsub>
 801528e:	ae4c      	add	r6, sp, #304	; 0x130
 8015290:	2401      	movs	r4, #1
 8015292:	42a5      	cmp	r5, r4
 8015294:	da2c      	bge.n	80152f0 <__kernel_rem_pio2+0x5e0>
 8015296:	f1bb 0f00 	cmp.w	fp, #0
 801529a:	d002      	beq.n	80152a2 <__kernel_rem_pio2+0x592>
 801529c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80152a0:	4619      	mov	r1, r3
 80152a2:	9b01      	ldr	r3, [sp, #4]
 80152a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80152a8:	e7a5      	b.n	80151f6 <__kernel_rem_pio2+0x4e6>
 80152aa:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80152ae:	eb0d 0403 	add.w	r4, sp, r3
 80152b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80152b6:	2000      	movs	r0, #0
 80152b8:	2100      	movs	r1, #0
 80152ba:	2d00      	cmp	r5, #0
 80152bc:	da09      	bge.n	80152d2 <__kernel_rem_pio2+0x5c2>
 80152be:	f1bb 0f00 	cmp.w	fp, #0
 80152c2:	d002      	beq.n	80152ca <__kernel_rem_pio2+0x5ba>
 80152c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80152c8:	4619      	mov	r1, r3
 80152ca:	9b01      	ldr	r3, [sp, #4]
 80152cc:	e9c3 0100 	strd	r0, r1, [r3]
 80152d0:	e791      	b.n	80151f6 <__kernel_rem_pio2+0x4e6>
 80152d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80152d6:	f7ea ff81 	bl	80001dc <__adddf3>
 80152da:	3d01      	subs	r5, #1
 80152dc:	e7ed      	b.n	80152ba <__kernel_rem_pio2+0x5aa>
 80152de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80152e2:	f7ea ff7b 	bl	80001dc <__adddf3>
 80152e6:	3e01      	subs	r6, #1
 80152e8:	e7c0      	b.n	801526c <__kernel_rem_pio2+0x55c>
 80152ea:	4602      	mov	r2, r0
 80152ec:	460b      	mov	r3, r1
 80152ee:	e7c5      	b.n	801527c <__kernel_rem_pio2+0x56c>
 80152f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80152f4:	f7ea ff72 	bl	80001dc <__adddf3>
 80152f8:	3401      	adds	r4, #1
 80152fa:	e7ca      	b.n	8015292 <__kernel_rem_pio2+0x582>
 80152fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8015300:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8015304:	9b02      	ldr	r3, [sp, #8]
 8015306:	3b01      	subs	r3, #1
 8015308:	9302      	str	r3, [sp, #8]
 801530a:	4632      	mov	r2, r6
 801530c:	463b      	mov	r3, r7
 801530e:	4640      	mov	r0, r8
 8015310:	4649      	mov	r1, r9
 8015312:	f7ea ff63 	bl	80001dc <__adddf3>
 8015316:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801531a:	4602      	mov	r2, r0
 801531c:	460b      	mov	r3, r1
 801531e:	4640      	mov	r0, r8
 8015320:	4649      	mov	r1, r9
 8015322:	f7ea ff59 	bl	80001d8 <__aeabi_dsub>
 8015326:	4632      	mov	r2, r6
 8015328:	463b      	mov	r3, r7
 801532a:	f7ea ff57 	bl	80001dc <__adddf3>
 801532e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8015332:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015336:	ed8a 7b00 	vstr	d7, [sl]
 801533a:	e76e      	b.n	801521a <__kernel_rem_pio2+0x50a>
 801533c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8015340:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8015344:	4640      	mov	r0, r8
 8015346:	4632      	mov	r2, r6
 8015348:	463b      	mov	r3, r7
 801534a:	4649      	mov	r1, r9
 801534c:	f7ea ff46 	bl	80001dc <__adddf3>
 8015350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015354:	4602      	mov	r2, r0
 8015356:	460b      	mov	r3, r1
 8015358:	4640      	mov	r0, r8
 801535a:	4649      	mov	r1, r9
 801535c:	f7ea ff3c 	bl	80001d8 <__aeabi_dsub>
 8015360:	4632      	mov	r2, r6
 8015362:	463b      	mov	r3, r7
 8015364:	f7ea ff3a 	bl	80001dc <__adddf3>
 8015368:	ed9d 7b02 	vldr	d7, [sp, #8]
 801536c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8015370:	ed84 7b00 	vstr	d7, [r4]
 8015374:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015378:	e755      	b.n	8015226 <__kernel_rem_pio2+0x516>
 801537a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801537e:	f7ea ff2d 	bl	80001dc <__adddf3>
 8015382:	3d01      	subs	r5, #1
 8015384:	e759      	b.n	801523a <__kernel_rem_pio2+0x52a>
 8015386:	9b01      	ldr	r3, [sp, #4]
 8015388:	9a01      	ldr	r2, [sp, #4]
 801538a:	601d      	str	r5, [r3, #0]
 801538c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8015390:	605c      	str	r4, [r3, #4]
 8015392:	609f      	str	r7, [r3, #8]
 8015394:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8015398:	60d3      	str	r3, [r2, #12]
 801539a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801539e:	6110      	str	r0, [r2, #16]
 80153a0:	6153      	str	r3, [r2, #20]
 80153a2:	e728      	b.n	80151f6 <__kernel_rem_pio2+0x4e6>
 80153a4:	41700000 	.word	0x41700000
 80153a8:	3e700000 	.word	0x3e700000
 80153ac:	00000000 	.word	0x00000000

080153b0 <__kernel_sin>:
 80153b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153b4:	ed2d 8b04 	vpush	{d8-d9}
 80153b8:	eeb0 8a41 	vmov.f32	s16, s2
 80153bc:	eef0 8a61 	vmov.f32	s17, s3
 80153c0:	ec55 4b10 	vmov	r4, r5, d0
 80153c4:	b083      	sub	sp, #12
 80153c6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80153ca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80153ce:	9001      	str	r0, [sp, #4]
 80153d0:	da06      	bge.n	80153e0 <__kernel_sin+0x30>
 80153d2:	ee10 0a10 	vmov	r0, s0
 80153d6:	4629      	mov	r1, r5
 80153d8:	f7eb fb66 	bl	8000aa8 <__aeabi_d2iz>
 80153dc:	2800      	cmp	r0, #0
 80153de:	d051      	beq.n	8015484 <__kernel_sin+0xd4>
 80153e0:	4622      	mov	r2, r4
 80153e2:	462b      	mov	r3, r5
 80153e4:	4620      	mov	r0, r4
 80153e6:	4629      	mov	r1, r5
 80153e8:	f7eb f8ae 	bl	8000548 <__aeabi_dmul>
 80153ec:	4682      	mov	sl, r0
 80153ee:	468b      	mov	fp, r1
 80153f0:	4602      	mov	r2, r0
 80153f2:	460b      	mov	r3, r1
 80153f4:	4620      	mov	r0, r4
 80153f6:	4629      	mov	r1, r5
 80153f8:	f7eb f8a6 	bl	8000548 <__aeabi_dmul>
 80153fc:	a341      	add	r3, pc, #260	; (adr r3, 8015504 <__kernel_sin+0x154>)
 80153fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015402:	4680      	mov	r8, r0
 8015404:	4689      	mov	r9, r1
 8015406:	4650      	mov	r0, sl
 8015408:	4659      	mov	r1, fp
 801540a:	f7eb f89d 	bl	8000548 <__aeabi_dmul>
 801540e:	a33f      	add	r3, pc, #252	; (adr r3, 801550c <__kernel_sin+0x15c>)
 8015410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015414:	f7ea fee0 	bl	80001d8 <__aeabi_dsub>
 8015418:	4652      	mov	r2, sl
 801541a:	465b      	mov	r3, fp
 801541c:	f7eb f894 	bl	8000548 <__aeabi_dmul>
 8015420:	a33c      	add	r3, pc, #240	; (adr r3, 8015514 <__kernel_sin+0x164>)
 8015422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015426:	f7ea fed9 	bl	80001dc <__adddf3>
 801542a:	4652      	mov	r2, sl
 801542c:	465b      	mov	r3, fp
 801542e:	f7eb f88b 	bl	8000548 <__aeabi_dmul>
 8015432:	a33a      	add	r3, pc, #232	; (adr r3, 801551c <__kernel_sin+0x16c>)
 8015434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015438:	f7ea fece 	bl	80001d8 <__aeabi_dsub>
 801543c:	4652      	mov	r2, sl
 801543e:	465b      	mov	r3, fp
 8015440:	f7eb f882 	bl	8000548 <__aeabi_dmul>
 8015444:	a337      	add	r3, pc, #220	; (adr r3, 8015524 <__kernel_sin+0x174>)
 8015446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801544a:	f7ea fec7 	bl	80001dc <__adddf3>
 801544e:	9b01      	ldr	r3, [sp, #4]
 8015450:	4606      	mov	r6, r0
 8015452:	460f      	mov	r7, r1
 8015454:	b9eb      	cbnz	r3, 8015492 <__kernel_sin+0xe2>
 8015456:	4602      	mov	r2, r0
 8015458:	460b      	mov	r3, r1
 801545a:	4650      	mov	r0, sl
 801545c:	4659      	mov	r1, fp
 801545e:	f7eb f873 	bl	8000548 <__aeabi_dmul>
 8015462:	a325      	add	r3, pc, #148	; (adr r3, 80154f8 <__kernel_sin+0x148>)
 8015464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015468:	f7ea feb6 	bl	80001d8 <__aeabi_dsub>
 801546c:	4642      	mov	r2, r8
 801546e:	464b      	mov	r3, r9
 8015470:	f7eb f86a 	bl	8000548 <__aeabi_dmul>
 8015474:	4602      	mov	r2, r0
 8015476:	460b      	mov	r3, r1
 8015478:	4620      	mov	r0, r4
 801547a:	4629      	mov	r1, r5
 801547c:	f7ea feae 	bl	80001dc <__adddf3>
 8015480:	4604      	mov	r4, r0
 8015482:	460d      	mov	r5, r1
 8015484:	ec45 4b10 	vmov	d0, r4, r5
 8015488:	b003      	add	sp, #12
 801548a:	ecbd 8b04 	vpop	{d8-d9}
 801548e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015492:	4b1b      	ldr	r3, [pc, #108]	; (8015500 <__kernel_sin+0x150>)
 8015494:	ec51 0b18 	vmov	r0, r1, d8
 8015498:	2200      	movs	r2, #0
 801549a:	f7eb f855 	bl	8000548 <__aeabi_dmul>
 801549e:	4632      	mov	r2, r6
 80154a0:	ec41 0b19 	vmov	d9, r0, r1
 80154a4:	463b      	mov	r3, r7
 80154a6:	4640      	mov	r0, r8
 80154a8:	4649      	mov	r1, r9
 80154aa:	f7eb f84d 	bl	8000548 <__aeabi_dmul>
 80154ae:	4602      	mov	r2, r0
 80154b0:	460b      	mov	r3, r1
 80154b2:	ec51 0b19 	vmov	r0, r1, d9
 80154b6:	f7ea fe8f 	bl	80001d8 <__aeabi_dsub>
 80154ba:	4652      	mov	r2, sl
 80154bc:	465b      	mov	r3, fp
 80154be:	f7eb f843 	bl	8000548 <__aeabi_dmul>
 80154c2:	ec53 2b18 	vmov	r2, r3, d8
 80154c6:	f7ea fe87 	bl	80001d8 <__aeabi_dsub>
 80154ca:	a30b      	add	r3, pc, #44	; (adr r3, 80154f8 <__kernel_sin+0x148>)
 80154cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154d0:	4606      	mov	r6, r0
 80154d2:	460f      	mov	r7, r1
 80154d4:	4640      	mov	r0, r8
 80154d6:	4649      	mov	r1, r9
 80154d8:	f7eb f836 	bl	8000548 <__aeabi_dmul>
 80154dc:	4602      	mov	r2, r0
 80154de:	460b      	mov	r3, r1
 80154e0:	4630      	mov	r0, r6
 80154e2:	4639      	mov	r1, r7
 80154e4:	f7ea fe7a 	bl	80001dc <__adddf3>
 80154e8:	4602      	mov	r2, r0
 80154ea:	460b      	mov	r3, r1
 80154ec:	4620      	mov	r0, r4
 80154ee:	4629      	mov	r1, r5
 80154f0:	f7ea fe72 	bl	80001d8 <__aeabi_dsub>
 80154f4:	e7c4      	b.n	8015480 <__kernel_sin+0xd0>
 80154f6:	bf00      	nop
 80154f8:	55555549 	.word	0x55555549
 80154fc:	3fc55555 	.word	0x3fc55555
 8015500:	3fe00000 	.word	0x3fe00000
 8015504:	5acfd57c 	.word	0x5acfd57c
 8015508:	3de5d93a 	.word	0x3de5d93a
 801550c:	8a2b9ceb 	.word	0x8a2b9ceb
 8015510:	3e5ae5e6 	.word	0x3e5ae5e6
 8015514:	57b1fe7d 	.word	0x57b1fe7d
 8015518:	3ec71de3 	.word	0x3ec71de3
 801551c:	19c161d5 	.word	0x19c161d5
 8015520:	3f2a01a0 	.word	0x3f2a01a0
 8015524:	1110f8a6 	.word	0x1110f8a6
 8015528:	3f811111 	.word	0x3f811111

0801552c <with_errno>:
 801552c:	b570      	push	{r4, r5, r6, lr}
 801552e:	4604      	mov	r4, r0
 8015530:	460d      	mov	r5, r1
 8015532:	4616      	mov	r6, r2
 8015534:	f7fe f96c 	bl	8013810 <__errno>
 8015538:	4629      	mov	r1, r5
 801553a:	6006      	str	r6, [r0, #0]
 801553c:	4620      	mov	r0, r4
 801553e:	bd70      	pop	{r4, r5, r6, pc}

08015540 <xflow>:
 8015540:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015542:	4614      	mov	r4, r2
 8015544:	461d      	mov	r5, r3
 8015546:	b108      	cbz	r0, 801554c <xflow+0xc>
 8015548:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801554c:	e9cd 2300 	strd	r2, r3, [sp]
 8015550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015554:	4620      	mov	r0, r4
 8015556:	4629      	mov	r1, r5
 8015558:	f7ea fff6 	bl	8000548 <__aeabi_dmul>
 801555c:	2222      	movs	r2, #34	; 0x22
 801555e:	b003      	add	sp, #12
 8015560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015564:	f7ff bfe2 	b.w	801552c <with_errno>

08015568 <__math_uflow>:
 8015568:	b508      	push	{r3, lr}
 801556a:	2200      	movs	r2, #0
 801556c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8015570:	f7ff ffe6 	bl	8015540 <xflow>
 8015574:	ec41 0b10 	vmov	d0, r0, r1
 8015578:	bd08      	pop	{r3, pc}

0801557a <__math_oflow>:
 801557a:	b508      	push	{r3, lr}
 801557c:	2200      	movs	r2, #0
 801557e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8015582:	f7ff ffdd 	bl	8015540 <xflow>
 8015586:	ec41 0b10 	vmov	d0, r0, r1
 801558a:	bd08      	pop	{r3, pc}
 801558c:	0000      	movs	r0, r0
	...

08015590 <atan>:
 8015590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015594:	ec55 4b10 	vmov	r4, r5, d0
 8015598:	4bc3      	ldr	r3, [pc, #780]	; (80158a8 <atan+0x318>)
 801559a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801559e:	429e      	cmp	r6, r3
 80155a0:	46ab      	mov	fp, r5
 80155a2:	dd18      	ble.n	80155d6 <atan+0x46>
 80155a4:	4bc1      	ldr	r3, [pc, #772]	; (80158ac <atan+0x31c>)
 80155a6:	429e      	cmp	r6, r3
 80155a8:	dc01      	bgt.n	80155ae <atan+0x1e>
 80155aa:	d109      	bne.n	80155c0 <atan+0x30>
 80155ac:	b144      	cbz	r4, 80155c0 <atan+0x30>
 80155ae:	4622      	mov	r2, r4
 80155b0:	462b      	mov	r3, r5
 80155b2:	4620      	mov	r0, r4
 80155b4:	4629      	mov	r1, r5
 80155b6:	f7ea fe11 	bl	80001dc <__adddf3>
 80155ba:	4604      	mov	r4, r0
 80155bc:	460d      	mov	r5, r1
 80155be:	e006      	b.n	80155ce <atan+0x3e>
 80155c0:	f1bb 0f00 	cmp.w	fp, #0
 80155c4:	f300 8131 	bgt.w	801582a <atan+0x29a>
 80155c8:	a59b      	add	r5, pc, #620	; (adr r5, 8015838 <atan+0x2a8>)
 80155ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80155ce:	ec45 4b10 	vmov	d0, r4, r5
 80155d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155d6:	4bb6      	ldr	r3, [pc, #728]	; (80158b0 <atan+0x320>)
 80155d8:	429e      	cmp	r6, r3
 80155da:	dc14      	bgt.n	8015606 <atan+0x76>
 80155dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80155e0:	429e      	cmp	r6, r3
 80155e2:	dc0d      	bgt.n	8015600 <atan+0x70>
 80155e4:	a396      	add	r3, pc, #600	; (adr r3, 8015840 <atan+0x2b0>)
 80155e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ea:	ee10 0a10 	vmov	r0, s0
 80155ee:	4629      	mov	r1, r5
 80155f0:	f7ea fdf4 	bl	80001dc <__adddf3>
 80155f4:	4baf      	ldr	r3, [pc, #700]	; (80158b4 <atan+0x324>)
 80155f6:	2200      	movs	r2, #0
 80155f8:	f7eb fa36 	bl	8000a68 <__aeabi_dcmpgt>
 80155fc:	2800      	cmp	r0, #0
 80155fe:	d1e6      	bne.n	80155ce <atan+0x3e>
 8015600:	f04f 3aff 	mov.w	sl, #4294967295
 8015604:	e02b      	b.n	801565e <atan+0xce>
 8015606:	f000 f963 	bl	80158d0 <fabs>
 801560a:	4bab      	ldr	r3, [pc, #684]	; (80158b8 <atan+0x328>)
 801560c:	429e      	cmp	r6, r3
 801560e:	ec55 4b10 	vmov	r4, r5, d0
 8015612:	f300 80bf 	bgt.w	8015794 <atan+0x204>
 8015616:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801561a:	429e      	cmp	r6, r3
 801561c:	f300 80a0 	bgt.w	8015760 <atan+0x1d0>
 8015620:	ee10 2a10 	vmov	r2, s0
 8015624:	ee10 0a10 	vmov	r0, s0
 8015628:	462b      	mov	r3, r5
 801562a:	4629      	mov	r1, r5
 801562c:	f7ea fdd6 	bl	80001dc <__adddf3>
 8015630:	4ba0      	ldr	r3, [pc, #640]	; (80158b4 <atan+0x324>)
 8015632:	2200      	movs	r2, #0
 8015634:	f7ea fdd0 	bl	80001d8 <__aeabi_dsub>
 8015638:	2200      	movs	r2, #0
 801563a:	4606      	mov	r6, r0
 801563c:	460f      	mov	r7, r1
 801563e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015642:	4620      	mov	r0, r4
 8015644:	4629      	mov	r1, r5
 8015646:	f7ea fdc9 	bl	80001dc <__adddf3>
 801564a:	4602      	mov	r2, r0
 801564c:	460b      	mov	r3, r1
 801564e:	4630      	mov	r0, r6
 8015650:	4639      	mov	r1, r7
 8015652:	f7eb f8a3 	bl	800079c <__aeabi_ddiv>
 8015656:	f04f 0a00 	mov.w	sl, #0
 801565a:	4604      	mov	r4, r0
 801565c:	460d      	mov	r5, r1
 801565e:	4622      	mov	r2, r4
 8015660:	462b      	mov	r3, r5
 8015662:	4620      	mov	r0, r4
 8015664:	4629      	mov	r1, r5
 8015666:	f7ea ff6f 	bl	8000548 <__aeabi_dmul>
 801566a:	4602      	mov	r2, r0
 801566c:	460b      	mov	r3, r1
 801566e:	4680      	mov	r8, r0
 8015670:	4689      	mov	r9, r1
 8015672:	f7ea ff69 	bl	8000548 <__aeabi_dmul>
 8015676:	a374      	add	r3, pc, #464	; (adr r3, 8015848 <atan+0x2b8>)
 8015678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801567c:	4606      	mov	r6, r0
 801567e:	460f      	mov	r7, r1
 8015680:	f7ea ff62 	bl	8000548 <__aeabi_dmul>
 8015684:	a372      	add	r3, pc, #456	; (adr r3, 8015850 <atan+0x2c0>)
 8015686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801568a:	f7ea fda7 	bl	80001dc <__adddf3>
 801568e:	4632      	mov	r2, r6
 8015690:	463b      	mov	r3, r7
 8015692:	f7ea ff59 	bl	8000548 <__aeabi_dmul>
 8015696:	a370      	add	r3, pc, #448	; (adr r3, 8015858 <atan+0x2c8>)
 8015698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801569c:	f7ea fd9e 	bl	80001dc <__adddf3>
 80156a0:	4632      	mov	r2, r6
 80156a2:	463b      	mov	r3, r7
 80156a4:	f7ea ff50 	bl	8000548 <__aeabi_dmul>
 80156a8:	a36d      	add	r3, pc, #436	; (adr r3, 8015860 <atan+0x2d0>)
 80156aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156ae:	f7ea fd95 	bl	80001dc <__adddf3>
 80156b2:	4632      	mov	r2, r6
 80156b4:	463b      	mov	r3, r7
 80156b6:	f7ea ff47 	bl	8000548 <__aeabi_dmul>
 80156ba:	a36b      	add	r3, pc, #428	; (adr r3, 8015868 <atan+0x2d8>)
 80156bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156c0:	f7ea fd8c 	bl	80001dc <__adddf3>
 80156c4:	4632      	mov	r2, r6
 80156c6:	463b      	mov	r3, r7
 80156c8:	f7ea ff3e 	bl	8000548 <__aeabi_dmul>
 80156cc:	a368      	add	r3, pc, #416	; (adr r3, 8015870 <atan+0x2e0>)
 80156ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156d2:	f7ea fd83 	bl	80001dc <__adddf3>
 80156d6:	4642      	mov	r2, r8
 80156d8:	464b      	mov	r3, r9
 80156da:	f7ea ff35 	bl	8000548 <__aeabi_dmul>
 80156de:	a366      	add	r3, pc, #408	; (adr r3, 8015878 <atan+0x2e8>)
 80156e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156e4:	4680      	mov	r8, r0
 80156e6:	4689      	mov	r9, r1
 80156e8:	4630      	mov	r0, r6
 80156ea:	4639      	mov	r1, r7
 80156ec:	f7ea ff2c 	bl	8000548 <__aeabi_dmul>
 80156f0:	a363      	add	r3, pc, #396	; (adr r3, 8015880 <atan+0x2f0>)
 80156f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156f6:	f7ea fd6f 	bl	80001d8 <__aeabi_dsub>
 80156fa:	4632      	mov	r2, r6
 80156fc:	463b      	mov	r3, r7
 80156fe:	f7ea ff23 	bl	8000548 <__aeabi_dmul>
 8015702:	a361      	add	r3, pc, #388	; (adr r3, 8015888 <atan+0x2f8>)
 8015704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015708:	f7ea fd66 	bl	80001d8 <__aeabi_dsub>
 801570c:	4632      	mov	r2, r6
 801570e:	463b      	mov	r3, r7
 8015710:	f7ea ff1a 	bl	8000548 <__aeabi_dmul>
 8015714:	a35e      	add	r3, pc, #376	; (adr r3, 8015890 <atan+0x300>)
 8015716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801571a:	f7ea fd5d 	bl	80001d8 <__aeabi_dsub>
 801571e:	4632      	mov	r2, r6
 8015720:	463b      	mov	r3, r7
 8015722:	f7ea ff11 	bl	8000548 <__aeabi_dmul>
 8015726:	a35c      	add	r3, pc, #368	; (adr r3, 8015898 <atan+0x308>)
 8015728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801572c:	f7ea fd54 	bl	80001d8 <__aeabi_dsub>
 8015730:	4632      	mov	r2, r6
 8015732:	463b      	mov	r3, r7
 8015734:	f7ea ff08 	bl	8000548 <__aeabi_dmul>
 8015738:	4602      	mov	r2, r0
 801573a:	460b      	mov	r3, r1
 801573c:	4640      	mov	r0, r8
 801573e:	4649      	mov	r1, r9
 8015740:	f7ea fd4c 	bl	80001dc <__adddf3>
 8015744:	4622      	mov	r2, r4
 8015746:	462b      	mov	r3, r5
 8015748:	f7ea fefe 	bl	8000548 <__aeabi_dmul>
 801574c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8015750:	4602      	mov	r2, r0
 8015752:	460b      	mov	r3, r1
 8015754:	d14b      	bne.n	80157ee <atan+0x25e>
 8015756:	4620      	mov	r0, r4
 8015758:	4629      	mov	r1, r5
 801575a:	f7ea fd3d 	bl	80001d8 <__aeabi_dsub>
 801575e:	e72c      	b.n	80155ba <atan+0x2a>
 8015760:	ee10 0a10 	vmov	r0, s0
 8015764:	4b53      	ldr	r3, [pc, #332]	; (80158b4 <atan+0x324>)
 8015766:	2200      	movs	r2, #0
 8015768:	4629      	mov	r1, r5
 801576a:	f7ea fd35 	bl	80001d8 <__aeabi_dsub>
 801576e:	4b51      	ldr	r3, [pc, #324]	; (80158b4 <atan+0x324>)
 8015770:	4606      	mov	r6, r0
 8015772:	460f      	mov	r7, r1
 8015774:	2200      	movs	r2, #0
 8015776:	4620      	mov	r0, r4
 8015778:	4629      	mov	r1, r5
 801577a:	f7ea fd2f 	bl	80001dc <__adddf3>
 801577e:	4602      	mov	r2, r0
 8015780:	460b      	mov	r3, r1
 8015782:	4630      	mov	r0, r6
 8015784:	4639      	mov	r1, r7
 8015786:	f7eb f809 	bl	800079c <__aeabi_ddiv>
 801578a:	f04f 0a01 	mov.w	sl, #1
 801578e:	4604      	mov	r4, r0
 8015790:	460d      	mov	r5, r1
 8015792:	e764      	b.n	801565e <atan+0xce>
 8015794:	4b49      	ldr	r3, [pc, #292]	; (80158bc <atan+0x32c>)
 8015796:	429e      	cmp	r6, r3
 8015798:	da1d      	bge.n	80157d6 <atan+0x246>
 801579a:	ee10 0a10 	vmov	r0, s0
 801579e:	4b48      	ldr	r3, [pc, #288]	; (80158c0 <atan+0x330>)
 80157a0:	2200      	movs	r2, #0
 80157a2:	4629      	mov	r1, r5
 80157a4:	f7ea fd18 	bl	80001d8 <__aeabi_dsub>
 80157a8:	4b45      	ldr	r3, [pc, #276]	; (80158c0 <atan+0x330>)
 80157aa:	4606      	mov	r6, r0
 80157ac:	460f      	mov	r7, r1
 80157ae:	2200      	movs	r2, #0
 80157b0:	4620      	mov	r0, r4
 80157b2:	4629      	mov	r1, r5
 80157b4:	f7ea fec8 	bl	8000548 <__aeabi_dmul>
 80157b8:	4b3e      	ldr	r3, [pc, #248]	; (80158b4 <atan+0x324>)
 80157ba:	2200      	movs	r2, #0
 80157bc:	f7ea fd0e 	bl	80001dc <__adddf3>
 80157c0:	4602      	mov	r2, r0
 80157c2:	460b      	mov	r3, r1
 80157c4:	4630      	mov	r0, r6
 80157c6:	4639      	mov	r1, r7
 80157c8:	f7ea ffe8 	bl	800079c <__aeabi_ddiv>
 80157cc:	f04f 0a02 	mov.w	sl, #2
 80157d0:	4604      	mov	r4, r0
 80157d2:	460d      	mov	r5, r1
 80157d4:	e743      	b.n	801565e <atan+0xce>
 80157d6:	462b      	mov	r3, r5
 80157d8:	ee10 2a10 	vmov	r2, s0
 80157dc:	4939      	ldr	r1, [pc, #228]	; (80158c4 <atan+0x334>)
 80157de:	2000      	movs	r0, #0
 80157e0:	f7ea ffdc 	bl	800079c <__aeabi_ddiv>
 80157e4:	f04f 0a03 	mov.w	sl, #3
 80157e8:	4604      	mov	r4, r0
 80157ea:	460d      	mov	r5, r1
 80157ec:	e737      	b.n	801565e <atan+0xce>
 80157ee:	4b36      	ldr	r3, [pc, #216]	; (80158c8 <atan+0x338>)
 80157f0:	4e36      	ldr	r6, [pc, #216]	; (80158cc <atan+0x33c>)
 80157f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80157f6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80157fa:	e9da 2300 	ldrd	r2, r3, [sl]
 80157fe:	f7ea fceb 	bl	80001d8 <__aeabi_dsub>
 8015802:	4622      	mov	r2, r4
 8015804:	462b      	mov	r3, r5
 8015806:	f7ea fce7 	bl	80001d8 <__aeabi_dsub>
 801580a:	4602      	mov	r2, r0
 801580c:	460b      	mov	r3, r1
 801580e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8015812:	f7ea fce1 	bl	80001d8 <__aeabi_dsub>
 8015816:	f1bb 0f00 	cmp.w	fp, #0
 801581a:	4604      	mov	r4, r0
 801581c:	460d      	mov	r5, r1
 801581e:	f6bf aed6 	bge.w	80155ce <atan+0x3e>
 8015822:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015826:	461d      	mov	r5, r3
 8015828:	e6d1      	b.n	80155ce <atan+0x3e>
 801582a:	a51d      	add	r5, pc, #116	; (adr r5, 80158a0 <atan+0x310>)
 801582c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015830:	e6cd      	b.n	80155ce <atan+0x3e>
 8015832:	bf00      	nop
 8015834:	f3af 8000 	nop.w
 8015838:	54442d18 	.word	0x54442d18
 801583c:	bff921fb 	.word	0xbff921fb
 8015840:	8800759c 	.word	0x8800759c
 8015844:	7e37e43c 	.word	0x7e37e43c
 8015848:	e322da11 	.word	0xe322da11
 801584c:	3f90ad3a 	.word	0x3f90ad3a
 8015850:	24760deb 	.word	0x24760deb
 8015854:	3fa97b4b 	.word	0x3fa97b4b
 8015858:	a0d03d51 	.word	0xa0d03d51
 801585c:	3fb10d66 	.word	0x3fb10d66
 8015860:	c54c206e 	.word	0xc54c206e
 8015864:	3fb745cd 	.word	0x3fb745cd
 8015868:	920083ff 	.word	0x920083ff
 801586c:	3fc24924 	.word	0x3fc24924
 8015870:	5555550d 	.word	0x5555550d
 8015874:	3fd55555 	.word	0x3fd55555
 8015878:	2c6a6c2f 	.word	0x2c6a6c2f
 801587c:	bfa2b444 	.word	0xbfa2b444
 8015880:	52defd9a 	.word	0x52defd9a
 8015884:	3fadde2d 	.word	0x3fadde2d
 8015888:	af749a6d 	.word	0xaf749a6d
 801588c:	3fb3b0f2 	.word	0x3fb3b0f2
 8015890:	fe231671 	.word	0xfe231671
 8015894:	3fbc71c6 	.word	0x3fbc71c6
 8015898:	9998ebc4 	.word	0x9998ebc4
 801589c:	3fc99999 	.word	0x3fc99999
 80158a0:	54442d18 	.word	0x54442d18
 80158a4:	3ff921fb 	.word	0x3ff921fb
 80158a8:	440fffff 	.word	0x440fffff
 80158ac:	7ff00000 	.word	0x7ff00000
 80158b0:	3fdbffff 	.word	0x3fdbffff
 80158b4:	3ff00000 	.word	0x3ff00000
 80158b8:	3ff2ffff 	.word	0x3ff2ffff
 80158bc:	40038000 	.word	0x40038000
 80158c0:	3ff80000 	.word	0x3ff80000
 80158c4:	bff00000 	.word	0xbff00000
 80158c8:	08016360 	.word	0x08016360
 80158cc:	08016340 	.word	0x08016340

080158d0 <fabs>:
 80158d0:	ec51 0b10 	vmov	r0, r1, d0
 80158d4:	ee10 2a10 	vmov	r2, s0
 80158d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80158dc:	ec43 2b10 	vmov	d0, r2, r3
 80158e0:	4770      	bx	lr

080158e2 <finite>:
 80158e2:	b082      	sub	sp, #8
 80158e4:	ed8d 0b00 	vstr	d0, [sp]
 80158e8:	9801      	ldr	r0, [sp, #4]
 80158ea:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80158ee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80158f2:	0fc0      	lsrs	r0, r0, #31
 80158f4:	b002      	add	sp, #8
 80158f6:	4770      	bx	lr

080158f8 <floor>:
 80158f8:	ec51 0b10 	vmov	r0, r1, d0
 80158fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015900:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8015904:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8015908:	2e13      	cmp	r6, #19
 801590a:	ee10 5a10 	vmov	r5, s0
 801590e:	ee10 8a10 	vmov	r8, s0
 8015912:	460c      	mov	r4, r1
 8015914:	dc32      	bgt.n	801597c <floor+0x84>
 8015916:	2e00      	cmp	r6, #0
 8015918:	da14      	bge.n	8015944 <floor+0x4c>
 801591a:	a333      	add	r3, pc, #204	; (adr r3, 80159e8 <floor+0xf0>)
 801591c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015920:	f7ea fc5c 	bl	80001dc <__adddf3>
 8015924:	2200      	movs	r2, #0
 8015926:	2300      	movs	r3, #0
 8015928:	f7eb f89e 	bl	8000a68 <__aeabi_dcmpgt>
 801592c:	b138      	cbz	r0, 801593e <floor+0x46>
 801592e:	2c00      	cmp	r4, #0
 8015930:	da57      	bge.n	80159e2 <floor+0xea>
 8015932:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015936:	431d      	orrs	r5, r3
 8015938:	d001      	beq.n	801593e <floor+0x46>
 801593a:	4c2d      	ldr	r4, [pc, #180]	; (80159f0 <floor+0xf8>)
 801593c:	2500      	movs	r5, #0
 801593e:	4621      	mov	r1, r4
 8015940:	4628      	mov	r0, r5
 8015942:	e025      	b.n	8015990 <floor+0x98>
 8015944:	4f2b      	ldr	r7, [pc, #172]	; (80159f4 <floor+0xfc>)
 8015946:	4137      	asrs	r7, r6
 8015948:	ea01 0307 	and.w	r3, r1, r7
 801594c:	4303      	orrs	r3, r0
 801594e:	d01f      	beq.n	8015990 <floor+0x98>
 8015950:	a325      	add	r3, pc, #148	; (adr r3, 80159e8 <floor+0xf0>)
 8015952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015956:	f7ea fc41 	bl	80001dc <__adddf3>
 801595a:	2200      	movs	r2, #0
 801595c:	2300      	movs	r3, #0
 801595e:	f7eb f883 	bl	8000a68 <__aeabi_dcmpgt>
 8015962:	2800      	cmp	r0, #0
 8015964:	d0eb      	beq.n	801593e <floor+0x46>
 8015966:	2c00      	cmp	r4, #0
 8015968:	bfbe      	ittt	lt
 801596a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801596e:	fa43 f606 	asrlt.w	r6, r3, r6
 8015972:	19a4      	addlt	r4, r4, r6
 8015974:	ea24 0407 	bic.w	r4, r4, r7
 8015978:	2500      	movs	r5, #0
 801597a:	e7e0      	b.n	801593e <floor+0x46>
 801597c:	2e33      	cmp	r6, #51	; 0x33
 801597e:	dd0b      	ble.n	8015998 <floor+0xa0>
 8015980:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015984:	d104      	bne.n	8015990 <floor+0x98>
 8015986:	ee10 2a10 	vmov	r2, s0
 801598a:	460b      	mov	r3, r1
 801598c:	f7ea fc26 	bl	80001dc <__adddf3>
 8015990:	ec41 0b10 	vmov	d0, r0, r1
 8015994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015998:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801599c:	f04f 33ff 	mov.w	r3, #4294967295
 80159a0:	fa23 f707 	lsr.w	r7, r3, r7
 80159a4:	4207      	tst	r7, r0
 80159a6:	d0f3      	beq.n	8015990 <floor+0x98>
 80159a8:	a30f      	add	r3, pc, #60	; (adr r3, 80159e8 <floor+0xf0>)
 80159aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159ae:	f7ea fc15 	bl	80001dc <__adddf3>
 80159b2:	2200      	movs	r2, #0
 80159b4:	2300      	movs	r3, #0
 80159b6:	f7eb f857 	bl	8000a68 <__aeabi_dcmpgt>
 80159ba:	2800      	cmp	r0, #0
 80159bc:	d0bf      	beq.n	801593e <floor+0x46>
 80159be:	2c00      	cmp	r4, #0
 80159c0:	da02      	bge.n	80159c8 <floor+0xd0>
 80159c2:	2e14      	cmp	r6, #20
 80159c4:	d103      	bne.n	80159ce <floor+0xd6>
 80159c6:	3401      	adds	r4, #1
 80159c8:	ea25 0507 	bic.w	r5, r5, r7
 80159cc:	e7b7      	b.n	801593e <floor+0x46>
 80159ce:	2301      	movs	r3, #1
 80159d0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80159d4:	fa03 f606 	lsl.w	r6, r3, r6
 80159d8:	4435      	add	r5, r6
 80159da:	4545      	cmp	r5, r8
 80159dc:	bf38      	it	cc
 80159de:	18e4      	addcc	r4, r4, r3
 80159e0:	e7f2      	b.n	80159c8 <floor+0xd0>
 80159e2:	2500      	movs	r5, #0
 80159e4:	462c      	mov	r4, r5
 80159e6:	e7aa      	b.n	801593e <floor+0x46>
 80159e8:	8800759c 	.word	0x8800759c
 80159ec:	7e37e43c 	.word	0x7e37e43c
 80159f0:	bff00000 	.word	0xbff00000
 80159f4:	000fffff 	.word	0x000fffff

080159f8 <scalbn>:
 80159f8:	b570      	push	{r4, r5, r6, lr}
 80159fa:	ec55 4b10 	vmov	r4, r5, d0
 80159fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015a02:	4606      	mov	r6, r0
 8015a04:	462b      	mov	r3, r5
 8015a06:	b99a      	cbnz	r2, 8015a30 <scalbn+0x38>
 8015a08:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015a0c:	4323      	orrs	r3, r4
 8015a0e:	d036      	beq.n	8015a7e <scalbn+0x86>
 8015a10:	4b39      	ldr	r3, [pc, #228]	; (8015af8 <scalbn+0x100>)
 8015a12:	4629      	mov	r1, r5
 8015a14:	ee10 0a10 	vmov	r0, s0
 8015a18:	2200      	movs	r2, #0
 8015a1a:	f7ea fd95 	bl	8000548 <__aeabi_dmul>
 8015a1e:	4b37      	ldr	r3, [pc, #220]	; (8015afc <scalbn+0x104>)
 8015a20:	429e      	cmp	r6, r3
 8015a22:	4604      	mov	r4, r0
 8015a24:	460d      	mov	r5, r1
 8015a26:	da10      	bge.n	8015a4a <scalbn+0x52>
 8015a28:	a32b      	add	r3, pc, #172	; (adr r3, 8015ad8 <scalbn+0xe0>)
 8015a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a2e:	e03a      	b.n	8015aa6 <scalbn+0xae>
 8015a30:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015a34:	428a      	cmp	r2, r1
 8015a36:	d10c      	bne.n	8015a52 <scalbn+0x5a>
 8015a38:	ee10 2a10 	vmov	r2, s0
 8015a3c:	4620      	mov	r0, r4
 8015a3e:	4629      	mov	r1, r5
 8015a40:	f7ea fbcc 	bl	80001dc <__adddf3>
 8015a44:	4604      	mov	r4, r0
 8015a46:	460d      	mov	r5, r1
 8015a48:	e019      	b.n	8015a7e <scalbn+0x86>
 8015a4a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015a4e:	460b      	mov	r3, r1
 8015a50:	3a36      	subs	r2, #54	; 0x36
 8015a52:	4432      	add	r2, r6
 8015a54:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015a58:	428a      	cmp	r2, r1
 8015a5a:	dd08      	ble.n	8015a6e <scalbn+0x76>
 8015a5c:	2d00      	cmp	r5, #0
 8015a5e:	a120      	add	r1, pc, #128	; (adr r1, 8015ae0 <scalbn+0xe8>)
 8015a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015a64:	da1c      	bge.n	8015aa0 <scalbn+0xa8>
 8015a66:	a120      	add	r1, pc, #128	; (adr r1, 8015ae8 <scalbn+0xf0>)
 8015a68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015a6c:	e018      	b.n	8015aa0 <scalbn+0xa8>
 8015a6e:	2a00      	cmp	r2, #0
 8015a70:	dd08      	ble.n	8015a84 <scalbn+0x8c>
 8015a72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015a76:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015a7a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015a7e:	ec45 4b10 	vmov	d0, r4, r5
 8015a82:	bd70      	pop	{r4, r5, r6, pc}
 8015a84:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015a88:	da19      	bge.n	8015abe <scalbn+0xc6>
 8015a8a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015a8e:	429e      	cmp	r6, r3
 8015a90:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8015a94:	dd0a      	ble.n	8015aac <scalbn+0xb4>
 8015a96:	a112      	add	r1, pc, #72	; (adr r1, 8015ae0 <scalbn+0xe8>)
 8015a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d1e2      	bne.n	8015a66 <scalbn+0x6e>
 8015aa0:	a30f      	add	r3, pc, #60	; (adr r3, 8015ae0 <scalbn+0xe8>)
 8015aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aa6:	f7ea fd4f 	bl	8000548 <__aeabi_dmul>
 8015aaa:	e7cb      	b.n	8015a44 <scalbn+0x4c>
 8015aac:	a10a      	add	r1, pc, #40	; (adr r1, 8015ad8 <scalbn+0xe0>)
 8015aae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ab2:	2b00      	cmp	r3, #0
 8015ab4:	d0b8      	beq.n	8015a28 <scalbn+0x30>
 8015ab6:	a10e      	add	r1, pc, #56	; (adr r1, 8015af0 <scalbn+0xf8>)
 8015ab8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015abc:	e7b4      	b.n	8015a28 <scalbn+0x30>
 8015abe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015ac2:	3236      	adds	r2, #54	; 0x36
 8015ac4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015ac8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8015acc:	4620      	mov	r0, r4
 8015ace:	4b0c      	ldr	r3, [pc, #48]	; (8015b00 <scalbn+0x108>)
 8015ad0:	2200      	movs	r2, #0
 8015ad2:	e7e8      	b.n	8015aa6 <scalbn+0xae>
 8015ad4:	f3af 8000 	nop.w
 8015ad8:	c2f8f359 	.word	0xc2f8f359
 8015adc:	01a56e1f 	.word	0x01a56e1f
 8015ae0:	8800759c 	.word	0x8800759c
 8015ae4:	7e37e43c 	.word	0x7e37e43c
 8015ae8:	8800759c 	.word	0x8800759c
 8015aec:	fe37e43c 	.word	0xfe37e43c
 8015af0:	c2f8f359 	.word	0xc2f8f359
 8015af4:	81a56e1f 	.word	0x81a56e1f
 8015af8:	43500000 	.word	0x43500000
 8015afc:	ffff3cb0 	.word	0xffff3cb0
 8015b00:	3c900000 	.word	0x3c900000

08015b04 <atanf>:
 8015b04:	b538      	push	{r3, r4, r5, lr}
 8015b06:	ee10 5a10 	vmov	r5, s0
 8015b0a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8015b0e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8015b12:	eef0 7a40 	vmov.f32	s15, s0
 8015b16:	db10      	blt.n	8015b3a <atanf+0x36>
 8015b18:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8015b1c:	dd04      	ble.n	8015b28 <atanf+0x24>
 8015b1e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8015b22:	eeb0 0a67 	vmov.f32	s0, s15
 8015b26:	bd38      	pop	{r3, r4, r5, pc}
 8015b28:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8015c60 <atanf+0x15c>
 8015b2c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8015c64 <atanf+0x160>
 8015b30:	2d00      	cmp	r5, #0
 8015b32:	bfd8      	it	le
 8015b34:	eef0 7a40 	vmovle.f32	s15, s0
 8015b38:	e7f3      	b.n	8015b22 <atanf+0x1e>
 8015b3a:	4b4b      	ldr	r3, [pc, #300]	; (8015c68 <atanf+0x164>)
 8015b3c:	429c      	cmp	r4, r3
 8015b3e:	dc10      	bgt.n	8015b62 <atanf+0x5e>
 8015b40:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8015b44:	da0a      	bge.n	8015b5c <atanf+0x58>
 8015b46:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8015c6c <atanf+0x168>
 8015b4a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8015b4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8015b52:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b5a:	dce2      	bgt.n	8015b22 <atanf+0x1e>
 8015b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8015b60:	e013      	b.n	8015b8a <atanf+0x86>
 8015b62:	f000 f8a3 	bl	8015cac <fabsf>
 8015b66:	4b42      	ldr	r3, [pc, #264]	; (8015c70 <atanf+0x16c>)
 8015b68:	429c      	cmp	r4, r3
 8015b6a:	dc4f      	bgt.n	8015c0c <atanf+0x108>
 8015b6c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8015b70:	429c      	cmp	r4, r3
 8015b72:	dc41      	bgt.n	8015bf8 <atanf+0xf4>
 8015b74:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8015b78:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8015b7c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015b80:	2300      	movs	r3, #0
 8015b82:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015b86:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015b8a:	1c5a      	adds	r2, r3, #1
 8015b8c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015b90:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8015c74 <atanf+0x170>
 8015b94:	eddf 5a38 	vldr	s11, [pc, #224]	; 8015c78 <atanf+0x174>
 8015b98:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8015c7c <atanf+0x178>
 8015b9c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015ba0:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015ba4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8015c80 <atanf+0x17c>
 8015ba8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015bac:	eddf 5a35 	vldr	s11, [pc, #212]	; 8015c84 <atanf+0x180>
 8015bb0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015bb4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8015c88 <atanf+0x184>
 8015bb8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015bbc:	eddf 5a33 	vldr	s11, [pc, #204]	; 8015c8c <atanf+0x188>
 8015bc0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015bc4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8015c90 <atanf+0x18c>
 8015bc8:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015bcc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8015c94 <atanf+0x190>
 8015bd0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015bd4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8015c98 <atanf+0x194>
 8015bd8:	eea7 5a26 	vfma.f32	s10, s14, s13
 8015bdc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8015c9c <atanf+0x198>
 8015be0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015be4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015be8:	eea5 7a86 	vfma.f32	s14, s11, s12
 8015bec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015bf0:	d121      	bne.n	8015c36 <atanf+0x132>
 8015bf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015bf6:	e794      	b.n	8015b22 <atanf+0x1e>
 8015bf8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015bfc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015c00:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015c04:	2301      	movs	r3, #1
 8015c06:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015c0a:	e7be      	b.n	8015b8a <atanf+0x86>
 8015c0c:	4b24      	ldr	r3, [pc, #144]	; (8015ca0 <atanf+0x19c>)
 8015c0e:	429c      	cmp	r4, r3
 8015c10:	dc0b      	bgt.n	8015c2a <atanf+0x126>
 8015c12:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8015c16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015c1a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015c1e:	2302      	movs	r3, #2
 8015c20:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015c28:	e7af      	b.n	8015b8a <atanf+0x86>
 8015c2a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8015c2e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015c32:	2303      	movs	r3, #3
 8015c34:	e7a9      	b.n	8015b8a <atanf+0x86>
 8015c36:	4a1b      	ldr	r2, [pc, #108]	; (8015ca4 <atanf+0x1a0>)
 8015c38:	491b      	ldr	r1, [pc, #108]	; (8015ca8 <atanf+0x1a4>)
 8015c3a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015c3e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8015c42:	ed93 0a00 	vldr	s0, [r3]
 8015c46:	ee37 7a40 	vsub.f32	s14, s14, s0
 8015c4a:	ed92 0a00 	vldr	s0, [r2]
 8015c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015c52:	2d00      	cmp	r5, #0
 8015c54:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015c58:	bfb8      	it	lt
 8015c5a:	eef1 7a67 	vneglt.f32	s15, s15
 8015c5e:	e760      	b.n	8015b22 <atanf+0x1e>
 8015c60:	3fc90fdb 	.word	0x3fc90fdb
 8015c64:	bfc90fdb 	.word	0xbfc90fdb
 8015c68:	3edfffff 	.word	0x3edfffff
 8015c6c:	7149f2ca 	.word	0x7149f2ca
 8015c70:	3f97ffff 	.word	0x3f97ffff
 8015c74:	3c8569d7 	.word	0x3c8569d7
 8015c78:	3d4bda59 	.word	0x3d4bda59
 8015c7c:	bd6ef16b 	.word	0xbd6ef16b
 8015c80:	3d886b35 	.word	0x3d886b35
 8015c84:	3dba2e6e 	.word	0x3dba2e6e
 8015c88:	3e124925 	.word	0x3e124925
 8015c8c:	3eaaaaab 	.word	0x3eaaaaab
 8015c90:	bd15a221 	.word	0xbd15a221
 8015c94:	bd9d8795 	.word	0xbd9d8795
 8015c98:	bde38e38 	.word	0xbde38e38
 8015c9c:	be4ccccd 	.word	0xbe4ccccd
 8015ca0:	401bffff 	.word	0x401bffff
 8015ca4:	08016380 	.word	0x08016380
 8015ca8:	08016390 	.word	0x08016390

08015cac <fabsf>:
 8015cac:	ee10 3a10 	vmov	r3, s0
 8015cb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015cb4:	ee00 3a10 	vmov	s0, r3
 8015cb8:	4770      	bx	lr
	...

08015cbc <nanf>:
 8015cbc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015cc4 <nanf+0x8>
 8015cc0:	4770      	bx	lr
 8015cc2:	bf00      	nop
 8015cc4:	7fc00000 	.word	0x7fc00000

08015cc8 <_init>:
 8015cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cca:	bf00      	nop
 8015ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015cce:	bc08      	pop	{r3}
 8015cd0:	469e      	mov	lr, r3
 8015cd2:	4770      	bx	lr

08015cd4 <_fini>:
 8015cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cd6:	bf00      	nop
 8015cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015cda:	bc08      	pop	{r3}
 8015cdc:	469e      	mov	lr, r3
 8015cde:	4770      	bx	lr
