#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 18 20:46:49 2020
# Process ID: 15484
# Current directory: C:/Users/George/Edge-Detection/greyscale-v5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28396 C:\Users\George\Edge-Detection\greyscale-v5\greyscale-v5.xpr
# Log file: C:/Users/George/Edge-Detection/greyscale-v5/vivado.log
# Journal file: C:/Users/George/Edge-Detection/greyscale-v5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 899.352 ; gain = 221.441
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'greyscale_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj greyscale_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sim_1/new/greyscale_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj greyscale_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_0_0/sim/greyscale_algorithm_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_1_0/sim/greyscale_algorithm_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_2_0/sim/greyscale_algorithm_floating_point_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_3_0/sim/greyscale_algorithm_floating_point_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_3_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_4_0/sim/greyscale_algorithm_floating_point_4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_4_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_5_0/sim/greyscale_algorithm_floating_point_5_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_5_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/ip/greyscale_algorithm_floating_point_6_0/sim/greyscale_algorithm_floating_point_6_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'greyscale_algorithm_floating_point_6_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.sim/sim_1/behav/xsim'
"xelab -wto 3226e18160374645931f2d0576e7333b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot greyscale_tb_behav xil_defaultlib.greyscale_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3226e18160374645931f2d0576e7333b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot greyscale_tb_behav xil_defaultlib.greyscale_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 926.672 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 926.672 ; gain = 2.406
INFO: [Common 17-344] 'launch_simulation' was cancelled
