# SETTINGS ./simusched ej7/lote7.tsk 6 1 2 SchedRR 1 1 1 1 1 1
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 0 -1 4
CPU 0 -1 5
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 1 -1 4
CPU 1 -1 5
BLOCK 2  1
CPU 2  0 0
CPU 2 -1 1
CPU 2 -1 2
CPU 2 -1 3
CPU 2 -1 4
CPU 2 -1 5
LOAD 3  2
UNBLOCK 3  1
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
# CONTEXT CPU 2 3
CPU 3 -1 3
CPU 3 -1 4
CPU 3 -1 5
CPU 4  2 0
CPU 4  1 1
# CONTEXT CPU 2 4
CPU 4 -1 3
CPU 4 -1 4
CPU 4 -1 5
LOAD 5  3
BLOCK 5  1
# CONTEXT CPU 0 5
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
CPU 5 -1 3
CPU 5 -1 4
CPU 5 -1 5
UNBLOCK 6  1
CPU 6  3 0
# CONTEXT CPU 1 6
CPU 6  0 2
# CONTEXT CPU 3 6
CPU 6 -1 4
CPU 6 -1 5
LOAD 7  4
BLOCK 7  3
# CONTEXT CPU 0 7
# CONTEXT CPU 1 7
CPU 7  0 2
# CONTEXT CPU 3 7
CPU 7 -1 4
CPU 7 -1 5
BLOCK 8  0
UNBLOCK 8  3
CPU 8  4 0
CPU 8  2 1
# CONTEXT CPU 2 8
# CONTEXT CPU 3 8
CPU 8 -1 4
CPU 8 -1 5
UNBLOCK 9  0
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
# CONTEXT CPU 2 9
CPU 9  1 3
# CONTEXT CPU 4 9
CPU 9 -1 5
LOAD 10  5
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
# CONTEXT CPU 4 10
# CONTEXT CPU 5 10
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
CPU 11  3 2
CPU 11  5 3
# CONTEXT CPU 4 11
# CONTEXT CPU 5 11
BLOCK 12  3
BLOCK 12  5
CPU 12  0 0
CPU 12  4 1
CPU 12 -1 2
CPU 12 -1 3
CPU 12  2 4
# CONTEXT CPU 5 12
BLOCK 13  4
UNBLOCK 13  3
UNBLOCK 13  5
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13 -1 3
CPU 13  2 4
CPU 13  1 5
BLOCK 14  1
UNBLOCK 14  4
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
CPU 14  2 4
CPU 14 -1 5
UNBLOCK 15  1
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
# CONTEXT CPU 4 15
# CONTEXT CPU 5 15
CPU 16  3 0
CPU 16  5 1
CPU 16  0 2
# CONTEXT CPU 3 16
# CONTEXT CPU 4 16
# CONTEXT CPU 5 16
BLOCK 17  3
BLOCK 17  5
CPU 17 -1 0
CPU 17 -1 1
CPU 17  0 2
CPU 17  4 3
# CONTEXT CPU 4 17
# CONTEXT CPU 5 17
UNBLOCK 18  3
UNBLOCK 18  5
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18  0 2
CPU 18  4 3
CPU 18  1 4
CPU 18  2 5
BLOCK 19  4
CPU 19  3 0
CPU 19  5 1
CPU 19  0 2
CPU 19 -1 3
CPU 19  1 4
CPU 19  2 5
BLOCK 20  3
BLOCK 20  5
UNBLOCK 20  4
# CONTEXT CPU 0 20
CPU 20 -1 1
CPU 20  0 2
CPU 20 -1 3
CPU 20  1 4
CPU 20  2 5
BLOCK 21  1
UNBLOCK 21  3
UNBLOCK 21  5
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
CPU 21 -1 4
CPU 21  2 5
UNBLOCK 22  1
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
# CONTEXT CPU 4 22
CPU 22  2 5
CPU 23  4 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
CPU 23  1 4
CPU 23  2 5
CPU 24  4 0
CPU 24  3 1
CPU 24  5 2
CPU 24  0 3
CPU 24  1 4
CPU 24  2 5
BLOCK 25  5
BLOCK 25  0
BLOCK 25  1
CPU 25  4 0
CPU 25  3 1
CPU 25 -1 2
CPU 25 -1 3
CPU 25 -1 4
CPU 25  2 5
BLOCK 26  4
UNBLOCK 26  0
UNBLOCK 26  1
UNBLOCK 26  5
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 26 -1 4
CPU 26  2 5
UNBLOCK 27  4
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27  5 2
# CONTEXT CPU 3 27
# CONTEXT CPU 4 27
CPU 27  2 5
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28  5 2
# CONTEXT CPU 3 28
# CONTEXT CPU 4 28
CPU 28  2 5
CPU 29  0 0
CPU 29  1 1
CPU 29  5 2
CPU 29  3 3
# CONTEXT CPU 4 29
CPU 29  2 5
BLOCK 30  5
BLOCK 30  3
CPU 30  0 0
CPU 30  1 1
CPU 30 -1 2
CPU 30 -1 3
CPU 30  4 4
CPU 30  2 5
BLOCK 31  1
UNBLOCK 31  3
UNBLOCK 31  5
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 -1 3
CPU 31  4 4
CPU 31  2 5
UNBLOCK 32  1
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
CPU 32  4 4
CPU 32  2 5
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
CPU 33  4 4
CPU 33  2 5
BLOCK 34  4
CPU 34  3 0
CPU 34  5 1
CPU 34  0 2
# CONTEXT CPU 3 34
CPU 34 -1 4
CPU 34  2 5
UNBLOCK 35  4
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35  1 3
# CONTEXT CPU 4 35
CPU 35  2 5
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36  1 3
# CONTEXT CPU 4 36
CPU 36  2 5
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37  1 3
# CONTEXT CPU 4 37
CPU 37  2 5
CPU 38  4 0
CPU 38  3 1
CPU 38  5 2
CPU 38  1 3
CPU 38  0 4
CPU 38  2 5
BLOCK 39  3
BLOCK 39  5
EXIT 39  2 5
CPU 39  4 0
CPU 39 -1 1
CPU 39 -1 2
CPU 39  1 3
CPU 39  0 4
CPU 39 -1 5
UNBLOCK 40  3
UNBLOCK 40  5
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40  1 3
CPU 40  0 4
CPU 40 -1 5
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41  1 3
CPU 41  0 4
CPU 41 -1 5
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42  1 3
CPU 42  0 4
CPU 42 -1 5
BLOCK 43  1
BLOCK 43  0
CPU 43  3 0
CPU 43  5 1
CPU 43  4 2
CPU 43 -1 3
CPU 43 -1 4
CPU 43 -1 5
UNBLOCK 44  0
UNBLOCK 44  1
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
# CONTEXT CPU 4 44
CPU 44 -1 5
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
# CONTEXT CPU 4 45
CPU 45 -1 5
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
# CONTEXT CPU 4 46
CPU 46 -1 5
CPU 47  0 0
CPU 47  1 1
CPU 47  3 2
CPU 47  5 3
CPU 47  4 4
CPU 47 -1 5
BLOCK 48  3
BLOCK 48  5
CPU 48  0 0
CPU 48  1 1
CPU 48 -1 2
CPU 48 -1 3
CPU 48  4 4
CPU 48 -1 5
UNBLOCK 49  3
UNBLOCK 49  5
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
CPU 49  4 4
CPU 49 -1 5
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
CPU 50  4 4
CPU 50 -1 5
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
CPU 51  4 4
CPU 51 -1 5
BLOCK 52  4
CPU 52  3 0
CPU 52  5 1
CPU 52  0 2
CPU 52  1 3
CPU 52 -1 4
CPU 52 -1 5
UNBLOCK 53  4
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
# CONTEXT CPU 4 53
CPU 53 -1 5
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
# CONTEXT CPU 4 54
CPU 54 -1 5
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
# CONTEXT CPU 4 55
CPU 55 -1 5
CPU 56  4 0
CPU 56  3 1
CPU 56  5 2
CPU 56  0 3
CPU 56  1 4
CPU 56 -1 5
CPU 57  4 0
CPU 57  3 1
CPU 57  5 2
CPU 57  0 3
CPU 57  1 4
CPU 57 -1 5
CPU 58  4 0
CPU 58  3 1
CPU 58  5 2
CPU 58  0 3
CPU 58  1 4
CPU 58 -1 5
CPU 59  4 0
CPU 59  3 1
CPU 59  5 2
CPU 59  0 3
CPU 59  1 4
CPU 59 -1 5
EXIT 60  0 3
EXIT 60  1 4
CPU 60  4 0
CPU 60  3 1
CPU 60  5 2
CPU 60 -1 3
CPU 60 -1 4
CPU 60 -1 5
CPU 61  4 0
CPU 61  3 1
CPU 61  5 2
CPU 61 -1 3
CPU 61 -1 4
CPU 61 -1 5
CPU 62  4 0
CPU 62  3 1
CPU 62  5 2
CPU 62 -1 3
CPU 62 -1 4
CPU 62 -1 5
EXIT 63  4 0
BLOCK 63  3
BLOCK 63  5
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 63 -1 4
CPU 63 -1 5
UNBLOCK 64  3
UNBLOCK 64  5
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64 -1 2
CPU 64 -1 3
CPU 64 -1 4
CPU 64 -1 5
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
CPU 65 -1 2
CPU 65 -1 3
CPU 65 -1 4
CPU 65 -1 5
# CONTEXT CPU 0 66
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 -1 3
CPU 66 -1 4
CPU 66 -1 5
CPU 67  3 0
CPU 67  5 1
CPU 67 -1 2
CPU 67 -1 3
CPU 67 -1 4
CPU 67 -1 5
CPU 68  3 0
CPU 68  5 1
CPU 68 -1 2
CPU 68 -1 3
CPU 68 -1 4
CPU 68 -1 5
BLOCK 69  3
CPU 69 -1 0
CPU 69  5 1
CPU 69 -1 2
CPU 69 -1 3
CPU 69 -1 4
CPU 69 -1 5
UNBLOCK 70  3
# CONTEXT CPU 0 70
CPU 70  5 1
CPU 70 -1 2
CPU 70 -1 3
CPU 70 -1 4
CPU 70 -1 5
CPU 71  3 0
CPU 71  5 1
CPU 71 -1 2
CPU 71 -1 3
CPU 71 -1 4
CPU 71 -1 5
BLOCK 72  5
CPU 72  3 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 72 -1 4
CPU 72 -1 5
UNBLOCK 73  5
# CONTEXT CPU 0 73
# CONTEXT CPU 1 73
CPU 73 -1 2
CPU 73 -1 3
CPU 73 -1 4
CPU 73 -1 5
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
CPU 74 -1 2
CPU 74 -1 3
CPU 74 -1 4
CPU 74 -1 5
# CONTEXT CPU 0 75
# CONTEXT CPU 1 75
CPU 75 -1 2
CPU 75 -1 3
CPU 75 -1 4
CPU 75 -1 5
CPU 76  5 0
CPU 76  3 1
CPU 76 -1 2
CPU 76 -1 3
CPU 76 -1 4
CPU 76 -1 5
BLOCK 77  3
CPU 77  5 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
CPU 77 -1 4
CPU 77 -1 5
EXIT 78  5 0
UNBLOCK 78  3
# CONTEXT CPU 0 78
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
CPU 78 -1 4
CPU 78 -1 5
# CONTEXT CPU 0 79
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
CPU 79 -1 4
CPU 79 -1 5
# CONTEXT CPU 0 80
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
CPU 80 -1 4
CPU 80 -1 5
CPU 81  3 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
CPU 81 -1 4
CPU 81 -1 5
CPU 82  3 0
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
CPU 82 -1 4
CPU 82 -1 5
EXIT 83  3 0
CPU 83 -1 0
CPU 83 -1 1
CPU 83 -1 2
CPU 83 -1 3
CPU 83 -1 4
CPU 83 -1 5
