# ğŸ§  LeetCode for ASIC/SoC Verification Engineers

![Last Commit](https://img.shields.io/github/last-commit/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![Repo Size](https://img.shields.io/github/repo-size/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![Language](https://img.shields.io/github/languages/top/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)
![License](https://img.shields.io/github/license/Mad-Hat-uvm/leetcode-for-asic-verification?style=flat-square)

---

### ğŸ¯ Objective

This repository contains **LeetCode-style coding questions** designed for **Design Verification (DV)** engineers. Each problem aligns with real-world scenarios commonly encountered in UVM environments, such as AXI protocol tracking, scoreboard validation, transaction flow, and bit-level manipulation.

---

### ğŸ“Œ Who This Is For

- ASIC/SoC Design Verification Engineers
- Engineers aiming to strengthen their **algorithmic problem-solving** in a verification setting

---

### ğŸ“ Folder Structure

```bash
leetcode-for-asic-verification/
â”œâ”€â”€ Problem_001_FirstUnackedTxn/
â”‚   â”œâ”€â”€ problem.md
â”‚   â”œâ”€â”€ solution.sv       //SystemVerilog Solution
â”‚   â”œâ”€â”€ solution.py       //Python Solution
â”‚   â””â”€â”€ notes.txt
â”œâ”€â”€ Problem_002_BitfieldExtract/
â”‚   â”œâ”€â”€ problem.md
â”‚   â””â”€â”€ solution.py
â”œâ”€â”€ ...
â”œâ”€â”€ README.md
