
3
%s %s
*	simulator2
Vivado Simulator2
2012.3
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
†
Running: %s
333*	simulator2Ú
×C:/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot vending_machine_tb_behav --prj C:/Users/ece/Desktop/project3/project3.sim/sim_1/behav/vending_machine_tb.prj work.vending_machine_tb work.glbl Z43-3449
P
.Multi-threading in on. Using %s slave threads
406*	simulator2
3Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¬
+Analyzing Verilog file "%s" into library %s165*xsimverific2Y
WC:/Users/ece/Desktop/project3/project3.srcs/sources_1/imports/vending/vending_machine.v2
workZ10-165
«
+Analyzing Verilog file "%s" into library %s165*xsimverific2X
VC:/Users/ece/Desktop/project3/project3.srcs/sim_1/imports/vending/vending_machine_TB.v2
workZ10-165
Œ
+Analyzing Verilog file "%s" into library %s165*xsimverific29
7C:/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v2
workZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
I
Compiling module %s405*	simulator2
work.vending_machine
Z43-3953
L
Compiling module %s405*	simulator2
work.vending_machine_tb
Z43-3953
>
Compiling module %s405*	simulator2

work.glbl
Z43-3953
Q
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
1Z43-3497
V
Built simulation snapshot %s
278*	simulator2
vending_machine_tb_behavZ43-3394


End Record