// Seed: 130035479
module module_0;
  logic [7:0] id_1;
  wire id_2;
  assign id_1[1-:1] = 1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign module_1.id_1 = 0;
endmodule
module module_1;
  tri1 id_1 = 1'd0, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  assign id_1 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  always @(posedge id_13) $display(id_12);
  assign id_13 = id_15;
endmodule
