
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce68  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000808  0800d038  0800d038  0000e038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d840  0800d840  0000f098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d840  0800d840  0000e840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d848  0800d848  0000f098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d848  0800d848  0000e848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d84c  0800d84c  0000e84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800d850  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053c4  20000098  0800d8e8  0000f098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000545c  0800d8e8  0000f45c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001deef  00000000  00000000  0000f0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047b8  00000000  00000000  0002cfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a00  00000000  00000000  00031770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001414  00000000  00000000  00033170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028963  00000000  00000000  00034584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002300a  00000000  00000000  0005cee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f37eb  00000000  00000000  0007fef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001736dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007120  00000000  00000000  00173720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  0017a840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000098 	.word	0x20000098
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d020 	.word	0x0800d020

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000009c 	.word	0x2000009c
 800020c:	0800d020 	.word	0x0800d020

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	200048a4 	.word	0x200048a4

080002a4 <__aeabi_drsub>:
 80002a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a8:	e002      	b.n	80002b0 <__adddf3>
 80002aa:	bf00      	nop

080002ac <__aeabi_dsub>:
 80002ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b0 <__adddf3>:
 80002b0:	b530      	push	{r4, r5, lr}
 80002b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ba:	ea94 0f05 	teq	r4, r5
 80002be:	bf08      	it	eq
 80002c0:	ea90 0f02 	teqeq	r0, r2
 80002c4:	bf1f      	itttt	ne
 80002c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d6:	f000 80e2 	beq.w	800049e <__adddf3+0x1ee>
 80002da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e2:	bfb8      	it	lt
 80002e4:	426d      	neglt	r5, r5
 80002e6:	dd0c      	ble.n	8000302 <__adddf3+0x52>
 80002e8:	442c      	add	r4, r5
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	ea82 0000 	eor.w	r0, r2, r0
 80002f6:	ea83 0101 	eor.w	r1, r3, r1
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	2d36      	cmp	r5, #54	@ 0x36
 8000304:	bf88      	it	hi
 8000306:	bd30      	pophi	{r4, r5, pc}
 8000308:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800030c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000310:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000314:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x70>
 800031a:	4240      	negs	r0, r0
 800031c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000320:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000324:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000328:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x84>
 800032e:	4252      	negs	r2, r2
 8000330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000334:	ea94 0f05 	teq	r4, r5
 8000338:	f000 80a7 	beq.w	800048a <__adddf3+0x1da>
 800033c:	f1a4 0401 	sub.w	r4, r4, #1
 8000340:	f1d5 0e20 	rsbs	lr, r5, #32
 8000344:	db0d      	blt.n	8000362 <__adddf3+0xb2>
 8000346:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034a:	fa22 f205 	lsr.w	r2, r2, r5
 800034e:	1880      	adds	r0, r0, r2
 8000350:	f141 0100 	adc.w	r1, r1, #0
 8000354:	fa03 f20e 	lsl.w	r2, r3, lr
 8000358:	1880      	adds	r0, r0, r2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	4159      	adcs	r1, r3
 8000360:	e00e      	b.n	8000380 <__adddf3+0xd0>
 8000362:	f1a5 0520 	sub.w	r5, r5, #32
 8000366:	f10e 0e20 	add.w	lr, lr, #32
 800036a:	2a01      	cmp	r2, #1
 800036c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000370:	bf28      	it	cs
 8000372:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	18c0      	adds	r0, r0, r3
 800037c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000380:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000384:	d507      	bpl.n	8000396 <__adddf3+0xe6>
 8000386:	f04f 0e00 	mov.w	lr, #0
 800038a:	f1dc 0c00 	rsbs	ip, ip, #0
 800038e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000392:	eb6e 0101 	sbc.w	r1, lr, r1
 8000396:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039a:	d31b      	bcc.n	80003d4 <__adddf3+0x124>
 800039c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a0:	d30c      	bcc.n	80003bc <__adddf3+0x10c>
 80003a2:	0849      	lsrs	r1, r1, #1
 80003a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003ac:	f104 0401 	add.w	r4, r4, #1
 80003b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b8:	f080 809a 	bcs.w	80004f0 <__adddf3+0x240>
 80003bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c0:	bf08      	it	eq
 80003c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c6:	f150 0000 	adcs.w	r0, r0, #0
 80003ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ce:	ea41 0105 	orr.w	r1, r1, r5
 80003d2:	bd30      	pop	{r4, r5, pc}
 80003d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d8:	4140      	adcs	r0, r0
 80003da:	eb41 0101 	adc.w	r1, r1, r1
 80003de:	3c01      	subs	r4, #1
 80003e0:	bf28      	it	cs
 80003e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e6:	d2e9      	bcs.n	80003bc <__adddf3+0x10c>
 80003e8:	f091 0f00 	teq	r1, #0
 80003ec:	bf04      	itt	eq
 80003ee:	4601      	moveq	r1, r0
 80003f0:	2000      	moveq	r0, #0
 80003f2:	fab1 f381 	clz	r3, r1
 80003f6:	bf08      	it	eq
 80003f8:	3320      	addeq	r3, #32
 80003fa:	f1a3 030b 	sub.w	r3, r3, #11
 80003fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000402:	da0c      	bge.n	800041e <__adddf3+0x16e>
 8000404:	320c      	adds	r2, #12
 8000406:	dd08      	ble.n	800041a <__adddf3+0x16a>
 8000408:	f102 0c14 	add.w	ip, r2, #20
 800040c:	f1c2 020c 	rsb	r2, r2, #12
 8000410:	fa01 f00c 	lsl.w	r0, r1, ip
 8000414:	fa21 f102 	lsr.w	r1, r1, r2
 8000418:	e00c      	b.n	8000434 <__adddf3+0x184>
 800041a:	f102 0214 	add.w	r2, r2, #20
 800041e:	bfd8      	it	le
 8000420:	f1c2 0c20 	rsble	ip, r2, #32
 8000424:	fa01 f102 	lsl.w	r1, r1, r2
 8000428:	fa20 fc0c 	lsr.w	ip, r0, ip
 800042c:	bfdc      	itt	le
 800042e:	ea41 010c 	orrle.w	r1, r1, ip
 8000432:	4090      	lslle	r0, r2
 8000434:	1ae4      	subs	r4, r4, r3
 8000436:	bfa2      	ittt	ge
 8000438:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800043c:	4329      	orrge	r1, r5
 800043e:	bd30      	popge	{r4, r5, pc}
 8000440:	ea6f 0404 	mvn.w	r4, r4
 8000444:	3c1f      	subs	r4, #31
 8000446:	da1c      	bge.n	8000482 <__adddf3+0x1d2>
 8000448:	340c      	adds	r4, #12
 800044a:	dc0e      	bgt.n	800046a <__adddf3+0x1ba>
 800044c:	f104 0414 	add.w	r4, r4, #20
 8000450:	f1c4 0220 	rsb	r2, r4, #32
 8000454:	fa20 f004 	lsr.w	r0, r0, r4
 8000458:	fa01 f302 	lsl.w	r3, r1, r2
 800045c:	ea40 0003 	orr.w	r0, r0, r3
 8000460:	fa21 f304 	lsr.w	r3, r1, r4
 8000464:	ea45 0103 	orr.w	r1, r5, r3
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	f1c4 040c 	rsb	r4, r4, #12
 800046e:	f1c4 0220 	rsb	r2, r4, #32
 8000472:	fa20 f002 	lsr.w	r0, r0, r2
 8000476:	fa01 f304 	lsl.w	r3, r1, r4
 800047a:	ea40 0003 	orr.w	r0, r0, r3
 800047e:	4629      	mov	r1, r5
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	fa21 f004 	lsr.w	r0, r1, r4
 8000486:	4629      	mov	r1, r5
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	f094 0f00 	teq	r4, #0
 800048e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000492:	bf06      	itte	eq
 8000494:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000498:	3401      	addeq	r4, #1
 800049a:	3d01      	subne	r5, #1
 800049c:	e74e      	b.n	800033c <__adddf3+0x8c>
 800049e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a2:	bf18      	it	ne
 80004a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a8:	d029      	beq.n	80004fe <__adddf3+0x24e>
 80004aa:	ea94 0f05 	teq	r4, r5
 80004ae:	bf08      	it	eq
 80004b0:	ea90 0f02 	teqeq	r0, r2
 80004b4:	d005      	beq.n	80004c2 <__adddf3+0x212>
 80004b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ba:	bf04      	itt	eq
 80004bc:	4619      	moveq	r1, r3
 80004be:	4610      	moveq	r0, r2
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	ea91 0f03 	teq	r1, r3
 80004c6:	bf1e      	ittt	ne
 80004c8:	2100      	movne	r1, #0
 80004ca:	2000      	movne	r0, #0
 80004cc:	bd30      	popne	{r4, r5, pc}
 80004ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d2:	d105      	bne.n	80004e0 <__adddf3+0x230>
 80004d4:	0040      	lsls	r0, r0, #1
 80004d6:	4149      	adcs	r1, r1
 80004d8:	bf28      	it	cs
 80004da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e4:	bf3c      	itt	cc
 80004e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ea:	bd30      	popcc	{r4, r5, pc}
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f8:	f04f 0000 	mov.w	r0, #0
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000502:	bf1a      	itte	ne
 8000504:	4619      	movne	r1, r3
 8000506:	4610      	movne	r0, r2
 8000508:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800050c:	bf1c      	itt	ne
 800050e:	460b      	movne	r3, r1
 8000510:	4602      	movne	r2, r0
 8000512:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000516:	bf06      	itte	eq
 8000518:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800051c:	ea91 0f03 	teqeq	r1, r3
 8000520:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	bf00      	nop

08000528 <__aeabi_ui2d>:
 8000528:	f090 0f00 	teq	r0, #0
 800052c:	bf04      	itt	eq
 800052e:	2100      	moveq	r1, #0
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000538:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053c:	f04f 0500 	mov.w	r5, #0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e750      	b.n	80003e8 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_i2d>:
 8000548:	f090 0f00 	teq	r0, #0
 800054c:	bf04      	itt	eq
 800054e:	2100      	moveq	r1, #0
 8000550:	4770      	bxeq	lr
 8000552:	b530      	push	{r4, r5, lr}
 8000554:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000558:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000560:	bf48      	it	mi
 8000562:	4240      	negmi	r0, r0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e73e      	b.n	80003e8 <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_f2d>:
 800056c:	0042      	lsls	r2, r0, #1
 800056e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000572:	ea4f 0131 	mov.w	r1, r1, rrx
 8000576:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057a:	bf1f      	itttt	ne
 800057c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000580:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000584:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000588:	4770      	bxne	lr
 800058a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058e:	bf08      	it	eq
 8000590:	4770      	bxeq	lr
 8000592:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000596:	bf04      	itt	eq
 8000598:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005ac:	e71c      	b.n	80003e8 <__adddf3+0x138>
 80005ae:	bf00      	nop

080005b0 <__aeabi_ul2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	e00a      	b.n	80005d6 <__aeabi_l2d+0x16>

080005c0 <__aeabi_l2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ce:	d502      	bpl.n	80005d6 <__aeabi_l2d+0x16>
 80005d0:	4240      	negs	r0, r0
 80005d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e2:	f43f aed8 	beq.w	8000396 <__adddf3+0xe6>
 80005e6:	f04f 0203 	mov.w	r2, #3
 80005ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ee:	bf18      	it	ne
 80005f0:	3203      	addne	r2, #3
 80005f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f6:	bf18      	it	ne
 80005f8:	3203      	addne	r2, #3
 80005fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fe:	f1c2 0320 	rsb	r3, r2, #32
 8000602:	fa00 fc03 	lsl.w	ip, r0, r3
 8000606:	fa20 f002 	lsr.w	r0, r0, r2
 800060a:	fa01 fe03 	lsl.w	lr, r1, r3
 800060e:	ea40 000e 	orr.w	r0, r0, lr
 8000612:	fa21 f102 	lsr.w	r1, r1, r2
 8000616:	4414      	add	r4, r2
 8000618:	e6bd      	b.n	8000396 <__adddf3+0xe6>
 800061a:	bf00      	nop

0800061c <__aeabi_dmul>:
 800061c:	b570      	push	{r4, r5, r6, lr}
 800061e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000622:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000626:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062a:	bf1d      	ittte	ne
 800062c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000630:	ea94 0f0c 	teqne	r4, ip
 8000634:	ea95 0f0c 	teqne	r5, ip
 8000638:	f000 f8de 	bleq	80007f8 <__aeabi_dmul+0x1dc>
 800063c:	442c      	add	r4, r5
 800063e:	ea81 0603 	eor.w	r6, r1, r3
 8000642:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000646:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064e:	bf18      	it	ne
 8000650:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800065c:	d038      	beq.n	80006d0 <__aeabi_dmul+0xb4>
 800065e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000662:	f04f 0500 	mov.w	r5, #0
 8000666:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000672:	f04f 0600 	mov.w	r6, #0
 8000676:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067a:	f09c 0f00 	teq	ip, #0
 800067e:	bf18      	it	ne
 8000680:	f04e 0e01 	orrne.w	lr, lr, #1
 8000684:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000688:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800068c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000690:	d204      	bcs.n	800069c <__aeabi_dmul+0x80>
 8000692:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000696:	416d      	adcs	r5, r5
 8000698:	eb46 0606 	adc.w	r6, r6, r6
 800069c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b4:	bf88      	it	hi
 80006b6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ba:	d81e      	bhi.n	80006fa <__aeabi_dmul+0xde>
 80006bc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c0:	bf08      	it	eq
 80006c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c6:	f150 0000 	adcs.w	r0, r0, #0
 80006ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d4:	ea46 0101 	orr.w	r1, r6, r1
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e4:	bfc2      	ittt	gt
 80006e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ee:	bd70      	popgt	{r4, r5, r6, pc}
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f04f 0e00 	mov.w	lr, #0
 80006f8:	3c01      	subs	r4, #1
 80006fa:	f300 80ab 	bgt.w	8000854 <__aeabi_dmul+0x238>
 80006fe:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000702:	bfde      	ittt	le
 8000704:	2000      	movle	r0, #0
 8000706:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070a:	bd70      	pople	{r4, r5, r6, pc}
 800070c:	f1c4 0400 	rsb	r4, r4, #0
 8000710:	3c20      	subs	r4, #32
 8000712:	da35      	bge.n	8000780 <__aeabi_dmul+0x164>
 8000714:	340c      	adds	r4, #12
 8000716:	dc1b      	bgt.n	8000750 <__aeabi_dmul+0x134>
 8000718:	f104 0414 	add.w	r4, r4, #20
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f305 	lsl.w	r3, r0, r5
 8000724:	fa20 f004 	lsr.w	r0, r0, r4
 8000728:	fa01 f205 	lsl.w	r2, r1, r5
 800072c:	ea40 0002 	orr.w	r0, r0, r2
 8000730:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000734:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	fa21 f604 	lsr.w	r6, r1, r4
 8000740:	eb42 0106 	adc.w	r1, r2, r6
 8000744:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000748:	bf08      	it	eq
 800074a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074e:	bd70      	pop	{r4, r5, r6, pc}
 8000750:	f1c4 040c 	rsb	r4, r4, #12
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f304 	lsl.w	r3, r0, r4
 800075c:	fa20 f005 	lsr.w	r0, r0, r5
 8000760:	fa01 f204 	lsl.w	r2, r1, r4
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	f141 0100 	adc.w	r1, r1, #0
 8000774:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000778:	bf08      	it	eq
 800077a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077e:	bd70      	pop	{r4, r5, r6, pc}
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f205 	lsl.w	r2, r0, r5
 8000788:	ea4e 0e02 	orr.w	lr, lr, r2
 800078c:	fa20 f304 	lsr.w	r3, r0, r4
 8000790:	fa01 f205 	lsl.w	r2, r1, r5
 8000794:	ea43 0302 	orr.w	r3, r3, r2
 8000798:	fa21 f004 	lsr.w	r0, r1, r4
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	fa21 f204 	lsr.w	r2, r1, r4
 80007a4:	ea20 0002 	bic.w	r0, r0, r2
 80007a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f094 0f00 	teq	r4, #0
 80007bc:	d10f      	bne.n	80007de <__aeabi_dmul+0x1c2>
 80007be:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c2:	0040      	lsls	r0, r0, #1
 80007c4:	eb41 0101 	adc.w	r1, r1, r1
 80007c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007cc:	bf08      	it	eq
 80007ce:	3c01      	subeq	r4, #1
 80007d0:	d0f7      	beq.n	80007c2 <__aeabi_dmul+0x1a6>
 80007d2:	ea41 0106 	orr.w	r1, r1, r6
 80007d6:	f095 0f00 	teq	r5, #0
 80007da:	bf18      	it	ne
 80007dc:	4770      	bxne	lr
 80007de:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e2:	0052      	lsls	r2, r2, #1
 80007e4:	eb43 0303 	adc.w	r3, r3, r3
 80007e8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007ec:	bf08      	it	eq
 80007ee:	3d01      	subeq	r5, #1
 80007f0:	d0f7      	beq.n	80007e2 <__aeabi_dmul+0x1c6>
 80007f2:	ea43 0306 	orr.w	r3, r3, r6
 80007f6:	4770      	bx	lr
 80007f8:	ea94 0f0c 	teq	r4, ip
 80007fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000800:	bf18      	it	ne
 8000802:	ea95 0f0c 	teqne	r5, ip
 8000806:	d00c      	beq.n	8000822 <__aeabi_dmul+0x206>
 8000808:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080c:	bf18      	it	ne
 800080e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000812:	d1d1      	bne.n	80007b8 <__aeabi_dmul+0x19c>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	bd70      	pop	{r4, r5, r6, pc}
 8000822:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000826:	bf06      	itte	eq
 8000828:	4610      	moveq	r0, r2
 800082a:	4619      	moveq	r1, r3
 800082c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000830:	d019      	beq.n	8000866 <__aeabi_dmul+0x24a>
 8000832:	ea94 0f0c 	teq	r4, ip
 8000836:	d102      	bne.n	800083e <__aeabi_dmul+0x222>
 8000838:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800083c:	d113      	bne.n	8000866 <__aeabi_dmul+0x24a>
 800083e:	ea95 0f0c 	teq	r5, ip
 8000842:	d105      	bne.n	8000850 <__aeabi_dmul+0x234>
 8000844:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000848:	bf1c      	itt	ne
 800084a:	4610      	movne	r0, r2
 800084c:	4619      	movne	r1, r3
 800084e:	d10a      	bne.n	8000866 <__aeabi_dmul+0x24a>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086e:	bd70      	pop	{r4, r5, r6, pc}

08000870 <__aeabi_ddiv>:
 8000870:	b570      	push	{r4, r5, r6, lr}
 8000872:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000876:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087e:	bf1d      	ittte	ne
 8000880:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000884:	ea94 0f0c 	teqne	r4, ip
 8000888:	ea95 0f0c 	teqne	r5, ip
 800088c:	f000 f8a7 	bleq	80009de <__aeabi_ddiv+0x16e>
 8000890:	eba4 0405 	sub.w	r4, r4, r5
 8000894:	ea81 0e03 	eor.w	lr, r1, r3
 8000898:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800089c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a0:	f000 8088 	beq.w	80009b4 <__aeabi_ddiv+0x144>
 80008a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c8:	429d      	cmp	r5, r3
 80008ca:	bf08      	it	eq
 80008cc:	4296      	cmpeq	r6, r2
 80008ce:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d6:	d202      	bcs.n	80008de <__aeabi_ddiv+0x6e>
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	1ab6      	subs	r6, r6, r2
 80008e0:	eb65 0503 	sbc.w	r5, r5, r3
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ee:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fa:	bf22      	ittt	cs
 80008fc:	1ab6      	subcs	r6, r6, r2
 80008fe:	4675      	movcs	r5, lr
 8000900:	ea40 000c 	orrcs.w	r0, r0, ip
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	ebb6 0e02 	subs.w	lr, r6, r2
 800090e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000912:	bf22      	ittt	cs
 8000914:	1ab6      	subcs	r6, r6, r2
 8000916:	4675      	movcs	r5, lr
 8000918:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	ebb6 0e02 	subs.w	lr, r6, r2
 8000926:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092a:	bf22      	ittt	cs
 800092c:	1ab6      	subcs	r6, r6, r2
 800092e:	4675      	movcs	r5, lr
 8000930:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	ea4f 0232 	mov.w	r2, r2, rrx
 800093a:	ebb6 0e02 	subs.w	lr, r6, r2
 800093e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000942:	bf22      	ittt	cs
 8000944:	1ab6      	subcs	r6, r6, r2
 8000946:	4675      	movcs	r5, lr
 8000948:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800094c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000950:	d018      	beq.n	8000984 <__aeabi_ddiv+0x114>
 8000952:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000956:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000962:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000966:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096e:	d1c0      	bne.n	80008f2 <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	d10b      	bne.n	800098e <__aeabi_ddiv+0x11e>
 8000976:	ea41 0100 	orr.w	r1, r1, r0
 800097a:	f04f 0000 	mov.w	r0, #0
 800097e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000982:	e7b6      	b.n	80008f2 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000988:	bf04      	itt	eq
 800098a:	4301      	orreq	r1, r0
 800098c:	2000      	moveq	r0, #0
 800098e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000992:	bf88      	it	hi
 8000994:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000998:	f63f aeaf 	bhi.w	80006fa <__aeabi_dmul+0xde>
 800099c:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a0:	bf04      	itt	eq
 80009a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009aa:	f150 0000 	adcs.w	r0, r0, #0
 80009ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c0:	bfc2      	ittt	gt
 80009c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ca:	bd70      	popgt	{r4, r5, r6, pc}
 80009cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d0:	f04f 0e00 	mov.w	lr, #0
 80009d4:	3c01      	subs	r4, #1
 80009d6:	e690      	b.n	80006fa <__aeabi_dmul+0xde>
 80009d8:	ea45 0e06 	orr.w	lr, r5, r6
 80009dc:	e68d      	b.n	80006fa <__aeabi_dmul+0xde>
 80009de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e2:	ea94 0f0c 	teq	r4, ip
 80009e6:	bf08      	it	eq
 80009e8:	ea95 0f0c 	teqeq	r5, ip
 80009ec:	f43f af3b 	beq.w	8000866 <__aeabi_dmul+0x24a>
 80009f0:	ea94 0f0c 	teq	r4, ip
 80009f4:	d10a      	bne.n	8000a0c <__aeabi_ddiv+0x19c>
 80009f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fa:	f47f af34 	bne.w	8000866 <__aeabi_dmul+0x24a>
 80009fe:	ea95 0f0c 	teq	r5, ip
 8000a02:	f47f af25 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e72c      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a0c:	ea95 0f0c 	teq	r5, ip
 8000a10:	d106      	bne.n	8000a20 <__aeabi_ddiv+0x1b0>
 8000a12:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a16:	f43f aefd 	beq.w	8000814 <__aeabi_dmul+0x1f8>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e722      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a24:	bf18      	it	ne
 8000a26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2a:	f47f aec5 	bne.w	80007b8 <__aeabi_dmul+0x19c>
 8000a2e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a32:	f47f af0d 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a36:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3a:	f47f aeeb 	bne.w	8000814 <__aeabi_dmul+0x1f8>
 8000a3e:	e712      	b.n	8000866 <__aeabi_dmul+0x24a>

08000a40 <__gedf2>:
 8000a40:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a44:	e006      	b.n	8000a54 <__cmpdf2+0x4>
 8000a46:	bf00      	nop

08000a48 <__ledf2>:
 8000a48:	f04f 0c01 	mov.w	ip, #1
 8000a4c:	e002      	b.n	8000a54 <__cmpdf2+0x4>
 8000a4e:	bf00      	nop

08000a50 <__cmpdf2>:
 8000a50:	f04f 0c01 	mov.w	ip, #1
 8000a54:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a58:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	bf18      	it	ne
 8000a66:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6a:	d01b      	beq.n	8000aa4 <__cmpdf2+0x54>
 8000a6c:	b001      	add	sp, #4
 8000a6e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a72:	bf0c      	ite	eq
 8000a74:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a78:	ea91 0f03 	teqne	r1, r3
 8000a7c:	bf02      	ittt	eq
 8000a7e:	ea90 0f02 	teqeq	r0, r2
 8000a82:	2000      	moveq	r0, #0
 8000a84:	4770      	bxeq	lr
 8000a86:	f110 0f00 	cmn.w	r0, #0
 8000a8a:	ea91 0f03 	teq	r1, r3
 8000a8e:	bf58      	it	pl
 8000a90:	4299      	cmppl	r1, r3
 8000a92:	bf08      	it	eq
 8000a94:	4290      	cmpeq	r0, r2
 8000a96:	bf2c      	ite	cs
 8000a98:	17d8      	asrcs	r0, r3, #31
 8000a9a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9e:	f040 0001 	orr.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__cmpdf2+0x64>
 8000aae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab2:	d107      	bne.n	8000ac4 <__cmpdf2+0x74>
 8000ab4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d1d6      	bne.n	8000a6c <__cmpdf2+0x1c>
 8000abe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac2:	d0d3      	beq.n	8000a6c <__cmpdf2+0x1c>
 8000ac4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_cdrcmple>:
 8000acc:	4684      	mov	ip, r0
 8000ace:	4610      	mov	r0, r2
 8000ad0:	4662      	mov	r2, ip
 8000ad2:	468c      	mov	ip, r1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4663      	mov	r3, ip
 8000ad8:	e000      	b.n	8000adc <__aeabi_cdcmpeq>
 8000ada:	bf00      	nop

08000adc <__aeabi_cdcmpeq>:
 8000adc:	b501      	push	{r0, lr}
 8000ade:	f7ff ffb7 	bl	8000a50 <__cmpdf2>
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	bf48      	it	mi
 8000ae6:	f110 0f00 	cmnmi.w	r0, #0
 8000aea:	bd01      	pop	{r0, pc}

08000aec <__aeabi_dcmpeq>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff fff4 	bl	8000adc <__aeabi_cdcmpeq>
 8000af4:	bf0c      	ite	eq
 8000af6:	2001      	moveq	r0, #1
 8000af8:	2000      	movne	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmplt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffea 	bl	8000adc <__aeabi_cdcmpeq>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmple>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffe0 	bl	8000adc <__aeabi_cdcmpeq>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpge>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffce 	bl	8000acc <__aeabi_cdrcmple>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpgt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffc4 	bl	8000acc <__aeabi_cdrcmple>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_uldivmod>:
 8000bf0:	b953      	cbnz	r3, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf2:	b94a      	cbnz	r2, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	2800      	cmpeq	r0, #0
 8000bfa:	bf1c      	itt	ne
 8000bfc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c00:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c04:	f000 b988 	b.w	8000f18 <__aeabi_idiv0>
 8000c08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c10:	f000 f806 	bl	8000c20 <__udivmoddi4>
 8000c14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1c:	b004      	add	sp, #16
 8000c1e:	4770      	bx	lr

08000c20 <__udivmoddi4>:
 8000c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c24:	9d08      	ldr	r5, [sp, #32]
 8000c26:	468e      	mov	lr, r1
 8000c28:	4604      	mov	r4, r0
 8000c2a:	4688      	mov	r8, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14a      	bne.n	8000cc6 <__udivmoddi4+0xa6>
 8000c30:	428a      	cmp	r2, r1
 8000c32:	4617      	mov	r7, r2
 8000c34:	d962      	bls.n	8000cfc <__udivmoddi4+0xdc>
 8000c36:	fab2 f682 	clz	r6, r2
 8000c3a:	b14e      	cbz	r6, 8000c50 <__udivmoddi4+0x30>
 8000c3c:	f1c6 0320 	rsb	r3, r6, #32
 8000c40:	fa01 f806 	lsl.w	r8, r1, r6
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	40b7      	lsls	r7, r6
 8000c4a:	ea43 0808 	orr.w	r8, r3, r8
 8000c4e:	40b4      	lsls	r4, r6
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c5c:	0c23      	lsrs	r3, r4, #16
 8000c5e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c66:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0x62>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c74:	f080 80ea 	bcs.w	8000e4c <__udivmoddi4+0x22c>
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	f240 80e7 	bls.w	8000e4c <__udivmoddi4+0x22c>
 8000c7e:	3902      	subs	r1, #2
 8000c80:	443b      	add	r3, r7
 8000c82:	1a9a      	subs	r2, r3, r2
 8000c84:	b2a3      	uxth	r3, r4
 8000c86:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c92:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c96:	459c      	cmp	ip, r3
 8000c98:	d909      	bls.n	8000cae <__udivmoddi4+0x8e>
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca0:	f080 80d6 	bcs.w	8000e50 <__udivmoddi4+0x230>
 8000ca4:	459c      	cmp	ip, r3
 8000ca6:	f240 80d3 	bls.w	8000e50 <__udivmoddi4+0x230>
 8000caa:	443b      	add	r3, r7
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb2:	eba3 030c 	sub.w	r3, r3, ip
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	b11d      	cbz	r5, 8000cc2 <__udivmoddi4+0xa2>
 8000cba:	40f3      	lsrs	r3, r6
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d905      	bls.n	8000cd6 <__udivmoddi4+0xb6>
 8000cca:	b10d      	cbz	r5, 8000cd0 <__udivmoddi4+0xb0>
 8000ccc:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e7f5      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	d146      	bne.n	8000d6c <__udivmoddi4+0x14c>
 8000cde:	4573      	cmp	r3, lr
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xc8>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 8105 	bhi.w	8000ef2 <__udivmoddi4+0x2d2>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4690      	mov	r8, r2
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d0e5      	beq.n	8000cc2 <__udivmoddi4+0xa2>
 8000cf6:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfa:	e7e2      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f000 8090 	beq.w	8000e22 <__udivmoddi4+0x202>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	f040 80a4 	bne.w	8000e54 <__udivmoddi4+0x234>
 8000d0c:	1a8a      	subs	r2, r1, r2
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	b280      	uxth	r0, r0
 8000d16:	b2bc      	uxth	r4, r7
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d1e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d907      	bls.n	8000d3e <__udivmoddi4+0x11e>
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x11c>
 8000d36:	429a      	cmp	r2, r3
 8000d38:	f200 80e0 	bhi.w	8000efc <__udivmoddi4+0x2dc>
 8000d3c:	46c4      	mov	ip, r8
 8000d3e:	1a9b      	subs	r3, r3, r2
 8000d40:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d44:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d4c:	fb02 f404 	mul.w	r4, r2, r4
 8000d50:	429c      	cmp	r4, r3
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x144>
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x142>
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	f200 80ca 	bhi.w	8000ef6 <__udivmoddi4+0x2d6>
 8000d62:	4602      	mov	r2, r0
 8000d64:	1b1b      	subs	r3, r3, r4
 8000d66:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0x98>
 8000d6c:	f1c1 0620 	rsb	r6, r1, #32
 8000d70:	408b      	lsls	r3, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	431f      	orrs	r7, r3
 8000d78:	fa0e f401 	lsl.w	r4, lr, r1
 8000d7c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d80:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d84:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d88:	4323      	orrs	r3, r4
 8000d8a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d8e:	fa1f fc87 	uxth.w	ip, r7
 8000d92:	fbbe f0f9 	udiv	r0, lr, r9
 8000d96:	0c1c      	lsrs	r4, r3, #16
 8000d98:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d9c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da4:	45a6      	cmp	lr, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x1a0>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000db2:	f080 809c 	bcs.w	8000eee <__udivmoddi4+0x2ce>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8099 	bls.w	8000eee <__udivmoddi4+0x2ce>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	eba4 040e 	sub.w	r4, r4, lr
 8000dc4:	fa1f fe83 	uxth.w	lr, r3
 8000dc8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dcc:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x1ce>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000de2:	f080 8082 	bcs.w	8000eea <__udivmoddi4+0x2ca>
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d97f      	bls.n	8000eea <__udivmoddi4+0x2ca>
 8000dea:	3b02      	subs	r3, #2
 8000dec:	443c      	add	r4, r7
 8000dee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfa:	4564      	cmp	r4, ip
 8000dfc:	4673      	mov	r3, lr
 8000dfe:	46e1      	mov	r9, ip
 8000e00:	d362      	bcc.n	8000ec8 <__udivmoddi4+0x2a8>
 8000e02:	d05f      	beq.n	8000ec4 <__udivmoddi4+0x2a4>
 8000e04:	b15d      	cbz	r5, 8000e1e <__udivmoddi4+0x1fe>
 8000e06:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0a:	eb64 0409 	sbc.w	r4, r4, r9
 8000e0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e12:	fa22 f301 	lsr.w	r3, r2, r1
 8000e16:	431e      	orrs	r6, r3
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	e74f      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000e22:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e26:	0c01      	lsrs	r1, r0, #16
 8000e28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e2c:	b280      	uxth	r0, r0
 8000e2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e32:	463b      	mov	r3, r7
 8000e34:	4638      	mov	r0, r7
 8000e36:	463c      	mov	r4, r7
 8000e38:	46b8      	mov	r8, r7
 8000e3a:	46be      	mov	lr, r7
 8000e3c:	2620      	movs	r6, #32
 8000e3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e42:	eba2 0208 	sub.w	r2, r2, r8
 8000e46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4a:	e766      	b.n	8000d1a <__udivmoddi4+0xfa>
 8000e4c:	4601      	mov	r1, r0
 8000e4e:	e718      	b.n	8000c82 <__udivmoddi4+0x62>
 8000e50:	4610      	mov	r0, r2
 8000e52:	e72c      	b.n	8000cae <__udivmoddi4+0x8e>
 8000e54:	f1c6 0220 	rsb	r2, r6, #32
 8000e58:	fa2e f302 	lsr.w	r3, lr, r2
 8000e5c:	40b7      	lsls	r7, r6
 8000e5e:	40b1      	lsls	r1, r6
 8000e60:	fa20 f202 	lsr.w	r2, r0, r2
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e6e:	b2bc      	uxth	r4, r7
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	0c11      	lsrs	r1, r2, #16
 8000e76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7a:	fb08 f904 	mul.w	r9, r8, r4
 8000e7e:	40b0      	lsls	r0, r6
 8000e80:	4589      	cmp	r9, r1
 8000e82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e86:	b280      	uxth	r0, r0
 8000e88:	d93e      	bls.n	8000f08 <__udivmoddi4+0x2e8>
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e90:	d201      	bcs.n	8000e96 <__udivmoddi4+0x276>
 8000e92:	4589      	cmp	r9, r1
 8000e94:	d81f      	bhi.n	8000ed6 <__udivmoddi4+0x2b6>
 8000e96:	eba1 0109 	sub.w	r1, r1, r9
 8000e9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ea2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea6:	b292      	uxth	r2, r2
 8000ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eac:	4542      	cmp	r2, r8
 8000eae:	d229      	bcs.n	8000f04 <__udivmoddi4+0x2e4>
 8000eb0:	18ba      	adds	r2, r7, r2
 8000eb2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eb6:	d2c4      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000eb8:	4542      	cmp	r2, r8
 8000eba:	d2c2      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000ebc:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec0:	443a      	add	r2, r7
 8000ec2:	e7be      	b.n	8000e42 <__udivmoddi4+0x222>
 8000ec4:	45f0      	cmp	r8, lr
 8000ec6:	d29d      	bcs.n	8000e04 <__udivmoddi4+0x1e4>
 8000ec8:	ebbe 0302 	subs.w	r3, lr, r2
 8000ecc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed0:	3801      	subs	r0, #1
 8000ed2:	46e1      	mov	r9, ip
 8000ed4:	e796      	b.n	8000e04 <__udivmoddi4+0x1e4>
 8000ed6:	eba7 0909 	sub.w	r9, r7, r9
 8000eda:	4449      	add	r1, r9
 8000edc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee4:	fb09 f804 	mul.w	r8, r9, r4
 8000ee8:	e7db      	b.n	8000ea2 <__udivmoddi4+0x282>
 8000eea:	4673      	mov	r3, lr
 8000eec:	e77f      	b.n	8000dee <__udivmoddi4+0x1ce>
 8000eee:	4650      	mov	r0, sl
 8000ef0:	e766      	b.n	8000dc0 <__udivmoddi4+0x1a0>
 8000ef2:	4608      	mov	r0, r1
 8000ef4:	e6fd      	b.n	8000cf2 <__udivmoddi4+0xd2>
 8000ef6:	443b      	add	r3, r7
 8000ef8:	3a02      	subs	r2, #2
 8000efa:	e733      	b.n	8000d64 <__udivmoddi4+0x144>
 8000efc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f00:	443b      	add	r3, r7
 8000f02:	e71c      	b.n	8000d3e <__udivmoddi4+0x11e>
 8000f04:	4649      	mov	r1, r9
 8000f06:	e79c      	b.n	8000e42 <__udivmoddi4+0x222>
 8000f08:	eba1 0109 	sub.w	r1, r1, r9
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f12:	fb09 f804 	mul.w	r8, r9, r4
 8000f16:	e7c4      	b.n	8000ea2 <__udivmoddi4+0x282>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <initializeI2CMutexes>:
	[ROBOTTO_DEVICE_RIGHT_ENCODER] 	=	&i2c2_mutex,
	[ROBOTTO_DEVICE_IMU] 			=	&i2c1_mutex,
};

void initializeI2CMutexes()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	i2c1_mutex = xSemaphoreCreateMutex();
 8000f20:	2001      	movs	r0, #1
 8000f22:	f005 f83c 	bl	8005f9e <xQueueCreateMutex>
 8000f26:	4603      	mov	r3, r0
 8000f28:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <initializeI2CMutexes+0x20>)
 8000f2a:	6013      	str	r3, [r2, #0]
	i2c2_mutex = xSemaphoreCreateMutex();
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f005 f836 	bl	8005f9e <xQueueCreateMutex>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a02      	ldr	r2, [pc, #8]	@ (8000f40 <initializeI2CMutexes+0x24>)
 8000f36:	6013      	str	r3, [r2, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200000b4 	.word	0x200000b4
 8000f40:	200000b8 	.word	0x200000b8

08000f44 <ReadI2C>:

RobottoErrorCode ReadI2C(RobottoI2CDevice device, uint16_t device_address, uint16_t memory_address, uint8_t *data, uint16_t size)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	@ 0x28
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	460b      	mov	r3, r1
 8000f52:	81bb      	strh	r3, [r7, #12]
 8000f54:	4613      	mov	r3, r2
 8000f56:	817b      	strh	r3, [r7, #10]
	if(xSemaphoreTake(*device_mutex_mapping[device], MUTEX_BLOCK_TICKS) != pdTRUE)
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fcc <ReadI2C+0x88>)
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2102      	movs	r1, #2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f005 fa37 	bl	80063d8 <xQueueSemaphoreTake>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d001      	beq.n	8000f74 <ReadI2C+0x30>
	{
		return ROBOTTO_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e027      	b.n	8000fc4 <ReadI2C+0x80>
	}

	HAL_StatusTypeDef read_result = HAL_I2C_Mem_Read(device_hi2c_mapping[device], device_address << 1, memory_address, I2C_MEMADD_SIZE_8BIT, data, size, I2C_TIMEOUT);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4a16      	ldr	r2, [pc, #88]	@ (8000fd0 <ReadI2C+0x8c>)
 8000f78:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f7c:	89bb      	ldrh	r3, [r7, #12]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	b299      	uxth	r1, r3
 8000f82:	897a      	ldrh	r2, [r7, #10]
 8000f84:	2364      	movs	r3, #100	@ 0x64
 8000f86:	9302      	str	r3, [sp, #8]
 8000f88:	8c3b      	ldrh	r3, [r7, #32]
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	f001 fe57 	bl	8002c44 <HAL_I2C_Mem_Read>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75fb      	strb	r3, [r7, #23]

	if (xSemaphoreGive(*device_mutex_mapping[device]) != pdTRUE)
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fcc <ReadI2C+0x88>)
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	6818      	ldr	r0, [r3, #0]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	f005 f819 	bl	8005fe0 <xQueueGenericSend>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d001      	beq.n	8000fb8 <ReadI2C+0x74>
	{
		return ROBOTTO_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e005      	b.n	8000fc4 <ReadI2C+0x80>
	}

	if (HAL_OK != read_result)
 8000fb8:	7dfb      	ldrb	r3, [r7, #23]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <ReadI2C+0x7e>
	{
		return ROBOTTO_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e000      	b.n	8000fc4 <ReadI2C+0x80>
	}
	return ROBOTTO_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2000000c 	.word	0x2000000c
 8000fd0:	20000000 	.word	0x20000000

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd8:	f001 f9ec 	bl	80023b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fdc:	f000 f816 	bl	800100c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 8000fe0:	f009 fa18 	bl	800a414 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe4:	f000 f988 	bl	80012f8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000fe8:	f000 f8da 	bl	80011a0 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000fec:	f000 f87c 	bl	80010e8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ff0:	f000 f8a8 	bl	8001144 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	if (setupRobotto() != ROBOTTO_OK)
 8000ff4:	f000 fe52 	bl	8001c9c <setupRobotto>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <main+0x2e>
	{
		Error_Handler();
 8000ffe:	f000 fa09 	bl	8001414 <Error_Handler>
	}

	vTaskStartScheduler();
 8001002:	f006 f8fd 	bl	8007200 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001006:	bf00      	nop
 8001008:	e7fd      	b.n	8001006 <main+0x32>
	...

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b094      	sub	sp, #80	@ 0x50
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	2234      	movs	r2, #52	@ 0x34
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f00b f99c 	bl	800c358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <SystemClock_Config+0xd4>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	4a29      	ldr	r2, [pc, #164]	@ (80010e0 <SystemClock_Config+0xd4>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800103e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001040:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <SystemClock_Config+0xd4>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800104c:	2300      	movs	r3, #0
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <SystemClock_Config+0xd8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001058:	4a22      	ldr	r2, [pc, #136]	@ (80010e4 <SystemClock_Config+0xd8>)
 800105a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b20      	ldr	r3, [pc, #128]	@ (80010e4 <SystemClock_Config+0xd8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106c:	2302      	movs	r3, #2
 800106e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001070:	2301      	movs	r3, #1
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001074:	2310      	movs	r3, #16
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001078:	2302      	movs	r3, #2
 800107a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800107c:	2300      	movs	r3, #0
 800107e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001080:	2310      	movs	r3, #16
 8001082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001084:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001088:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800108a:	2304      	movs	r3, #4
 800108c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800108e:	2302      	movs	r3, #2
 8001090:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001092:	2302      	movs	r3, #2
 8001094:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	4618      	mov	r0, r3
 800109c:	f002 fdbc 	bl	8003c18 <HAL_RCC_OscConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010a6:	f000 f9b5 	bl	8001414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
 80010ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2302      	movs	r3, #2
 80010b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c0:	f107 0308 	add.w	r3, r7, #8
 80010c4:	2102      	movs	r1, #2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f002 fac4 	bl	8003654 <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010d2:	f000 f99f 	bl	8001414 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3750      	adds	r7, #80	@ 0x50
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010ee:	4a13      	ldr	r2, [pc, #76]	@ (800113c <MX_I2C1_Init+0x54>)
 80010f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x58>)
 80010f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001106:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800110a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <MX_I2C1_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <MX_I2C1_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001120:	2200      	movs	r2, #0
 8001122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001126:	f001 fc49 	bl	80029bc <HAL_I2C_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001130:	f000 f970 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200000bc 	.word	0x200000bc
 800113c:	40005400 	.word	0x40005400
 8001140:	000186a0 	.word	0x000186a0

08001144 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_I2C2_Init+0x50>)
 800114a:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <MX_I2C2_Init+0x54>)
 800114c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800114e:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001150:	4a12      	ldr	r2, [pc, #72]	@ (800119c <MX_I2C2_Init+0x58>)
 8001152:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001154:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <MX_I2C2_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001162:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001166:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <MX_I2C2_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001174:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_I2C2_Init+0x50>)
 800117c:	2200      	movs	r2, #0
 800117e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001180:	4804      	ldr	r0, [pc, #16]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001182:	f001 fc1b 	bl	80029bc <HAL_I2C_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800118c:	f000 f942 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000110 	.word	0x20000110
 8001198:	40005800 	.word	0x40005800
 800119c:	000186a0 	.word	0x000186a0

080011a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b096      	sub	sp, #88	@ 0x58
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
 80011d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2220      	movs	r2, #32
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f00b f8bd 	bl	800c358 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011de:	4b44      	ldr	r3, [pc, #272]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011e0:	4a44      	ldr	r2, [pc, #272]	@ (80012f4 <MX_TIM1_Init+0x154>)
 80011e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80011e4:	4b42      	ldr	r3, [pc, #264]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011e6:	2253      	movs	r2, #83	@ 0x53
 80011e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b41      	ldr	r3, [pc, #260]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 80011f0:	4b3f      	ldr	r3, [pc, #252]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011f2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80011f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b3d      	ldr	r3, [pc, #244]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011fe:	4b3c      	ldr	r3, [pc, #240]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001204:	4b3a      	ldr	r3, [pc, #232]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800120a:	4839      	ldr	r0, [pc, #228]	@ (80012f0 <MX_TIM1_Init+0x150>)
 800120c:	f002 ffa2 	bl	8004154 <HAL_TIM_Base_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001216:	f000 f8fd 	bl	8001414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800121a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001220:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001224:	4619      	mov	r1, r3
 8001226:	4832      	ldr	r0, [pc, #200]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001228:	f003 fb28 	bl	800487c <HAL_TIM_ConfigClockSource>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001232:	f000 f8ef 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001236:	482e      	ldr	r0, [pc, #184]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001238:	f003 f84c 	bl	80042d4 <HAL_TIM_PWM_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001242:	f000 f8e7 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800124e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001252:	4619      	mov	r1, r3
 8001254:	4826      	ldr	r0, [pc, #152]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001256:	f003 ff17 	bl	8005088 <HAL_TIMEx_MasterConfigSynchronization>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001260:	f000 f8d8 	bl	8001414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001264:	2360      	movs	r3, #96	@ 0x60
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001278:	2300      	movs	r3, #0
 800127a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800127c:	2300      	movs	r3, #0
 800127e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	2200      	movs	r2, #0
 8001286:	4619      	mov	r1, r3
 8001288:	4819      	ldr	r0, [pc, #100]	@ (80012f0 <MX_TIM1_Init+0x150>)
 800128a:	f003 fa35 	bl	80046f8 <HAL_TIM_PWM_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001294:	f000 f8be 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800129c:	2204      	movs	r2, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012a2:	f003 fa29 	bl	80046f8 <HAL_TIM_PWM_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80012ac:	f000 f8b2 	bl	8001414 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4807      	ldr	r0, [pc, #28]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012d4:	f003 ff54 	bl	8005180 <HAL_TIMEx_ConfigBreakDeadTime>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80012de:	f000 f899 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012e4:	f000 fddc 	bl	8001ea0 <HAL_TIM_MspPostInit>

}
 80012e8:	bf00      	nop
 80012ea:	3758      	adds	r7, #88	@ 0x58
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000164 	.word	0x20000164
 80012f4:	40010000 	.word	0x40010000

080012f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b34      	ldr	r3, [pc, #208]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a33      	ldr	r2, [pc, #204]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b31      	ldr	r3, [pc, #196]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b2d      	ldr	r3, [pc, #180]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a2c      	ldr	r2, [pc, #176]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b2a      	ldr	r3, [pc, #168]	@ (80013e4 <MX_GPIO_Init+0xec>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b26      	ldr	r3, [pc, #152]	@ (80013e4 <MX_GPIO_Init+0xec>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134e:	4a25      	ldr	r2, [pc, #148]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	6313      	str	r3, [r2, #48]	@ 0x30
 8001356:	4b23      	ldr	r3, [pc, #140]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	210f      	movs	r1, #15
 8001366:	4820      	ldr	r0, [pc, #128]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 8001368:	f001 fadc 	bl	8002924 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	2120      	movs	r1, #32
 8001370:	481e      	ldr	r0, [pc, #120]	@ (80013ec <MX_GPIO_Init+0xf4>)
 8001372:	f001 fad7 	bl	8002924 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800137a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800137c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	4619      	mov	r1, r3
 800138c:	4816      	ldr	r0, [pc, #88]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 800138e:	f001 f935 	bl	80025fc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_L_UP_Pin MOTOR_L_DOWN_Pin MOTOR_R_UP_Pin MOTOR_R_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin;
 8001392:	230f      	movs	r3, #15
 8001394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	4619      	mov	r1, r3
 80013a8:	480f      	ldr	r0, [pc, #60]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 80013aa:	f001 f927 	bl	80025fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ae:	2320      	movs	r3, #32
 80013b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4619      	mov	r1, r3
 80013c4:	4809      	ldr	r0, [pc, #36]	@ (80013ec <MX_GPIO_Init+0xf4>)
 80013c6:	f001 f919 	bl	80025fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2106      	movs	r1, #6
 80013ce:	2028      	movs	r0, #40	@ 0x28
 80013d0:	f001 f8ea 	bl	80025a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013d4:	2028      	movs	r0, #40	@ 0x28
 80013d6:	f001 f903 	bl	80025e0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013da:	bf00      	nop
 80013dc:	3720      	adds	r7, #32
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40020800 	.word	0x40020800
 80013ec:	40020000 	.word	0x40020000

080013f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001402:	f000 fff9 	bl	80023f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40001400 	.word	0x40001400

08001414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <Error_Handler+0x8>

08001420 <motionPlanningStatusInit>:

#define TEST_SPEED 6.28
#define MAX_ESTIMATED_POSE_DELAY 50

ActivityStatus motionPlanningStatusInit()
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af00      	add	r7, sp, #0
	RobottoPose estimated_pose;
	if (pdTRUE != xQueuePeek(robotto_pose_queue_handle, &estimated_pose, 0))
 8001426:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <motionPlanningStatusInit+0x54>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f107 0110 	add.w	r1, r7, #16
 800142e:	2200      	movs	r2, #0
 8001430:	4618      	mov	r0, r3
 8001432:	f005 f8dd 	bl	80065f0 <xQueuePeek>
 8001436:	4603      	mov	r3, r0
 8001438:	2b01      	cmp	r3, #1
 800143a:	d016      	beq.n	800146a <motionPlanningStatusInit+0x4a>
	{
		WheelSpeedSetPoint speed_set_point = {0};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
		xQueueSend(wheels_speed_set_points_queue_handle, &speed_set_point, 0);
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <motionPlanningStatusInit+0x58>)
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	1d39      	adds	r1, r7, #4
 800144c:	2300      	movs	r3, #0
 800144e:	2200      	movs	r2, #0
 8001450:	f004 fdc6 	bl	8005fe0 <xQueueGenericSend>

		last_error = "Initializing... waiting for pose estimation.";
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <motionPlanningStatusInit+0x5c>)
 8001456:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <motionPlanningStatusInit+0x60>)
 8001458:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <motionPlanningStatusInit+0x5c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4619      	mov	r1, r3
 8001460:	4808      	ldr	r0, [pc, #32]	@ (8001484 <motionPlanningStatusInit+0x64>)
 8001462:	f00a fee5 	bl	800c230 <SEGGER_SYSVIEW_WarnfTarget>
		return ACTIVITY_STATUS_INIT;
 8001466:	2300      	movs	r3, #0
 8001468:	e000      	b.n	800146c <motionPlanningStatusInit+0x4c>
	}
	return ACTIVITY_STATUS_RUNNING;
 800146a:	2301      	movs	r3, #1
}
 800146c:	4618      	mov	r0, r3
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	2000020c 	.word	0x2000020c
 8001478:	20000204 	.word	0x20000204
 800147c:	200001ac 	.word	0x200001ac
 8001480:	0800d038 	.word	0x0800d038
 8001484:	0800d068 	.word	0x0800d068

08001488 <motionPlanningStatusRunning>:

ActivityStatus motionPlanningStatusRunning()
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
	uint8_t behavior = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	77fb      	strb	r3, [r7, #31]
	xQueuePeek(behavior_queue_handle, &behavior, 0);
 8001492:	4b31      	ldr	r3, [pc, #196]	@ (8001558 <motionPlanningStatusRunning+0xd0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f107 011f 	add.w	r1, r7, #31
 800149a:	2200      	movs	r2, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f005 f8a7 	bl	80065f0 <xQueuePeek>
	RobottoPose estimated_pose;
	if (pdTRUE != xQueuePeek(robotto_pose_queue_handle, &estimated_pose, 0) || (xTaskGetTickCount() - estimated_pose.timestamp) > MAX_ESTIMATED_POSE_DELAY)
 80014a2:	4b2e      	ldr	r3, [pc, #184]	@ (800155c <motionPlanningStatusRunning+0xd4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f107 010c 	add.w	r1, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f005 f89f 	bl	80065f0 <xQueuePeek>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d106      	bne.n	80014c6 <motionPlanningStatusRunning+0x3e>
 80014b8:	f006 f822 	bl	8007500 <xTaskGetTickCount>
 80014bc:	4602      	mov	r2, r0
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b32      	cmp	r3, #50	@ 0x32
 80014c4:	d904      	bls.n	80014d0 <motionPlanningStatusRunning+0x48>
	{
		last_error = "Missing updates from pose estimation. Cannot compute motion planning";
 80014c6:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <motionPlanningStatusRunning+0xd8>)
 80014c8:	4a26      	ldr	r2, [pc, #152]	@ (8001564 <motionPlanningStatusRunning+0xdc>)
 80014ca:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80014cc:	2302      	movs	r3, #2
 80014ce:	e03e      	b.n	800154e <motionPlanningStatusRunning+0xc6>
	}

	// max speed ~= 20rad/s
	WheelSpeedSetPoint speed_set_point = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
	if (behavior == 1)
 80014da:	7ffb      	ldrb	r3, [r7, #31]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d106      	bne.n	80014ee <motionPlanningStatusRunning+0x66>
	{
		speed_set_point.active = true;
 80014e0:	2301      	movs	r3, #1
 80014e2:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = TEST_SPEED;
 80014e4:	4b20      	ldr	r3, [pc, #128]	@ (8001568 <motionPlanningStatusRunning+0xe0>)
 80014e6:	603b      	str	r3, [r7, #0]
		speed_set_point.right = TEST_SPEED;
 80014e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001568 <motionPlanningStatusRunning+0xe0>)
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	e01b      	b.n	8001526 <motionPlanningStatusRunning+0x9e>
	}
	else if (behavior == 2)
 80014ee:	7ffb      	ldrb	r3, [r7, #31]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d106      	bne.n	8001502 <motionPlanningStatusRunning+0x7a>
	{
		speed_set_point.active = true;
 80014f4:	2301      	movs	r3, #1
 80014f6:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = TEST_SPEED;
 80014f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <motionPlanningStatusRunning+0xe0>)
 80014fa:	603b      	str	r3, [r7, #0]
		speed_set_point.right = -TEST_SPEED;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <motionPlanningStatusRunning+0xe4>)
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	e011      	b.n	8001526 <motionPlanningStatusRunning+0x9e>
	}
	else if (behavior == 3)
 8001502:	7ffb      	ldrb	r3, [r7, #31]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d106      	bne.n	8001516 <motionPlanningStatusRunning+0x8e>
	{
		speed_set_point.active = true;
 8001508:	2301      	movs	r3, #1
 800150a:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = -TEST_SPEED;
 800150c:	4b17      	ldr	r3, [pc, #92]	@ (800156c <motionPlanningStatusRunning+0xe4>)
 800150e:	603b      	str	r3, [r7, #0]
		speed_set_point.right = TEST_SPEED;
 8001510:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <motionPlanningStatusRunning+0xe0>)
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	e007      	b.n	8001526 <motionPlanningStatusRunning+0x9e>
	}
	else
	{
		speed_set_point.active = false;
 8001516:	2300      	movs	r3, #0
 8001518:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = 0;
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	603b      	str	r3, [r7, #0]
		speed_set_point.right = 0;
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
	}

	if (xQueueSend(wheels_speed_set_points_queue_handle, &speed_set_point, 0) != pdPASS)
 8001526:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <motionPlanningStatusRunning+0xe8>)
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	4639      	mov	r1, r7
 800152c:	2300      	movs	r3, #0
 800152e:	2200      	movs	r2, #0
 8001530:	f004 fd56 	bl	8005fe0 <xQueueGenericSend>
 8001534:	4603      	mov	r3, r0
 8001536:	2b01      	cmp	r3, #1
 8001538:	d008      	beq.n	800154c <motionPlanningStatusRunning+0xc4>
	{
		last_error = "wheels_speed_set_points_queue_handle IS FULL";
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <motionPlanningStatusRunning+0xd8>)
 800153c:	4a0d      	ldr	r2, [pc, #52]	@ (8001574 <motionPlanningStatusRunning+0xec>)
 800153e:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8001540:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <motionPlanningStatusRunning+0xd8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	480c      	ldr	r0, [pc, #48]	@ (8001578 <motionPlanningStatusRunning+0xf0>)
 8001548:	f00a fe72 	bl	800c230 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 800154c:	2301      	movs	r3, #1
}
 800154e:	4618      	mov	r0, r3
 8001550:	3720      	adds	r7, #32
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000200 	.word	0x20000200
 800155c:	2000020c 	.word	0x2000020c
 8001560:	200001ac 	.word	0x200001ac
 8001564:	0800d06c 	.word	0x0800d06c
 8001568:	40c8f5c3 	.word	0x40c8f5c3
 800156c:	c0c8f5c3 	.word	0xc0c8f5c3
 8001570:	20000204 	.word	0x20000204
 8001574:	0800d0b4 	.word	0x0800d0b4
 8001578:	0800d068 	.word	0x0800d068

0800157c <runMotionPlanningStateMachine>:



void runMotionPlanningStateMachine()
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 8001580:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <runMotionPlanningStateMachine+0x40>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d106      	bne.n	8001596 <runMotionPlanningStateMachine+0x1a>
	{
		activity_status = motionPlanningStatusInit();
 8001588:	f7ff ff4a 	bl	8001420 <motionPlanningStatusInit>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <runMotionPlanningStateMachine+0x40>)
 8001592:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}


}
 8001594:	e010      	b.n	80015b8 <runMotionPlanningStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <runMotionPlanningStateMachine+0x40>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d106      	bne.n	80015ac <runMotionPlanningStateMachine+0x30>
		activity_status = motionPlanningStatusRunning();
 800159e:	f7ff ff73 	bl	8001488 <motionPlanningStatusRunning>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <runMotionPlanningStateMachine+0x40>)
 80015a8:	701a      	strb	r2, [r3, #0]
}
 80015aa:	e005      	b.n	80015b8 <runMotionPlanningStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 80015ac:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <runMotionPlanningStateMachine+0x44>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
 80015b2:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <runMotionPlanningStateMachine+0x48>)
 80015b4:	f00a fe50 	bl	800c258 <SEGGER_SYSVIEW_ErrorfTarget>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	200001b0 	.word	0x200001b0
 80015c0:	200001ac 	.word	0x200001ac
 80015c4:	0800d068 	.word	0x0800d068

080015c8 <removeBias>:
#define MEASURES_FOR_BIAS_ESTIMATION 100

#define DECIMALS 100000

void removeBias(ImuData* data)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	data->acc_x -= imu_bias.acc_x;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <removeBias+0x98>)
 80015d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80015dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	edc3 7a01 	vstr	s15, [r3, #4]
	data->acc_y -= imu_bias.acc_y;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	ed93 7a02 	vldr	s14, [r3, #8]
 80015ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <removeBias+0x98>)
 80015ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80015f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	edc3 7a02 	vstr	s15, [r3, #8]
	data->acc_z -= imu_bias.acc_z;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	ed93 7a03 	vldr	s14, [r3, #12]
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <removeBias+0x98>)
 8001604:	edd3 7a03 	vldr	s15, [r3, #12]
 8001608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	edc3 7a03 	vstr	s15, [r3, #12]

	data->gyro_x -= imu_bias.gyro_x;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	ed93 7a04 	vldr	s14, [r3, #16]
 8001618:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <removeBias+0x98>)
 800161a:	edd3 7a04 	vldr	s15, [r3, #16]
 800161e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	edc3 7a04 	vstr	s15, [r3, #16]
	data->gyro_y -= imu_bias.gyro_y;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	ed93 7a05 	vldr	s14, [r3, #20]
 800162e:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <removeBias+0x98>)
 8001630:	edd3 7a05 	vldr	s15, [r3, #20]
 8001634:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	edc3 7a05 	vstr	s15, [r3, #20]
	data->gyro_z -= imu_bias.gyro_z;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	ed93 7a06 	vldr	s14, [r3, #24]
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <removeBias+0x98>)
 8001646:	edd3 7a06 	vldr	s15, [r3, #24]
 800164a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	200001b8 	.word	0x200001b8

08001664 <addMeasureToBias>:


void addMeasureToBias(ImuData* imu_bias, unsigned int counter, const ImuData* current_reading)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
	imu_bias->acc_x = (imu_bias->acc_x*counter + current_reading->acc_x)/(counter+1);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	ed93 7a01 	vldr	s14, [r3, #4]
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	ee07 3a90 	vmov	s15, r3
 800167c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001680:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	edd3 7a01 	vldr	s15, [r3, #4]
 800168a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	3301      	adds	r3, #1
 8001692:	ee07 3a90 	vmov	s15, r3
 8001696:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800169a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	edc3 7a01 	vstr	s15, [r3, #4]
	imu_bias->acc_y = (imu_bias->acc_y*counter + current_reading->acc_y)/(counter+1);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80016be:	ee77 6a27 	vadd.f32	s13, s14, s15
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	3301      	adds	r3, #1
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	edc3 7a02 	vstr	s15, [r3, #8]
	imu_bias->acc_z = (imu_bias->acc_z*counter + current_reading->acc_z)/(counter+1);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	ed93 7a03 	vldr	s14, [r3, #12]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80016f2:	ee77 6a27 	vadd.f32	s13, s14, s15
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	3301      	adds	r3, #1
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001702:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	edc3 7a03 	vstr	s15, [r3, #12]

	imu_bias->gyro_x = (imu_bias->gyro_x*counter + current_reading->gyro_x)/(counter+1);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	ee07 3a90 	vmov	s15, r3
 8001718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800171c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	edd3 7a04 	vldr	s15, [r3, #16]
 8001726:	ee77 6a27 	vadd.f32	s13, s14, s15
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	3301      	adds	r3, #1
 800172e:	ee07 3a90 	vmov	s15, r3
 8001732:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	edc3 7a04 	vstr	s15, [r3, #16]
	imu_bias->gyro_y = (imu_bias->gyro_y*counter + current_reading->gyro_y)/(counter+1);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	ed93 7a05 	vldr	s14, [r3, #20]
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	ee07 3a90 	vmov	s15, r3
 800174c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001750:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	edd3 7a05 	vldr	s15, [r3, #20]
 800175a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3301      	adds	r3, #1
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800176a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	edc3 7a05 	vstr	s15, [r3, #20]
	imu_bias->gyro_z = (imu_bias->gyro_z*counter + current_reading->gyro_z)/(counter+1);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	ed93 7a06 	vldr	s14, [r3, #24]
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001784:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	edd3 7a06 	vldr	s15, [r3, #24]
 800178e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	3301      	adds	r3, #1
 8001796:	ee07 3a90 	vmov	s15, r3
 800179a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800179e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	edc3 7a06 	vstr	s15, [r3, #24]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <poseEstimationStatusInit>:


ActivityStatus poseEstimationStatusInit()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	@ 0x28
 80017b8:	af00      	add	r7, sp, #0
	static unsigned int counter = 0;
	++counter;
 80017ba:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <poseEstimationStatusInit+0x8c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001840 <poseEstimationStatusInit+0x8c>)
 80017c2:	6013      	str	r3, [r2, #0]
	if (counter <= MEASURES_FOR_BIAS_ESTIMATION)
 80017c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <poseEstimationStatusInit+0x8c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b64      	cmp	r3, #100	@ 0x64
 80017ca:	d81d      	bhi.n	8001808 <poseEstimationStatusInit+0x54>
	{
		ImuData current_reading = {0};
 80017cc:	463b      	mov	r3, r7
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
 80017da:	615a      	str	r2, [r3, #20]
 80017dc:	619a      	str	r2, [r3, #24]
		if(ROBOTTO_OK != readIMUData(&current_reading))
 80017de:	463b      	mov	r3, r7
 80017e0:	4618      	mov	r0, r3
 80017e2:	f004 f889 	bl	80058f8 <readIMUData>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d004      	beq.n	80017f6 <poseEstimationStatusInit+0x42>
		{
			last_error = "Error while reading IMU data";
 80017ec:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <poseEstimationStatusInit+0x90>)
 80017ee:	4a16      	ldr	r2, [pc, #88]	@ (8001848 <poseEstimationStatusInit+0x94>)
 80017f0:	601a      	str	r2, [r3, #0]
			return ACTIVITY_STATUS_ERROR;
 80017f2:	2302      	movs	r3, #2
 80017f4:	e01f      	b.n	8001836 <poseEstimationStatusInit+0x82>
		}
		addMeasureToBias(&imu_bias, counter, &current_reading);
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <poseEstimationStatusInit+0x8c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	463a      	mov	r2, r7
 80017fc:	4619      	mov	r1, r3
 80017fe:	4813      	ldr	r0, [pc, #76]	@ (800184c <poseEstimationStatusInit+0x98>)
 8001800:	f7ff ff30 	bl	8001664 <addMeasureToBias>

		return ACTIVITY_STATUS_INIT;
 8001804:	2300      	movs	r3, #0
 8001806:	e016      	b.n	8001836 <poseEstimationStatusInit+0x82>
	}

	WheelsMovementUpdate wheels_movement_update;
	if (pdPASS != xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 8001808:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <poseEstimationStatusInit+0x9c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f107 011c 	add.w	r1, r7, #28
 8001810:	2200      	movs	r2, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f004 fcf2 	bl	80061fc <xQueueReceive>
 8001818:	4603      	mov	r3, r0
 800181a:	2b01      	cmp	r3, #1
 800181c:	d00a      	beq.n	8001834 <poseEstimationStatusInit+0x80>
	{
		last_error = "Initializing... waiting for wheel status";
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <poseEstimationStatusInit+0x90>)
 8001820:	4a0c      	ldr	r2, [pc, #48]	@ (8001854 <poseEstimationStatusInit+0xa0>)
 8001822:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8001824:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <poseEstimationStatusInit+0x90>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	480b      	ldr	r0, [pc, #44]	@ (8001858 <poseEstimationStatusInit+0xa4>)
 800182c:	f00a fd00 	bl	800c230 <SEGGER_SYSVIEW_WarnfTarget>
		return ACTIVITY_STATUS_INIT;
 8001830:	2300      	movs	r3, #0
 8001832:	e000      	b.n	8001836 <poseEstimationStatusInit+0x82>
	}
	return ACTIVITY_STATUS_RUNNING;
 8001834:	2301      	movs	r3, #1

}
 8001836:	4618      	mov	r0, r3
 8001838:	3728      	adds	r7, #40	@ 0x28
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200001d4 	.word	0x200001d4
 8001844:	200001b4 	.word	0x200001b4
 8001848:	0800d0e4 	.word	0x0800d0e4
 800184c:	200001b8 	.word	0x200001b8
 8001850:	20000208 	.word	0x20000208
 8001854:	0800d104 	.word	0x0800d104
 8001858:	0800d130 	.word	0x0800d130

0800185c <poseEstimationStatusRunning>:


ActivityStatus poseEstimationStatusRunning()
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	@ 0x30
 8001860:	af02      	add	r7, sp, #8
	ImuData imu_data = {0};
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
 8001872:	615a      	str	r2, [r3, #20]
 8001874:	619a      	str	r2, [r3, #24]
	if(ROBOTTO_OK != readIMUData(&imu_data))
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4618      	mov	r0, r3
 800187c:	f004 f83c 	bl	80058f8 <readIMUData>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d004      	beq.n	8001890 <poseEstimationStatusRunning+0x34>
	{
		last_error = "Impossible to read IMU data";
 8001886:	4b31      	ldr	r3, [pc, #196]	@ (800194c <poseEstimationStatusRunning+0xf0>)
 8001888:	4a31      	ldr	r2, [pc, #196]	@ (8001950 <poseEstimationStatusRunning+0xf4>)
 800188a:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800188c:	2302      	movs	r3, #2
 800188e:	e058      	b.n	8001942 <poseEstimationStatusRunning+0xe6>
	}
	removeBias(&imu_data);
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fe97 	bl	80015c8 <removeBias>


	if(0 == uxQueueMessagesWaiting(wheels_status_queue_handle))
 800189a:	4b2e      	ldr	r3, [pc, #184]	@ (8001954 <poseEstimationStatusRunning+0xf8>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f004 ff98 	bl	80067d4 <uxQueueMessagesWaiting>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10b      	bne.n	80018c2 <poseEstimationStatusRunning+0x66>
	{
		last_error = "No wheels encoders data available";
 80018aa:	4b28      	ldr	r3, [pc, #160]	@ (800194c <poseEstimationStatusRunning+0xf0>)
 80018ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001958 <poseEstimationStatusRunning+0xfc>)
 80018ae:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80018b0:	2302      	movs	r3, #2
 80018b2:	e046      	b.n	8001942 <poseEstimationStatusRunning+0xe6>

	static RobottoPose estimated_pose = {0};
	WheelsMovementUpdate wheels_movement_update;
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
	{
		updateOdometry(&wheels_movement_update, &imu_data, &estimated_pose);
 80018b4:	f107 010c 	add.w	r1, r7, #12
 80018b8:	463b      	mov	r3, r7
 80018ba:	4a28      	ldr	r2, [pc, #160]	@ (800195c <poseEstimationStatusRunning+0x100>)
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 fcc7 	bl	8005250 <updateOdometry>
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 80018c2:	4b24      	ldr	r3, [pc, #144]	@ (8001954 <poseEstimationStatusRunning+0xf8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4639      	mov	r1, r7
 80018c8:	2200      	movs	r2, #0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f004 fc96 	bl	80061fc <xQueueReceive>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d0ee      	beq.n	80018b4 <poseEstimationStatusRunning+0x58>
	}
	estimated_pose.timestamp = xTaskGetTickCount();
 80018d6:	f005 fe13 	bl	8007500 <xTaskGetTickCount>
 80018da:	4603      	mov	r3, r0
 80018dc:	4a1f      	ldr	r2, [pc, #124]	@ (800195c <poseEstimationStatusRunning+0x100>)
 80018de:	6013      	str	r3, [r2, #0]

    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <poseEstimationStatusRunning+0x100>)
 80018e2:	681a      	ldr	r2, [r3, #0]
    		estimated_pose.timestamp,
			(int)(DECIMALS*estimated_pose.x),
 80018e4:	4b1d      	ldr	r3, [pc, #116]	@ (800195c <poseEstimationStatusRunning+0x100>)
 80018e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80018ea:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001960 <poseEstimationStatusRunning+0x104>
 80018ee:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 80018f2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
			(int)(DECIMALS*estimated_pose.y),
 80018f6:	4b19      	ldr	r3, [pc, #100]	@ (800195c <poseEstimationStatusRunning+0x100>)
 80018f8:	edd3 7a02 	vldr	s15, [r3, #8]
 80018fc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001960 <poseEstimationStatusRunning+0x104>
 8001900:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 8001904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001908:	ee17 1a90 	vmov	r1, s15
			(int)(DECIMALS*estimated_pose.theta));
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <poseEstimationStatusRunning+0x100>)
 800190e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001912:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001960 <poseEstimationStatusRunning+0x104>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 800191a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191e:	ee17 3a90 	vmov	r3, s15
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	9100      	str	r1, [sp, #0]
 8001926:	ee16 3a90 	vmov	r3, s13
 800192a:	490e      	ldr	r1, [pc, #56]	@ (8001964 <poseEstimationStatusRunning+0x108>)
 800192c:	2000      	movs	r0, #0
 800192e:	f008 fd4b 	bl	800a3c8 <SEGGER_RTT_printf>
	xQueueOverwrite(robotto_pose_queue_handle, &estimated_pose);
 8001932:	4b0d      	ldr	r3, [pc, #52]	@ (8001968 <poseEstimationStatusRunning+0x10c>)
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	2302      	movs	r3, #2
 8001938:	2200      	movs	r2, #0
 800193a:	4908      	ldr	r1, [pc, #32]	@ (800195c <poseEstimationStatusRunning+0x100>)
 800193c:	f004 fb50 	bl	8005fe0 <xQueueGenericSend>

	return ACTIVITY_STATUS_RUNNING;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	3728      	adds	r7, #40	@ 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200001b4 	.word	0x200001b4
 8001950:	0800d134 	.word	0x0800d134
 8001954:	20000208 	.word	0x20000208
 8001958:	0800d150 	.word	0x0800d150
 800195c:	200001d8 	.word	0x200001d8
 8001960:	47c35000 	.word	0x47c35000
 8001964:	0800d174 	.word	0x0800d174
 8001968:	2000020c 	.word	0x2000020c

0800196c <runPoseEstimationStateMachine>:

void runPoseEstimationStateMachine()
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 8001970:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <runPoseEstimationStateMachine+0x40>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d106      	bne.n	8001986 <runPoseEstimationStateMachine+0x1a>
	{
		activity_status = poseEstimationStatusInit();
 8001978:	f7ff ff1c 	bl	80017b4 <poseEstimationStatusInit>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <runPoseEstimationStateMachine+0x40>)
 8001982:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}


}
 8001984:	e010      	b.n	80019a8 <runPoseEstimationStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <runPoseEstimationStateMachine+0x40>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d106      	bne.n	800199c <runPoseEstimationStateMachine+0x30>
		activity_status = poseEstimationStatusRunning();
 800198e:	f7ff ff65 	bl	800185c <poseEstimationStatusRunning>
 8001992:	4603      	mov	r3, r0
 8001994:	461a      	mov	r2, r3
 8001996:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <runPoseEstimationStateMachine+0x40>)
 8001998:	701a      	strb	r2, [r3, #0]
}
 800199a:	e005      	b.n	80019a8 <runPoseEstimationStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 800199c:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <runPoseEstimationStateMachine+0x44>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4804      	ldr	r0, [pc, #16]	@ (80019b4 <runPoseEstimationStateMachine+0x48>)
 80019a4:	f00a fc58 	bl	800c258 <SEGGER_SYSVIEW_ErrorfTarget>
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200001e8 	.word	0x200001e8
 80019b0:	200001b4 	.word	0x200001b4
 80019b4:	0800d130 	.word	0x0800d130

080019b8 <HAL_GPIO_EXTI_Callback>:
// From Pose Estimation to Motion Planning
QueueHandle_t robotto_pose_queue_handle = NULL;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019c8:	d125      	bne.n	8001a16 <HAL_GPIO_EXTI_Callback+0x5e>
    {
        static uint32_t last = 0;
        uint32_t now = xTaskGetTickCountFromISR();
 80019ca:	f005 fdab 	bl	8007524 <xTaskGetTickCountFromISR>
 80019ce:	60f8      	str	r0, [r7, #12]

        // 50 ms debounce
        if ((now - last) > pdMS_TO_TICKS(50))
 80019d0:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0x68>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b32      	cmp	r3, #50	@ 0x32
 80019da:	d919      	bls.n	8001a10 <HAL_GPIO_EXTI_Callback+0x58>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80019dc:	2300      	movs	r3, #0
 80019de:	60bb      	str	r3, [r7, #8]

            vTaskNotifyGiveFromISR(buttonTaskHandle, &xHigherPriorityTaskWoken);
 80019e0:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f107 0208 	add.w	r2, r7, #8
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f006 fcaa 	bl	8008344 <vTaskGenericNotifyGiveFromISR>

            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d00a      	beq.n	8001a0c <HAL_GPIO_EXTI_Callback+0x54>
 80019f6:	f00a f8bb 	bl	800bb70 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_GPIO_EXTI_Callback+0x70>)
 80019fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	f3bf 8f4f 	dsb	sy
 8001a06:	f3bf 8f6f 	isb	sy
 8001a0a:	e001      	b.n	8001a10 <HAL_GPIO_EXTI_Callback+0x58>
 8001a0c:	f00a f894 	bl	800bb38 <SEGGER_SYSVIEW_RecordExitISR>
        }

        last = now;
 8001a10:	4a03      	ldr	r2, [pc, #12]	@ (8001a20 <HAL_GPIO_EXTI_Callback+0x68>)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6013      	str	r3, [r2, #0]
    }
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000210 	.word	0x20000210
 8001a24:	200001f8 	.word	0x200001f8
 8001a28:	e000ed04 	.word	0xe000ed04

08001a2c <ledBlinkTask>:


void ledBlinkTask(void *argument) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 8001a34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a38:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 8001a3a:	f005 fd61 	bl	8007500 <xTaskGetTickCount>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a42:	2120      	movs	r1, #32
 8001a44:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <ledBlinkTask+0x30>)
 8001a46:	f000 ff86 	bl	8002956 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 8001a4a:	f107 0308 	add.w	r3, r7, #8
 8001a4e:	68f9      	ldr	r1, [r7, #12]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f005 fae7 	bl	8007024 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a56:	bf00      	nop
 8001a58:	e7f3      	b.n	8001a42 <ledBlinkTask+0x16>
 8001a5a:	bf00      	nop
 8001a5c:	40020000 	.word	0x40020000

08001a60 <buttonTask>:
	}
}

void buttonTask(void *argument) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
    for (;;)
    {
    	static uint8_t behavior = 0;
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001a68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f006 fbea 	bl	8008248 <ulTaskGenericNotifyTake>

        ++behavior;
 8001a74:	4b0d      	ldr	r3, [pc, #52]	@ (8001aac <buttonTask+0x4c>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001aac <buttonTask+0x4c>)
 8001a7e:	701a      	strb	r2, [r3, #0]
        if (behavior > 3)
 8001a80:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <buttonTask+0x4c>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d902      	bls.n	8001a8e <buttonTask+0x2e>
        {
        	behavior = 0;
 8001a88:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <buttonTask+0x4c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
        }
        if(xQueueOverwrite(behavior_queue_handle, &behavior)  != pdPASS)
 8001a8e:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <buttonTask+0x50>)
 8001a90:	6818      	ldr	r0, [r3, #0]
 8001a92:	2302      	movs	r3, #2
 8001a94:	2200      	movs	r2, #0
 8001a96:	4905      	ldr	r1, [pc, #20]	@ (8001aac <buttonTask+0x4c>)
 8001a98:	f004 faa2 	bl	8005fe0 <xQueueGenericSend>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d0e2      	beq.n	8001a68 <buttonTask+0x8>
        {
            SEGGER_RTT_printf(0, "buttonTask. ERROR\n");
 8001aa2:	4904      	ldr	r1, [pc, #16]	@ (8001ab4 <buttonTask+0x54>)
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f008 fc8f 	bl	800a3c8 <SEGGER_RTT_printf>
    {
 8001aaa:	e7dd      	b.n	8001a68 <buttonTask+0x8>
 8001aac:	20000214 	.word	0x20000214
 8001ab0:	20000200 	.word	0x20000200
 8001ab4:	0800d190 	.word	0x0800d190

08001ab8 <motionPlanningTask>:
        }
    }
}

void motionPlanningTask(void *argument)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 8001ac0:	2332      	movs	r3, #50	@ 0x32
 8001ac2:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001ac4:	f005 fd1c 	bl	8007500 <xTaskGetTickCount>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	60bb      	str	r3, [r7, #8]
	for (;;) {
		runMotionPlanningStateMachine();
 8001acc:	f7ff fd56 	bl	800157c <runMotionPlanningStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001ad0:	f107 0308 	add.w	r3, r7, #8
 8001ad4:	68f9      	ldr	r1, [r7, #12]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f005 faa4 	bl	8007024 <xTaskDelayUntil>
		runMotionPlanningStateMachine();
 8001adc:	bf00      	nop
 8001ade:	e7f5      	b.n	8001acc <motionPlanningTask+0x14>

08001ae0 <wheelsControlTask>:
	}
}


void wheelsControlTask(void *argument)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(WHEELS_CONTROL_PERIOD_MS);
 8001ae8:	230a      	movs	r3, #10
 8001aea:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001aec:	f005 fd08 	bl	8007500 <xTaskGetTickCount>
 8001af0:	4603      	mov	r3, r0
 8001af2:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runWheelsControlStateMachine();
 8001af4:	f000 fbfa 	bl	80022ec <runWheelsControlStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001af8:	f107 0308 	add.w	r3, r7, #8
 8001afc:	68f9      	ldr	r1, [r7, #12]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f005 fa90 	bl	8007024 <xTaskDelayUntil>
		runWheelsControlStateMachine();
 8001b04:	bf00      	nop
 8001b06:	e7f5      	b.n	8001af4 <wheelsControlTask+0x14>

08001b08 <poseEstimationTask>:
	}
}

void poseEstimationTask(void *argument)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(POSE_ESTIMATION_PERIOD_MS);
 8001b10:	2314      	movs	r3, #20
 8001b12:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001b14:	f005 fcf4 	bl	8007500 <xTaskGetTickCount>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runPoseEstimationStateMachine();
 8001b1c:	f7ff ff26 	bl	800196c <runPoseEstimationStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001b20:	f107 0308 	add.w	r3, r7, #8
 8001b24:	68f9      	ldr	r1, [r7, #12]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f005 fa7c 	bl	8007024 <xTaskDelayUntil>
		runPoseEstimationStateMachine();
 8001b2c:	bf00      	nop
 8001b2e:	e7f5      	b.n	8001b1c <poseEstimationTask+0x14>

08001b30 <createQueues>:
	}
}

RobottoErrorCode createQueues()
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	behavior_queue_handle = xQueueCreate(1, sizeof(uint8_t));
 8001b34:	2200      	movs	r2, #0
 8001b36:	2101      	movs	r1, #1
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f004 f997 	bl	8005e6c <xQueueGenericCreate>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a1a      	ldr	r2, [pc, #104]	@ (8001bac <createQueues+0x7c>)
 8001b42:	6013      	str	r3, [r2, #0]
	if (behavior_queue_handle == NULL)
 8001b44:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <createQueues+0x7c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <createQueues+0x20>
	{
		return ROBOTTO_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e02a      	b.n	8001ba6 <createQueues+0x76>
	}

	wheels_speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 8001b50:	2200      	movs	r2, #0
 8001b52:	210c      	movs	r1, #12
 8001b54:	2001      	movs	r0, #1
 8001b56:	f004 f989 	bl	8005e6c <xQueueGenericCreate>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4a14      	ldr	r2, [pc, #80]	@ (8001bb0 <createQueues+0x80>)
 8001b5e:	6013      	str	r3, [r2, #0]
	if (wheels_speed_set_points_queue_handle == NULL)
 8001b60:	4b13      	ldr	r3, [pc, #76]	@ (8001bb0 <createQueues+0x80>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <createQueues+0x3c>
	{
		return ROBOTTO_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e01c      	b.n	8001ba6 <createQueues+0x76>
	}

	wheels_status_queue_handle = xQueueCreate(5, sizeof(WheelsMovementUpdate));
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	210c      	movs	r1, #12
 8001b70:	2005      	movs	r0, #5
 8001b72:	f004 f97b 	bl	8005e6c <xQueueGenericCreate>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb4 <createQueues+0x84>)
 8001b7a:	6013      	str	r3, [r2, #0]
	if (wheels_status_queue_handle == NULL)
 8001b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <createQueues+0x84>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <createQueues+0x58>
	{
		return ROBOTTO_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e00e      	b.n	8001ba6 <createQueues+0x76>
	}

	robotto_pose_queue_handle = xQueueCreate(1, sizeof(RobottoPose));
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2110      	movs	r1, #16
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f004 f96d 	bl	8005e6c <xQueueGenericCreate>
 8001b92:	4603      	mov	r3, r0
 8001b94:	4a08      	ldr	r2, [pc, #32]	@ (8001bb8 <createQueues+0x88>)
 8001b96:	6013      	str	r3, [r2, #0]
	if (robotto_pose_queue_handle == NULL)
 8001b98:	4b07      	ldr	r3, [pc, #28]	@ (8001bb8 <createQueues+0x88>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <createQueues+0x74>
	{
		return ROBOTTO_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <createQueues+0x76>
	}
	return ROBOTTO_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000200 	.word	0x20000200
 8001bb0:	20000204 	.word	0x20000204
 8001bb4:	20000208 	.word	0x20000208
 8001bb8:	2000020c 	.word	0x2000020c

08001bbc <createTasks>:

RobottoErrorCode createTasks()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af02      	add	r7, sp, #8
	if (xTaskCreate(ledBlinkTask, "LED_BLINK", configMINIMAL_STACK_SIZE,
 8001bc2:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <createTasks+0xa4>)
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	2300      	movs	r3, #0
 8001bcc:	2280      	movs	r2, #128	@ 0x80
 8001bce:	4925      	ldr	r1, [pc, #148]	@ (8001c64 <createTasks+0xa8>)
 8001bd0:	4825      	ldr	r0, [pc, #148]	@ (8001c68 <createTasks+0xac>)
 8001bd2:	f005 f8a0 	bl	8006d16 <xTaskCreate>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d001      	beq.n	8001be0 <createTasks+0x24>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e03c      	b.n	8001c5a <createTasks+0x9e>
	}
	if (xTaskCreate(buttonTask, "BUTTON", configMINIMAL_STACK_SIZE,
 8001be0:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <createTasks+0xb0>)
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2301      	movs	r3, #1
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2300      	movs	r3, #0
 8001bea:	2280      	movs	r2, #128	@ 0x80
 8001bec:	4920      	ldr	r1, [pc, #128]	@ (8001c70 <createTasks+0xb4>)
 8001bee:	4821      	ldr	r0, [pc, #132]	@ (8001c74 <createTasks+0xb8>)
 8001bf0:	f005 f891 	bl	8006d16 <xTaskCreate>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d001      	beq.n	8001bfe <createTasks+0x42>
			NULL, BUTTON_TASK_PRIORITY, &buttonTaskHandle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e02d      	b.n	8001c5a <createTasks+0x9e>
	}
	if (xTaskCreate(wheelsControlTask, "WHEELS_CONTROL", configMINIMAL_STACK_SIZE,
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <createTasks+0xbc>)
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	2305      	movs	r3, #5
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2300      	movs	r3, #0
 8001c08:	2280      	movs	r2, #128	@ 0x80
 8001c0a:	491c      	ldr	r1, [pc, #112]	@ (8001c7c <createTasks+0xc0>)
 8001c0c:	481c      	ldr	r0, [pc, #112]	@ (8001c80 <createTasks+0xc4>)
 8001c0e:	f005 f882 	bl	8006d16 <xTaskCreate>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d001      	beq.n	8001c1c <createTasks+0x60>
			NULL, WHEELS_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e01e      	b.n	8001c5a <createTasks+0x9e>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_PLANNING", configMINIMAL_STACK_SIZE,
 8001c1c:	4b19      	ldr	r3, [pc, #100]	@ (8001c84 <createTasks+0xc8>)
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	2303      	movs	r3, #3
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	2300      	movs	r3, #0
 8001c26:	2280      	movs	r2, #128	@ 0x80
 8001c28:	4917      	ldr	r1, [pc, #92]	@ (8001c88 <createTasks+0xcc>)
 8001c2a:	4818      	ldr	r0, [pc, #96]	@ (8001c8c <createTasks+0xd0>)
 8001c2c:	f005 f873 	bl	8006d16 <xTaskCreate>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d001      	beq.n	8001c3a <createTasks+0x7e>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e00f      	b.n	8001c5a <createTasks+0x9e>
	}
	if (xTaskCreate(poseEstimationTask, "POSE_ESTIMATION", configMINIMAL_STACK_SIZE,
 8001c3a:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <createTasks+0xd4>)
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	2304      	movs	r3, #4
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	2300      	movs	r3, #0
 8001c44:	2280      	movs	r2, #128	@ 0x80
 8001c46:	4913      	ldr	r1, [pc, #76]	@ (8001c94 <createTasks+0xd8>)
 8001c48:	4813      	ldr	r0, [pc, #76]	@ (8001c98 <createTasks+0xdc>)
 8001c4a:	f005 f864 	bl	8006d16 <xTaskCreate>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d001      	beq.n	8001c58 <createTasks+0x9c>
			NULL, POSE_ESTIMATION_PRIORITY, &pose_estimation_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <createTasks+0x9e>
	}
	return ROBOTTO_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	200001ec 	.word	0x200001ec
 8001c64:	0800d1a4 	.word	0x0800d1a4
 8001c68:	08001a2d 	.word	0x08001a2d
 8001c6c:	200001f8 	.word	0x200001f8
 8001c70:	0800d1b0 	.word	0x0800d1b0
 8001c74:	08001a61 	.word	0x08001a61
 8001c78:	200001f0 	.word	0x200001f0
 8001c7c:	0800d1b8 	.word	0x0800d1b8
 8001c80:	08001ae1 	.word	0x08001ae1
 8001c84:	200001f4 	.word	0x200001f4
 8001c88:	0800d1c8 	.word	0x0800d1c8
 8001c8c:	08001ab9 	.word	0x08001ab9
 8001c90:	200001fc 	.word	0x200001fc
 8001c94:	0800d1d8 	.word	0x0800d1d8
 8001c98:	08001b09 	.word	0x08001b09

08001c9c <setupRobotto>:

RobottoErrorCode setupRobotto()
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	initializeI2CMutexes();
 8001ca0:	f7ff f93c 	bl	8000f1c <initializeI2CMutexes>

	if(ROBOTTO_OK != createQueues())
 8001ca4:	f7ff ff44 	bl	8001b30 <createQueues>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <setupRobotto+0x16>
	{
		return ROBOTTO_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e007      	b.n	8001cc2 <setupRobotto+0x26>
	}

	if(ROBOTTO_OK != createTasks())
 8001cb2:	f7ff ff83 	bl	8001bbc <createTasks>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <setupRobotto+0x24>
	{
		return ROBOTTO_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e000      	b.n	8001cc2 <setupRobotto+0x26>
	}

	return ROBOTTO_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <HAL_MspInit+0x54>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd6:	4a11      	ldr	r2, [pc, #68]	@ (8001d1c <HAL_MspInit+0x54>)
 8001cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cde:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <HAL_MspInit+0x54>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_MspInit+0x54>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <HAL_MspInit+0x54>)
 8001cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cfa:	4b08      	ldr	r3, [pc, #32]	@ (8001d1c <HAL_MspInit+0x54>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d02:	603b      	str	r3, [r7, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	210f      	movs	r1, #15
 8001d0a:	f06f 0001 	mvn.w	r0, #1
 8001d0e:	f000 fc4b 	bl	80025a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800

08001d20 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 031c 	add.w	r3, r7, #28
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a42      	ldr	r2, [pc, #264]	@ (8001e48 <HAL_I2C_MspInit+0x128>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d12c      	bne.n	8001d9c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
 8001d46:	4b41      	ldr	r3, [pc, #260]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a40      	ldr	r2, [pc, #256]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d4c:	f043 0302 	orr.w	r3, r3, #2
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b3e      	ldr	r3, [pc, #248]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8001d5e:	23c0      	movs	r3, #192	@ 0xc0
 8001d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d62:	2312      	movs	r3, #18
 8001d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d6e:	2304      	movs	r3, #4
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	4619      	mov	r1, r3
 8001d78:	4835      	ldr	r0, [pc, #212]	@ (8001e50 <HAL_I2C_MspInit+0x130>)
 8001d7a:	f000 fc3f 	bl	80025fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	4b32      	ldr	r3, [pc, #200]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	4a31      	ldr	r2, [pc, #196]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001d9a:	e050      	b.n	8001e3e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a2c      	ldr	r2, [pc, #176]	@ (8001e54 <HAL_I2C_MspInit+0x134>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d14b      	bne.n	8001e3e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a27      	ldr	r2, [pc, #156]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	4b21      	ldr	r3, [pc, #132]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a20      	ldr	r2, [pc, #128]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 8001dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de4:	2312      	movs	r3, #18
 8001de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001df0:	2304      	movs	r3, #4
 8001df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4815      	ldr	r0, [pc, #84]	@ (8001e50 <HAL_I2C_MspInit+0x130>)
 8001dfc:	f000 fbfe 	bl	80025fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e06:	2312      	movs	r3, #18
 8001e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e12:	2304      	movs	r3, #4
 8001e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e16:	f107 031c 	add.w	r3, r7, #28
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	480e      	ldr	r0, [pc, #56]	@ (8001e58 <HAL_I2C_MspInit+0x138>)
 8001e1e:	f000 fbed 	bl	80025fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	4a08      	ldr	r2, [pc, #32]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001e2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_I2C_MspInit+0x12c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
}
 8001e3e:	bf00      	nop
 8001e40:	3730      	adds	r7, #48	@ 0x30
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40005400 	.word	0x40005400
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40020400 	.word	0x40020400
 8001e54:	40005800 	.word	0x40005800
 8001e58:	40020800 	.word	0x40020800

08001e5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0b      	ldr	r2, [pc, #44]	@ (8001e98 <HAL_TIM_Base_MspInit+0x3c>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d10d      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <HAL_TIM_Base_MspInit+0x40>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_TIM_Base_MspInit+0x40>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e7e:	4b07      	ldr	r3, [pc, #28]	@ (8001e9c <HAL_TIM_Base_MspInit+0x40>)
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001e8a:	bf00      	nop
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40010000 	.word	0x40010000
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 030c 	add.w	r3, r7, #12
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a12      	ldr	r2, [pc, #72]	@ (8001f08 <HAL_TIM_MspPostInit+0x68>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d11e      	bne.n	8001f00 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <HAL_TIM_MspPostInit+0x6c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	4a10      	ldr	r2, [pc, #64]	@ (8001f0c <HAL_TIM_MspPostInit+0x6c>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <HAL_TIM_MspPostInit+0x6c>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 8001ede:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ee2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4805      	ldr	r0, [pc, #20]	@ (8001f10 <HAL_TIM_MspPostInit+0x70>)
 8001efc:	f000 fb7e 	bl	80025fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f00:	bf00      	nop
 8001f02:	3720      	adds	r7, #32
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40010000 	.word	0x40010000
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020000 	.word	0x40020000

08001f14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08e      	sub	sp, #56	@ 0x38
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	4b33      	ldr	r3, [pc, #204]	@ (8001ff8 <HAL_InitTick+0xe4>)
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2c:	4a32      	ldr	r2, [pc, #200]	@ (8001ff8 <HAL_InitTick+0xe4>)
 8001f2e:	f043 0320 	orr.w	r3, r3, #32
 8001f32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f34:	4b30      	ldr	r3, [pc, #192]	@ (8001ff8 <HAL_InitTick+0xe4>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	f003 0320 	and.w	r3, r3, #32
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f40:	f107 0210 	add.w	r2, r7, #16
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4611      	mov	r1, r2
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fc88 	bl	8003860 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d103      	bne.n	8001f62 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f5a:	f001 fc6d 	bl	8003838 <HAL_RCC_GetPCLK1Freq>
 8001f5e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f60:	e004      	b.n	8001f6c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f62:	f001 fc69 	bl	8003838 <HAL_RCC_GetPCLK1Freq>
 8001f66:	4603      	mov	r3, r0
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f6e:	4a23      	ldr	r2, [pc, #140]	@ (8001ffc <HAL_InitTick+0xe8>)
 8001f70:	fba2 2303 	umull	r2, r3, r2, r3
 8001f74:	0c9b      	lsrs	r3, r3, #18
 8001f76:	3b01      	subs	r3, #1
 8001f78:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001f7a:	4b21      	ldr	r3, [pc, #132]	@ (8002000 <HAL_InitTick+0xec>)
 8001f7c:	4a21      	ldr	r2, [pc, #132]	@ (8002004 <HAL_InitTick+0xf0>)
 8001f7e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001f80:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <HAL_InitTick+0xec>)
 8001f82:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f86:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001f88:	4a1d      	ldr	r2, [pc, #116]	@ (8002000 <HAL_InitTick+0xec>)
 8001f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f8c:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002000 <HAL_InitTick+0xec>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <HAL_InitTick+0xec>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f9a:	4b19      	ldr	r3, [pc, #100]	@ (8002000 <HAL_InitTick+0xec>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001fa0:	4817      	ldr	r0, [pc, #92]	@ (8002000 <HAL_InitTick+0xec>)
 8001fa2:	f002 f8d7 	bl	8004154 <HAL_TIM_Base_Init>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001fac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d11b      	bne.n	8001fec <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001fb4:	4812      	ldr	r0, [pc, #72]	@ (8002000 <HAL_InitTick+0xec>)
 8001fb6:	f002 f91d 	bl	80041f4 <HAL_TIM_Base_Start_IT>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001fc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d111      	bne.n	8001fec <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001fc8:	2037      	movs	r0, #55	@ 0x37
 8001fca:	f000 fb09 	bl	80025e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b0f      	cmp	r3, #15
 8001fd2:	d808      	bhi.n	8001fe6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	2037      	movs	r0, #55	@ 0x37
 8001fda:	f000 fae5 	bl	80025a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fde:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_InitTick+0xf4>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	e002      	b.n	8001fec <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001fec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3738      	adds	r7, #56	@ 0x38
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	431bde83 	.word	0x431bde83
 8002000:	20000218 	.word	0x20000218
 8002004:	40001400 	.word	0x40001400
 8002008:	2000001c 	.word	0x2000001c

0800200c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <NMI_Handler+0x4>

08002014 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <HardFault_Handler+0x4>

0800201c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <MemManage_Handler+0x4>

08002024 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <BusFault_Handler+0x4>

0800202c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <UsageFault_Handler+0x4>

08002034 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002046:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800204a:	f000 fc9f 	bl	800298c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002058:	4802      	ldr	r0, [pc, #8]	@ (8002064 <TIM7_IRQHandler+0x10>)
 800205a:	f002 fa5d 	bl	8004518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000218 	.word	0x20000218

08002068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800206c:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <SystemInit+0x20>)
 800206e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <SystemInit+0x20>)
 8002074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <readAngleAndUpdateWheelsStatus>:




RobottoErrorCode readAngleAndUpdateWheelsStatus(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
	TickType_t tick = xTaskGetTickCount();
 8002096:	f005 fa33 	bl	8007500 <xTaskGetTickCount>
 800209a:	6178      	str	r0, [r7, #20]

	float left_wheel_angle = 0.0f;
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
	if(ROBOTTO_OK != readAngleRad(WHEEL_LEFT, &left_wheel_angle))
 80020a2:	f107 0310 	add.w	r3, r7, #16
 80020a6:	4619      	mov	r1, r3
 80020a8:	2001      	movs	r0, #1
 80020aa:	f003 fb29 	bl	8005700 <readAngleRad>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <readAngleAndUpdateWheelsStatus+0x2c>
	{
		return ROBOTTO_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e01e      	b.n	80020f6 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(left_wheel_status, left_wheel_angle, tick);
 80020b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80020bc:	6979      	ldr	r1, [r7, #20]
 80020be:	eeb0 0a67 	vmov.f32	s0, s15
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f003 fa34 	bl	8005530 <updateWheelStatusEstimation>


	float right_wheel_angle = 0.0f;
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
	if(ROBOTTO_OK != readAngleRad(WHEEL_RIGHT, &right_wheel_angle))
 80020ce:	f107 030c 	add.w	r3, r7, #12
 80020d2:	4619      	mov	r1, r3
 80020d4:	2000      	movs	r0, #0
 80020d6:	f003 fb13 	bl	8005700 <readAngleRad>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <readAngleAndUpdateWheelsStatus+0x58>
	{
		return ROBOTTO_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e008      	b.n	80020f6 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(right_wheel_status, right_wheel_angle, tick);
 80020e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80020e8:	6979      	ldr	r1, [r7, #20]
 80020ea:	eeb0 0a67 	vmov.f32	s0, s15
 80020ee:	6838      	ldr	r0, [r7, #0]
 80020f0:	f003 fa1e 	bl	8005530 <updateWheelStatusEstimation>

	return ROBOTTO_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <runWheelsControlStatusInit>:
/////////////////////////////////////////////////////////////////



ActivityStatus runWheelsControlStatusInit(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
	initializeMotorDriver();
 800210a:	f003 fc5f 	bl	80059cc <initializeMotorDriver>

	EncoderStatus left_encoder_status = {0};
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
	EncoderStatus right_encoder_status = {0};
 800211a:	f107 0308 	add.w	r3, r7, #8
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]

	if(ROBOTTO_OK != readFullEncoder(WHEEL_LEFT, &left_encoder_status))
 8002126:	f107 0314 	add.w	r3, r7, #20
 800212a:	4619      	mov	r1, r3
 800212c:	2001      	movs	r0, #1
 800212e:	f003 fb4d 	bl	80057cc <readFullEncoder>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <runWheelsControlStatusInit+0x42>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ LEFT ENCODER";
 8002138:	4b19      	ldr	r3, [pc, #100]	@ (80021a0 <runWheelsControlStatusInit+0xa0>)
 800213a:	4a1a      	ldr	r2, [pc, #104]	@ (80021a4 <runWheelsControlStatusInit+0xa4>)
 800213c:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800213e:	2302      	movs	r3, #2
 8002140:	e02a      	b.n	8002198 <runWheelsControlStatusInit+0x98>
	};
	if(ROBOTTO_OK != readFullEncoder(WHEEL_RIGHT, &right_encoder_status))
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	4619      	mov	r1, r3
 8002148:	2000      	movs	r0, #0
 800214a:	f003 fb3f 	bl	80057cc <readFullEncoder>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <runWheelsControlStatusInit+0x5e>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ RIGHT ENCODER";
 8002154:	4b12      	ldr	r3, [pc, #72]	@ (80021a0 <runWheelsControlStatusInit+0xa0>)
 8002156:	4a14      	ldr	r2, [pc, #80]	@ (80021a8 <runWheelsControlStatusInit+0xa8>)
 8002158:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800215a:	2302      	movs	r3, #2
 800215c:	e01c      	b.n	8002198 <runWheelsControlStatusInit+0x98>
	};

	if(0 == left_encoder_status.magnet_detected)
 800215e:	7d3b      	ldrb	r3, [r7, #20]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d104      	bne.n	800216e <runWheelsControlStatusInit+0x6e>
	{
		last_error = "INITIALIZATION ERROR, LEFT MAGNET NOT DETECTED";
 8002164:	4b0e      	ldr	r3, [pc, #56]	@ (80021a0 <runWheelsControlStatusInit+0xa0>)
 8002166:	4a11      	ldr	r2, [pc, #68]	@ (80021ac <runWheelsControlStatusInit+0xac>)
 8002168:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800216a:	2302      	movs	r3, #2
 800216c:	e014      	b.n	8002198 <runWheelsControlStatusInit+0x98>
	};
	if(0 == right_encoder_status.magnet_detected)
 800216e:	7a3b      	ldrb	r3, [r7, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d104      	bne.n	800217e <runWheelsControlStatusInit+0x7e>
	{
		last_error = "INITIALIZATION ERROR, RIGHT MAGNET NOT DETECTED";
 8002174:	4b0a      	ldr	r3, [pc, #40]	@ (80021a0 <runWheelsControlStatusInit+0xa0>)
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <runWheelsControlStatusInit+0xb0>)
 8002178:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800217a:	2302      	movs	r3, #2
 800217c:	e00c      	b.n	8002198 <runWheelsControlStatusInit+0x98>
	};


	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 800217e:	6839      	ldr	r1, [r7, #0]
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f7ff ff83 	bl	800208c <readAngleAndUpdateWheelsStatus>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d004      	beq.n	8002196 <runWheelsControlStatusInit+0x96>
	{
		last_error = "ERROR WHILE INITIALIZING ENCODERS STATE";
 800218c:	4b04      	ldr	r3, [pc, #16]	@ (80021a0 <runWheelsControlStatusInit+0xa0>)
 800218e:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <runWheelsControlStatusInit+0xb4>)
 8002190:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8002192:	2302      	movs	r3, #2
 8002194:	e000      	b.n	8002198 <runWheelsControlStatusInit+0x98>
	}

	return ACTIVITY_STATUS_RUNNING;
 8002196:	2301      	movs	r3, #1
}
 8002198:	4618      	mov	r0, r3
 800219a:	3720      	adds	r7, #32
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000260 	.word	0x20000260
 80021a4:	0800d1e8 	.word	0x0800d1e8
 80021a8:	0800d220 	.word	0x0800d220
 80021ac:	0800d258 	.word	0x0800d258
 80021b0:	0800d288 	.word	0x0800d288
 80021b4:	0800d2b8 	.word	0x0800d2b8

080021b8 <runWheelsControlStatusRunning>:




ActivityStatus runWheelsControlStatusRunning(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	@ 0x28
 80021bc:	af02      	add	r7, sp, #8
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
	// GET SETPOINT FROM MOTION PLANNING
	static WheelSpeedSetPoint speed_set_point = {0};
	static int missing_setpoint_counter = 0;

	SEGGER_SYSVIEW_MarkStart(10);
 80021c2:	200a      	movs	r0, #10
 80021c4:	f009 fec6 	bl	800bf54 <SEGGER_SYSVIEW_MarkStart>
	if (xQueueReceive(wheels_speed_set_points_queue_handle, &speed_set_point, 0) == pdPASS)
 80021c8:	4b3e      	ldr	r3, [pc, #248]	@ (80022c4 <runWheelsControlStatusRunning+0x10c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2200      	movs	r2, #0
 80021ce:	493e      	ldr	r1, [pc, #248]	@ (80022c8 <runWheelsControlStatusRunning+0x110>)
 80021d0:	4618      	mov	r0, r3
 80021d2:	f004 f813 	bl	80061fc <xQueueReceive>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d103      	bne.n	80021e4 <runWheelsControlStatusRunning+0x2c>
	{
		missing_setpoint_counter = 0;
 80021dc:	4b3b      	ldr	r3, [pc, #236]	@ (80022cc <runWheelsControlStatusRunning+0x114>)
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	e004      	b.n	80021ee <runWheelsControlStatusRunning+0x36>
	}
	else
	{
		++missing_setpoint_counter;
 80021e4:	4b39      	ldr	r3, [pc, #228]	@ (80022cc <runWheelsControlStatusRunning+0x114>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	3301      	adds	r3, #1
 80021ea:	4a38      	ldr	r2, [pc, #224]	@ (80022cc <runWheelsControlStatusRunning+0x114>)
 80021ec:	6013      	str	r3, [r2, #0]
	}

	if(missing_setpoint_counter > 6)
 80021ee:	4b37      	ldr	r3, [pc, #220]	@ (80022cc <runWheelsControlStatusRunning+0x114>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2b06      	cmp	r3, #6
 80021f4:	dd08      	ble.n	8002208 <runWheelsControlStatusRunning+0x50>
	{
		last_error = "Missing Speed SetPoint";
 80021f6:	4b36      	ldr	r3, [pc, #216]	@ (80022d0 <runWheelsControlStatusRunning+0x118>)
 80021f8:	4a36      	ldr	r2, [pc, #216]	@ (80022d4 <runWheelsControlStatusRunning+0x11c>)
 80021fa:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 80021fc:	4b34      	ldr	r3, [pc, #208]	@ (80022d0 <runWheelsControlStatusRunning+0x118>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	4835      	ldr	r0, [pc, #212]	@ (80022d8 <runWheelsControlStatusRunning+0x120>)
 8002204:	f00a f814 	bl	800c230 <SEGGER_SYSVIEW_WarnfTarget>
	}

	SEGGER_SYSVIEW_MarkStop(10);
 8002208:	200a      	movs	r0, #10
 800220a:	f009 fedf 	bl	800bfcc <SEGGER_SYSVIEW_MarkStop>
	// READ WHEEL STATUS FROM ENCODERS
	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 800220e:	6839      	ldr	r1, [r7, #0]
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ff3b 	bl	800208c <readAngleAndUpdateWheelsStatus>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d004      	beq.n	8002226 <runWheelsControlStatusRunning+0x6e>
	{
		last_error = "CANNOT READ FROM ENCODER";
 800221c:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <runWheelsControlStatusRunning+0x118>)
 800221e:	4a2f      	ldr	r2, [pc, #188]	@ (80022dc <runWheelsControlStatusRunning+0x124>)
 8002220:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8002222:	2302      	movs	r3, #2
 8002224:	e04a      	b.n	80022bc <runWheelsControlStatusRunning+0x104>
	}


	// RUN CONTROL LOOP AND ACTUATE
	if(!speed_set_point.active)
 8002226:	4b28      	ldr	r3, [pc, #160]	@ (80022c8 <runWheelsControlStatusRunning+0x110>)
 8002228:	7a1b      	ldrb	r3, [r3, #8]
 800222a:	f083 0301 	eor.w	r3, r3, #1
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00c      	beq.n	800224e <runWheelsControlStatusRunning+0x96>
	{
		setMotorDutyCycle(WHEEL_LEFT, 0);
 8002234:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 80022e0 <runWheelsControlStatusRunning+0x128>
 8002238:	2001      	movs	r0, #1
 800223a:	f003 fc27 	bl	8005a8c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 800223e:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80022e0 <runWheelsControlStatusRunning+0x128>
 8002242:	2000      	movs	r0, #0
 8002244:	f003 fc22 	bl	8005a8c <setMotorDutyCycle>
		resetController();
 8002248:	f003 f95c 	bl	8005504 <resetController>
 800224c:	e018      	b.n	8002280 <runWheelsControlStatusRunning+0xc8>
	}
	else
	{
		float left_duty, right_duty;
		calculateRequiredDutyCycle(&speed_set_point, left_wheel_status, right_wheel_status, &left_duty, &right_duty);
 800224e:	f107 0210 	add.w	r2, r7, #16
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	4613      	mov	r3, r2
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	481a      	ldr	r0, [pc, #104]	@ (80022c8 <runWheelsControlStatusRunning+0x110>)
 8002260:	f003 f91c 	bl	800549c <calculateRequiredDutyCycle>

		setMotorDutyCycle(WHEEL_LEFT, left_duty);
 8002264:	edd7 7a04 	vldr	s15, [r7, #16]
 8002268:	eeb0 0a67 	vmov.f32	s0, s15
 800226c:	2001      	movs	r0, #1
 800226e:	f003 fc0d 	bl	8005a8c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, right_duty);
 8002272:	edd7 7a03 	vldr	s15, [r7, #12]
 8002276:	eeb0 0a67 	vmov.f32	s0, s15
 800227a:	2000      	movs	r0, #0
 800227c:	f003 fc06 	bl	8005a8c <setMotorDutyCycle>
	}

	// SEND UPDATES TO POSE ESTIMATION
	WheelsMovementUpdate wheels_movement_update;
	wheels_movement_update.timestamp = left_wheel_status->last_tick;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	617b      	str	r3, [r7, #20]
	wheels_movement_update.delta_angle_left = left_wheel_status->delta_angle;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	61bb      	str	r3, [r7, #24]
	wheels_movement_update.delta_angle_right = right_wheel_status->delta_angle;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	61fb      	str	r3, [r7, #28]
	if(pdPASS != xQueueSendToBack(wheels_status_queue_handle, &wheels_movement_update, 0))
 8002292:	4b14      	ldr	r3, [pc, #80]	@ (80022e4 <runWheelsControlStatusRunning+0x12c>)
 8002294:	6818      	ldr	r0, [r3, #0]
 8002296:	f107 0114 	add.w	r1, r7, #20
 800229a:	2300      	movs	r3, #0
 800229c:	2200      	movs	r2, #0
 800229e:	f003 fe9f 	bl	8005fe0 <xQueueGenericSend>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d008      	beq.n	80022ba <runWheelsControlStatusRunning+0x102>
	{
		last_error = "wheels_status_queue_handle IS FULL";
 80022a8:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <runWheelsControlStatusRunning+0x118>)
 80022aa:	4a0f      	ldr	r2, [pc, #60]	@ (80022e8 <runWheelsControlStatusRunning+0x130>)
 80022ac:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 80022ae:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <runWheelsControlStatusRunning+0x118>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4808      	ldr	r0, [pc, #32]	@ (80022d8 <runWheelsControlStatusRunning+0x120>)
 80022b6:	f009 ffbb 	bl	800c230 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3720      	adds	r7, #32
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000204 	.word	0x20000204
 80022c8:	20000264 	.word	0x20000264
 80022cc:	20000270 	.word	0x20000270
 80022d0:	20000260 	.word	0x20000260
 80022d4:	0800d2e0 	.word	0x0800d2e0
 80022d8:	0800d2f8 	.word	0x0800d2f8
 80022dc:	0800d2fc 	.word	0x0800d2fc
 80022e0:	00000000 	.word	0x00000000
 80022e4:	20000208 	.word	0x20000208
 80022e8:	0800d318 	.word	0x0800d318

080022ec <runWheelsControlStateMachine>:




void runWheelsControlStateMachine()
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;
	static WheelStatus left_wheel_status = {0};
	static WheelStatus right_wheel_status = {0};

	if(ACTIVITY_STATUS_INIT == activity_status)
 80022f0:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <runWheelsControlStateMachine+0x5c>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d108      	bne.n	800230a <runWheelsControlStateMachine+0x1e>
	{
		activity_status = runWheelsControlStatusInit(&left_wheel_status, &right_wheel_status);
 80022f8:	4914      	ldr	r1, [pc, #80]	@ (800234c <runWheelsControlStateMachine+0x60>)
 80022fa:	4815      	ldr	r0, [pc, #84]	@ (8002350 <runWheelsControlStateMachine+0x64>)
 80022fc:	f7ff ff00 	bl	8002100 <runWheelsControlStatusInit>
 8002300:	4603      	mov	r3, r0
 8002302:	461a      	mov	r2, r3
 8002304:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <runWheelsControlStateMachine+0x5c>)
 8002306:	701a      	strb	r2, [r3, #0]
		return;
 8002308:	e01c      	b.n	8002344 <runWheelsControlStateMachine+0x58>
	}
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 800230a:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <runWheelsControlStateMachine+0x5c>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d108      	bne.n	8002324 <runWheelsControlStateMachine+0x38>
	{
		activity_status = runWheelsControlStatusRunning(&left_wheel_status, &right_wheel_status);
 8002312:	490e      	ldr	r1, [pc, #56]	@ (800234c <runWheelsControlStateMachine+0x60>)
 8002314:	480e      	ldr	r0, [pc, #56]	@ (8002350 <runWheelsControlStateMachine+0x64>)
 8002316:	f7ff ff4f 	bl	80021b8 <runWheelsControlStatusRunning>
 800231a:	4603      	mov	r3, r0
 800231c:	461a      	mov	r2, r3
 800231e:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <runWheelsControlStateMachine+0x5c>)
 8002320:	701a      	strb	r2, [r3, #0]
		return;
 8002322:	e00f      	b.n	8002344 <runWheelsControlStateMachine+0x58>
	}
	else
	{
		// ACTIVITY_STATUS_ERROR
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 8002324:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8002354 <runWheelsControlStateMachine+0x68>
 8002328:	2000      	movs	r0, #0
 800232a:	f003 fbaf 	bl	8005a8c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_LEFT, 0);
 800232e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002354 <runWheelsControlStateMachine+0x68>
 8002332:	2001      	movs	r0, #1
 8002334:	f003 fbaa 	bl	8005a8c <setMotorDutyCycle>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 8002338:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <runWheelsControlStateMachine+0x6c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	4807      	ldr	r0, [pc, #28]	@ (800235c <runWheelsControlStateMachine+0x70>)
 8002340:	f009 ff8a 	bl	800c258 <SEGGER_SYSVIEW_ErrorfTarget>
	}
}
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000274 	.word	0x20000274
 800234c:	20000290 	.word	0x20000290
 8002350:	20000278 	.word	0x20000278
 8002354:	00000000 	.word	0x00000000
 8002358:	20000260 	.word	0x20000260
 800235c:	0800d2f8 	.word	0x0800d2f8

08002360 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002360:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002398 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002364:	f7ff fe80 	bl	8002068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800236a:	490d      	ldr	r1, [pc, #52]	@ (80023a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800236c:	4a0d      	ldr	r2, [pc, #52]	@ (80023a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002370:	e002      	b.n	8002378 <LoopCopyDataInit>

08002372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002376:	3304      	adds	r3, #4

08002378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800237c:	d3f9      	bcc.n	8002372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237e:	4a0a      	ldr	r2, [pc, #40]	@ (80023a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002380:	4c0a      	ldr	r4, [pc, #40]	@ (80023ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002384:	e001      	b.n	800238a <LoopFillZerobss>

08002386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002388:	3204      	adds	r2, #4

0800238a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800238c:	d3fb      	bcc.n	8002386 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800238e:	f00a f849 	bl	800c424 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002392:	f7fe fe1f 	bl	8000fd4 <main>
  bx  lr    
 8002396:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002398:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800239c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a0:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80023a4:	0800d850 	.word	0x0800d850
  ldr r2, =_sbss
 80023a8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80023ac:	2000545c 	.word	0x2000545c

080023b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b0:	e7fe      	b.n	80023b0 <ADC_IRQHandler>
	...

080023b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b8:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <HAL_Init+0x40>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a0d      	ldr	r2, [pc, #52]	@ (80023f4 <HAL_Init+0x40>)
 80023be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c4:	4b0b      	ldr	r3, [pc, #44]	@ (80023f4 <HAL_Init+0x40>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <HAL_Init+0x40>)
 80023ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d0:	4b08      	ldr	r3, [pc, #32]	@ (80023f4 <HAL_Init+0x40>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a07      	ldr	r2, [pc, #28]	@ (80023f4 <HAL_Init+0x40>)
 80023d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023dc:	2003      	movs	r0, #3
 80023de:	f000 f8d8 	bl	8002592 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023e2:	2000      	movs	r0, #0
 80023e4:	f7ff fd96 	bl	8001f14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e8:	f7ff fc6e 	bl	8001cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40023c00 	.word	0x40023c00

080023f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_IncTick+0x20>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	461a      	mov	r2, r3
 8002402:	4b06      	ldr	r3, [pc, #24]	@ (800241c <HAL_IncTick+0x24>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4413      	add	r3, r2
 8002408:	4a04      	ldr	r2, [pc, #16]	@ (800241c <HAL_IncTick+0x24>)
 800240a:	6013      	str	r3, [r2, #0]
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	20000020 	.word	0x20000020
 800241c:	200002a8 	.word	0x200002a8

08002420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  return uwTick;
 8002424:	4b03      	ldr	r3, [pc, #12]	@ (8002434 <HAL_GetTick+0x14>)
 8002426:	681b      	ldr	r3, [r3, #0]
}
 8002428:	4618      	mov	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	200002a8 	.word	0x200002a8

08002438 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002448:	4b0c      	ldr	r3, [pc, #48]	@ (800247c <__NVIC_SetPriorityGrouping+0x44>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002454:	4013      	ands	r3, r2
 8002456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002460:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002464:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800246a:	4a04      	ldr	r2, [pc, #16]	@ (800247c <__NVIC_SetPriorityGrouping+0x44>)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	60d3      	str	r3, [r2, #12]
}
 8002470:	bf00      	nop
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002484:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <__NVIC_GetPriorityGrouping+0x18>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	0a1b      	lsrs	r3, r3, #8
 800248a:	f003 0307 	and.w	r3, r3, #7
}
 800248e:	4618      	mov	r0, r3
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	db0b      	blt.n	80024c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	f003 021f 	and.w	r2, r3, #31
 80024b4:	4907      	ldr	r1, [pc, #28]	@ (80024d4 <__NVIC_EnableIRQ+0x38>)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	095b      	lsrs	r3, r3, #5
 80024bc:	2001      	movs	r0, #1
 80024be:	fa00 f202 	lsl.w	r2, r0, r2
 80024c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000e100 	.word	0xe000e100

080024d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	db0a      	blt.n	8002502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	490c      	ldr	r1, [pc, #48]	@ (8002524 <__NVIC_SetPriority+0x4c>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	0112      	lsls	r2, r2, #4
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	440b      	add	r3, r1
 80024fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002500:	e00a      	b.n	8002518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4908      	ldr	r1, [pc, #32]	@ (8002528 <__NVIC_SetPriority+0x50>)
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	3b04      	subs	r3, #4
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	440b      	add	r3, r1
 8002516:	761a      	strb	r2, [r3, #24]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	@ 0x24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f1c3 0307 	rsb	r3, r3, #7
 8002546:	2b04      	cmp	r3, #4
 8002548:	bf28      	it	cs
 800254a:	2304      	movcs	r3, #4
 800254c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3304      	adds	r3, #4
 8002552:	2b06      	cmp	r3, #6
 8002554:	d902      	bls.n	800255c <NVIC_EncodePriority+0x30>
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3b03      	subs	r3, #3
 800255a:	e000      	b.n	800255e <NVIC_EncodePriority+0x32>
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43da      	mvns	r2, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002574:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	43d9      	mvns	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	4313      	orrs	r3, r2
         );
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	@ 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b082      	sub	sp, #8
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff ff4c 	bl	8002438 <__NVIC_SetPriorityGrouping>
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025ba:	f7ff ff61 	bl	8002480 <__NVIC_GetPriorityGrouping>
 80025be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	68b9      	ldr	r1, [r7, #8]
 80025c4:	6978      	ldr	r0, [r7, #20]
 80025c6:	f7ff ffb1 	bl	800252c <NVIC_EncodePriority>
 80025ca:	4602      	mov	r2, r0
 80025cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025d0:	4611      	mov	r1, r2
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff ff80 	bl	80024d8 <__NVIC_SetPriority>
}
 80025d8:	bf00      	nop
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ff54 	bl	800249c <__NVIC_EnableIRQ>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b089      	sub	sp, #36	@ 0x24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002606:	2300      	movs	r3, #0
 8002608:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800260e:	2300      	movs	r3, #0
 8002610:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	e165      	b.n	80028e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002618:	2201      	movs	r2, #1
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4013      	ands	r3, r2
 800262a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	429a      	cmp	r2, r3
 8002632:	f040 8154 	bne.w	80028de <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	2b01      	cmp	r3, #1
 8002640:	d005      	beq.n	800264e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800264a:	2b02      	cmp	r3, #2
 800264c:	d130      	bne.n	80026b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	2203      	movs	r2, #3
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4013      	ands	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4313      	orrs	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002684:	2201      	movs	r2, #1
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4013      	ands	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	091b      	lsrs	r3, r3, #4
 800269a:	f003 0201 	and.w	r2, r3, #1
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 0303 	and.w	r3, r3, #3
 80026b8:	2b03      	cmp	r3, #3
 80026ba:	d017      	beq.n	80026ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	2203      	movs	r2, #3
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d123      	bne.n	8002740 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	08da      	lsrs	r2, r3, #3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3208      	adds	r2, #8
 8002700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002704:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	220f      	movs	r2, #15
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	691a      	ldr	r2, [r3, #16]
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	08da      	lsrs	r2, r3, #3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	3208      	adds	r2, #8
 800273a:	69b9      	ldr	r1, [r7, #24]
 800273c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	2203      	movs	r2, #3
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f003 0203 	and.w	r2, r3, #3
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 80ae 	beq.w	80028de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	4b5d      	ldr	r3, [pc, #372]	@ (80028fc <HAL_GPIO_Init+0x300>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	4a5c      	ldr	r2, [pc, #368]	@ (80028fc <HAL_GPIO_Init+0x300>)
 800278c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002790:	6453      	str	r3, [r2, #68]	@ 0x44
 8002792:	4b5a      	ldr	r3, [pc, #360]	@ (80028fc <HAL_GPIO_Init+0x300>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800279e:	4a58      	ldr	r2, [pc, #352]	@ (8002900 <HAL_GPIO_Init+0x304>)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	089b      	lsrs	r3, r3, #2
 80027a4:	3302      	adds	r3, #2
 80027a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	220f      	movs	r2, #15
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4f      	ldr	r2, [pc, #316]	@ (8002904 <HAL_GPIO_Init+0x308>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d025      	beq.n	8002816 <HAL_GPIO_Init+0x21a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002908 <HAL_GPIO_Init+0x30c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d01f      	beq.n	8002812 <HAL_GPIO_Init+0x216>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4d      	ldr	r2, [pc, #308]	@ (800290c <HAL_GPIO_Init+0x310>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d019      	beq.n	800280e <HAL_GPIO_Init+0x212>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4c      	ldr	r2, [pc, #304]	@ (8002910 <HAL_GPIO_Init+0x314>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d013      	beq.n	800280a <HAL_GPIO_Init+0x20e>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002914 <HAL_GPIO_Init+0x318>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00d      	beq.n	8002806 <HAL_GPIO_Init+0x20a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002918 <HAL_GPIO_Init+0x31c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d007      	beq.n	8002802 <HAL_GPIO_Init+0x206>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a49      	ldr	r2, [pc, #292]	@ (800291c <HAL_GPIO_Init+0x320>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d101      	bne.n	80027fe <HAL_GPIO_Init+0x202>
 80027fa:	2306      	movs	r3, #6
 80027fc:	e00c      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 80027fe:	2307      	movs	r3, #7
 8002800:	e00a      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 8002802:	2305      	movs	r3, #5
 8002804:	e008      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 8002806:	2304      	movs	r3, #4
 8002808:	e006      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 800280a:	2303      	movs	r3, #3
 800280c:	e004      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 800280e:	2302      	movs	r3, #2
 8002810:	e002      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 8002812:	2301      	movs	r3, #1
 8002814:	e000      	b.n	8002818 <HAL_GPIO_Init+0x21c>
 8002816:	2300      	movs	r3, #0
 8002818:	69fa      	ldr	r2, [r7, #28]
 800281a:	f002 0203 	and.w	r2, r2, #3
 800281e:	0092      	lsls	r2, r2, #2
 8002820:	4093      	lsls	r3, r2
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4313      	orrs	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002828:	4935      	ldr	r1, [pc, #212]	@ (8002900 <HAL_GPIO_Init+0x304>)
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	089b      	lsrs	r3, r3, #2
 800282e:	3302      	adds	r3, #2
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002836:	4b3a      	ldr	r3, [pc, #232]	@ (8002920 <HAL_GPIO_Init+0x324>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	43db      	mvns	r3, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4013      	ands	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800285a:	4a31      	ldr	r2, [pc, #196]	@ (8002920 <HAL_GPIO_Init+0x324>)
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002860:	4b2f      	ldr	r3, [pc, #188]	@ (8002920 <HAL_GPIO_Init+0x324>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4313      	orrs	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002884:	4a26      	ldr	r2, [pc, #152]	@ (8002920 <HAL_GPIO_Init+0x324>)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800288a:	4b25      	ldr	r3, [pc, #148]	@ (8002920 <HAL_GPIO_Init+0x324>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002920 <HAL_GPIO_Init+0x324>)
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002920 <HAL_GPIO_Init+0x324>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028d8:	4a11      	ldr	r2, [pc, #68]	@ (8002920 <HAL_GPIO_Init+0x324>)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3301      	adds	r3, #1
 80028e2:	61fb      	str	r3, [r7, #28]
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b0f      	cmp	r3, #15
 80028e8:	f67f ae96 	bls.w	8002618 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028ec:	bf00      	nop
 80028ee:	bf00      	nop
 80028f0:	3724      	adds	r7, #36	@ 0x24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	40023800 	.word	0x40023800
 8002900:	40013800 	.word	0x40013800
 8002904:	40020000 	.word	0x40020000
 8002908:	40020400 	.word	0x40020400
 800290c:	40020800 	.word	0x40020800
 8002910:	40020c00 	.word	0x40020c00
 8002914:	40021000 	.word	0x40021000
 8002918:	40021400 	.word	0x40021400
 800291c:	40021800 	.word	0x40021800
 8002920:	40013c00 	.word	0x40013c00

08002924 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
 8002930:	4613      	mov	r3, r2
 8002932:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002934:	787b      	ldrb	r3, [r7, #1]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800293a:	887a      	ldrh	r2, [r7, #2]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002940:	e003      	b.n	800294a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002942:	887b      	ldrh	r3, [r7, #2]
 8002944:	041a      	lsls	r2, r3, #16
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	619a      	str	r2, [r3, #24]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002956:	b480      	push	{r7}
 8002958:	b085      	sub	sp, #20
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002968:	887a      	ldrh	r2, [r7, #2]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4013      	ands	r3, r2
 800296e:	041a      	lsls	r2, r3, #16
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	43d9      	mvns	r1, r3
 8002974:	887b      	ldrh	r3, [r7, #2]
 8002976:	400b      	ands	r3, r1
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	619a      	str	r2, [r3, #24]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002996:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002998:	695a      	ldr	r2, [r3, #20]
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	4013      	ands	r3, r2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029a2:	4a05      	ldr	r2, [pc, #20]	@ (80029b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029a8:	88fb      	ldrh	r3, [r7, #6]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff f804 	bl	80019b8 <HAL_GPIO_EXTI_Callback>
  }
}
 80029b0:	bf00      	nop
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40013c00 	.word	0x40013c00

080029bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e12b      	b.n	8002c26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d106      	bne.n	80029e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff f99c 	bl	8001d20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2224      	movs	r2, #36	@ 0x24
 80029ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0201 	bic.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a20:	f000 ff0a 	bl	8003838 <HAL_RCC_GetPCLK1Freq>
 8002a24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4a81      	ldr	r2, [pc, #516]	@ (8002c30 <HAL_I2C_Init+0x274>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d807      	bhi.n	8002a40 <HAL_I2C_Init+0x84>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4a80      	ldr	r2, [pc, #512]	@ (8002c34 <HAL_I2C_Init+0x278>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	bf94      	ite	ls
 8002a38:	2301      	movls	r3, #1
 8002a3a:	2300      	movhi	r3, #0
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	e006      	b.n	8002a4e <HAL_I2C_Init+0x92>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4a7d      	ldr	r2, [pc, #500]	@ (8002c38 <HAL_I2C_Init+0x27c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	bf94      	ite	ls
 8002a48:	2301      	movls	r3, #1
 8002a4a:	2300      	movhi	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e0e7      	b.n	8002c26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	4a78      	ldr	r2, [pc, #480]	@ (8002c3c <HAL_I2C_Init+0x280>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	0c9b      	lsrs	r3, r3, #18
 8002a60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	4a6a      	ldr	r2, [pc, #424]	@ (8002c30 <HAL_I2C_Init+0x274>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d802      	bhi.n	8002a90 <HAL_I2C_Init+0xd4>
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	e009      	b.n	8002aa4 <HAL_I2C_Init+0xe8>
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a96:	fb02 f303 	mul.w	r3, r2, r3
 8002a9a:	4a69      	ldr	r2, [pc, #420]	@ (8002c40 <HAL_I2C_Init+0x284>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	099b      	lsrs	r3, r3, #6
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ab6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	495c      	ldr	r1, [pc, #368]	@ (8002c30 <HAL_I2C_Init+0x274>)
 8002ac0:	428b      	cmp	r3, r1
 8002ac2:	d819      	bhi.n	8002af8 <HAL_I2C_Init+0x13c>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1e59      	subs	r1, r3, #1
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ad2:	1c59      	adds	r1, r3, #1
 8002ad4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ad8:	400b      	ands	r3, r1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00a      	beq.n	8002af4 <HAL_I2C_Init+0x138>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	1e59      	subs	r1, r3, #1
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af2:	e051      	b.n	8002b98 <HAL_I2C_Init+0x1dc>
 8002af4:	2304      	movs	r3, #4
 8002af6:	e04f      	b.n	8002b98 <HAL_I2C_Init+0x1dc>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d111      	bne.n	8002b24 <HAL_I2C_Init+0x168>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	1e58      	subs	r0, r3, #1
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6859      	ldr	r1, [r3, #4]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	440b      	add	r3, r1
 8002b0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b12:	3301      	adds	r3, #1
 8002b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	bf0c      	ite	eq
 8002b1c:	2301      	moveq	r3, #1
 8002b1e:	2300      	movne	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	e012      	b.n	8002b4a <HAL_I2C_Init+0x18e>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1e58      	subs	r0, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	0099      	lsls	r1, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	bf0c      	ite	eq
 8002b44:	2301      	moveq	r3, #1
 8002b46:	2300      	movne	r3, #0
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <HAL_I2C_Init+0x196>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e022      	b.n	8002b98 <HAL_I2C_Init+0x1dc>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10e      	bne.n	8002b78 <HAL_I2C_Init+0x1bc>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	1e58      	subs	r0, r3, #1
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6859      	ldr	r1, [r3, #4]
 8002b62:	460b      	mov	r3, r1
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	440b      	add	r3, r1
 8002b68:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b76:	e00f      	b.n	8002b98 <HAL_I2C_Init+0x1dc>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	1e58      	subs	r0, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	0099      	lsls	r1, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	6809      	ldr	r1, [r1, #0]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69da      	ldr	r2, [r3, #28]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bc6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6911      	ldr	r1, [r2, #16]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	68d2      	ldr	r2, [r2, #12]
 8002bd2:	4311      	orrs	r1, r2
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	430b      	orrs	r3, r1
 8002bda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695a      	ldr	r2, [r3, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0201 	orr.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2220      	movs	r2, #32
 8002c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	000186a0 	.word	0x000186a0
 8002c34:	001e847f 	.word	0x001e847f
 8002c38:	003d08ff 	.word	0x003d08ff
 8002c3c:	431bde83 	.word	0x431bde83
 8002c40:	10624dd3 	.word	0x10624dd3

08002c44 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08c      	sub	sp, #48	@ 0x30
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	4608      	mov	r0, r1
 8002c4e:	4611      	mov	r1, r2
 8002c50:	461a      	mov	r2, r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	817b      	strh	r3, [r7, #10]
 8002c56:	460b      	mov	r3, r1
 8002c58:	813b      	strh	r3, [r7, #8]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c5e:	f7ff fbdf 	bl	8002420 <HAL_GetTick>
 8002c62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	f040 8214 	bne.w	800309a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	2319      	movs	r3, #25
 8002c78:	2201      	movs	r2, #1
 8002c7a:	497b      	ldr	r1, [pc, #492]	@ (8002e68 <HAL_I2C_Mem_Read+0x224>)
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 fafb 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e207      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_I2C_Mem_Read+0x56>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e200      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d007      	beq.n	8002cc0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0201 	orr.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2222      	movs	r2, #34	@ 0x22
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2240      	movs	r2, #64	@ 0x40
 8002cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4a5b      	ldr	r2, [pc, #364]	@ (8002e6c <HAL_I2C_Mem_Read+0x228>)
 8002d00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d02:	88f8      	ldrh	r0, [r7, #6]
 8002d04:	893a      	ldrh	r2, [r7, #8]
 8002d06:	8979      	ldrh	r1, [r7, #10]
 8002d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	4603      	mov	r3, r0
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f9c8 	bl	80030a8 <I2C_RequestMemoryRead>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e1bc      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d113      	bne.n	8002d52 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	623b      	str	r3, [r7, #32]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	623b      	str	r3, [r7, #32]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	623b      	str	r3, [r7, #32]
 8002d3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	e190      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d11b      	bne.n	8002d92 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61fb      	str	r3, [r7, #28]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	61fb      	str	r3, [r7, #28]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	e170      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d11b      	bne.n	8002dd2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002da8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002db8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	61bb      	str	r3, [r7, #24]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	61bb      	str	r3, [r7, #24]
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	e150      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002de8:	e144      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dee:	2b03      	cmp	r3, #3
 8002df0:	f200 80f1 	bhi.w	8002fd6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d123      	bne.n	8002e44 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dfe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fb9b 	bl	800353c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e145      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691a      	ldr	r2, [r3, #16]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	b2d2      	uxtb	r2, r2
 8002e1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	1c5a      	adds	r2, r3, #1
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e42:	e117      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d14e      	bne.n	8002eea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e52:	2200      	movs	r2, #0
 8002e54:	4906      	ldr	r1, [pc, #24]	@ (8002e70 <HAL_I2C_Mem_Read+0x22c>)
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 fa0e 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d008      	beq.n	8002e74 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e11a      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
 8002e66:	bf00      	nop
 8002e68:	00100002 	.word	0x00100002
 8002e6c:	ffff0000 	.word	0xffff0000
 8002e70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ee8:	e0c4      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	496c      	ldr	r1, [pc, #432]	@ (80030a4 <HAL_I2C_Mem_Read+0x460>)
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f9bf 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0cb      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691a      	ldr	r2, [r3, #16]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f26:	1c5a      	adds	r2, r3, #1
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	4955      	ldr	r1, [pc, #340]	@ (80030a4 <HAL_I2C_Mem_Read+0x460>)
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f991 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e09d      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	691a      	ldr	r2, [r3, #16]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	691a      	ldr	r2, [r3, #16]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	1c5a      	adds	r2, r3, #1
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fd4:	e04e      	b.n	8003074 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 faae 	bl	800353c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e058      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003006:	3b01      	subs	r3, #1
 8003008:	b29a      	uxth	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003012:	b29b      	uxth	r3, r3
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0304 	and.w	r3, r3, #4
 8003026:	2b04      	cmp	r3, #4
 8003028:	d124      	bne.n	8003074 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302e:	2b03      	cmp	r3, #3
 8003030:	d107      	bne.n	8003042 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003040:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305e:	3b01      	subs	r3, #1
 8003060:	b29a      	uxth	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800306a:	b29b      	uxth	r3, r3
 800306c:	3b01      	subs	r3, #1
 800306e:	b29a      	uxth	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003078:	2b00      	cmp	r3, #0
 800307a:	f47f aeb6 	bne.w	8002dea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	e000      	b.n	800309c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800309a:	2302      	movs	r3, #2
  }
}
 800309c:	4618      	mov	r0, r3
 800309e:	3728      	adds	r7, #40	@ 0x28
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	00010004 	.word	0x00010004

080030a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b088      	sub	sp, #32
 80030ac:	af02      	add	r7, sp, #8
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	4608      	mov	r0, r1
 80030b2:	4611      	mov	r1, r2
 80030b4:	461a      	mov	r2, r3
 80030b6:	4603      	mov	r3, r0
 80030b8:	817b      	strh	r3, [r7, #10]
 80030ba:	460b      	mov	r3, r1
 80030bc:	813b      	strh	r3, [r7, #8]
 80030be:	4613      	mov	r3, r2
 80030c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 f8c2 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00d      	beq.n	8003116 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003104:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003108:	d103      	bne.n	8003112 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003110:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e0aa      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003116:	897b      	ldrh	r3, [r7, #10]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	461a      	mov	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003124:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	6a3a      	ldr	r2, [r7, #32]
 800312a:	4952      	ldr	r1, [pc, #328]	@ (8003274 <I2C_RequestMemoryRead+0x1cc>)
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f91d 	bl	800336c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e097      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003154:	6a39      	ldr	r1, [r7, #32]
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 f9a8 	bl	80034ac <I2C_WaitOnTXEFlagUntilTimeout>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00d      	beq.n	800317e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	2b04      	cmp	r3, #4
 8003168:	d107      	bne.n	800317a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003178:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e076      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d105      	bne.n	8003190 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003184:	893b      	ldrh	r3, [r7, #8]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	611a      	str	r2, [r3, #16]
 800318e:	e021      	b.n	80031d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003190:	893b      	ldrh	r3, [r7, #8]
 8003192:	0a1b      	lsrs	r3, r3, #8
 8003194:	b29b      	uxth	r3, r3
 8003196:	b2da      	uxtb	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800319e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a0:	6a39      	ldr	r1, [r7, #32]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f982 	bl	80034ac <I2C_WaitOnTXEFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00d      	beq.n	80031ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	d107      	bne.n	80031c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e050      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031ca:	893b      	ldrh	r3, [r7, #8]
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031d6:	6a39      	ldr	r1, [r7, #32]
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 f967 	bl	80034ac <I2C_WaitOnTXEFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00d      	beq.n	8003200 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d107      	bne.n	80031fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e035      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800320e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	6a3b      	ldr	r3, [r7, #32]
 8003216:	2200      	movs	r2, #0
 8003218:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 f82b 	bl	8003278 <I2C_WaitOnFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00d      	beq.n	8003244 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003236:	d103      	bne.n	8003240 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800323e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e013      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003244:	897b      	ldrh	r3, [r7, #10]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	f043 0301 	orr.w	r3, r3, #1
 800324c:	b2da      	uxtb	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003256:	6a3a      	ldr	r2, [r7, #32]
 8003258:	4906      	ldr	r1, [pc, #24]	@ (8003274 <I2C_RequestMemoryRead+0x1cc>)
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 f886 	bl	800336c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	00010002 	.word	0x00010002

08003278 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	4613      	mov	r3, r2
 8003286:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003288:	e048      	b.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003290:	d044      	beq.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7ff f8c5 	bl	8002420 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d139      	bne.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	0c1b      	lsrs	r3, r3, #16
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d10d      	bne.n	80032ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	43da      	mvns	r2, r3
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	4013      	ands	r3, r2
 80032be:	b29b      	uxth	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	e00c      	b.n	80032e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	43da      	mvns	r2, r3
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4013      	ands	r3, r2
 80032da:	b29b      	uxth	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d116      	bne.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	f043 0220 	orr.w	r2, r3, #32
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e023      	b.n	8003364 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	0c1b      	lsrs	r3, r3, #16
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b01      	cmp	r3, #1
 8003324:	d10d      	bne.n	8003342 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	43da      	mvns	r2, r3
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	4013      	ands	r3, r2
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	bf0c      	ite	eq
 8003338:	2301      	moveq	r3, #1
 800333a:	2300      	movne	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	461a      	mov	r2, r3
 8003340:	e00c      	b.n	800335c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	43da      	mvns	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	4013      	ands	r3, r2
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf0c      	ite	eq
 8003354:	2301      	moveq	r3, #1
 8003356:	2300      	movne	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	461a      	mov	r2, r3
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	429a      	cmp	r2, r3
 8003360:	d093      	beq.n	800328a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800337a:	e071      	b.n	8003460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338a:	d123      	bne.n	80033d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800339a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c0:	f043 0204 	orr.w	r2, r3, #4
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e067      	b.n	80034a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033da:	d041      	beq.n	8003460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033dc:	f7ff f820 	bl	8002420 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d302      	bcc.n	80033f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d136      	bne.n	8003460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	0c1b      	lsrs	r3, r3, #16
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d10c      	bne.n	8003416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	43da      	mvns	r2, r3
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	4013      	ands	r3, r2
 8003408:	b29b      	uxth	r3, r3
 800340a:	2b00      	cmp	r3, #0
 800340c:	bf14      	ite	ne
 800340e:	2301      	movne	r3, #1
 8003410:	2300      	moveq	r3, #0
 8003412:	b2db      	uxtb	r3, r3
 8003414:	e00b      	b.n	800342e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	43da      	mvns	r2, r3
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	4013      	ands	r3, r2
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	bf14      	ite	ne
 8003428:	2301      	movne	r3, #1
 800342a:	2300      	moveq	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d016      	beq.n	8003460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	f043 0220 	orr.w	r2, r3, #32
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e021      	b.n	80034a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	0c1b      	lsrs	r3, r3, #16
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b01      	cmp	r3, #1
 8003468:	d10c      	bne.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf14      	ite	ne
 800347c:	2301      	movne	r3, #1
 800347e:	2300      	moveq	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	e00b      	b.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf14      	ite	ne
 8003496:	2301      	movne	r3, #1
 8003498:	2300      	moveq	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	f47f af6d 	bne.w	800337c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034b8:	e034      	b.n	8003524 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f000 f89b 	bl	80035f6 <I2C_IsAcknowledgeFailed>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e034      	b.n	8003534 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034d0:	d028      	beq.n	8003524 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d2:	f7fe ffa5 	bl	8002420 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d302      	bcc.n	80034e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d11d      	bne.n	8003524 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f2:	2b80      	cmp	r3, #128	@ 0x80
 80034f4:	d016      	beq.n	8003524 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003510:	f043 0220 	orr.w	r2, r3, #32
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e007      	b.n	8003534 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352e:	2b80      	cmp	r3, #128	@ 0x80
 8003530:	d1c3      	bne.n	80034ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003548:	e049      	b.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	f003 0310 	and.w	r3, r3, #16
 8003554:	2b10      	cmp	r3, #16
 8003556:	d119      	bne.n	800358c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0210 	mvn.w	r2, #16
 8003560:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e030      	b.n	80035ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800358c:	f7fe ff48 	bl	8002420 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	68ba      	ldr	r2, [r7, #8]
 8003598:	429a      	cmp	r2, r3
 800359a:	d302      	bcc.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d11d      	bne.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ac:	2b40      	cmp	r3, #64	@ 0x40
 80035ae:	d016      	beq.n	80035de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	f043 0220 	orr.w	r2, r3, #32
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e007      	b.n	80035ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e8:	2b40      	cmp	r3, #64	@ 0x40
 80035ea:	d1ae      	bne.n	800354a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003608:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800360c:	d11b      	bne.n	8003646 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003616:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	f043 0204 	orr.w	r2, r3, #4
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0cc      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003668:	4b68      	ldr	r3, [pc, #416]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 030f 	and.w	r3, r3, #15
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	429a      	cmp	r2, r3
 8003674:	d90c      	bls.n	8003690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003676:	4b65      	ldr	r3, [pc, #404]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800367e:	4b63      	ldr	r3, [pc, #396]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d001      	beq.n	8003690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e0b8      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d020      	beq.n	80036de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d005      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a8:	4b59      	ldr	r3, [pc, #356]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	4a58      	ldr	r2, [pc, #352]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0308 	and.w	r3, r3, #8
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036c0:	4b53      	ldr	r3, [pc, #332]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	4a52      	ldr	r2, [pc, #328]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036cc:	4b50      	ldr	r3, [pc, #320]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	494d      	ldr	r1, [pc, #308]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d044      	beq.n	8003774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d107      	bne.n	8003702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f2:	4b47      	ldr	r3, [pc, #284]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d119      	bne.n	8003732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e07f      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b02      	cmp	r3, #2
 8003708:	d003      	beq.n	8003712 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370e:	2b03      	cmp	r3, #3
 8003710:	d107      	bne.n	8003722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003712:	4b3f      	ldr	r3, [pc, #252]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d109      	bne.n	8003732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e06f      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003722:	4b3b      	ldr	r3, [pc, #236]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e067      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003732:	4b37      	ldr	r3, [pc, #220]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f023 0203 	bic.w	r2, r3, #3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	4934      	ldr	r1, [pc, #208]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 8003740:	4313      	orrs	r3, r2
 8003742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003744:	f7fe fe6c 	bl	8002420 <HAL_GetTick>
 8003748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374a:	e00a      	b.n	8003762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800374c:	f7fe fe68 	bl	8002420 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800375a:	4293      	cmp	r3, r2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e04f      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003762:	4b2b      	ldr	r3, [pc, #172]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 020c 	and.w	r2, r3, #12
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	429a      	cmp	r2, r3
 8003772:	d1eb      	bne.n	800374c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003774:	4b25      	ldr	r3, [pc, #148]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 030f 	and.w	r3, r3, #15
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d20c      	bcs.n	800379c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003782:	4b22      	ldr	r3, [pc, #136]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800378a:	4b20      	ldr	r3, [pc, #128]	@ (800380c <HAL_RCC_ClockConfig+0x1b8>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	683a      	ldr	r2, [r7, #0]
 8003794:	429a      	cmp	r2, r3
 8003796:	d001      	beq.n	800379c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e032      	b.n	8003802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d008      	beq.n	80037ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a8:	4b19      	ldr	r3, [pc, #100]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4916      	ldr	r1, [pc, #88]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d009      	beq.n	80037da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037c6:	4b12      	ldr	r3, [pc, #72]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	490e      	ldr	r1, [pc, #56]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037da:	f000 f873 	bl	80038c4 <HAL_RCC_GetSysClockFreq>
 80037de:	4602      	mov	r2, r0
 80037e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003810 <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	091b      	lsrs	r3, r3, #4
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	490a      	ldr	r1, [pc, #40]	@ (8003814 <HAL_RCC_ClockConfig+0x1c0>)
 80037ec:	5ccb      	ldrb	r3, [r1, r3]
 80037ee:	fa22 f303 	lsr.w	r3, r2, r3
 80037f2:	4a09      	ldr	r2, [pc, #36]	@ (8003818 <HAL_RCC_ClockConfig+0x1c4>)
 80037f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037f6:	4b09      	ldr	r3, [pc, #36]	@ (800381c <HAL_RCC_ClockConfig+0x1c8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fe fb8a 	bl	8001f14 <HAL_InitTick>

  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40023c00 	.word	0x40023c00
 8003810:	40023800 	.word	0x40023800
 8003814:	0800d40c 	.word	0x0800d40c
 8003818:	20000018 	.word	0x20000018
 800381c:	2000001c 	.word	0x2000001c

08003820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003824:	4b03      	ldr	r3, [pc, #12]	@ (8003834 <HAL_RCC_GetHCLKFreq+0x14>)
 8003826:	681b      	ldr	r3, [r3, #0]
}
 8003828:	4618      	mov	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000018 	.word	0x20000018

08003838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800383c:	f7ff fff0 	bl	8003820 <HAL_RCC_GetHCLKFreq>
 8003840:	4602      	mov	r2, r0
 8003842:	4b05      	ldr	r3, [pc, #20]	@ (8003858 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	0a9b      	lsrs	r3, r3, #10
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	4903      	ldr	r1, [pc, #12]	@ (800385c <HAL_RCC_GetPCLK1Freq+0x24>)
 800384e:	5ccb      	ldrb	r3, [r1, r3]
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003854:	4618      	mov	r0, r3
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40023800 	.word	0x40023800
 800385c:	0800d41c 	.word	0x0800d41c

08003860 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	220f      	movs	r2, #15
 800386e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003870:	4b12      	ldr	r3, [pc, #72]	@ (80038bc <HAL_RCC_GetClockConfig+0x5c>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 0203 	and.w	r2, r3, #3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800387c:	4b0f      	ldr	r3, [pc, #60]	@ (80038bc <HAL_RCC_GetClockConfig+0x5c>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003888:	4b0c      	ldr	r3, [pc, #48]	@ (80038bc <HAL_RCC_GetClockConfig+0x5c>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003894:	4b09      	ldr	r3, [pc, #36]	@ (80038bc <HAL_RCC_GetClockConfig+0x5c>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	08db      	lsrs	r3, r3, #3
 800389a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80038a2:	4b07      	ldr	r3, [pc, #28]	@ (80038c0 <HAL_RCC_GetClockConfig+0x60>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 020f 	and.w	r2, r3, #15
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	601a      	str	r2, [r3, #0]
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40023800 	.word	0x40023800
 80038c0:	40023c00 	.word	0x40023c00

080038c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c8:	b0a6      	sub	sp, #152	@ 0x98
 80038ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80038d2:	2300      	movs	r3, #0
 80038d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038ea:	4bc8      	ldr	r3, [pc, #800]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 030c 	and.w	r3, r3, #12
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	f200 817e 	bhi.w	8003bf4 <HAL_RCC_GetSysClockFreq+0x330>
 80038f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003900 <HAL_RCC_GetSysClockFreq+0x3c>)
 80038fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fe:	bf00      	nop
 8003900:	08003935 	.word	0x08003935
 8003904:	08003bf5 	.word	0x08003bf5
 8003908:	08003bf5 	.word	0x08003bf5
 800390c:	08003bf5 	.word	0x08003bf5
 8003910:	0800393d 	.word	0x0800393d
 8003914:	08003bf5 	.word	0x08003bf5
 8003918:	08003bf5 	.word	0x08003bf5
 800391c:	08003bf5 	.word	0x08003bf5
 8003920:	08003945 	.word	0x08003945
 8003924:	08003bf5 	.word	0x08003bf5
 8003928:	08003bf5 	.word	0x08003bf5
 800392c:	08003bf5 	.word	0x08003bf5
 8003930:	08003aaf 	.word	0x08003aaf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003934:	4bb6      	ldr	r3, [pc, #728]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003936:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800393a:	e15f      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800393c:	4bb5      	ldr	r3, [pc, #724]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x350>)
 800393e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003942:	e15b      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003944:	4bb1      	ldr	r3, [pc, #708]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800394c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003950:	4bae      	ldr	r3, [pc, #696]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d031      	beq.n	80039c0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800395c:	4bab      	ldr	r3, [pc, #684]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	099b      	lsrs	r3, r3, #6
 8003962:	2200      	movs	r2, #0
 8003964:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003966:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003968:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800396a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003970:	2300      	movs	r3, #0
 8003972:	667b      	str	r3, [r7, #100]	@ 0x64
 8003974:	4ba7      	ldr	r3, [pc, #668]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x350>)
 8003976:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800397a:	462a      	mov	r2, r5
 800397c:	fb03 f202 	mul.w	r2, r3, r2
 8003980:	2300      	movs	r3, #0
 8003982:	4621      	mov	r1, r4
 8003984:	fb01 f303 	mul.w	r3, r1, r3
 8003988:	4413      	add	r3, r2
 800398a:	4aa2      	ldr	r2, [pc, #648]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x350>)
 800398c:	4621      	mov	r1, r4
 800398e:	fba1 1202 	umull	r1, r2, r1, r2
 8003992:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003994:	460a      	mov	r2, r1
 8003996:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003998:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800399a:	4413      	add	r3, r2
 800399c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800399e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039a2:	2200      	movs	r2, #0
 80039a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80039a6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80039a8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80039ac:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80039b0:	f7fd f91e 	bl	8000bf0 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4613      	mov	r3, r2
 80039ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039be:	e064      	b.n	8003a8a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039c0:	4b92      	ldr	r3, [pc, #584]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	099b      	lsrs	r3, r3, #6
 80039c6:	2200      	movs	r2, #0
 80039c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80039ca:	657a      	str	r2, [r7, #84]	@ 0x54
 80039cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039d4:	2300      	movs	r3, #0
 80039d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039d8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80039dc:	4622      	mov	r2, r4
 80039de:	462b      	mov	r3, r5
 80039e0:	f04f 0000 	mov.w	r0, #0
 80039e4:	f04f 0100 	mov.w	r1, #0
 80039e8:	0159      	lsls	r1, r3, #5
 80039ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039ee:	0150      	lsls	r0, r2, #5
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4621      	mov	r1, r4
 80039f6:	1a51      	subs	r1, r2, r1
 80039f8:	6139      	str	r1, [r7, #16]
 80039fa:	4629      	mov	r1, r5
 80039fc:	eb63 0301 	sbc.w	r3, r3, r1
 8003a00:	617b      	str	r3, [r7, #20]
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	f04f 0300 	mov.w	r3, #0
 8003a0a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a0e:	4659      	mov	r1, fp
 8003a10:	018b      	lsls	r3, r1, #6
 8003a12:	4651      	mov	r1, sl
 8003a14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a18:	4651      	mov	r1, sl
 8003a1a:	018a      	lsls	r2, r1, #6
 8003a1c:	4651      	mov	r1, sl
 8003a1e:	ebb2 0801 	subs.w	r8, r2, r1
 8003a22:	4659      	mov	r1, fp
 8003a24:	eb63 0901 	sbc.w	r9, r3, r1
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a3c:	4690      	mov	r8, r2
 8003a3e:	4699      	mov	r9, r3
 8003a40:	4623      	mov	r3, r4
 8003a42:	eb18 0303 	adds.w	r3, r8, r3
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	462b      	mov	r3, r5
 8003a4a:	eb49 0303 	adc.w	r3, r9, r3
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	f04f 0300 	mov.w	r3, #0
 8003a58:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	028b      	lsls	r3, r1, #10
 8003a60:	4621      	mov	r1, r4
 8003a62:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a66:	4621      	mov	r1, r4
 8003a68:	028a      	lsls	r2, r1, #10
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a72:	2200      	movs	r2, #0
 8003a74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a76:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a78:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a7c:	f7fd f8b8 	bl	8000bf0 <__aeabi_uldivmod>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	4613      	mov	r3, r2
 8003a86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a8a:	4b60      	ldr	r3, [pc, #384]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	0c1b      	lsrs	r3, r3, #16
 8003a90:	f003 0303 	and.w	r3, r3, #3
 8003a94:	3301      	adds	r3, #1
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003a9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003aa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003aac:	e0a6      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aae:	4b57      	ldr	r3, [pc, #348]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aba:	4b54      	ldr	r3, [pc, #336]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d02a      	beq.n	8003b1c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ac6:	4b51      	ldr	r3, [pc, #324]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	099b      	lsrs	r3, r3, #6
 8003acc:	2200      	movs	r2, #0
 8003ace:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ad0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ad8:	2100      	movs	r1, #0
 8003ada:	4b4e      	ldr	r3, [pc, #312]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x350>)
 8003adc:	fb03 f201 	mul.w	r2, r3, r1
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	fb00 f303 	mul.w	r3, r0, r3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x350>)
 8003aea:	fba0 1202 	umull	r1, r2, r0, r2
 8003aee:	677a      	str	r2, [r7, #116]	@ 0x74
 8003af0:	460a      	mov	r2, r1
 8003af2:	673a      	str	r2, [r7, #112]	@ 0x70
 8003af4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003af6:	4413      	add	r3, r2
 8003af8:	677b      	str	r3, [r7, #116]	@ 0x74
 8003afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003afe:	2200      	movs	r2, #0
 8003b00:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b02:	637a      	str	r2, [r7, #52]	@ 0x34
 8003b04:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003b08:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003b0c:	f7fd f870 	bl	8000bf0 <__aeabi_uldivmod>
 8003b10:	4602      	mov	r2, r0
 8003b12:	460b      	mov	r3, r1
 8003b14:	4613      	mov	r3, r2
 8003b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b1a:	e05b      	b.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b1c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	099b      	lsrs	r3, r3, #6
 8003b22:	2200      	movs	r2, #0
 8003b24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b2e:	623b      	str	r3, [r7, #32]
 8003b30:	2300      	movs	r3, #0
 8003b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b38:	4642      	mov	r2, r8
 8003b3a:	464b      	mov	r3, r9
 8003b3c:	f04f 0000 	mov.w	r0, #0
 8003b40:	f04f 0100 	mov.w	r1, #0
 8003b44:	0159      	lsls	r1, r3, #5
 8003b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b4a:	0150      	lsls	r0, r2, #5
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
 8003b50:	4641      	mov	r1, r8
 8003b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b56:	4649      	mov	r1, r9
 8003b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b70:	ebb2 040a 	subs.w	r4, r2, sl
 8003b74:	eb63 050b 	sbc.w	r5, r3, fp
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	00eb      	lsls	r3, r5, #3
 8003b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b86:	00e2      	lsls	r2, r4, #3
 8003b88:	4614      	mov	r4, r2
 8003b8a:	461d      	mov	r5, r3
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	18e3      	adds	r3, r4, r3
 8003b90:	603b      	str	r3, [r7, #0]
 8003b92:	464b      	mov	r3, r9
 8003b94:	eb45 0303 	adc.w	r3, r5, r3
 8003b98:	607b      	str	r3, [r7, #4]
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ba6:	4629      	mov	r1, r5
 8003ba8:	028b      	lsls	r3, r1, #10
 8003baa:	4621      	mov	r1, r4
 8003bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	028a      	lsls	r2, r1, #10
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	61bb      	str	r3, [r7, #24]
 8003bc0:	61fa      	str	r2, [r7, #28]
 8003bc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bc6:	f7fd f813 	bl	8000bf0 <__aeabi_uldivmod>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4613      	mov	r3, r2
 8003bd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x348>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	0f1b      	lsrs	r3, r3, #28
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003be2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003be6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003bf2:	e003      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bf4:	4b06      	ldr	r3, [pc, #24]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003bf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003bfa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3798      	adds	r7, #152	@ 0x98
 8003c04:	46bd      	mov	sp, r7
 8003c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	00f42400 	.word	0x00f42400
 8003c14:	017d7840 	.word	0x017d7840

08003c18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e28d      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 8083 	beq.w	8003d3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c38:	4b94      	ldr	r3, [pc, #592]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d019      	beq.n	8003c78 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c44:	4b91      	ldr	r3, [pc, #580]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c4c:	2b08      	cmp	r3, #8
 8003c4e:	d106      	bne.n	8003c5e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c50:	4b8e      	ldr	r3, [pc, #568]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c5c:	d00c      	beq.n	8003c78 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c5e:	4b8b      	ldr	r3, [pc, #556]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c66:	2b0c      	cmp	r3, #12
 8003c68:	d112      	bne.n	8003c90 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c6a:	4b88      	ldr	r3, [pc, #544]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c76:	d10b      	bne.n	8003c90 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c78:	4b84      	ldr	r3, [pc, #528]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d05b      	beq.n	8003d3c <HAL_RCC_OscConfig+0x124>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d157      	bne.n	8003d3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e25a      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c98:	d106      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x90>
 8003c9a:	4b7c      	ldr	r3, [pc, #496]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a7b      	ldr	r2, [pc, #492]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca4:	6013      	str	r3, [r2, #0]
 8003ca6:	e01d      	b.n	8003ce4 <HAL_RCC_OscConfig+0xcc>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cb0:	d10c      	bne.n	8003ccc <HAL_RCC_OscConfig+0xb4>
 8003cb2:	4b76      	ldr	r3, [pc, #472]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a75      	ldr	r2, [pc, #468]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b73      	ldr	r3, [pc, #460]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a72      	ldr	r2, [pc, #456]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e00b      	b.n	8003ce4 <HAL_RCC_OscConfig+0xcc>
 8003ccc:	4b6f      	ldr	r3, [pc, #444]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	4b6c      	ldr	r3, [pc, #432]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a6b      	ldr	r2, [pc, #428]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d013      	beq.n	8003d14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cec:	f7fe fb98 	bl	8002420 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf4:	f7fe fb94 	bl	8002420 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b64      	cmp	r3, #100	@ 0x64
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e21f      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	4b61      	ldr	r3, [pc, #388]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0xdc>
 8003d12:	e014      	b.n	8003d3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe fb84 	bl	8002420 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d1c:	f7fe fb80 	bl	8002420 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b64      	cmp	r3, #100	@ 0x64
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e20b      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	4b57      	ldr	r3, [pc, #348]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x104>
 8003d3a:	e000      	b.n	8003d3e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d06f      	beq.n	8003e2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d4a:	4b50      	ldr	r3, [pc, #320]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 030c 	and.w	r3, r3, #12
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d017      	beq.n	8003d86 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d56:	4b4d      	ldr	r3, [pc, #308]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d105      	bne.n	8003d6e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d62:	4b4a      	ldr	r3, [pc, #296]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00b      	beq.n	8003d86 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d6e:	4b47      	ldr	r3, [pc, #284]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d76:	2b0c      	cmp	r3, #12
 8003d78:	d11c      	bne.n	8003db4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d7a:	4b44      	ldr	r3, [pc, #272]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d116      	bne.n	8003db4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d86:	4b41      	ldr	r3, [pc, #260]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <HAL_RCC_OscConfig+0x186>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d001      	beq.n	8003d9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e1d3      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4937      	ldr	r1, [pc, #220]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003db2:	e03a      	b.n	8003e2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d020      	beq.n	8003dfe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dbc:	4b34      	ldr	r3, [pc, #208]	@ (8003e90 <HAL_RCC_OscConfig+0x278>)
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc2:	f7fe fb2d 	bl	8002420 <HAL_GetTick>
 8003dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dca:	f7fe fb29 	bl	8002420 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e1b4      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0f0      	beq.n	8003dca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de8:	4b28      	ldr	r3, [pc, #160]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	4925      	ldr	r1, [pc, #148]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	600b      	str	r3, [r1, #0]
 8003dfc:	e015      	b.n	8003e2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dfe:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <HAL_RCC_OscConfig+0x278>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7fe fb0c 	bl	8002420 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e0c:	f7fe fb08 	bl	8002420 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e193      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0308 	and.w	r3, r3, #8
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d036      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d016      	beq.n	8003e6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e3e:	4b15      	ldr	r3, [pc, #84]	@ (8003e94 <HAL_RCC_OscConfig+0x27c>)
 8003e40:	2201      	movs	r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e44:	f7fe faec 	bl	8002420 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e4c:	f7fe fae8 	bl	8002420 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e173      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <HAL_RCC_OscConfig+0x274>)
 8003e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d0f0      	beq.n	8003e4c <HAL_RCC_OscConfig+0x234>
 8003e6a:	e01b      	b.n	8003ea4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e6c:	4b09      	ldr	r3, [pc, #36]	@ (8003e94 <HAL_RCC_OscConfig+0x27c>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e72:	f7fe fad5 	bl	8002420 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e78:	e00e      	b.n	8003e98 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e7a:	f7fe fad1 	bl	8002420 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d907      	bls.n	8003e98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e15c      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
 8003e8c:	40023800 	.word	0x40023800
 8003e90:	42470000 	.word	0x42470000
 8003e94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e98:	4b8a      	ldr	r3, [pc, #552]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ea      	bne.n	8003e7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 8097 	beq.w	8003fe0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb6:	4b83      	ldr	r3, [pc, #524]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eca:	4a7e      	ldr	r2, [pc, #504]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ed2:	4b7c      	ldr	r3, [pc, #496]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	60bb      	str	r3, [r7, #8]
 8003edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee2:	4b79      	ldr	r3, [pc, #484]	@ (80040c8 <HAL_RCC_OscConfig+0x4b0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d118      	bne.n	8003f20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eee:	4b76      	ldr	r3, [pc, #472]	@ (80040c8 <HAL_RCC_OscConfig+0x4b0>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a75      	ldr	r2, [pc, #468]	@ (80040c8 <HAL_RCC_OscConfig+0x4b0>)
 8003ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efa:	f7fe fa91 	bl	8002420 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fa8d 	bl	8002420 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e118      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f14:	4b6c      	ldr	r3, [pc, #432]	@ (80040c8 <HAL_RCC_OscConfig+0x4b0>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d106      	bne.n	8003f36 <HAL_RCC_OscConfig+0x31e>
 8003f28:	4b66      	ldr	r3, [pc, #408]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2c:	4a65      	ldr	r2, [pc, #404]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f34:	e01c      	b.n	8003f70 <HAL_RCC_OscConfig+0x358>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	2b05      	cmp	r3, #5
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x340>
 8003f3e:	4b61      	ldr	r3, [pc, #388]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f42:	4a60      	ldr	r2, [pc, #384]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f44:	f043 0304 	orr.w	r3, r3, #4
 8003f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f4a:	4b5e      	ldr	r3, [pc, #376]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4e:	4a5d      	ldr	r2, [pc, #372]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	f043 0301 	orr.w	r3, r3, #1
 8003f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f56:	e00b      	b.n	8003f70 <HAL_RCC_OscConfig+0x358>
 8003f58:	4b5a      	ldr	r3, [pc, #360]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5c:	4a59      	ldr	r2, [pc, #356]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f5e:	f023 0301 	bic.w	r3, r3, #1
 8003f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f64:	4b57      	ldr	r3, [pc, #348]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f68:	4a56      	ldr	r2, [pc, #344]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f6a:	f023 0304 	bic.w	r3, r3, #4
 8003f6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d015      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f78:	f7fe fa52 	bl	8002420 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7e:	e00a      	b.n	8003f96 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f80:	f7fe fa4e 	bl	8002420 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e0d7      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	4b4b      	ldr	r3, [pc, #300]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0ee      	beq.n	8003f80 <HAL_RCC_OscConfig+0x368>
 8003fa2:	e014      	b.n	8003fce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa4:	f7fe fa3c 	bl	8002420 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003faa:	e00a      	b.n	8003fc2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fac:	f7fe fa38 	bl	8002420 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e0c1      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fc2:	4b40      	ldr	r3, [pc, #256]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1ee      	bne.n	8003fac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fce:	7dfb      	ldrb	r3, [r7, #23]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d105      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80ad 	beq.w	8004144 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fea:	4b36      	ldr	r3, [pc, #216]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	d060      	beq.n	80040b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d145      	bne.n	800408a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	4b33      	ldr	r3, [pc, #204]	@ (80040cc <HAL_RCC_OscConfig+0x4b4>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004004:	f7fe fa0c 	bl	8002420 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400c:	f7fe fa08 	bl	8002420 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e093      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800401e:	4b29      	ldr	r3, [pc, #164]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	69da      	ldr	r2, [r3, #28]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	019b      	lsls	r3, r3, #6
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004040:	085b      	lsrs	r3, r3, #1
 8004042:	3b01      	subs	r3, #1
 8004044:	041b      	lsls	r3, r3, #16
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404c:	061b      	lsls	r3, r3, #24
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004054:	071b      	lsls	r3, r3, #28
 8004056:	491b      	ldr	r1, [pc, #108]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 8004058:	4313      	orrs	r3, r2
 800405a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800405c:	4b1b      	ldr	r3, [pc, #108]	@ (80040cc <HAL_RCC_OscConfig+0x4b4>)
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004062:	f7fe f9dd 	bl	8002420 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004068:	e008      	b.n	800407c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406a:	f7fe f9d9 	bl	8002420 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e064      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407c:	4b11      	ldr	r3, [pc, #68]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0f0      	beq.n	800406a <HAL_RCC_OscConfig+0x452>
 8004088:	e05c      	b.n	8004144 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <HAL_RCC_OscConfig+0x4b4>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004090:	f7fe f9c6 	bl	8002420 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7fe f9c2 	bl	8002420 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e04d      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <HAL_RCC_OscConfig+0x4ac>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x480>
 80040b6:	e045      	b.n	8004144 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e040      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
 80040c4:	40023800 	.word	0x40023800
 80040c8:	40007000 	.word	0x40007000
 80040cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040d0:	4b1f      	ldr	r3, [pc, #124]	@ (8004150 <HAL_RCC_OscConfig+0x538>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d030      	beq.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d129      	bne.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d122      	bne.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004100:	4013      	ands	r3, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004108:	4293      	cmp	r3, r2
 800410a:	d119      	bne.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	085b      	lsrs	r3, r3, #1
 8004118:	3b01      	subs	r3, #1
 800411a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d10f      	bne.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d107      	bne.n	8004140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d001      	beq.n	8004144 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e000      	b.n	8004146 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40023800 	.word	0x40023800

08004154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e041      	b.n	80041ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d106      	bne.n	8004180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7fd fe6e 	bl	8001e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3304      	adds	r3, #4
 8004190:	4619      	mov	r1, r3
 8004192:	4610      	mov	r0, r2
 8004194:	f000 fc62 	bl	8004a5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
	...

080041f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b01      	cmp	r3, #1
 8004206:	d001      	beq.n	800420c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e04e      	b.n	80042aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a23      	ldr	r2, [pc, #140]	@ (80042b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d022      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004236:	d01d      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a1f      	ldr	r2, [pc, #124]	@ (80042bc <HAL_TIM_Base_Start_IT+0xc8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d018      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a1e      	ldr	r2, [pc, #120]	@ (80042c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d013      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1c      	ldr	r2, [pc, #112]	@ (80042c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00e      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a1b      	ldr	r2, [pc, #108]	@ (80042c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d009      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <HAL_TIM_Base_Start_IT+0xd8>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d004      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d111      	bne.n	8004298 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b06      	cmp	r3, #6
 8004284:	d010      	beq.n	80042a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0201 	orr.w	r2, r2, #1
 8004294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004296:	e007      	b.n	80042a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40010000 	.word	0x40010000
 80042bc:	40000400 	.word	0x40000400
 80042c0:	40000800 	.word	0x40000800
 80042c4:	40000c00 	.word	0x40000c00
 80042c8:	40010400 	.word	0x40010400
 80042cc:	40014000 	.word	0x40014000
 80042d0:	40001800 	.word	0x40001800

080042d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e041      	b.n	800436a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f839 	bl	8004372 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f000 fba2 	bl	8004a5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
	...

08004388 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d109      	bne.n	80043ac <HAL_TIM_PWM_Start+0x24>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	bf14      	ite	ne
 80043a4:	2301      	movne	r3, #1
 80043a6:	2300      	moveq	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	e022      	b.n	80043f2 <HAL_TIM_PWM_Start+0x6a>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d109      	bne.n	80043c6 <HAL_TIM_PWM_Start+0x3e>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	bf14      	ite	ne
 80043be:	2301      	movne	r3, #1
 80043c0:	2300      	moveq	r3, #0
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	e015      	b.n	80043f2 <HAL_TIM_PWM_Start+0x6a>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d109      	bne.n	80043e0 <HAL_TIM_PWM_Start+0x58>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	bf14      	ite	ne
 80043d8:	2301      	movne	r3, #1
 80043da:	2300      	moveq	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	e008      	b.n	80043f2 <HAL_TIM_PWM_Start+0x6a>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bf14      	ite	ne
 80043ec:	2301      	movne	r3, #1
 80043ee:	2300      	moveq	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e07c      	b.n	80044f4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d104      	bne.n	800440a <HAL_TIM_PWM_Start+0x82>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004408:	e013      	b.n	8004432 <HAL_TIM_PWM_Start+0xaa>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b04      	cmp	r3, #4
 800440e:	d104      	bne.n	800441a <HAL_TIM_PWM_Start+0x92>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004418:	e00b      	b.n	8004432 <HAL_TIM_PWM_Start+0xaa>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d104      	bne.n	800442a <HAL_TIM_PWM_Start+0xa2>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004428:	e003      	b.n	8004432 <HAL_TIM_PWM_Start+0xaa>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2202      	movs	r2, #2
 800442e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2201      	movs	r2, #1
 8004438:	6839      	ldr	r1, [r7, #0]
 800443a:	4618      	mov	r0, r3
 800443c:	f000 fdfe 	bl	800503c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a2d      	ldr	r2, [pc, #180]	@ (80044fc <HAL_TIM_PWM_Start+0x174>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d004      	beq.n	8004454 <HAL_TIM_PWM_Start+0xcc>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a2c      	ldr	r2, [pc, #176]	@ (8004500 <HAL_TIM_PWM_Start+0x178>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d101      	bne.n	8004458 <HAL_TIM_PWM_Start+0xd0>
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <HAL_TIM_PWM_Start+0xd2>
 8004458:	2300      	movs	r3, #0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d007      	beq.n	800446e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800446c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a22      	ldr	r2, [pc, #136]	@ (80044fc <HAL_TIM_PWM_Start+0x174>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d022      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004480:	d01d      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a1f      	ldr	r2, [pc, #124]	@ (8004504 <HAL_TIM_PWM_Start+0x17c>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d018      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a1d      	ldr	r2, [pc, #116]	@ (8004508 <HAL_TIM_PWM_Start+0x180>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d013      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a1c      	ldr	r2, [pc, #112]	@ (800450c <HAL_TIM_PWM_Start+0x184>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d00e      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a16      	ldr	r2, [pc, #88]	@ (8004500 <HAL_TIM_PWM_Start+0x178>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d009      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a18      	ldr	r2, [pc, #96]	@ (8004510 <HAL_TIM_PWM_Start+0x188>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d004      	beq.n	80044be <HAL_TIM_PWM_Start+0x136>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a16      	ldr	r2, [pc, #88]	@ (8004514 <HAL_TIM_PWM_Start+0x18c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d111      	bne.n	80044e2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b06      	cmp	r3, #6
 80044ce:	d010      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e0:	e007      	b.n	80044f2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40010000 	.word	0x40010000
 8004500:	40010400 	.word	0x40010400
 8004504:	40000400 	.word	0x40000400
 8004508:	40000800 	.word	0x40000800
 800450c:	40000c00 	.word	0x40000c00
 8004510:	40014000 	.word	0x40014000
 8004514:	40001800 	.word	0x40001800

08004518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d020      	beq.n	800457c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01b      	beq.n	800457c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0202 	mvn.w	r2, #2
 800454c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fa5b 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 8004568:	e005      	b.n	8004576 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fa4d 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 fa5e 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f003 0304 	and.w	r3, r3, #4
 8004582:	2b00      	cmp	r3, #0
 8004584:	d020      	beq.n	80045c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01b      	beq.n	80045c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0204 	mvn.w	r2, #4
 8004598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2202      	movs	r2, #2
 800459e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fa35 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 80045b4:	e005      	b.n	80045c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fa27 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fa38 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d020      	beq.n	8004614 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d01b      	beq.n	8004614 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f06f 0208 	mvn.w	r2, #8
 80045e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2204      	movs	r2, #4
 80045ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fa0f 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 8004600:	e005      	b.n	800460e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fa01 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 fa12 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f003 0310 	and.w	r3, r3, #16
 800461a:	2b00      	cmp	r3, #0
 800461c:	d020      	beq.n	8004660 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f003 0310 	and.w	r3, r3, #16
 8004624:	2b00      	cmp	r3, #0
 8004626:	d01b      	beq.n	8004660 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0210 	mvn.w	r2, #16
 8004630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2208      	movs	r2, #8
 8004636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f9e9 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 800464c:	e005      	b.n	800465a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f9db 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 f9ec 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00c      	beq.n	8004684 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0201 	mvn.w	r2, #1
 800467c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fc feb6 	bl	80013f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00c      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004694:	2b00      	cmp	r3, #0
 8004696:	d007      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 fdc8 	bl	8005238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00c      	beq.n	80046cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d007      	beq.n	80046cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f9bd 	bl	8004a46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00c      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0320 	and.w	r3, r3, #32
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0220 	mvn.w	r2, #32
 80046e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fd9a 	bl	8005224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046f0:	bf00      	nop
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004712:	2302      	movs	r3, #2
 8004714:	e0ae      	b.n	8004874 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b0c      	cmp	r3, #12
 8004722:	f200 809f 	bhi.w	8004864 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004726:	a201      	add	r2, pc, #4	@ (adr r2, 800472c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472c:	08004761 	.word	0x08004761
 8004730:	08004865 	.word	0x08004865
 8004734:	08004865 	.word	0x08004865
 8004738:	08004865 	.word	0x08004865
 800473c:	080047a1 	.word	0x080047a1
 8004740:	08004865 	.word	0x08004865
 8004744:	08004865 	.word	0x08004865
 8004748:	08004865 	.word	0x08004865
 800474c:	080047e3 	.word	0x080047e3
 8004750:	08004865 	.word	0x08004865
 8004754:	08004865 	.word	0x08004865
 8004758:	08004865 	.word	0x08004865
 800475c:	08004823 	.word	0x08004823
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fa1e 	bl	8004ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0208 	orr.w	r2, r2, #8
 800477a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699a      	ldr	r2, [r3, #24]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0204 	bic.w	r2, r2, #4
 800478a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6999      	ldr	r1, [r3, #24]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	619a      	str	r2, [r3, #24]
      break;
 800479e:	e064      	b.n	800486a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fa6e 	bl	8004c88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699a      	ldr	r2, [r3, #24]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6999      	ldr	r1, [r3, #24]
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	021a      	lsls	r2, r3, #8
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	619a      	str	r2, [r3, #24]
      break;
 80047e0:	e043      	b.n	800486a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fac3 	bl	8004d74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69da      	ldr	r2, [r3, #28]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0208 	orr.w	r2, r2, #8
 80047fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69da      	ldr	r2, [r3, #28]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0204 	bic.w	r2, r2, #4
 800480c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69d9      	ldr	r1, [r3, #28]
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	61da      	str	r2, [r3, #28]
      break;
 8004820:	e023      	b.n	800486a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	4618      	mov	r0, r3
 800482a:	f000 fb17 	bl	8004e5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69da      	ldr	r2, [r3, #28]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800483c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69da      	ldr	r2, [r3, #28]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800484c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69d9      	ldr	r1, [r3, #28]
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	021a      	lsls	r2, r3, #8
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	61da      	str	r2, [r3, #28]
      break;
 8004862:	e002      	b.n	800486a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	75fb      	strb	r3, [r7, #23]
      break;
 8004868:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004872:	7dfb      	ldrb	r3, [r7, #23]
}
 8004874:	4618      	mov	r0, r3
 8004876:	3718      	adds	r7, #24
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_TIM_ConfigClockSource+0x1c>
 8004894:	2302      	movs	r3, #2
 8004896:	e0b4      	b.n	8004a02 <HAL_TIM_ConfigClockSource+0x186>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048d0:	d03e      	beq.n	8004950 <HAL_TIM_ConfigClockSource+0xd4>
 80048d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048d6:	f200 8087 	bhi.w	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048de:	f000 8086 	beq.w	80049ee <HAL_TIM_ConfigClockSource+0x172>
 80048e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048e6:	d87f      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b70      	cmp	r3, #112	@ 0x70
 80048ea:	d01a      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0xa6>
 80048ec:	2b70      	cmp	r3, #112	@ 0x70
 80048ee:	d87b      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b60      	cmp	r3, #96	@ 0x60
 80048f2:	d050      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0x11a>
 80048f4:	2b60      	cmp	r3, #96	@ 0x60
 80048f6:	d877      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b50      	cmp	r3, #80	@ 0x50
 80048fa:	d03c      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xfa>
 80048fc:	2b50      	cmp	r3, #80	@ 0x50
 80048fe:	d873      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004900:	2b40      	cmp	r3, #64	@ 0x40
 8004902:	d058      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004904:	2b40      	cmp	r3, #64	@ 0x40
 8004906:	d86f      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004908:	2b30      	cmp	r3, #48	@ 0x30
 800490a:	d064      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 800490c:	2b30      	cmp	r3, #48	@ 0x30
 800490e:	d86b      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004910:	2b20      	cmp	r3, #32
 8004912:	d060      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004914:	2b20      	cmp	r3, #32
 8004916:	d867      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004918:	2b00      	cmp	r3, #0
 800491a:	d05c      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 800491c:	2b10      	cmp	r3, #16
 800491e:	d05a      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004920:	e062      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004932:	f000 fb63 	bl	8004ffc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004944:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	609a      	str	r2, [r3, #8]
      break;
 800494e:	e04f      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004960:	f000 fb4c 	bl	8004ffc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004972:	609a      	str	r2, [r3, #8]
      break;
 8004974:	e03c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004982:	461a      	mov	r2, r3
 8004984:	f000 fac0 	bl	8004f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2150      	movs	r1, #80	@ 0x50
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fb19 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004994:	e02c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049a2:	461a      	mov	r2, r3
 80049a4:	f000 fadf 	bl	8004f66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2160      	movs	r1, #96	@ 0x60
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fb09 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 80049b4:	e01c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049c2:	461a      	mov	r2, r3
 80049c4:	f000 faa0 	bl	8004f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2140      	movs	r1, #64	@ 0x40
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 faf9 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 80049d4:	e00c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4619      	mov	r1, r3
 80049e0:	4610      	mov	r0, r2
 80049e2:	f000 faf0 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 80049e6:	e003      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	73fb      	strb	r3, [r7, #15]
      break;
 80049ec:	e000      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a43      	ldr	r2, [pc, #268]	@ (8004b7c <TIM_Base_SetConfig+0x120>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d013      	beq.n	8004a9c <TIM_Base_SetConfig+0x40>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a7a:	d00f      	beq.n	8004a9c <TIM_Base_SetConfig+0x40>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a40      	ldr	r2, [pc, #256]	@ (8004b80 <TIM_Base_SetConfig+0x124>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d00b      	beq.n	8004a9c <TIM_Base_SetConfig+0x40>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a3f      	ldr	r2, [pc, #252]	@ (8004b84 <TIM_Base_SetConfig+0x128>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d007      	beq.n	8004a9c <TIM_Base_SetConfig+0x40>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a3e      	ldr	r2, [pc, #248]	@ (8004b88 <TIM_Base_SetConfig+0x12c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d003      	beq.n	8004a9c <TIM_Base_SetConfig+0x40>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a3d      	ldr	r2, [pc, #244]	@ (8004b8c <TIM_Base_SetConfig+0x130>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d108      	bne.n	8004aae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a32      	ldr	r2, [pc, #200]	@ (8004b7c <TIM_Base_SetConfig+0x120>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d02b      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004abc:	d027      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8004b80 <TIM_Base_SetConfig+0x124>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d023      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8004b84 <TIM_Base_SetConfig+0x128>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d01f      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b88 <TIM_Base_SetConfig+0x12c>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d01b      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8004b8c <TIM_Base_SetConfig+0x130>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d017      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8004b90 <TIM_Base_SetConfig+0x134>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d013      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8004b94 <TIM_Base_SetConfig+0x138>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00f      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a29      	ldr	r2, [pc, #164]	@ (8004b98 <TIM_Base_SetConfig+0x13c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d00b      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a28      	ldr	r2, [pc, #160]	@ (8004b9c <TIM_Base_SetConfig+0x140>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d007      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a27      	ldr	r2, [pc, #156]	@ (8004ba0 <TIM_Base_SetConfig+0x144>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d003      	beq.n	8004b0e <TIM_Base_SetConfig+0xb2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a26      	ldr	r2, [pc, #152]	@ (8004ba4 <TIM_Base_SetConfig+0x148>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d108      	bne.n	8004b20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a0e      	ldr	r2, [pc, #56]	@ (8004b7c <TIM_Base_SetConfig+0x120>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d003      	beq.n	8004b4e <TIM_Base_SetConfig+0xf2>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a10      	ldr	r2, [pc, #64]	@ (8004b8c <TIM_Base_SetConfig+0x130>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d103      	bne.n	8004b56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	691a      	ldr	r2, [r3, #16]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f043 0204 	orr.w	r2, r3, #4
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	601a      	str	r2, [r3, #0]
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800
 8004b88:	40000c00 	.word	0x40000c00
 8004b8c:	40010400 	.word	0x40010400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	40001800 	.word	0x40001800
 8004ba0:	40001c00 	.word	0x40001c00
 8004ba4:	40002000 	.word	0x40002000

08004ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f023 0201 	bic.w	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0303 	bic.w	r3, r3, #3
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f023 0302 	bic.w	r3, r3, #2
 8004bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a20      	ldr	r2, [pc, #128]	@ (8004c80 <TIM_OC1_SetConfig+0xd8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d003      	beq.n	8004c0c <TIM_OC1_SetConfig+0x64>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a1f      	ldr	r2, [pc, #124]	@ (8004c84 <TIM_OC1_SetConfig+0xdc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d10c      	bne.n	8004c26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f023 0308 	bic.w	r3, r3, #8
 8004c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f023 0304 	bic.w	r3, r3, #4
 8004c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a15      	ldr	r2, [pc, #84]	@ (8004c80 <TIM_OC1_SetConfig+0xd8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d003      	beq.n	8004c36 <TIM_OC1_SetConfig+0x8e>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a14      	ldr	r2, [pc, #80]	@ (8004c84 <TIM_OC1_SetConfig+0xdc>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d111      	bne.n	8004c5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	621a      	str	r2, [r3, #32]
}
 8004c74:	bf00      	nop
 8004c76:	371c      	adds	r7, #28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40010400 	.word	0x40010400

08004c88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	f023 0210 	bic.w	r2, r3, #16
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f023 0320 	bic.w	r3, r3, #32
 8004cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a22      	ldr	r2, [pc, #136]	@ (8004d6c <TIM_OC2_SetConfig+0xe4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d003      	beq.n	8004cf0 <TIM_OC2_SetConfig+0x68>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a21      	ldr	r2, [pc, #132]	@ (8004d70 <TIM_OC2_SetConfig+0xe8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d10d      	bne.n	8004d0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a17      	ldr	r2, [pc, #92]	@ (8004d6c <TIM_OC2_SetConfig+0xe4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d003      	beq.n	8004d1c <TIM_OC2_SetConfig+0x94>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a16      	ldr	r2, [pc, #88]	@ (8004d70 <TIM_OC2_SetConfig+0xe8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d113      	bne.n	8004d44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	621a      	str	r2, [r3, #32]
}
 8004d5e:	bf00      	nop
 8004d60:	371c      	adds	r7, #28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40010400 	.word	0x40010400

08004d74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0303 	bic.w	r3, r3, #3
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a21      	ldr	r2, [pc, #132]	@ (8004e54 <TIM_OC3_SetConfig+0xe0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d003      	beq.n	8004dda <TIM_OC3_SetConfig+0x66>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a20      	ldr	r2, [pc, #128]	@ (8004e58 <TIM_OC3_SetConfig+0xe4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d10d      	bne.n	8004df6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	021b      	lsls	r3, r3, #8
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a16      	ldr	r2, [pc, #88]	@ (8004e54 <TIM_OC3_SetConfig+0xe0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d003      	beq.n	8004e06 <TIM_OC3_SetConfig+0x92>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a15      	ldr	r2, [pc, #84]	@ (8004e58 <TIM_OC3_SetConfig+0xe4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d113      	bne.n	8004e2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	621a      	str	r2, [r3, #32]
}
 8004e48:	bf00      	nop
 8004e4a:	371c      	adds	r7, #28
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	40010000 	.word	0x40010000
 8004e58:	40010400 	.word	0x40010400

08004e5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b087      	sub	sp, #28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	031b      	lsls	r3, r3, #12
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a12      	ldr	r2, [pc, #72]	@ (8004f00 <TIM_OC4_SetConfig+0xa4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d003      	beq.n	8004ec4 <TIM_OC4_SetConfig+0x68>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a11      	ldr	r2, [pc, #68]	@ (8004f04 <TIM_OC4_SetConfig+0xa8>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d109      	bne.n	8004ed8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	019b      	lsls	r3, r3, #6
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	621a      	str	r2, [r3, #32]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40010400 	.word	0x40010400

08004f08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	f023 0201 	bic.w	r2, r3, #1
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f023 030a 	bic.w	r3, r3, #10
 8004f44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	bf00      	nop
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b087      	sub	sp, #28
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	f023 0210 	bic.w	r2, r3, #16
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	031b      	lsls	r3, r3, #12
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fa2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f043 0307 	orr.w	r3, r3, #7
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	609a      	str	r2, [r3, #8]
}
 8004ff0:	bf00      	nop
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
 8005008:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005016:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	021a      	lsls	r2, r3, #8
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	431a      	orrs	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	4313      	orrs	r3, r2
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 031f 	and.w	r3, r3, #31
 800504e:	2201      	movs	r2, #1
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a1a      	ldr	r2, [r3, #32]
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	43db      	mvns	r3, r3
 800505e:	401a      	ands	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a1a      	ldr	r2, [r3, #32]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 031f 	and.w	r3, r3, #31
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	fa01 f303 	lsl.w	r3, r1, r3
 8005074:	431a      	orrs	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	621a      	str	r2, [r3, #32]
}
 800507a:	bf00      	nop
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
	...

08005088 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005098:	2b01      	cmp	r3, #1
 800509a:	d101      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800509c:	2302      	movs	r3, #2
 800509e:	e05a      	b.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d022      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ec:	d01d      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d018      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a1b      	ldr	r2, [pc, #108]	@ (800516c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d013      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a1a      	ldr	r2, [pc, #104]	@ (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00e      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a18      	ldr	r2, [pc, #96]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d009      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a17      	ldr	r2, [pc, #92]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a15      	ldr	r2, [pc, #84]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d10c      	bne.n	8005144 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	4313      	orrs	r3, r2
 800513a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40010000 	.word	0x40010000
 8005168:	40000400 	.word	0x40000400
 800516c:	40000800 	.word	0x40000800
 8005170:	40000c00 	.word	0x40000c00
 8005174:	40010400 	.word	0x40010400
 8005178:	40014000 	.word	0x40014000
 800517c:	40001800 	.word	0x40001800

08005180 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005198:	2302      	movs	r3, #2
 800519a:	e03d      	b.n	8005218 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	4313      	orrs	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	4313      	orrs	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	0000      	movs	r0, r0
	...

08005250 <updateOdometry>:
#include "robotto_conf.h"
#include <math.h>


void updateOdometry(const WheelsMovementUpdate* wheels_movement_update, const ImuData* imu_data, RobottoPose* estimated_pose)
{
 8005250:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005254:	b086      	sub	sp, #24
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	607a      	str	r2, [r7, #4]
	float delta_wheels_angles = wheels_movement_update->delta_angle_left - wheels_movement_update->delta_angle_right;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	ed93 7a01 	vldr	s14, [r3, #4]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	edd3 7a02 	vldr	s15, [r3, #8]
 800526a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800526e:	edc7 7a05 	vstr	s15, [r7, #20]

	estimated_pose->x += WHEELS_RADIUS * 0.5 * delta_wheels_angles * cosf(estimated_pose->theta);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	4618      	mov	r0, r3
 8005278:	f7fb f978 	bl	800056c <__aeabi_f2d>
 800527c:	4604      	mov	r4, r0
 800527e:	460d      	mov	r5, r1
 8005280:	6978      	ldr	r0, [r7, #20]
 8005282:	f7fb f973 	bl	800056c <__aeabi_f2d>
 8005286:	a346      	add	r3, pc, #280	@ (adr r3, 80053a0 <updateOdometry+0x150>)
 8005288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528c:	f7fb f9c6 	bl	800061c <__aeabi_dmul>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	4690      	mov	r8, r2
 8005296:	4699      	mov	r9, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	edd3 7a03 	vldr	s15, [r3, #12]
 800529e:	eeb0 0a67 	vmov.f32	s0, s15
 80052a2:	f007 f949 	bl	800c538 <cosf>
 80052a6:	ee10 3a10 	vmov	r3, s0
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fb f95e 	bl	800056c <__aeabi_f2d>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4640      	mov	r0, r8
 80052b6:	4649      	mov	r1, r9
 80052b8:	f7fb f9b0 	bl	800061c <__aeabi_dmul>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4620      	mov	r0, r4
 80052c2:	4629      	mov	r1, r5
 80052c4:	f7fa fff4 	bl	80002b0 <__adddf3>
 80052c8:	4602      	mov	r2, r0
 80052ca:	460b      	mov	r3, r1
 80052cc:	4610      	mov	r0, r2
 80052ce:	4619      	mov	r1, r3
 80052d0:	f7fb fc3e 	bl	8000b50 <__aeabi_d2f>
 80052d4:	4602      	mov	r2, r0
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	605a      	str	r2, [r3, #4]
	estimated_pose->y += WHEELS_RADIUS * 0.5 * delta_wheels_angles * sinf(estimated_pose->theta);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fb f944 	bl	800056c <__aeabi_f2d>
 80052e4:	4604      	mov	r4, r0
 80052e6:	460d      	mov	r5, r1
 80052e8:	6978      	ldr	r0, [r7, #20]
 80052ea:	f7fb f93f 	bl	800056c <__aeabi_f2d>
 80052ee:	a32c      	add	r3, pc, #176	@ (adr r3, 80053a0 <updateOdometry+0x150>)
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f7fb f992 	bl	800061c <__aeabi_dmul>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4690      	mov	r8, r2
 80052fe:	4699      	mov	r9, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	edd3 7a03 	vldr	s15, [r3, #12]
 8005306:	eeb0 0a67 	vmov.f32	s0, s15
 800530a:	f007 f959 	bl	800c5c0 <sinf>
 800530e:	ee10 3a10 	vmov	r3, s0
 8005312:	4618      	mov	r0, r3
 8005314:	f7fb f92a 	bl	800056c <__aeabi_f2d>
 8005318:	4602      	mov	r2, r0
 800531a:	460b      	mov	r3, r1
 800531c:	4640      	mov	r0, r8
 800531e:	4649      	mov	r1, r9
 8005320:	f7fb f97c 	bl	800061c <__aeabi_dmul>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4620      	mov	r0, r4
 800532a:	4629      	mov	r1, r5
 800532c:	f7fa ffc0 	bl	80002b0 <__adddf3>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4610      	mov	r0, r2
 8005336:	4619      	mov	r1, r3
 8005338:	f7fb fc0a 	bl	8000b50 <__aeabi_d2f>
 800533c:	4602      	mov	r2, r0
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	609a      	str	r2, [r3, #8]
	estimated_pose->theta += -1 * WHEELS_RADIUS * 0.5 * delta_wheels_angles / WHEELS_DISTANCE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	4618      	mov	r0, r3
 8005348:	f7fb f910 	bl	800056c <__aeabi_f2d>
 800534c:	4604      	mov	r4, r0
 800534e:	460d      	mov	r5, r1
 8005350:	6978      	ldr	r0, [r7, #20]
 8005352:	f7fb f90b 	bl	800056c <__aeabi_f2d>
 8005356:	a314      	add	r3, pc, #80	@ (adr r3, 80053a8 <updateOdometry+0x158>)
 8005358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535c:	f7fb f95e 	bl	800061c <__aeabi_dmul>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4610      	mov	r0, r2
 8005366:	4619      	mov	r1, r3
 8005368:	a311      	add	r3, pc, #68	@ (adr r3, 80053b0 <updateOdometry+0x160>)
 800536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536e:	f7fb fa7f 	bl	8000870 <__aeabi_ddiv>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	4620      	mov	r0, r4
 8005378:	4629      	mov	r1, r5
 800537a:	f7fa ff99 	bl	80002b0 <__adddf3>
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	4610      	mov	r0, r2
 8005384:	4619      	mov	r1, r3
 8005386:	f7fb fbe3 	bl	8000b50 <__aeabi_d2f>
 800538a:	4602      	mov	r2, r0
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	60da      	str	r2, [r3, #12]
}
 8005390:	bf00      	nop
 8005392:	3718      	adds	r7, #24
 8005394:	46bd      	mov	sp, r7
 8005396:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800539a:	bf00      	nop
 800539c:	f3af 8000 	nop.w
 80053a0:	075f6fd2 	.word	0x075f6fd2
 80053a4:	3f9119ce 	.word	0x3f9119ce
 80053a8:	075f6fd2 	.word	0x075f6fd2
 80053ac:	bf9119ce 	.word	0xbf9119ce
 80053b0:	16872b02 	.word	0x16872b02
 80053b4:	3fc7ced9 	.word	0x3fc7ced9

080053b8 <calculatePIDResponse>:

static PIDStatus pid_left =  {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};
static PIDStatus pid_right = {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};

float calculatePIDResponse(PIDStatus * pid_status, float actual_speed, float desired_speed)
{
 80053b8:	b5b0      	push	{r4, r5, r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80053c4:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = desired_speed - actual_speed;
 80053c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80053cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80053d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053d4:	edc7 7a06 	vstr	s15, [r7, #24]

	float proportional = error * pid_status->kP;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	edd3 7a00 	vldr	s15, [r3]
 80053de:	ed97 7a06 	vldr	s14, [r7, #24]
 80053e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e6:	edc7 7a05 	vstr	s15, [r7, #20]
	float integral = pid_status->integrated_error + pid_status->kI * error * PERIOD;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fb f8bc 	bl	800056c <__aeabi_f2d>
 80053f4:	4604      	mov	r4, r0
 80053f6:	460d      	mov	r5, r1
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80053fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8005402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005406:	ee17 0a90 	vmov	r0, s15
 800540a:	f7fb f8af 	bl	800056c <__aeabi_f2d>
 800540e:	a321      	add	r3, pc, #132	@ (adr r3, 8005494 <calculatePIDResponse+0xdc>)
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	f7fb f902 	bl	800061c <__aeabi_dmul>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	4620      	mov	r0, r4
 800541e:	4629      	mov	r1, r5
 8005420:	f7fa ff46 	bl	80002b0 <__adddf3>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
 8005428:	4610      	mov	r0, r2
 800542a:	4619      	mov	r1, r3
 800542c:	f7fb fb90 	bl	8000b50 <__aeabi_d2f>
 8005430:	4603      	mov	r3, r0
 8005432:	613b      	str	r3, [r7, #16]

	float output = proportional + integral;
 8005434:	ed97 7a05 	vldr	s14, [r7, #20]
 8005438:	edd7 7a04 	vldr	s15, [r7, #16]
 800543c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005440:	edc7 7a07 	vstr	s15, [r7, #28]

	// anti-windup
	if (output > 1.0)
 8005444:	edd7 7a07 	vldr	s15, [r7, #28]
 8005448:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800544c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005454:	dd03      	ble.n	800545e <calculatePIDResponse+0xa6>
	{
		output = 1.0;
 8005456:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e00e      	b.n	800547c <calculatePIDResponse+0xc4>
	}
	else if(output < -1.0)
 800545e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005462:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800546a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800546e:	d502      	bpl.n	8005476 <calculatePIDResponse+0xbe>
	{
		output = -1.0;
 8005470:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <calculatePIDResponse+0xd8>)
 8005472:	61fb      	str	r3, [r7, #28]
 8005474:	e002      	b.n	800547c <calculatePIDResponse+0xc4>
	}
	else
	{
		pid_status->integrated_error = integral;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	60da      	str	r2, [r3, #12]
	}
	return output;
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	ee07 3a90 	vmov	s15, r3
}
 8005482:	eeb0 0a67 	vmov.f32	s0, s15
 8005486:	3720      	adds	r7, #32
 8005488:	46bd      	mov	sp, r7
 800548a:	bdb0      	pop	{r4, r5, r7, pc}
 800548c:	f3af 8000 	nop.w
 8005490:	bf800000 	.word	0xbf800000
 8005494:	47ae147b 	.word	0x47ae147b
 8005498:	3f847ae1 	.word	0x3f847ae1

0800549c <calculateRequiredDutyCycle>:

void calculateRequiredDutyCycle(const WheelSpeedSetPoint* speed_set_point, const WheelStatus* left_wheel_status, const WheelStatus* right_wheel_status, float* out_left_duty, float* out_right_duty)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	603b      	str	r3, [r7, #0]
	*out_left_duty = calculatePIDResponse(&pid_left, left_wheel_status->filtered_speed, speed_set_point->left);
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	ed93 7a00 	vldr	s14, [r3]
 80054b6:	eef0 0a47 	vmov.f32	s1, s14
 80054ba:	eeb0 0a67 	vmov.f32	s0, s15
 80054be:	480f      	ldr	r0, [pc, #60]	@ (80054fc <calculateRequiredDutyCycle+0x60>)
 80054c0:	f7ff ff7a 	bl	80053b8 <calculatePIDResponse>
 80054c4:	eef0 7a40 	vmov.f32	s15, s0
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	edc3 7a00 	vstr	s15, [r3]
	*out_right_duty = calculatePIDResponse(&pid_right, right_wheel_status->filtered_speed, speed_set_point->right);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80054da:	eef0 0a47 	vmov.f32	s1, s14
 80054de:	eeb0 0a67 	vmov.f32	s0, s15
 80054e2:	4807      	ldr	r0, [pc, #28]	@ (8005500 <calculateRequiredDutyCycle+0x64>)
 80054e4:	f7ff ff68 	bl	80053b8 <calculatePIDResponse>
 80054e8:	eef0 7a40 	vmov.f32	s15, s0
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	edc3 7a00 	vstr	s15, [r3]
}
 80054f2:	bf00      	nop
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	20000024 	.word	0x20000024
 8005500:	20000034 	.word	0x20000034

08005504 <resetController>:


void resetController()
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
	pid_left.integrated_error = 0.0;
 8005508:	4b06      	ldr	r3, [pc, #24]	@ (8005524 <resetController+0x20>)
 800550a:	f04f 0200 	mov.w	r2, #0
 800550e:	60da      	str	r2, [r3, #12]
	pid_right.integrated_error = 0.0;
 8005510:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <resetController+0x24>)
 8005512:	f04f 0200 	mov.w	r2, #0
 8005516:	60da      	str	r2, [r3, #12]
}
 8005518:	bf00      	nop
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	20000024 	.word	0x20000024
 8005528:	20000034 	.word	0x20000034
 800552c:	00000000 	.word	0x00000000

08005530 <updateWheelStatusEstimation>:
#define SMOOTHING_FACTOR 0.3



bool updateWheelStatusEstimation(WheelStatus* wheel_status, float angle, TickType_t tick)
{
 8005530:	b5b0      	push	{r4, r5, r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	ed87 0a02 	vstr	s0, [r7, #8]
 800553c:	6079      	str	r1, [r7, #4]
    if (!wheel_status->initialized) {
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	7d1b      	ldrb	r3, [r3, #20]
 8005542:	f083 0301 	eor.w	r3, r3, #1
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d012      	beq.n	8005572 <updateWheelStatusEstimation+0x42>
    	wheel_status->last_angle = angle;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	601a      	str	r2, [r3, #0]
    	wheel_status->filtered_speed = 0.0f;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	609a      	str	r2, [r3, #8]
    	wheel_status->delta_angle = 0.0f;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f04f 0200 	mov.w	r2, #0
 8005560:	60da      	str	r2, [r3, #12]
    	wheel_status->last_tick = tick;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	611a      	str	r2, [r3, #16]
    	wheel_status->initialized = true;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2201      	movs	r2, #1
 800556c:	751a      	strb	r2, [r3, #20]

    	return false;
 800556e:	2300      	movs	r3, #0
 8005570:	e097      	b.n	80056a2 <updateWheelStatusEstimation+0x172>
    }

    TickType_t delta_tick = tick - wheel_status->last_tick;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	617b      	str	r3, [r7, #20]
    if (delta_tick == 0)
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <updateWheelStatusEstimation+0x56>
        return false;
 8005582:	2300      	movs	r3, #0
 8005584:	e08d      	b.n	80056a2 <updateWheelStatusEstimation+0x172>

    wheel_status->delta_angle = angle - wheel_status->last_angle;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	edd3 7a00 	vldr	s15, [r3]
 800558c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	edc3 7a03 	vstr	s15, [r3, #12]

    // Handle wrap-around (02PI)
    if (wheel_status->delta_angle > M_PI)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fa ffe4 	bl	800056c <__aeabi_f2d>
 80055a4:	a347      	add	r3, pc, #284	@ (adr r3, 80056c4 <updateWheelStatusEstimation+0x194>)
 80055a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055aa:	f7fb fac7 	bl	8000b3c <__aeabi_dcmpgt>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d013      	beq.n	80055dc <updateWheelStatusEstimation+0xac>
    	wheel_status->delta_angle -= M_TWOPI;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7fa ffd7 	bl	800056c <__aeabi_f2d>
 80055be:	a343      	add	r3, pc, #268	@ (adr r3, 80056cc <updateWheelStatusEstimation+0x19c>)
 80055c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c4:	f7fa fe72 	bl	80002ac <__aeabi_dsub>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4610      	mov	r0, r2
 80055ce:	4619      	mov	r1, r3
 80055d0:	f7fb fabe 	bl	8000b50 <__aeabi_d2f>
 80055d4:	4602      	mov	r2, r0
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	60da      	str	r2, [r3, #12]
 80055da:	e01f      	b.n	800561c <updateWheelStatusEstimation+0xec>
    else if (wheel_status->delta_angle < -M_PI)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fa ffc3 	bl	800056c <__aeabi_f2d>
 80055e6:	a33b      	add	r3, pc, #236	@ (adr r3, 80056d4 <updateWheelStatusEstimation+0x1a4>)
 80055e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ec:	f7fb fa88 	bl	8000b00 <__aeabi_dcmplt>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d012      	beq.n	800561c <updateWheelStatusEstimation+0xec>
    	wheel_status->delta_angle += M_TWOPI;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fa ffb6 	bl	800056c <__aeabi_f2d>
 8005600:	a332      	add	r3, pc, #200	@ (adr r3, 80056cc <updateWheelStatusEstimation+0x19c>)
 8005602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005606:	f7fa fe53 	bl	80002b0 <__adddf3>
 800560a:	4602      	mov	r2, r0
 800560c:	460b      	mov	r3, r1
 800560e:	4610      	mov	r0, r2
 8005610:	4619      	mov	r1, r3
 8005612:	f7fb fa9d 	bl	8000b50 <__aeabi_d2f>
 8005616:	4602      	mov	r2, r0
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	60da      	str	r2, [r3, #12]

    // Convert tick difference to seconds
    float delta_time = delta_tick * (portTICK_PERIOD_MS / 1000.0f);
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	ee07 3a90 	vmov	s15, r3
 8005622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005626:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80056c0 <updateWheelStatusEstimation+0x190>
 800562a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800562e:	edc7 7a04 	vstr	s15, [r7, #16]
    wheel_status->last_speed = wheel_status->delta_angle / delta_time;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	edd3 6a03 	vldr	s13, [r3, #12]
 8005638:	ed97 7a04 	vldr	s14, [r7, #16]
 800563c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	edc3 7a01 	vstr	s15, [r3, #4]
    wheel_status->filtered_speed = SMOOTHING_FACTOR * wheel_status->last_speed + (1-SMOOTHING_FACTOR) * wheel_status->filtered_speed;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4618      	mov	r0, r3
 800564c:	f7fa ff8e 	bl	800056c <__aeabi_f2d>
 8005650:	a317      	add	r3, pc, #92	@ (adr r3, 80056b0 <updateWheelStatusEstimation+0x180>)
 8005652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005656:	f7fa ffe1 	bl	800061c <__aeabi_dmul>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	4614      	mov	r4, r2
 8005660:	461d      	mov	r5, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	4618      	mov	r0, r3
 8005668:	f7fa ff80 	bl	800056c <__aeabi_f2d>
 800566c:	a312      	add	r3, pc, #72	@ (adr r3, 80056b8 <updateWheelStatusEstimation+0x188>)
 800566e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005672:	f7fa ffd3 	bl	800061c <__aeabi_dmul>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	4620      	mov	r0, r4
 800567c:	4629      	mov	r1, r5
 800567e:	f7fa fe17 	bl	80002b0 <__adddf3>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	4610      	mov	r0, r2
 8005688:	4619      	mov	r1, r3
 800568a:	f7fb fa61 	bl	8000b50 <__aeabi_d2f>
 800568e:	4602      	mov	r2, r0
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	609a      	str	r2, [r3, #8]
	wheel_status->last_angle = angle;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	601a      	str	r2, [r3, #0]
	wheel_status->last_tick = tick;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	611a      	str	r2, [r3, #16]
    return true;
 80056a0:	2301      	movs	r3, #1
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3718      	adds	r7, #24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bdb0      	pop	{r4, r5, r7, pc}
 80056aa:	bf00      	nop
 80056ac:	f3af 8000 	nop.w
 80056b0:	33333333 	.word	0x33333333
 80056b4:	3fd33333 	.word	0x3fd33333
 80056b8:	66666666 	.word	0x66666666
 80056bc:	3fe66666 	.word	0x3fe66666
 80056c0:	3a83126f 	.word	0x3a83126f
 80056c4:	54442d18 	.word	0x54442d18
 80056c8:	400921fb 	.word	0x400921fb
 80056cc:	54442d18 	.word	0x54442d18
 80056d0:	401921fb 	.word	0x401921fb
 80056d4:	54442d18 	.word	0x54442d18
 80056d8:	c00921fb 	.word	0xc00921fb

080056dc <getEncoderDevice>:
#define AS5600_ANGLE 0x0E
#define AS5600_STATUS 0x0B
#define AS5600_AGC 0x1A

RobottoI2CDevice getEncoderDevice(Wheel wheel)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	71fb      	strb	r3, [r7, #7]
	if (WHEEL_LEFT == wheel)
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <getEncoderDevice+0x14>
	{
		return ROBOTTO_DEVICE_LEFT_ENCODER;
 80056ec:	2300      	movs	r3, #0
 80056ee:	e000      	b.n	80056f2 <getEncoderDevice+0x16>
	}
	else
	{
		return ROBOTTO_DEVICE_RIGHT_ENCODER;
 80056f0:	2301      	movs	r3, #1
	}
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
	...

08005700 <readAngleRad>:

RobottoErrorCode readAngleRad(Wheel wheel, float* out)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af02      	add	r7, sp, #8
 8005706:	4603      	mov	r3, r0
 8005708:	6039      	str	r1, [r7, #0]
 800570a:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[2];
	if (ROBOTTO_OK != ReadI2C(getEncoderDevice(wheel), I2C_AS5600_ADDRESS, AS5600_ANGLE, buffer, 2))
 800570c:	79fb      	ldrb	r3, [r7, #7]
 800570e:	4618      	mov	r0, r3
 8005710:	f7ff ffe4 	bl	80056dc <getEncoderDevice>
 8005714:	4603      	mov	r3, r0
 8005716:	4618      	mov	r0, r3
 8005718:	f107 030c 	add.w	r3, r7, #12
 800571c:	2202      	movs	r2, #2
 800571e:	9200      	str	r2, [sp, #0]
 8005720:	220e      	movs	r2, #14
 8005722:	2136      	movs	r1, #54	@ 0x36
 8005724:	f7fb fc0e 	bl	8000f44 <ReadI2C>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <readAngleRad+0x32>
	{
		return ROBOTTO_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e03f      	b.n	80057b2 <readAngleRad+0xb2>
	}

	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 8005732:	7b3b      	ldrb	r3, [r7, #12]
 8005734:	b21b      	sxth	r3, r3
 8005736:	021b      	lsls	r3, r3, #8
 8005738:	b21b      	sxth	r3, r3
 800573a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800573e:	b21a      	sxth	r2, r3
 8005740:	7b7b      	ldrb	r3, [r7, #13]
 8005742:	b21b      	sxth	r3, r3
 8005744:	4313      	orrs	r3, r2
 8005746:	b21b      	sxth	r3, r3
 8005748:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * M_TWOPI) / 4096.0f;
 800574a:	89fb      	ldrh	r3, [r7, #14]
 800574c:	4618      	mov	r0, r3
 800574e:	f7fa fefb 	bl	8000548 <__aeabi_i2d>
 8005752:	a31b      	add	r3, pc, #108	@ (adr r3, 80057c0 <readAngleRad+0xc0>)
 8005754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005758:	f7fa ff60 	bl	800061c <__aeabi_dmul>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4610      	mov	r0, r2
 8005762:	4619      	mov	r1, r3
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	4b17      	ldr	r3, [pc, #92]	@ (80057c8 <readAngleRad+0xc8>)
 800576a:	f7fb f881 	bl	8000870 <__aeabi_ddiv>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4610      	mov	r0, r2
 8005774:	4619      	mov	r1, r3
 8005776:	f7fb f9eb 	bl	8000b50 <__aeabi_d2f>
 800577a:	4602      	mov	r2, r0
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	601a      	str	r2, [r3, #0]


	if (WHEEL_LEFT == wheel)  // left wheel forward direction is counterclockwise compared to it's encoder
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d114      	bne.n	80057b0 <readAngleRad+0xb0>
	{
		*out = M_TWOPI - *out;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f7fa feee 	bl	800056c <__aeabi_f2d>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	a10a      	add	r1, pc, #40	@ (adr r1, 80057c0 <readAngleRad+0xc0>)
 8005796:	e9d1 0100 	ldrd	r0, r1, [r1]
 800579a:	f7fa fd87 	bl	80002ac <__aeabi_dsub>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	4610      	mov	r0, r2
 80057a4:	4619      	mov	r1, r3
 80057a6:	f7fb f9d3 	bl	8000b50 <__aeabi_d2f>
 80057aa:	4602      	mov	r2, r0
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	601a      	str	r2, [r3, #0]
	}


	return ROBOTTO_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	f3af 8000 	nop.w
 80057c0:	54442d18 	.word	0x54442d18
 80057c4:	401921fb 	.word	0x401921fb
 80057c8:	40b00000 	.word	0x40b00000

080057cc <readFullEncoder>:


RobottoErrorCode readFullEncoder(Wheel wheel, EncoderStatus* out)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	4603      	mov	r3, r0
 80057d4:	6039      	str	r1, [r7, #0]
 80057d6:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80057d8:	2300      	movs	r3, #0
 80057da:	73bb      	strb	r3, [r7, #14]
	uint8_t automatic_gain_control = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	737b      	strb	r3, [r7, #13]
	float angle = 0.0f;
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]

	RobottoI2CDevice device = getEncoderDevice(wheel);
 80057e6:	79fb      	ldrb	r3, [r7, #7]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff ff77 	bl	80056dc <getEncoderDevice>
 80057ee:	4603      	mov	r3, r0
 80057f0:	73fb      	strb	r3, [r7, #15]

	if (ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_STATUS, &status, 1) != ROBOTTO_OK
 80057f2:	f107 030e 	add.w	r3, r7, #14
 80057f6:	7bf8      	ldrb	r0, [r7, #15]
 80057f8:	2201      	movs	r2, #1
 80057fa:	9200      	str	r2, [sp, #0]
 80057fc:	220b      	movs	r2, #11
 80057fe:	2136      	movs	r1, #54	@ 0x36
 8005800:	f7fb fba0 	bl	8000f44 <ReadI2C>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d115      	bne.n	8005836 <readFullEncoder+0x6a>
		|| ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_AGC, &automatic_gain_control, 1) != ROBOTTO_OK
 800580a:	f107 030d 	add.w	r3, r7, #13
 800580e:	7bf8      	ldrb	r0, [r7, #15]
 8005810:	2201      	movs	r2, #1
 8005812:	9200      	str	r2, [sp, #0]
 8005814:	221a      	movs	r2, #26
 8005816:	2136      	movs	r1, #54	@ 0x36
 8005818:	f7fb fb94 	bl	8000f44 <ReadI2C>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d109      	bne.n	8005836 <readFullEncoder+0x6a>
		|| readAngleRad(wheel, &angle) != ROBOTTO_OK)
 8005822:	f107 0208 	add.w	r2, r7, #8
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	4611      	mov	r1, r2
 800582a:	4618      	mov	r0, r3
 800582c:	f7ff ff68 	bl	8005700 <readAngleRad>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <readFullEncoder+0x6e>
	{
		return ROBOTTO_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e02b      	b.n	8005892 <readFullEncoder+0xc6>
	}

	out->too_strong = (status >> 3) & 0x01;
 800583a:	7bbb      	ldrb	r3, [r7, #14]
 800583c:	08db      	lsrs	r3, r3, #3
 800583e:	b2db      	uxtb	r3, r3
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	b2da      	uxtb	r2, r3
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 800584a:	7bbb      	ldrb	r3, [r7, #14]
 800584c:	091b      	lsrs	r3, r3, #4
 800584e:	b2db      	uxtb	r3, r3
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	b2da      	uxtb	r2, r3
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 800585a:	7bbb      	ldrb	r3, [r7, #14]
 800585c:	095b      	lsrs	r3, r3, #5
 800585e:	b2db      	uxtb	r3, r3
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	b2da      	uxtb	r2, r3
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 800586a:	7b7b      	ldrb	r3, [r7, #13]
 800586c:	ee07 3a90 	vmov	s15, r3
 8005870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005874:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800589c <readFullEncoder+0xd0>
 8005878:	ee27 7a87 	vmul.f32	s14, s15, s14
 800587c:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80058a0 <readFullEncoder+0xd4>
 8005880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	609a      	str	r2, [r3, #8]

	return ROBOTTO_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	42c80000 	.word	0x42c80000
 80058a0:	43000000 	.word	0x43000000

080058a4 <toFloat>:
	}
	return ROBOTTO_OK;
}

float toFloat(uint8_t high, uint8_t low, float max_scale)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	4603      	mov	r3, r0
 80058ac:	460a      	mov	r2, r1
 80058ae:	ed87 0a00 	vstr	s0, [r7]
 80058b2:	71fb      	strb	r3, [r7, #7]
 80058b4:	4613      	mov	r3, r2
 80058b6:	71bb      	strb	r3, [r7, #6]
    int16_t tmp = (int16_t)((int16_t)high << 8 | (uint16_t)low);
 80058b8:	79fb      	ldrb	r3, [r7, #7]
 80058ba:	b21b      	sxth	r3, r3
 80058bc:	021b      	lsls	r3, r3, #8
 80058be:	b21a      	sxth	r2, r3
 80058c0:	79bb      	ldrb	r3, [r7, #6]
 80058c2:	b21b      	sxth	r3, r3
 80058c4:	4313      	orrs	r3, r2
 80058c6:	81fb      	strh	r3, [r7, #14]
    return ((float)tmp) / 32768.0f * max_scale;
 80058c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80058cc:	ee07 3a90 	vmov	s15, r3
 80058d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058d4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80058f4 <toFloat+0x50>
 80058d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80058dc:	edd7 7a00 	vldr	s15, [r7]
 80058e0:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80058e4:	eeb0 0a67 	vmov.f32	s0, s15
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	47000000 	.word	0x47000000

080058f8 <readIMUData>:

RobottoErrorCode readIMUData(ImuData* out)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b088      	sub	sp, #32
 80058fc:	af02      	add	r7, sp, #8
 80058fe:	6078      	str	r0, [r7, #4]
	uint8_t rawImu[14];

	if(ROBOTTO_OK != ReadI2C(ROBOTTO_DEVICE_IMU, I2C_MPU6500_ADDRESS, MPU6500_ACCEL_XOUT_H, rawImu, 14))
 8005900:	f107 0308 	add.w	r3, r7, #8
 8005904:	220e      	movs	r2, #14
 8005906:	9200      	str	r2, [sp, #0]
 8005908:	223b      	movs	r2, #59	@ 0x3b
 800590a:	2168      	movs	r1, #104	@ 0x68
 800590c:	2002      	movs	r0, #2
 800590e:	f7fb fb19 	bl	8000f44 <ReadI2C>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <readIMUData+0x24>
	{
		return ROBOTTO_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e04e      	b.n	80059ba <readIMUData+0xc2>
	}

    out->acc_x = toFloat(rawImu[0], rawImu[1], ACCELEROMETER_SCALE);
 800591c:	7a3b      	ldrb	r3, [r7, #8]
 800591e:	7a7a      	ldrb	r2, [r7, #9]
 8005920:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80059c4 <readIMUData+0xcc>
 8005924:	4611      	mov	r1, r2
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff ffbc 	bl	80058a4 <toFloat>
 800592c:	eef0 7a40 	vmov.f32	s15, s0
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	edc3 7a01 	vstr	s15, [r3, #4]
    out->acc_y = toFloat(rawImu[2], rawImu[3], ACCELEROMETER_SCALE);
 8005936:	7abb      	ldrb	r3, [r7, #10]
 8005938:	7afa      	ldrb	r2, [r7, #11]
 800593a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80059c4 <readIMUData+0xcc>
 800593e:	4611      	mov	r1, r2
 8005940:	4618      	mov	r0, r3
 8005942:	f7ff ffaf 	bl	80058a4 <toFloat>
 8005946:	eef0 7a40 	vmov.f32	s15, s0
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	edc3 7a02 	vstr	s15, [r3, #8]
    out->acc_z = toFloat(rawImu[4], rawImu[5], ACCELEROMETER_SCALE);
 8005950:	7b3b      	ldrb	r3, [r7, #12]
 8005952:	7b7a      	ldrb	r2, [r7, #13]
 8005954:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 80059c4 <readIMUData+0xcc>
 8005958:	4611      	mov	r1, r2
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff ffa2 	bl	80058a4 <toFloat>
 8005960:	eef0 7a40 	vmov.f32	s15, s0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	edc3 7a03 	vstr	s15, [r3, #12]

    out->gyro_x = toFloat(rawImu[8], rawImu[9], GYRO_SCALE);
 800596a:	7c3b      	ldrb	r3, [r7, #16]
 800596c:	7c7a      	ldrb	r2, [r7, #17]
 800596e:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80059c8 <readIMUData+0xd0>
 8005972:	4611      	mov	r1, r2
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff ff95 	bl	80058a4 <toFloat>
 800597a:	eef0 7a40 	vmov.f32	s15, s0
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	edc3 7a04 	vstr	s15, [r3, #16]
    out->gyro_y = toFloat(rawImu[10], rawImu[11], GYRO_SCALE);
 8005984:	7cbb      	ldrb	r3, [r7, #18]
 8005986:	7cfa      	ldrb	r2, [r7, #19]
 8005988:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80059c8 <readIMUData+0xd0>
 800598c:	4611      	mov	r1, r2
 800598e:	4618      	mov	r0, r3
 8005990:	f7ff ff88 	bl	80058a4 <toFloat>
 8005994:	eef0 7a40 	vmov.f32	s15, s0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	edc3 7a05 	vstr	s15, [r3, #20]
    out->gyro_z = toFloat(rawImu[12], rawImu[13], GYRO_SCALE);
 800599e:	7d3b      	ldrb	r3, [r7, #20]
 80059a0:	7d7a      	ldrb	r2, [r7, #21]
 80059a2:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80059c8 <readIMUData+0xd0>
 80059a6:	4611      	mov	r1, r2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7ff ff7b 	bl	80058a4 <toFloat>
 80059ae:	eef0 7a40 	vmov.f32	s15, s0
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	edc3 7a06 	vstr	s15, [r3, #24]
    return ROBOTTO_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	419ce80a 	.word	0x419ce80a
 80059c8:	437a0000 	.word	0x437a0000

080059cc <initializeMotorDriver>:
#define MIN_PWM 300
#define MAX_PWM 499


void initializeMotorDriver()
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	af00      	add	r7, sp, #0
	setMotorDutyCycle(WHEEL_RIGHT, 0);
 80059d0:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80059f8 <initializeMotorDriver+0x2c>
 80059d4:	2000      	movs	r0, #0
 80059d6:	f000 f859 	bl	8005a8c <setMotorDutyCycle>
	setMotorDutyCycle(WHEEL_LEFT, 0);
 80059da:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80059f8 <initializeMotorDriver+0x2c>
 80059de:	2001      	movs	r0, #1
 80059e0:	f000 f854 	bl	8005a8c <setMotorDutyCycle>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80059e4:	2100      	movs	r1, #0
 80059e6:	4805      	ldr	r0, [pc, #20]	@ (80059fc <initializeMotorDriver+0x30>)
 80059e8:	f7fe fcce 	bl	8004388 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80059ec:	2104      	movs	r1, #4
 80059ee:	4803      	ldr	r0, [pc, #12]	@ (80059fc <initializeMotorDriver+0x30>)
 80059f0:	f7fe fcca 	bl	8004388 <HAL_TIM_PWM_Start>
}
 80059f4:	bf00      	nop
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	00000000 	.word	0x00000000
 80059fc:	20000164 	.word	0x20000164

08005a00 <setWheelDirection>:

void setWheelDirection(Wheel wheel, WheelDirection direction)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	4603      	mov	r3, r0
 8005a08:	460a      	mov	r2, r1
 8005a0a:	71fb      	strb	r3, [r7, #7]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	71bb      	strb	r3, [r7, #6]
	if(WHEEL_RIGHT == wheel)
 8005a10:	79fb      	ldrb	r3, [r7, #7]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d118      	bne.n	8005a48 <setWheelDirection+0x48>
	{
		if(WHEEL_FORWARD == direction)
 8005a16:	79bb      	ldrb	r3, [r7, #6]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10a      	bne.n	8005a32 <setWheelDirection+0x32>
		{
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 1);
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	2104      	movs	r1, #4
 8005a20:	4819      	ldr	r0, [pc, #100]	@ (8005a88 <setWheelDirection+0x88>)
 8005a22:	f7fc ff7f 	bl	8002924 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 0);
 8005a26:	2200      	movs	r2, #0
 8005a28:	2108      	movs	r1, #8
 8005a2a:	4817      	ldr	r0, [pc, #92]	@ (8005a88 <setWheelDirection+0x88>)
 8005a2c:	f7fc ff7a 	bl	8002924 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
		}
	}
}
 8005a30:	e025      	b.n	8005a7e <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 0);
 8005a32:	2200      	movs	r2, #0
 8005a34:	2104      	movs	r1, #4
 8005a36:	4814      	ldr	r0, [pc, #80]	@ (8005a88 <setWheelDirection+0x88>)
 8005a38:	f7fc ff74 	bl	8002924 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 1);
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	2108      	movs	r1, #8
 8005a40:	4811      	ldr	r0, [pc, #68]	@ (8005a88 <setWheelDirection+0x88>)
 8005a42:	f7fc ff6f 	bl	8002924 <HAL_GPIO_WritePin>
}
 8005a46:	e01a      	b.n	8005a7e <setWheelDirection+0x7e>
	else if(WHEEL_LEFT == wheel)
 8005a48:	79fb      	ldrb	r3, [r7, #7]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d117      	bne.n	8005a7e <setWheelDirection+0x7e>
		if(WHEEL_FORWARD == direction)
 8005a4e:	79bb      	ldrb	r3, [r7, #6]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10a      	bne.n	8005a6a <setWheelDirection+0x6a>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 1);
 8005a54:	2201      	movs	r2, #1
 8005a56:	2101      	movs	r1, #1
 8005a58:	480b      	ldr	r0, [pc, #44]	@ (8005a88 <setWheelDirection+0x88>)
 8005a5a:	f7fc ff63 	bl	8002924 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 0);
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2102      	movs	r1, #2
 8005a62:	4809      	ldr	r0, [pc, #36]	@ (8005a88 <setWheelDirection+0x88>)
 8005a64:	f7fc ff5e 	bl	8002924 <HAL_GPIO_WritePin>
}
 8005a68:	e009      	b.n	8005a7e <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	4806      	ldr	r0, [pc, #24]	@ (8005a88 <setWheelDirection+0x88>)
 8005a70:	f7fc ff58 	bl	8002924 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
 8005a74:	2201      	movs	r2, #1
 8005a76:	2102      	movs	r1, #2
 8005a78:	4803      	ldr	r0, [pc, #12]	@ (8005a88 <setWheelDirection+0x88>)
 8005a7a:	f7fc ff53 	bl	8002924 <HAL_GPIO_WritePin>
}
 8005a7e:	bf00      	nop
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40020800 	.word	0x40020800

08005a8c <setMotorDutyCycle>:

void setMotorDutyCycle(Wheel wheel, float normalized_duty_cycle)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	4603      	mov	r3, r0
 8005a94:	ed87 0a00 	vstr	s0, [r7]
 8005a98:	71fb      	strb	r3, [r7, #7]
	if (normalized_duty_cycle > 1.0f) normalized_duty_cycle = 1.0f;
 8005a9a:	edd7 7a00 	vldr	s15, [r7]
 8005a9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aaa:	dd02      	ble.n	8005ab2 <setMotorDutyCycle+0x26>
 8005aac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005ab0:	603b      	str	r3, [r7, #0]
	if (normalized_duty_cycle < -1.0f) normalized_duty_cycle = -1.0f;
 8005ab2:	edd7 7a00 	vldr	s15, [r7]
 8005ab6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac2:	d501      	bpl.n	8005ac8 <setMotorDutyCycle+0x3c>
 8005ac4:	4b18      	ldr	r3, [pc, #96]	@ (8005b28 <setMotorDutyCycle+0x9c>)
 8005ac6:	603b      	str	r3, [r7, #0]

	WheelDirection direction = WHEEL_FORWARD;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	73fb      	strb	r3, [r7, #15]
	if(normalized_duty_cycle < 0.0f)
 8005acc:	edd7 7a00 	vldr	s15, [r7]
 8005ad0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ad8:	d501      	bpl.n	8005ade <setMotorDutyCycle+0x52>
	{
		direction = WHEEL_BACKWARD;
 8005ada:	2301      	movs	r3, #1
 8005adc:	73fb      	strb	r3, [r7, #15]
	}
	setWheelDirection(wheel, direction);
 8005ade:	7bfa      	ldrb	r2, [r7, #15]
 8005ae0:	79fb      	ldrb	r3, [r7, #7]
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff ff8b 	bl	8005a00 <setWheelDirection>

	unsigned int motor_pwm = (unsigned int)((float)MAX_PWM * fabsf(normalized_duty_cycle));
 8005aea:	edd7 7a00 	vldr	s15, [r7]
 8005aee:	eef0 7ae7 	vabs.f32	s15, s15
 8005af2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005b2c <setMotorDutyCycle+0xa0>
 8005af6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005afe:	ee17 3a90 	vmov	r3, s15
 8005b02:	60bb      	str	r3, [r7, #8]

	if(WHEEL_LEFT == wheel)
 8005b04:	79fb      	ldrb	r3, [r7, #7]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d103      	bne.n	8005b12 <setMotorDutyCycle+0x86>
	{
		TIM1->CCR2 = motor_pwm;
 8005b0a:	4a09      	ldr	r2, [pc, #36]	@ (8005b30 <setMotorDutyCycle+0xa4>)
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6393      	str	r3, [r2, #56]	@ 0x38
	}
	else if(WHEEL_RIGHT == wheel)
	{
		TIM1->CCR1 = motor_pwm;
	}
}
 8005b10:	e005      	b.n	8005b1e <setMotorDutyCycle+0x92>
	else if(WHEEL_RIGHT == wheel)
 8005b12:	79fb      	ldrb	r3, [r7, #7]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d102      	bne.n	8005b1e <setMotorDutyCycle+0x92>
		TIM1->CCR1 = motor_pwm;
 8005b18:	4a05      	ldr	r2, [pc, #20]	@ (8005b30 <setMotorDutyCycle+0xa4>)
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8005b1e:	bf00      	nop
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	bf800000 	.word	0xbf800000
 8005b2c:	43f98000 	.word	0x43f98000
 8005b30:	40010000 	.word	0x40010000

08005b34 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f103 0208 	add.w	r2, r3, #8
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b4c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f103 0208 	add.w	r2, r3, #8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f103 0208 	add.w	r2, r3, #8
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8005b68:	f240 1019 	movw	r0, #281	@ 0x119
 8005b6c:	f006 f81c 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8005b86:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8005b8a:	f006 f80d 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b084      	sub	sp, #16
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
 8005b9e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bac:	d103      	bne.n	8005bb6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	e00c      	b.n	8005bd0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	3308      	adds	r3, #8
 8005bba:	60fb      	str	r3, [r7, #12]
 8005bbc:	e002      	b.n	8005bc4 <vListInsert+0x2e>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d2f6      	bcs.n	8005bbe <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	683a      	ldr	r2, [r7, #0]
 8005bde:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	683a      	ldr	r2, [r7, #0]
 8005bea:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8005bfc:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8005c00:	f005 ffd2 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005c04:	bf00      	nop
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6892      	ldr	r2, [r2, #8]
 8005c22:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	6852      	ldr	r2, [r2, #4]
 8005c2c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d103      	bne.n	8005c40 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	1e5a      	subs	r2, r3, #1
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4619      	mov	r1, r3
 8005c56:	f240 101d 	movw	r0, #285	@ 0x11d
 8005c5a:	f005 ffe1 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8005c76:	2301      	movs	r3, #1
 8005c78:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10b      	bne.n	8005c9c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8005c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c88:	f383 8811 	msr	BASEPRI, r3
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8005c96:	bf00      	nop
 8005c98:	bf00      	nop
 8005c9a:	e7fd      	b.n	8005c98 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d05d      	beq.n	8005d5e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d059      	beq.n	8005d5e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	fba3 2302 	umull	r2, r3, r3, r2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d000      	beq.n	8005cbe <xQueueGenericReset+0x52>
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d14c      	bne.n	8005d5e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8005cc4:	f003 f936 	bl	8008f34 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cd0:	6939      	ldr	r1, [r7, #16]
 8005cd2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005cd4:	fb01 f303 	mul.w	r3, r1, r3
 8005cd8:	441a      	add	r2, r3
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	6939      	ldr	r1, [r7, #16]
 8005cf8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005cfa:	fb01 f303 	mul.w	r3, r1, r3
 8005cfe:	441a      	add	r2, r3
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	22ff      	movs	r2, #255	@ 0xff
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	22ff      	movs	r2, #255	@ 0xff
 8005d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d114      	bne.n	8005d44 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d01a      	beq.n	8005d58 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	3310      	adds	r3, #16
 8005d26:	4618      	mov	r0, r3
 8005d28:	f001 fe0e 	bl	8007948 <xTaskRemoveFromEventList>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d012      	beq.n	8005d58 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005d32:	4b18      	ldr	r3, [pc, #96]	@ (8005d94 <xQueueGenericReset+0x128>)
 8005d34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d38:	601a      	str	r2, [r3, #0]
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	e009      	b.n	8005d58 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	3310      	adds	r3, #16
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7ff fef3 	bl	8005b34 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	3324      	adds	r3, #36	@ 0x24
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff feee 	bl	8005b34 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005d58:	f003 f91e 	bl	8008f98 <vPortExitCritical>
 8005d5c:	e001      	b.n	8005d62 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10b      	bne.n	8005d80 <xQueueGenericReset+0x114>
    __asm volatile
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	60bb      	str	r3, [r7, #8]
}
 8005d7a:	bf00      	nop
 8005d7c:	bf00      	nop
 8005d7e:	e7fd      	b.n	8005d7c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	4619      	mov	r1, r3
 8005d84:	2096      	movs	r0, #150	@ 0x96
 8005d86:	f005 ff4b 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8005d8a:	697b      	ldr	r3, [r7, #20]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	e000ed04 	.word	0xe000ed04

08005d98 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b08c      	sub	sp, #48	@ 0x30
 8005d9c:	af02      	add	r7, sp, #8
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
 8005da4:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8005da6:	2300      	movs	r3, #0
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	623b      	str	r3, [r7, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d031      	beq.n	8005e32 <xQueueGenericCreateStatic+0x9a>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d02e      	beq.n	8005e32 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d028      	beq.n	8005e32 <xQueueGenericCreateStatic+0x9a>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d102      	bne.n	8005dec <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d122      	bne.n	8005e32 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005dec:	2350      	movs	r3, #80	@ 0x50
 8005dee:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	2b50      	cmp	r3, #80	@ 0x50
 8005df4:	d00b      	beq.n	8005e0e <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8005df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfa:	f383 8811 	msr	BASEPRI, r3
 8005dfe:	f3bf 8f6f 	isb	sy
 8005e02:	f3bf 8f4f 	dsb	sy
 8005e06:	61fb      	str	r3, [r7, #28]
}
 8005e08:	bf00      	nop
 8005e0a:	bf00      	nop
 8005e0c:	e7fd      	b.n	8005e0a <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8005e0e:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e1c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	4613      	mov	r3, r2
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	68b9      	ldr	r1, [r7, #8]
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f87a 	bl	8005f24 <prvInitialiseNewQueue>
 8005e30:	e00e      	b.n	8005e50 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d10b      	bne.n	8005e50 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8005e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3c:	f383 8811 	msr	BASEPRI, r3
 8005e40:	f3bf 8f6f 	isb	sy
 8005e44:	f3bf 8f4f 	dsb	sy
 8005e48:	61bb      	str	r3, [r7, #24]
}
 8005e4a:	bf00      	nop
 8005e4c:	bf00      	nop
 8005e4e:	e7fd      	b.n	8005e4c <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	4618      	mov	r0, r3
 8005e54:	f006 f8f6 	bl	800c044 <SEGGER_SYSVIEW_ShrinkId>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	2097      	movs	r0, #151	@ 0x97
 8005e5e:	f005 fedf 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005e64:	4618      	mov	r0, r3
 8005e66:	3728      	adds	r7, #40	@ 0x28
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08a      	sub	sp, #40	@ 0x28
 8005e70:	af02      	add	r7, sp, #8
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	4613      	mov	r3, r2
 8005e78:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d032      	beq.n	8005eea <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005e84:	2100      	movs	r1, #0
 8005e86:	68ba      	ldr	r2, [r7, #8]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d000      	beq.n	8005e94 <xQueueGenericCreate+0x28>
 8005e92:	2101      	movs	r1, #1
 8005e94:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d127      	bne.n	8005eea <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005ea2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005ea6:	d820      	bhi.n	8005eea <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	fb02 f303 	mul.w	r3, r2, r3
 8005eb0:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	3350      	adds	r3, #80	@ 0x50
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f003 f96a 	bl	8009190 <pvPortMalloc>
 8005ebc:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d021      	beq.n	8005f08 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	3350      	adds	r3, #80	@ 0x50
 8005ecc:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ed6:	79fa      	ldrb	r2, [r7, #7]
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	4613      	mov	r3, r2
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f000 f81e 	bl	8005f24 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005ee8:	e00e      	b.n	8005f08 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10b      	bne.n	8005f08 <xQueueGenericCreate+0x9c>
    __asm volatile
 8005ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef4:	f383 8811 	msr	BASEPRI, r3
 8005ef8:	f3bf 8f6f 	isb	sy
 8005efc:	f3bf 8f4f 	dsb	sy
 8005f00:	613b      	str	r3, [r7, #16]
}
 8005f02:	bf00      	nop
 8005f04:	bf00      	nop
 8005f06:	e7fd      	b.n	8005f04 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f006 f89a 	bl	800c044 <SEGGER_SYSVIEW_ShrinkId>
 8005f10:	4603      	mov	r3, r0
 8005f12:	4619      	mov	r1, r3
 8005f14:	2098      	movs	r0, #152	@ 0x98
 8005f16:	f005 fe83 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005f1a:	69fb      	ldr	r3, [r7, #28]
    }
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3720      	adds	r7, #32
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}

08005f24 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d103      	bne.n	8005f40 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	e002      	b.n	8005f46 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005f52:	2101      	movs	r1, #1
 8005f54:	69b8      	ldr	r0, [r7, #24]
 8005f56:	f7ff fe89 	bl	8005c6c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	78fa      	ldrb	r2, [r7, #3]
 8005f5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005f62:	bf00      	nop
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005f6a:	b580      	push	{r7, lr}
 8005f6c:	b082      	sub	sp, #8
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00e      	beq.n	8005f96 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	2100      	movs	r1, #0
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f000 f825 	bl	8005fe0 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8005f96:	bf00      	nop
 8005f98:	3708      	adds	r7, #8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b086      	sub	sp, #24
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	2300      	movs	r3, #0
 8005fae:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005fb0:	79fb      	ldrb	r3, [r7, #7]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	6939      	ldr	r1, [r7, #16]
 8005fb6:	6978      	ldr	r0, [r7, #20]
 8005fb8:	f7ff ff58 	bl	8005e6c <xQueueGenericCreate>
 8005fbc:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f7ff ffd3 	bl	8005f6a <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f006 f83c 	bl	800c044 <SEGGER_SYSVIEW_ShrinkId>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	4619      	mov	r1, r3
 8005fd0:	2099      	movs	r0, #153	@ 0x99
 8005fd2:	f005 fe25 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xNewQueue;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
    }
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b08e      	sub	sp, #56	@ 0x38
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
 8005fec:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d10b      	bne.n	8006014 <xQueueGenericSend+0x34>
    __asm volatile
 8005ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006000:	f383 8811 	msr	BASEPRI, r3
 8006004:	f3bf 8f6f 	isb	sy
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800600e:	bf00      	nop
 8006010:	bf00      	nop
 8006012:	e7fd      	b.n	8006010 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d103      	bne.n	8006022 <xQueueGenericSend+0x42>
 800601a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <xQueueGenericSend+0x46>
 8006022:	2301      	movs	r3, #1
 8006024:	e000      	b.n	8006028 <xQueueGenericSend+0x48>
 8006026:	2300      	movs	r3, #0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d10b      	bne.n	8006044 <xQueueGenericSend+0x64>
    __asm volatile
 800602c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006030:	f383 8811 	msr	BASEPRI, r3
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	f3bf 8f4f 	dsb	sy
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800603e:	bf00      	nop
 8006040:	bf00      	nop
 8006042:	e7fd      	b.n	8006040 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b02      	cmp	r3, #2
 8006048:	d103      	bne.n	8006052 <xQueueGenericSend+0x72>
 800604a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604e:	2b01      	cmp	r3, #1
 8006050:	d101      	bne.n	8006056 <xQueueGenericSend+0x76>
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <xQueueGenericSend+0x78>
 8006056:	2300      	movs	r3, #0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10b      	bne.n	8006074 <xQueueGenericSend+0x94>
    __asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	623b      	str	r3, [r7, #32]
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	e7fd      	b.n	8006070 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006074:	f001 feb2 	bl	8007ddc <xTaskGetSchedulerState>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d102      	bne.n	8006084 <xQueueGenericSend+0xa4>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <xQueueGenericSend+0xa8>
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <xQueueGenericSend+0xaa>
 8006088:	2300      	movs	r3, #0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10b      	bne.n	80060a6 <xQueueGenericSend+0xc6>
    __asm volatile
 800608e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	61fb      	str	r3, [r7, #28]
}
 80060a0:	bf00      	nop
 80060a2:	bf00      	nop
 80060a4:	e7fd      	b.n	80060a2 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80060a6:	f002 ff45 	bl	8008f34 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d302      	bcc.n	80060bc <xQueueGenericSend+0xdc>
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d12d      	bne.n	8006118 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060c2:	f000 fbc2 	bl	800684a <prvCopyDataToQueue>
 80060c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d010      	beq.n	80060f2 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d2:	3324      	adds	r3, #36	@ 0x24
 80060d4:	4618      	mov	r0, r3
 80060d6:	f001 fc37 	bl	8007948 <xTaskRemoveFromEventList>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d013      	beq.n	8006108 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80060e0:	4b45      	ldr	r3, [pc, #276]	@ (80061f8 <xQueueGenericSend+0x218>)
 80060e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	e00a      	b.n	8006108 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80060f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80060f8:	4b3f      	ldr	r3, [pc, #252]	@ (80061f8 <xQueueGenericSend+0x218>)
 80060fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8006108:	f002 ff46 	bl	8008f98 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 800610c:	2101      	movs	r1, #1
 800610e:	20a1      	movs	r0, #161	@ 0xa1
 8006110:	f005 fd86 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8006114:	2301      	movs	r3, #1
 8006116:	e06b      	b.n	80061f0 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d107      	bne.n	800612e <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800611e:	f002 ff3b 	bl	8008f98 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8006122:	2100      	movs	r1, #0
 8006124:	20a1      	movs	r0, #161	@ 0xa1
 8006126:	f005 fd7b 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 800612a:	2300      	movs	r3, #0
 800612c:	e060      	b.n	80061f0 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 800612e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006130:	2b00      	cmp	r3, #0
 8006132:	d106      	bne.n	8006142 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006134:	f107 0314 	add.w	r3, r7, #20
 8006138:	4618      	mov	r0, r3
 800613a:	f001 fce7 	bl	8007b0c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800613e:	2301      	movs	r3, #1
 8006140:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006142:	f002 ff29 	bl	8008f98 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006146:	f001 f8bb 	bl	80072c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800614a:	f002 fef3 	bl	8008f34 <vPortEnterCritical>
 800614e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006150:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006154:	b25b      	sxtb	r3, r3
 8006156:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800615a:	d103      	bne.n	8006164 <xQueueGenericSend+0x184>
 800615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006166:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800616a:	b25b      	sxtb	r3, r3
 800616c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006170:	d103      	bne.n	800617a <xQueueGenericSend+0x19a>
 8006172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800617a:	f002 ff0d 	bl	8008f98 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800617e:	1d3a      	adds	r2, r7, #4
 8006180:	f107 0314 	add.w	r3, r7, #20
 8006184:	4611      	mov	r1, r2
 8006186:	4618      	mov	r0, r3
 8006188:	f001 fcd8 	bl	8007b3c <xTaskCheckForTimeOut>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d124      	bne.n	80061dc <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006192:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006194:	f000 fc51 	bl	8006a3a <prvIsQueueFull>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d018      	beq.n	80061d0 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800619e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a0:	3310      	adds	r3, #16
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	4611      	mov	r1, r2
 80061a6:	4618      	mov	r0, r3
 80061a8:	f001 fb5c 	bl	8007864 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80061ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061ae:	f000 fbdc 	bl	800696a <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80061b2:	f001 f893 	bl	80072dc <xTaskResumeAll>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f47f af74 	bne.w	80060a6 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 80061be:	4b0e      	ldr	r3, [pc, #56]	@ (80061f8 <xQueueGenericSend+0x218>)
 80061c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061c4:	601a      	str	r2, [r3, #0]
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	f3bf 8f6f 	isb	sy
 80061ce:	e76a      	b.n	80060a6 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80061d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061d2:	f000 fbca 	bl	800696a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80061d6:	f001 f881 	bl	80072dc <xTaskResumeAll>
 80061da:	e764      	b.n	80060a6 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80061dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061de:	f000 fbc4 	bl	800696a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80061e2:	f001 f87b 	bl	80072dc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80061e6:	2100      	movs	r1, #0
 80061e8:	20a1      	movs	r0, #161	@ 0xa1
 80061ea:	f005 fd19 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 80061ee:	2300      	movs	r3, #0
        }
    }
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3738      	adds	r7, #56	@ 0x38
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	e000ed04 	.word	0xe000ed04

080061fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08c      	sub	sp, #48	@ 0x30
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006208:	2300      	movs	r3, #0
 800620a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10b      	bne.n	800622e <xQueueReceive+0x32>
    __asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	623b      	str	r3, [r7, #32]
}
 8006228:	bf00      	nop
 800622a:	bf00      	nop
 800622c:	e7fd      	b.n	800622a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d103      	bne.n	800623c <xQueueReceive+0x40>
 8006234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	2b00      	cmp	r3, #0
 800623a:	d101      	bne.n	8006240 <xQueueReceive+0x44>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <xQueueReceive+0x46>
 8006240:	2300      	movs	r3, #0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10b      	bne.n	800625e <xQueueReceive+0x62>
    __asm volatile
 8006246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	61fb      	str	r3, [r7, #28]
}
 8006258:	bf00      	nop
 800625a:	bf00      	nop
 800625c:	e7fd      	b.n	800625a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800625e:	f001 fdbd 	bl	8007ddc <xTaskGetSchedulerState>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d102      	bne.n	800626e <xQueueReceive+0x72>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <xQueueReceive+0x76>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <xQueueReceive+0x78>
 8006272:	2300      	movs	r3, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10b      	bne.n	8006290 <xQueueReceive+0x94>
    __asm volatile
 8006278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	61bb      	str	r3, [r7, #24]
}
 800628a:	bf00      	nop
 800628c:	bf00      	nop
 800628e:	e7fd      	b.n	800628c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006290:	f002 fe50 	bl	8008f34 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006298:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d023      	beq.n	80062e8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062a0:	68b9      	ldr	r1, [r7, #8]
 80062a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062a4:	f000 fb3b 	bl	800691e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80062a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062aa:	1e5a      	subs	r2, r3, #1
 80062ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ae:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00f      	beq.n	80062d8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ba:	3310      	adds	r3, #16
 80062bc:	4618      	mov	r0, r3
 80062be:	f001 fb43 	bl	8007948 <xTaskRemoveFromEventList>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d007      	beq.n	80062d8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80062c8:	4b42      	ldr	r3, [pc, #264]	@ (80063d4 <xQueueReceive+0x1d8>)
 80062ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80062d8:	f002 fe5e 	bl	8008f98 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80062dc:	2101      	movs	r1, #1
 80062de:	20a4      	movs	r0, #164	@ 0xa4
 80062e0:	f005 fc9e 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e071      	b.n	80063cc <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d107      	bne.n	80062fe <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80062ee:	f002 fe53 	bl	8008f98 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80062f2:	2100      	movs	r1, #0
 80062f4:	20a4      	movs	r0, #164	@ 0xa4
 80062f6:	f005 fc93 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80062fa:	2300      	movs	r3, #0
 80062fc:	e066      	b.n	80063cc <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80062fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006300:	2b00      	cmp	r3, #0
 8006302:	d106      	bne.n	8006312 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006304:	f107 0310 	add.w	r3, r7, #16
 8006308:	4618      	mov	r0, r3
 800630a:	f001 fbff 	bl	8007b0c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800630e:	2301      	movs	r3, #1
 8006310:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006312:	f002 fe41 	bl	8008f98 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006316:	f000 ffd3 	bl	80072c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800631a:	f002 fe0b 	bl	8008f34 <vPortEnterCritical>
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006324:	b25b      	sxtb	r3, r3
 8006326:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800632a:	d103      	bne.n	8006334 <xQueueReceive+0x138>
 800632c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006336:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800633a:	b25b      	sxtb	r3, r3
 800633c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006340:	d103      	bne.n	800634a <xQueueReceive+0x14e>
 8006342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800634a:	f002 fe25 	bl	8008f98 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800634e:	1d3a      	adds	r2, r7, #4
 8006350:	f107 0310 	add.w	r3, r7, #16
 8006354:	4611      	mov	r1, r2
 8006356:	4618      	mov	r0, r3
 8006358:	f001 fbf0 	bl	8007b3c <xTaskCheckForTimeOut>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d123      	bne.n	80063aa <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006362:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006364:	f000 fb53 	bl	8006a0e <prvIsQueueEmpty>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d017      	beq.n	800639e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006370:	3324      	adds	r3, #36	@ 0x24
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	4611      	mov	r1, r2
 8006376:	4618      	mov	r0, r3
 8006378:	f001 fa74 	bl	8007864 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800637c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800637e:	f000 faf4 	bl	800696a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006382:	f000 ffab 	bl	80072dc <xTaskResumeAll>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d181      	bne.n	8006290 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800638c:	4b11      	ldr	r3, [pc, #68]	@ (80063d4 <xQueueReceive+0x1d8>)
 800638e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006392:	601a      	str	r2, [r3, #0]
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	e778      	b.n	8006290 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800639e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063a0:	f000 fae3 	bl	800696a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80063a4:	f000 ff9a 	bl	80072dc <xTaskResumeAll>
 80063a8:	e772      	b.n	8006290 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80063aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ac:	f000 fadd 	bl	800696a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80063b0:	f000 ff94 	bl	80072dc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063b6:	f000 fb2a 	bl	8006a0e <prvIsQueueEmpty>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f43f af67 	beq.w	8006290 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80063c2:	2100      	movs	r1, #0
 80063c4:	20a4      	movs	r0, #164	@ 0xa4
 80063c6:	f005 fc2b 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80063ca:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3730      	adds	r7, #48	@ 0x30
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	e000ed04 	.word	0xe000ed04

080063d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08c      	sub	sp, #48	@ 0x30
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80063e2:	2300      	movs	r3, #0
 80063e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80063ea:	2300      	movs	r3, #0
 80063ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10b      	bne.n	800640c <xQueueSemaphoreTake+0x34>
    __asm volatile
 80063f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f8:	f383 8811 	msr	BASEPRI, r3
 80063fc:	f3bf 8f6f 	isb	sy
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	61bb      	str	r3, [r7, #24]
}
 8006406:	bf00      	nop
 8006408:	bf00      	nop
 800640a:	e7fd      	b.n	8006408 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800640c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00b      	beq.n	800642c <xQueueSemaphoreTake+0x54>
    __asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	617b      	str	r3, [r7, #20]
}
 8006426:	bf00      	nop
 8006428:	bf00      	nop
 800642a:	e7fd      	b.n	8006428 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800642c:	f001 fcd6 	bl	8007ddc <xTaskGetSchedulerState>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d102      	bne.n	800643c <xQueueSemaphoreTake+0x64>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d101      	bne.n	8006440 <xQueueSemaphoreTake+0x68>
 800643c:	2301      	movs	r3, #1
 800643e:	e000      	b.n	8006442 <xQueueSemaphoreTake+0x6a>
 8006440:	2300      	movs	r3, #0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10b      	bne.n	800645e <xQueueSemaphoreTake+0x86>
    __asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	613b      	str	r3, [r7, #16]
}
 8006458:	bf00      	nop
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800645e:	f002 fd69 	bl	8008f34 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006466:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d028      	beq.n	80064c0 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	1e5a      	subs	r2, r3, #1
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d104      	bne.n	8006488 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800647e:	f001 fec5 	bl	800820c <pvTaskIncrementMutexHeldCount>
 8006482:	4602      	mov	r2, r0
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00f      	beq.n	80064b0 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	3310      	adds	r3, #16
 8006494:	4618      	mov	r0, r3
 8006496:	f001 fa57 	bl	8007948 <xTaskRemoveFromEventList>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80064a0:	4b52      	ldr	r3, [pc, #328]	@ (80065ec <xQueueSemaphoreTake+0x214>)
 80064a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	f3bf 8f4f 	dsb	sy
 80064ac:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80064b0:	f002 fd72 	bl	8008f98 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 80064b4:	2101      	movs	r1, #1
 80064b6:	20a5      	movs	r0, #165	@ 0xa5
 80064b8:	f005 fbb2 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80064bc:	2301      	movs	r3, #1
 80064be:	e091      	b.n	80065e4 <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d107      	bne.n	80064d6 <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80064c6:	f002 fd67 	bl	8008f98 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80064ca:	2100      	movs	r1, #0
 80064cc:	20a5      	movs	r0, #165	@ 0xa5
 80064ce:	f005 fba7 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80064d2:	2300      	movs	r3, #0
 80064d4:	e086      	b.n	80065e4 <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 80064d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d106      	bne.n	80064ea <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80064dc:	f107 0308 	add.w	r3, r7, #8
 80064e0:	4618      	mov	r0, r3
 80064e2:	f001 fb13 	bl	8007b0c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80064e6:	2301      	movs	r3, #1
 80064e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80064ea:	f002 fd55 	bl	8008f98 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80064ee:	f000 fee7 	bl	80072c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80064f2:	f002 fd1f 	bl	8008f34 <vPortEnterCritical>
 80064f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064fc:	b25b      	sxtb	r3, r3
 80064fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006502:	d103      	bne.n	800650c <xQueueSemaphoreTake+0x134>
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800650c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006512:	b25b      	sxtb	r3, r3
 8006514:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006518:	d103      	bne.n	8006522 <xQueueSemaphoreTake+0x14a>
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006522:	f002 fd39 	bl	8008f98 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006526:	463a      	mov	r2, r7
 8006528:	f107 0308 	add.w	r3, r7, #8
 800652c:	4611      	mov	r1, r2
 800652e:	4618      	mov	r0, r3
 8006530:	f001 fb04 	bl	8007b3c <xTaskCheckForTimeOut>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d132      	bne.n	80065a0 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800653a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800653c:	f000 fa67 	bl	8006a0e <prvIsQueueEmpty>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d026      	beq.n	8006594 <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d109      	bne.n	8006562 <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 800654e:	f002 fcf1 	bl	8008f34 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	4618      	mov	r0, r3
 8006558:	f001 fc62 	bl	8007e20 <xTaskPriorityInherit>
 800655c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 800655e:	f002 fd1b 	bl	8008f98 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	3324      	adds	r3, #36	@ 0x24
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	4611      	mov	r1, r2
 800656a:	4618      	mov	r0, r3
 800656c:	f001 f97a 	bl	8007864 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006570:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006572:	f000 f9fa 	bl	800696a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006576:	f000 feb1 	bl	80072dc <xTaskResumeAll>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	f47f af6e 	bne.w	800645e <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8006582:	4b1a      	ldr	r3, [pc, #104]	@ (80065ec <xQueueSemaphoreTake+0x214>)
 8006584:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006588:	601a      	str	r2, [r3, #0]
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	e764      	b.n	800645e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8006594:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006596:	f000 f9e8 	bl	800696a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800659a:	f000 fe9f 	bl	80072dc <xTaskResumeAll>
 800659e:	e75e      	b.n	800645e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80065a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065a2:	f000 f9e2 	bl	800696a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80065a6:	f000 fe99 	bl	80072dc <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065ac:	f000 fa2f 	bl	8006a0e <prvIsQueueEmpty>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f43f af53 	beq.w	800645e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00d      	beq.n	80065da <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 80065be:	f002 fcb9 	bl	8008f34 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065c4:	f000 f929 	bl	800681a <prvGetDisinheritPriorityAfterTimeout>
 80065c8:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	69f9      	ldr	r1, [r7, #28]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f001 fd65 	bl	80080a0 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 80065d6:	f002 fcdf 	bl	8008f98 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80065da:	2100      	movs	r1, #0
 80065dc:	20a5      	movs	r0, #165	@ 0xa5
 80065de:	f005 fb1f 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80065e2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3730      	adds	r7, #48	@ 0x30
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	e000ed04 	.word	0xe000ed04

080065f0 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b08e      	sub	sp, #56	@ 0x38
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80065fc:	2300      	movs	r3, #0
 80065fe:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueuePeek( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10b      	bne.n	8006622 <xQueuePeek+0x32>
    __asm volatile
 800660a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660e:	f383 8811 	msr	BASEPRI, r3
 8006612:	f3bf 8f6f 	isb	sy
 8006616:	f3bf 8f4f 	dsb	sy
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800661c:	bf00      	nop
 800661e:	bf00      	nop
 8006620:	e7fd      	b.n	800661e <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d103      	bne.n	8006630 <xQueuePeek+0x40>
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <xQueuePeek+0x44>
 8006630:	2301      	movs	r3, #1
 8006632:	e000      	b.n	8006636 <xQueuePeek+0x46>
 8006634:	2300      	movs	r3, #0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10b      	bne.n	8006652 <xQueuePeek+0x62>
    __asm volatile
 800663a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	623b      	str	r3, [r7, #32]
}
 800664c:	bf00      	nop
 800664e:	bf00      	nop
 8006650:	e7fd      	b.n	800664e <xQueuePeek+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006652:	f001 fbc3 	bl	8007ddc <xTaskGetSchedulerState>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <xQueuePeek+0x72>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <xQueuePeek+0x76>
 8006662:	2301      	movs	r3, #1
 8006664:	e000      	b.n	8006668 <xQueuePeek+0x78>
 8006666:	2300      	movs	r3, #0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10b      	bne.n	8006684 <xQueuePeek+0x94>
    __asm volatile
 800666c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	61fb      	str	r3, [r7, #28]
}
 800667e:	bf00      	nop
 8006680:	bf00      	nop
 8006682:	e7fd      	b.n	8006680 <xQueuePeek+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006684:	f002 fc56 	bl	8008f34 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800668e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006690:	2b00      	cmp	r3, #0
 8006692:	d025      	beq.n	80066e0 <xQueuePeek+0xf0>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8006694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	62bb      	str	r3, [r7, #40]	@ 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800669a:	68b9      	ldr	r1, [r7, #8]
 800669c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800669e:	f000 f93e 	bl	800691e <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 80066a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066a6:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00f      	beq.n	80066d0 <xQueuePeek+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b2:	3324      	adds	r3, #36	@ 0x24
 80066b4:	4618      	mov	r0, r3
 80066b6:	f001 f947 	bl	8007948 <xTaskRemoveFromEventList>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d007      	beq.n	80066d0 <xQueuePeek+0xe0>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 80066c0:	4b43      	ldr	r3, [pc, #268]	@ (80067d0 <xQueuePeek+0x1e0>)
 80066c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066c6:	601a      	str	r2, [r3, #0]
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80066d0:	f002 fc62 	bl	8008f98 <vPortExitCritical>

                traceRETURN_xQueuePeek( pdPASS );
 80066d4:	2101      	movs	r1, #1
 80066d6:	20a6      	movs	r0, #166	@ 0xa6
 80066d8:	f005 faa2 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80066dc:	2301      	movs	r3, #1
 80066de:	e072      	b.n	80067c6 <xQueuePeek+0x1d6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d107      	bne.n	80066f6 <xQueuePeek+0x106>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80066e6:	f002 fc57 	bl	8008f98 <vPortExitCritical>

                    traceQUEUE_PEEK_FAILED( pxQueue );
                    traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 80066ea:	2100      	movs	r1, #0
 80066ec:	20a6      	movs	r0, #166	@ 0xa6
 80066ee:	f005 fa97 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80066f2:	2300      	movs	r3, #0
 80066f4:	e067      	b.n	80067c6 <xQueuePeek+0x1d6>
                }
                else if( xEntryTimeSet == pdFALSE )
 80066f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d106      	bne.n	800670a <xQueuePeek+0x11a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80066fc:	f107 0314 	add.w	r3, r7, #20
 8006700:	4618      	mov	r0, r3
 8006702:	f001 fa03 	bl	8007b0c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006706:	2301      	movs	r3, #1
 8006708:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800670a:	f002 fc45 	bl	8008f98 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 800670e:	f000 fdd7 	bl	80072c0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006712:	f002 fc0f 	bl	8008f34 <vPortEnterCritical>
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800671c:	b25b      	sxtb	r3, r3
 800671e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006722:	d103      	bne.n	800672c <xQueuePeek+0x13c>
 8006724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006732:	b25b      	sxtb	r3, r3
 8006734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006738:	d103      	bne.n	8006742 <xQueuePeek+0x152>
 800673a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006742:	f002 fc29 	bl	8008f98 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006746:	1d3a      	adds	r2, r7, #4
 8006748:	f107 0314 	add.w	r3, r7, #20
 800674c:	4611      	mov	r1, r2
 800674e:	4618      	mov	r0, r3
 8006750:	f001 f9f4 	bl	8007b3c <xTaskCheckForTimeOut>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d124      	bne.n	80067a4 <xQueuePeek+0x1b4>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800675a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800675c:	f000 f957 	bl	8006a0e <prvIsQueueEmpty>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d018      	beq.n	8006798 <xQueuePeek+0x1a8>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	3324      	adds	r3, #36	@ 0x24
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	4611      	mov	r1, r2
 800676e:	4618      	mov	r0, r3
 8006770:	f001 f878 	bl	8007864 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006774:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006776:	f000 f8f8 	bl	800696a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800677a:	f000 fdaf 	bl	80072dc <xTaskResumeAll>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	f47f af7f 	bne.w	8006684 <xQueuePeek+0x94>
                {
                    taskYIELD_WITHIN_API();
 8006786:	4b12      	ldr	r3, [pc, #72]	@ (80067d0 <xQueuePeek+0x1e0>)
 8006788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800678c:	601a      	str	r2, [r3, #0]
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	e775      	b.n	8006684 <xQueuePeek+0x94>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8006798:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800679a:	f000 f8e6 	bl	800696a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800679e:	f000 fd9d 	bl	80072dc <xTaskResumeAll>
 80067a2:	e76f      	b.n	8006684 <xQueuePeek+0x94>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 80067a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80067a6:	f000 f8e0 	bl	800696a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80067aa:	f000 fd97 	bl	80072dc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80067b0:	f000 f92d 	bl	8006a0e <prvIsQueueEmpty>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f43f af64 	beq.w	8006684 <xQueuePeek+0x94>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 80067bc:	2100      	movs	r1, #0
 80067be:	20a6      	movs	r0, #166	@ 0xa6
 80067c0:	f005 fa2e 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80067c4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3738      	adds	r7, #56	@ 0x38
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	e000ed04 	.word	0xe000ed04

080067d4 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10b      	bne.n	80067fa <uxQueueMessagesWaiting+0x26>
    __asm volatile
 80067e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	60bb      	str	r3, [r7, #8]
}
 80067f4:	bf00      	nop
 80067f6:	bf00      	nop
 80067f8:	e7fd      	b.n	80067f6 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 80067fa:	f002 fb9b 	bl	8008f34 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006802:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8006804:	f002 fbc8 	bl	8008f98 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );
 8006808:	68f9      	ldr	r1, [r7, #12]
 800680a:	20a9      	movs	r0, #169	@ 0xa9
 800680c:	f005 fa08 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8006810:	68fb      	ldr	r3, [r7, #12]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800681a:	b480      	push	{r7}
 800681c:	b085      	sub	sp, #20
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006826:	2b00      	cmp	r3, #0
 8006828:	d006      	beq.n	8006838 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f1c3 0308 	rsb	r3, r3, #8
 8006834:	60fb      	str	r3, [r7, #12]
 8006836:	e001      	b.n	800683c <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006838:	2300      	movs	r3, #0
 800683a:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800683c:	68fb      	ldr	r3, [r7, #12]
    }
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b086      	sub	sp, #24
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006856:	2300      	movs	r3, #0
 8006858:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685e:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006864:	2b00      	cmp	r3, #0
 8006866:	d10d      	bne.n	8006884 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d14d      	bne.n	800690c <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	4618      	mov	r0, r3
 8006876:	f001 fb6f 	bl	8007f58 <xTaskPriorityDisinherit>
 800687a:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	609a      	str	r2, [r3, #8]
 8006882:	e043      	b.n	800690c <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d119      	bne.n	80068be <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6858      	ldr	r0, [r3, #4]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006892:	461a      	mov	r2, r3
 8006894:	68b9      	ldr	r1, [r7, #8]
 8006896:	f005 fdeb 	bl	800c470 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	441a      	add	r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d32b      	bcc.n	800690c <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	605a      	str	r2, [r3, #4]
 80068bc:	e026      	b.n	800690c <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	68d8      	ldr	r0, [r3, #12]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c6:	461a      	mov	r2, r3
 80068c8:	68b9      	ldr	r1, [r7, #8]
 80068ca:	f005 fdd1 	bl	800c470 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	68da      	ldr	r2, [r3, #12]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d6:	425b      	negs	r3, r3
 80068d8:	441a      	add	r2, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d207      	bcs.n	80068fa <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f2:	425b      	negs	r3, r3
 80068f4:	441a      	add	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d105      	bne.n	800690c <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	3b01      	subs	r3, #1
 800690a:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	1c5a      	adds	r2, r3, #1
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8006914:	697b      	ldr	r3, [r7, #20]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3718      	adds	r7, #24
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b082      	sub	sp, #8
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
 8006926:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	d018      	beq.n	8006962 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68da      	ldr	r2, [r3, #12]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006938:	441a      	add	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68da      	ldr	r2, [r3, #12]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	429a      	cmp	r2, r3
 8006948:	d303      	bcc.n	8006952 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68d9      	ldr	r1, [r3, #12]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695a:	461a      	mov	r2, r3
 800695c:	6838      	ldr	r0, [r7, #0]
 800695e:	f005 fd87 	bl	800c470 <memcpy>
    }
}
 8006962:	bf00      	nop
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006972:	f002 fadf 	bl	8008f34 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800697c:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800697e:	e011      	b.n	80069a4 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006984:	2b00      	cmp	r3, #0
 8006986:	d012      	beq.n	80069ae <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3324      	adds	r3, #36	@ 0x24
 800698c:	4618      	mov	r0, r3
 800698e:	f000 ffdb 	bl	8007948 <xTaskRemoveFromEventList>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d001      	beq.n	800699c <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006998:	f001 f93c 	bl	8007c14 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800699c:	7bfb      	ldrb	r3, [r7, #15]
 800699e:	3b01      	subs	r3, #1
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80069a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	dce9      	bgt.n	8006980 <prvUnlockQueue+0x16>
 80069ac:	e000      	b.n	80069b0 <prvUnlockQueue+0x46>
                    break;
 80069ae:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	22ff      	movs	r2, #255	@ 0xff
 80069b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80069b8:	f002 faee 	bl	8008f98 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80069bc:	f002 faba 	bl	8008f34 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069c6:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80069c8:	e011      	b.n	80069ee <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d012      	beq.n	80069f8 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	3310      	adds	r3, #16
 80069d6:	4618      	mov	r0, r3
 80069d8:	f000 ffb6 	bl	8007948 <xTaskRemoveFromEventList>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80069e2:	f001 f917 	bl	8007c14 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80069e6:	7bbb      	ldrb	r3, [r7, #14]
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80069ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	dce9      	bgt.n	80069ca <prvUnlockQueue+0x60>
 80069f6:	e000      	b.n	80069fa <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80069f8:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	22ff      	movs	r2, #255	@ 0xff
 80069fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006a02:	f002 fac9 	bl	8008f98 <vPortExitCritical>
}
 8006a06:	bf00      	nop
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006a0e:	b580      	push	{r7, lr}
 8006a10:	b084      	sub	sp, #16
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006a16:	f002 fa8d 	bl	8008f34 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d102      	bne.n	8006a28 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006a22:	2301      	movs	r3, #1
 8006a24:	60fb      	str	r3, [r7, #12]
 8006a26:	e001      	b.n	8006a2c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a2c:	f002 fab4 	bl	8008f98 <vPortExitCritical>

    return xReturn;
 8006a30:	68fb      	ldr	r3, [r7, #12]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b084      	sub	sp, #16
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006a42:	f002 fa77 	bl	8008f34 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d102      	bne.n	8006a58 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006a52:	2301      	movs	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]
 8006a56:	e001      	b.n	8006a5c <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a5c:	f002 fa9c 	bl	8008f98 <vPortExitCritical>

    return xReturn;
 8006a60:	68fb      	ldr	r3, [r7, #12]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
	...

08006a6c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8006a76:	2300      	movs	r3, #0
 8006a78:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d10b      	bne.n	8006a98 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8006a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a84:	f383 8811 	msr	BASEPRI, r3
 8006a88:	f3bf 8f6f 	isb	sy
 8006a8c:	f3bf 8f4f 	dsb	sy
 8006a90:	60fb      	str	r3, [r7, #12]
}
 8006a92:	bf00      	nop
 8006a94:	bf00      	nop
 8006a96:	e7fd      	b.n	8006a94 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d024      	beq.n	8006ae8 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
 8006aa2:	e01e      	b.n	8006ae2 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006aa4:	4a18      	ldr	r2, [pc, #96]	@ (8006b08 <vQueueAddToRegistry+0x9c>)
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	00db      	lsls	r3, r3, #3
 8006aaa:	4413      	add	r3, r2
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d105      	bne.n	8006ac0 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	4a13      	ldr	r2, [pc, #76]	@ (8006b08 <vQueueAddToRegistry+0x9c>)
 8006aba:	4413      	add	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]
                    break;
 8006abe:	e013      	b.n	8006ae8 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <vQueueAddToRegistry+0x70>
 8006ac6:	4a10      	ldr	r2, [pc, #64]	@ (8006b08 <vQueueAddToRegistry+0x9c>)
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d104      	bne.n	8006adc <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	00db      	lsls	r3, r3, #3
 8006ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8006b08 <vQueueAddToRegistry+0x9c>)
 8006ad8:	4413      	add	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	617b      	str	r3, [r7, #20]
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2b07      	cmp	r3, #7
 8006ae6:	d9dd      	bls.n	8006aa4 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d005      	beq.n	8006afa <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8006afa:	20b6      	movs	r0, #182	@ 0xb6
 8006afc:	f005 f854 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8006b00:	bf00      	nop
 8006b02:	3718      	adds	r7, #24
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	200002ac 	.word	0x200002ac

08006b0c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006b1c:	f002 fa0a 	bl	8008f34 <vPortEnterCritical>
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b26:	b25b      	sxtb	r3, r3
 8006b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b2c:	d103      	bne.n	8006b36 <vQueueWaitForMessageRestricted+0x2a>
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b3c:	b25b      	sxtb	r3, r3
 8006b3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b42:	d103      	bne.n	8006b4c <vQueueWaitForMessageRestricted+0x40>
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b4c:	f002 fa24 	bl	8008f98 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d106      	bne.n	8006b66 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	3324      	adds	r3, #36	@ 0x24
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	68b9      	ldr	r1, [r7, #8]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f000 fea7 	bl	80078b4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006b66:	6978      	ldr	r0, [r7, #20]
 8006b68:	f7ff feff 	bl	800696a <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8006b6c:	20b9      	movs	r0, #185	@ 0xb9
 8006b6e:	f005 f81b 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8006b72:	bf00      	nop
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b08e      	sub	sp, #56	@ 0x38
 8006b7e:	af04      	add	r7, sp, #16
 8006b80:	60f8      	str	r0, [r7, #12]
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	607a      	str	r2, [r7, #4]
 8006b86:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8006b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10b      	bne.n	8006ba6 <prvCreateStaticTask+0x2c>
    __asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	623b      	str	r3, [r7, #32]
}
 8006ba0:	bf00      	nop
 8006ba2:	bf00      	nop
 8006ba4:	e7fd      	b.n	8006ba2 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10b      	bne.n	8006bc4 <prvCreateStaticTask+0x4a>
    __asm volatile
 8006bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb0:	f383 8811 	msr	BASEPRI, r3
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	61fb      	str	r3, [r7, #28]
}
 8006bbe:	bf00      	nop
 8006bc0:	bf00      	nop
 8006bc2:	e7fd      	b.n	8006bc0 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8006bc4:	23a8      	movs	r3, #168	@ 0xa8
 8006bc6:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	2ba8      	cmp	r3, #168	@ 0xa8
 8006bcc:	d00b      	beq.n	8006be6 <prvCreateStaticTask+0x6c>
    __asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	61bb      	str	r3, [r7, #24]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8006be6:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d01f      	beq.n	8006c2e <prvCreateStaticTask+0xb4>
 8006bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d01c      	beq.n	8006c2e <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8006bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf6:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006bf8:	22a8      	movs	r2, #168	@ 0xa8
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006bfe:	f005 fbab 	bl	800c358 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c06:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c10:	2300      	movs	r3, #0
 8006c12:	9303      	str	r3, [sp, #12]
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	9302      	str	r3, [sp, #8]
 8006c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c1a:	9301      	str	r3, [sp, #4]
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	68b9      	ldr	r1, [r7, #8]
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 f89e 	bl	8006d68 <prvInitialiseNewTask>
 8006c2c:	e001      	b.n	8006c32 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8006c34:	4618      	mov	r0, r3
 8006c36:	3728      	adds	r7, #40	@ 0x28
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b08a      	sub	sp, #40	@ 0x28
 8006c40:	af04      	add	r7, sp, #16
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8006c4e:	f107 0310 	add.w	r3, r7, #16
 8006c52:	9303      	str	r3, [sp, #12]
 8006c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c56:	9302      	str	r3, [sp, #8]
 8006c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5a:	9301      	str	r3, [sp, #4]
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	68b9      	ldr	r1, [r7, #8]
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f7ff ff87 	bl	8006b7a <prvCreateStaticTask>
 8006c6c:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006c74:	6978      	ldr	r0, [r7, #20]
 8006c76:	f000 f91d 	bl	8006eb4 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f005 f9e1 	bl	800c044 <SEGGER_SYSVIEW_ShrinkId>
 8006c82:	4603      	mov	r3, r0
 8006c84:	4619      	mov	r1, r3
 8006c86:	20bf      	movs	r0, #191	@ 0xbf
 8006c88:	f004 ffca 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006c8c:	693b      	ldr	r3, [r7, #16]
    }
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b08a      	sub	sp, #40	@ 0x28
 8006c9a:	af04      	add	r7, sp, #16
 8006c9c:	60f8      	str	r0, [r7, #12]
 8006c9e:	60b9      	str	r1, [r7, #8]
 8006ca0:	607a      	str	r2, [r7, #4]
 8006ca2:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f002 fa71 	bl	8009190 <pvPortMalloc>
 8006cae:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d013      	beq.n	8006cde <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8006cb6:	20a8      	movs	r0, #168	@ 0xa8
 8006cb8:	f002 fa6a 	bl	8009190 <pvPortMalloc>
 8006cbc:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d008      	beq.n	8006cd6 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006cc4:	22a8      	movs	r2, #168	@ 0xa8
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	6978      	ldr	r0, [r7, #20]
 8006cca:	f005 fb45 	bl	800c358 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006cd4:	e005      	b.n	8006ce2 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006cd6:	6938      	ldr	r0, [r7, #16]
 8006cd8:	f002 fb8c 	bl	80093f4 <vPortFree>
 8006cdc:	e001      	b.n	8006ce2 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d011      	beq.n	8006d0c <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	9303      	str	r3, [sp, #12]
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	9302      	str	r3, [sp, #8]
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	9301      	str	r3, [sp, #4]
 8006cfc:	6a3b      	ldr	r3, [r7, #32]
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	68b9      	ldr	r1, [r7, #8]
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f000 f82e 	bl	8006d68 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8006d0c:	697b      	ldr	r3, [r7, #20]
    }
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b088      	sub	sp, #32
 8006d1a:	af02      	add	r7, sp, #8
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	9301      	str	r3, [sp, #4]
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	68b9      	ldr	r1, [r7, #8]
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f7ff ffaf 	bl	8006c96 <prvCreateTask>
 8006d38:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006d40:	6938      	ldr	r0, [r7, #16]
 8006d42:	f000 f8b7 	bl	8006eb4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006d46:	2301      	movs	r3, #1
 8006d48:	617b      	str	r3, [r7, #20]
 8006d4a:	e002      	b.n	8006d52 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d50:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	4619      	mov	r1, r3
 8006d56:	20c2      	movs	r0, #194	@ 0xc2
 8006d58:	f004 ff62 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006d5c:	697b      	ldr	r3, [r7, #20]
    }
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
	...

08006d68 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b088      	sub	sp, #32
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
 8006d74:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	461a      	mov	r2, r3
 8006d80:	21a5      	movs	r1, #165	@ 0xa5
 8006d82:	f005 fae9 	bl	800c358 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8006d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006d90:	3b01      	subs	r3, #1
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	f023 0307 	bic.w	r3, r3, #7
 8006d9e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	f003 0307 	and.w	r3, r3, #7
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00b      	beq.n	8006dc2 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8006daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dae:	f383 8811 	msr	BASEPRI, r3
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	617b      	str	r3, [r7, #20]
}
 8006dbc:	bf00      	nop
 8006dbe:	bf00      	nop
 8006dc0:	e7fd      	b.n	8006dbe <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d01e      	beq.n	8006e06 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006dc8:	2300      	movs	r3, #0
 8006dca:	61fb      	str	r3, [r7, #28]
 8006dcc:	e012      	b.n	8006df4 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	7819      	ldrb	r1, [r3, #0]
 8006dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	4413      	add	r3, r2
 8006ddc:	3334      	adds	r3, #52	@ 0x34
 8006dde:	460a      	mov	r2, r1
 8006de0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	4413      	add	r3, r2
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d006      	beq.n	8006dfc <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	3301      	adds	r3, #1
 8006df2:	61fb      	str	r3, [r7, #28]
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	2b0f      	cmp	r3, #15
 8006df8:	d9e9      	bls.n	8006dce <prvInitialiseNewTask+0x66>
 8006dfa:	e000      	b.n	8006dfe <prvInitialiseNewTask+0x96>
            {
                break;
 8006dfc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e08:	2b07      	cmp	r3, #7
 8006e0a:	d90b      	bls.n	8006e24 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8006e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	613b      	str	r3, [r7, #16]
}
 8006e1e:	bf00      	nop
 8006e20:	bf00      	nop
 8006e22:	e7fd      	b.n	8006e20 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e26:	2b07      	cmp	r3, #7
 8006e28:	d901      	bls.n	8006e2e <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e2a:	2307      	movs	r3, #7
 8006e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e32:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e38:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f7fe fe9a 	bl	8005b78 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e46:	3318      	adds	r3, #24
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fe fe95 	bl	8005b78 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e52:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e56:	f1c3 0208 	rsb	r2, r3, #8
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e62:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8006e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e66:	3354      	adds	r3, #84	@ 0x54
 8006e68:	224c      	movs	r2, #76	@ 0x4c
 8006e6a:	2100      	movs	r1, #0
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f005 fa73 	bl	800c358 <memset>
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	4a0c      	ldr	r2, [pc, #48]	@ (8006ea8 <prvInitialiseNewTask+0x140>)
 8006e76:	659a      	str	r2, [r3, #88]	@ 0x58
 8006e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7a:	4a0c      	ldr	r2, [pc, #48]	@ (8006eac <prvInitialiseNewTask+0x144>)
 8006e7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e80:	4a0b      	ldr	r2, [pc, #44]	@ (8006eb0 <prvInitialiseNewTask+0x148>)
 8006e82:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	68f9      	ldr	r1, [r7, #12]
 8006e88:	69b8      	ldr	r0, [r7, #24]
 8006e8a:	f001 fed7 	bl	8008c3c <pxPortInitialiseStack>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e92:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8006e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e9e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006ea0:	bf00      	nop
 8006ea2:	3720      	adds	r7, #32
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	2000531c 	.word	0x2000531c
 8006eac:	20005384 	.word	0x20005384
 8006eb0:	200053ec 	.word	0x200053ec

08006eb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8006eb4:	b5b0      	push	{r4, r5, r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af02      	add	r7, sp, #8
 8006eba:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8006ebc:	f002 f83a 	bl	8008f34 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8006ec0:	4b51      	ldr	r3, [pc, #324]	@ (8007008 <prvAddNewTaskToReadyList+0x154>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	4a50      	ldr	r2, [pc, #320]	@ (8007008 <prvAddNewTaskToReadyList+0x154>)
 8006ec8:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8006eca:	4b50      	ldr	r3, [pc, #320]	@ (800700c <prvAddNewTaskToReadyList+0x158>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d109      	bne.n	8006ee6 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8006ed2:	4a4e      	ldr	r2, [pc, #312]	@ (800700c <prvAddNewTaskToReadyList+0x158>)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ed8:	4b4b      	ldr	r3, [pc, #300]	@ (8007008 <prvAddNewTaskToReadyList+0x154>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d110      	bne.n	8006f02 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8006ee0:	f000 febc 	bl	8007c5c <prvInitialiseTaskLists>
 8006ee4:	e00d      	b.n	8006f02 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8006ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8007010 <prvAddNewTaskToReadyList+0x15c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d109      	bne.n	8006f02 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006eee:	4b47      	ldr	r3, [pc, #284]	@ (800700c <prvAddNewTaskToReadyList+0x158>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d802      	bhi.n	8006f02 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8006efc:	4a43      	ldr	r2, [pc, #268]	@ (800700c <prvAddNewTaskToReadyList+0x158>)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8006f02:	4b44      	ldr	r3, [pc, #272]	@ (8007014 <prvAddNewTaskToReadyList+0x160>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3301      	adds	r3, #1
 8006f08:	4a42      	ldr	r2, [pc, #264]	@ (8007014 <prvAddNewTaskToReadyList+0x160>)
 8006f0a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f0c:	4b41      	ldr	r3, [pc, #260]	@ (8007014 <prvAddNewTaskToReadyList+0x160>)
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d016      	beq.n	8006f48 <prvAddNewTaskToReadyList+0x94>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f004 fef3 	bl	800bd08 <SEGGER_SYSVIEW_OnTaskCreate>
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f32:	461d      	mov	r5, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	461c      	mov	r4, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3e:	1ae3      	subs	r3, r4, r3
 8006f40:	9300      	str	r3, [sp, #0]
 8006f42:	462b      	mov	r3, r5
 8006f44:	f003 fb08 	bl	800a558 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f004 ff60 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f54:	4b30      	ldr	r3, [pc, #192]	@ (8007018 <prvAddNewTaskToReadyList+0x164>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d903      	bls.n	8006f64 <prvAddNewTaskToReadyList+0xb0>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f60:	4a2d      	ldr	r2, [pc, #180]	@ (8007018 <prvAddNewTaskToReadyList+0x164>)
 8006f62:	6013      	str	r3, [r2, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f68:	492c      	ldr	r1, [pc, #176]	@ (800701c <prvAddNewTaskToReadyList+0x168>)
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	440b      	add	r3, r1
 8006f74:	3304      	adds	r3, #4
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	60fb      	str	r3, [r7, #12]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	609a      	str	r2, [r3, #8]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	689a      	ldr	r2, [r3, #8]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	60da      	str	r2, [r3, #12]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	3204      	adds	r2, #4
 8006f90:	605a      	str	r2, [r3, #4]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	1d1a      	adds	r2, r3, #4
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	609a      	str	r2, [r3, #8]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800701c <prvAddNewTaskToReadyList+0x168>)
 8006fa8:	441a      	add	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	615a      	str	r2, [r3, #20]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb2:	491a      	ldr	r1, [pc, #104]	@ (800701c <prvAddNewTaskToReadyList+0x168>)
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	4413      	add	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	440b      	add	r3, r1
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006fc4:	1c59      	adds	r1, r3, #1
 8006fc6:	4815      	ldr	r0, [pc, #84]	@ (800701c <prvAddNewTaskToReadyList+0x168>)
 8006fc8:	4613      	mov	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4403      	add	r3, r0
 8006fd2:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8006fd4:	f001 ffe0 	bl	8008f98 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8006fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <prvAddNewTaskToReadyList+0x15c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00e      	beq.n	8006ffe <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800700c <prvAddNewTaskToReadyList+0x158>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d207      	bcs.n	8006ffe <prvAddNewTaskToReadyList+0x14a>
 8006fee:	4b0c      	ldr	r3, [pc, #48]	@ (8007020 <prvAddNewTaskToReadyList+0x16c>)
 8006ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006ffe:	bf00      	nop
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bdb0      	pop	{r4, r5, r7, pc}
 8007006:	bf00      	nop
 8007008:	20000400 	.word	0x20000400
 800700c:	200002ec 	.word	0x200002ec
 8007010:	2000040c 	.word	0x2000040c
 8007014:	2000041c 	.word	0x2000041c
 8007018:	20000408 	.word	0x20000408
 800701c:	200002f0 	.word	0x200002f0
 8007020:	e000ed04 	.word	0xe000ed04

08007024 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8007024:	b580      	push	{r7, lr}
 8007026:	b08a      	sub	sp, #40	@ 0x28
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800702e:	2300      	movs	r3, #0
 8007030:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d10b      	bne.n	8007050 <xTaskDelayUntil+0x2c>
    __asm volatile
 8007038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703c:	f383 8811 	msr	BASEPRI, r3
 8007040:	f3bf 8f6f 	isb	sy
 8007044:	f3bf 8f4f 	dsb	sy
 8007048:	617b      	str	r3, [r7, #20]
}
 800704a:	bf00      	nop
 800704c:	bf00      	nop
 800704e:	e7fd      	b.n	800704c <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d10b      	bne.n	800706e <xTaskDelayUntil+0x4a>
    __asm volatile
 8007056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705a:	f383 8811 	msr	BASEPRI, r3
 800705e:	f3bf 8f6f 	isb	sy
 8007062:	f3bf 8f4f 	dsb	sy
 8007066:	613b      	str	r3, [r7, #16]
}
 8007068:	bf00      	nop
 800706a:	bf00      	nop
 800706c:	e7fd      	b.n	800706a <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 800706e:	f000 f927 	bl	80072c0 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8007072:	4b2c      	ldr	r3, [pc, #176]	@ (8007124 <xTaskDelayUntil+0x100>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 8007078:	4b2b      	ldr	r3, [pc, #172]	@ (8007128 <xTaskDelayUntil+0x104>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d00b      	beq.n	8007098 <xTaskDelayUntil+0x74>
    __asm volatile
 8007080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007084:	f383 8811 	msr	BASEPRI, r3
 8007088:	f3bf 8f6f 	isb	sy
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	60fb      	str	r3, [r7, #12]
}
 8007092:	bf00      	nop
 8007094:	bf00      	nop
 8007096:	e7fd      	b.n	8007094 <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	4413      	add	r3, r2
 80070a0:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6a3a      	ldr	r2, [r7, #32]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d20b      	bcs.n	80070c4 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	69fa      	ldr	r2, [r7, #28]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d211      	bcs.n	80070da <xTaskDelayUntil+0xb6>
 80070b6:	69fa      	ldr	r2, [r7, #28]
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d90d      	bls.n	80070da <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80070be:	2301      	movs	r3, #1
 80070c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80070c2:	e00a      	b.n	80070da <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69fa      	ldr	r2, [r7, #28]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d303      	bcc.n	80070d6 <xTaskDelayUntil+0xb2>
 80070ce:	69fa      	ldr	r2, [r7, #28]
 80070d0:	6a3b      	ldr	r3, [r7, #32]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d901      	bls.n	80070da <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80070d6:	2301      	movs	r3, #1
 80070d8:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69fa      	ldr	r2, [r7, #28]
 80070de:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80070e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d006      	beq.n	80070f4 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80070e6:	69fa      	ldr	r2, [r7, #28]
 80070e8:	6a3b      	ldr	r3, [r7, #32]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	2100      	movs	r1, #0
 80070ee:	4618      	mov	r0, r3
 80070f0:	f001 fa3c 	bl	800856c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80070f4:	f000 f8f2 	bl	80072dc <xTaskResumeAll>
 80070f8:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d107      	bne.n	8007110 <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8007100:	4b0a      	ldr	r3, [pc, #40]	@ (800712c <xTaskDelayUntil+0x108>)
 8007102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007106:	601a      	str	r2, [r3, #0]
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8007110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007112:	4619      	mov	r1, r3
 8007114:	20c4      	movs	r0, #196	@ 0xc4
 8007116:	f004 fd83 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800711c:	4618      	mov	r0, r3
 800711e:	3728      	adds	r7, #40	@ 0x28
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000404 	.word	0x20000404
 8007128:	20000428 	.word	0x20000428
 800712c:	e000ed04 	.word	0xe000ed04

08007130 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b090      	sub	sp, #64	@ 0x40
 8007134:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8007136:	2301      	movs	r3, #1
 8007138:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800713e:	2300      	movs	r3, #0
 8007140:	627b      	str	r3, [r7, #36]	@ 0x24
 8007142:	e013      	b.n	800716c <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8007144:	4a2b      	ldr	r2, [pc, #172]	@ (80071f4 <prvCreateIdleTasks+0xc4>)
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	4413      	add	r3, r2
 800714a:	7819      	ldrb	r1, [r3, #0]
 800714c:	f107 0210 	add.w	r2, r7, #16
 8007150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007152:	4413      	add	r3, r2
 8007154:	460a      	mov	r2, r1
 8007156:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8007158:	f107 0210 	add.w	r2, r7, #16
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	4413      	add	r3, r2
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d006      	beq.n	8007174 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007168:	3301      	adds	r3, #1
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
 800716c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716e:	2b0f      	cmp	r3, #15
 8007170:	dde8      	ble.n	8007144 <prvCreateIdleTasks+0x14>
 8007172:	e000      	b.n	8007176 <prvCreateIdleTasks+0x46>
        {
            break;
 8007174:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8007176:	2300      	movs	r3, #0
 8007178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800717a:	e031      	b.n	80071e0 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800717c:	4b1e      	ldr	r3, [pc, #120]	@ (80071f8 <prvCreateIdleTasks+0xc8>)
 800717e:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8007184:	2300      	movs	r3, #0
 8007186:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8007188:	1d3a      	adds	r2, r7, #4
 800718a:	f107 0108 	add.w	r1, r7, #8
 800718e:	f107 030c 	add.w	r3, r7, #12
 8007192:	4618      	mov	r0, r3
 8007194:	f001 fa66 	bl	8008664 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	f107 0110 	add.w	r1, r7, #16
 80071a2:	9202      	str	r2, [sp, #8]
 80071a4:	9301      	str	r3, [sp, #4]
 80071a6:	2300      	movs	r3, #0
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	2300      	movs	r3, #0
 80071ac:	4602      	mov	r2, r0
 80071ae:	6a38      	ldr	r0, [r7, #32]
 80071b0:	f7ff fd44 	bl	8006c3c <xTaskCreateStatic>
 80071b4:	4602      	mov	r2, r0
 80071b6:	4911      	ldr	r1, [pc, #68]	@ (80071fc <prvCreateIdleTasks+0xcc>)
 80071b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 80071be:	4a0f      	ldr	r2, [pc, #60]	@ (80071fc <prvCreateIdleTasks+0xcc>)
 80071c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 80071ca:	2301      	movs	r3, #1
 80071cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071ce:	e001      	b.n	80071d4 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80071d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d006      	beq.n	80071e8 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80071da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071dc:	3301      	adds	r3, #1
 80071de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	ddca      	ble.n	800717c <prvCreateIdleTasks+0x4c>
 80071e6:	e000      	b.n	80071ea <prvCreateIdleTasks+0xba>
        {
            break;
 80071e8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80071ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3730      	adds	r7, #48	@ 0x30
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	0800d33c 	.word	0x0800d33c
 80071f8:	08007c2d 	.word	0x08007c2d
 80071fc:	20000424 	.word	0x20000424

08007200 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8007206:	f7ff ff93 	bl	8007130 <prvCreateIdleTasks>
 800720a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d102      	bne.n	8007218 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8007212:	f001 fa5b 	bl	80086cc <xTimerCreateTimerTask>
 8007216:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d129      	bne.n	8007272 <vTaskStartScheduler+0x72>
    __asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	60bb      	str	r3, [r7, #8]
}
 8007230:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8007232:	4b1c      	ldr	r3, [pc, #112]	@ (80072a4 <vTaskStartScheduler+0xa4>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3354      	adds	r3, #84	@ 0x54
 8007238:	4a1b      	ldr	r2, [pc, #108]	@ (80072a8 <vTaskStartScheduler+0xa8>)
 800723a:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800723c:	4b1b      	ldr	r3, [pc, #108]	@ (80072ac <vTaskStartScheduler+0xac>)
 800723e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007242:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8007244:	4b1a      	ldr	r3, [pc, #104]	@ (80072b0 <vTaskStartScheduler+0xb0>)
 8007246:	2201      	movs	r2, #1
 8007248:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800724a:	4b1a      	ldr	r3, [pc, #104]	@ (80072b4 <vTaskStartScheduler+0xb4>)
 800724c:	2200      	movs	r2, #0
 800724e:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8007250:	4b19      	ldr	r3, [pc, #100]	@ (80072b8 <vTaskStartScheduler+0xb8>)
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	4b13      	ldr	r3, [pc, #76]	@ (80072a4 <vTaskStartScheduler+0xa4>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	429a      	cmp	r2, r3
 800725a:	d102      	bne.n	8007262 <vTaskStartScheduler+0x62>
 800725c:	f004 fd38 	bl	800bcd0 <SEGGER_SYSVIEW_OnIdle>
 8007260:	e004      	b.n	800726c <vTaskStartScheduler+0x6c>
 8007262:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <vTaskStartScheduler+0xa4>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4618      	mov	r0, r3
 8007268:	f004 fd90 	bl	800bd8c <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800726c:	f001 fd72 	bl	8008d54 <xPortStartScheduler>
 8007270:	e00f      	b.n	8007292 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007278:	d10b      	bne.n	8007292 <vTaskStartScheduler+0x92>
    __asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	607b      	str	r3, [r7, #4]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8007292:	4b0a      	ldr	r3, [pc, #40]	@ (80072bc <vTaskStartScheduler+0xbc>)
 8007294:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8007296:	20cd      	movs	r0, #205	@ 0xcd
 8007298:	f004 fc86 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800729c:	bf00      	nop
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	200002ec 	.word	0x200002ec
 80072a8:	20000048 	.word	0x20000048
 80072ac:	20000420 	.word	0x20000420
 80072b0:	2000040c 	.word	0x2000040c
 80072b4:	20000404 	.word	0x20000404
 80072b8:	20000424 	.word	0x20000424
 80072bc:	0800d424 	.word	0x0800d424

080072c0 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80072c4:	4b04      	ldr	r3, [pc, #16]	@ (80072d8 <vTaskSuspendAll+0x18>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3301      	adds	r3, #1
 80072ca:	4a03      	ldr	r2, [pc, #12]	@ (80072d8 <vTaskSuspendAll+0x18>)
 80072cc:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 80072ce:	20cf      	movs	r0, #207	@ 0xcf
 80072d0:	f004 fc6a 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 80072d4:	bf00      	nop
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	20000428 	.word	0x20000428

080072dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b088      	sub	sp, #32
 80072e0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80072e6:	2300      	movs	r3, #0
 80072e8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80072ea:	f001 fe23 	bl	8008f34 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80072ee:	2300      	movs	r3, #0
 80072f0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80072f2:	4b7a      	ldr	r3, [pc, #488]	@ (80074dc <xTaskResumeAll+0x200>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10b      	bne.n	8007312 <xTaskResumeAll+0x36>
    __asm volatile
 80072fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fe:	f383 8811 	msr	BASEPRI, r3
 8007302:	f3bf 8f6f 	isb	sy
 8007306:	f3bf 8f4f 	dsb	sy
 800730a:	603b      	str	r3, [r7, #0]
}
 800730c:	bf00      	nop
 800730e:	bf00      	nop
 8007310:	e7fd      	b.n	800730e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8007312:	4b72      	ldr	r3, [pc, #456]	@ (80074dc <xTaskResumeAll+0x200>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3b01      	subs	r3, #1
 8007318:	4a70      	ldr	r2, [pc, #448]	@ (80074dc <xTaskResumeAll+0x200>)
 800731a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800731c:	4b6f      	ldr	r3, [pc, #444]	@ (80074dc <xTaskResumeAll+0x200>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	f040 80cf 	bne.w	80074c4 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007326:	4b6e      	ldr	r3, [pc, #440]	@ (80074e0 <xTaskResumeAll+0x204>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 80ca 	beq.w	80074c4 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007330:	e093      	b.n	800745a <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007332:	4b6c      	ldr	r3, [pc, #432]	@ (80074e4 <xTaskResumeAll+0x208>)
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733e:	60fb      	str	r3, [r7, #12]
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	69db      	ldr	r3, [r3, #28]
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	6a12      	ldr	r2, [r2, #32]
 8007348:	609a      	str	r2, [r3, #8]
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	69fa      	ldr	r2, [r7, #28]
 8007350:	69d2      	ldr	r2, [r2, #28]
 8007352:	605a      	str	r2, [r3, #4]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	3318      	adds	r3, #24
 800735c:	429a      	cmp	r2, r3
 800735e:	d103      	bne.n	8007368 <xTaskResumeAll+0x8c>
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	6a1a      	ldr	r2, [r3, #32]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	605a      	str	r2, [r3, #4]
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	2200      	movs	r2, #0
 800736c:	629a      	str	r2, [r3, #40]	@ 0x28
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	1e5a      	subs	r2, r3, #1
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	695b      	ldr	r3, [r3, #20]
 800737c:	60bb      	str	r3, [r7, #8]
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	68d2      	ldr	r2, [r2, #12]
 8007386:	609a      	str	r2, [r3, #8]
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	69fa      	ldr	r2, [r7, #28]
 800738e:	6892      	ldr	r2, [r2, #8]
 8007390:	605a      	str	r2, [r3, #4]
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	685a      	ldr	r2, [r3, #4]
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	3304      	adds	r3, #4
 800739a:	429a      	cmp	r2, r3
 800739c:	d103      	bne.n	80073a6 <xTaskResumeAll+0xca>
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	605a      	str	r2, [r3, #4]
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	2200      	movs	r2, #0
 80073aa:	615a      	str	r2, [r3, #20]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	1e5a      	subs	r2, r3, #1
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f004 fd29 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c2:	4b49      	ldr	r3, [pc, #292]	@ (80074e8 <xTaskResumeAll+0x20c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d903      	bls.n	80073d2 <xTaskResumeAll+0xf6>
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ce:	4a46      	ldr	r2, [pc, #280]	@ (80074e8 <xTaskResumeAll+0x20c>)
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d6:	4945      	ldr	r1, [pc, #276]	@ (80074ec <xTaskResumeAll+0x210>)
 80073d8:	4613      	mov	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	440b      	add	r3, r1
 80073e2:	3304      	adds	r3, #4
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	607b      	str	r3, [r7, #4]
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	609a      	str	r2, [r3, #8]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	689a      	ldr	r2, [r3, #8]
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	60da      	str	r2, [r3, #12]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	69fa      	ldr	r2, [r7, #28]
 80073fc:	3204      	adds	r2, #4
 80073fe:	605a      	str	r2, [r3, #4]
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	1d1a      	adds	r2, r3, #4
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	609a      	str	r2, [r3, #8]
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800740c:	4613      	mov	r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	4413      	add	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4a35      	ldr	r2, [pc, #212]	@ (80074ec <xTaskResumeAll+0x210>)
 8007416:	441a      	add	r2, r3
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	615a      	str	r2, [r3, #20]
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007420:	4932      	ldr	r1, [pc, #200]	@ (80074ec <xTaskResumeAll+0x210>)
 8007422:	4613      	mov	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	440b      	add	r3, r1
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69fa      	ldr	r2, [r7, #28]
 8007430:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007432:	1c59      	adds	r1, r3, #1
 8007434:	482d      	ldr	r0, [pc, #180]	@ (80074ec <xTaskResumeAll+0x210>)
 8007436:	4613      	mov	r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4413      	add	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4403      	add	r3, r0
 8007440:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007446:	4b2a      	ldr	r3, [pc, #168]	@ (80074f0 <xTaskResumeAll+0x214>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744c:	429a      	cmp	r2, r3
 800744e:	d904      	bls.n	800745a <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8007450:	4a28      	ldr	r2, [pc, #160]	@ (80074f4 <xTaskResumeAll+0x218>)
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	2101      	movs	r1, #1
 8007456:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800745a:	4b22      	ldr	r3, [pc, #136]	@ (80074e4 <xTaskResumeAll+0x208>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	f47f af67 	bne.w	8007332 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800746a:	f000 fc9b 	bl	8007da4 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800746e:	4b22      	ldr	r3, [pc, #136]	@ (80074f8 <xTaskResumeAll+0x21c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d012      	beq.n	80074a0 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800747a:	f000 f869 	bl	8007550 <xTaskIncrementTick>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d004      	beq.n	800748e <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8007484:	4a1b      	ldr	r2, [pc, #108]	@ (80074f4 <xTaskResumeAll+0x218>)
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2101      	movs	r1, #1
 800748a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	3b01      	subs	r3, #1
 8007492:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1ef      	bne.n	800747a <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 800749a:	4b17      	ldr	r3, [pc, #92]	@ (80074f8 <xTaskResumeAll+0x21c>)
 800749c:	2200      	movs	r2, #0
 800749e:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80074a0:	4a14      	ldr	r2, [pc, #80]	@ (80074f4 <xTaskResumeAll+0x218>)
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80074ac:	2301      	movs	r3, #1
 80074ae:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80074b0:	4b0f      	ldr	r3, [pc, #60]	@ (80074f0 <xTaskResumeAll+0x214>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4b11      	ldr	r3, [pc, #68]	@ (80074fc <xTaskResumeAll+0x220>)
 80074b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80074c4:	f001 fd68 	bl	8008f98 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	4619      	mov	r1, r3
 80074cc:	20d0      	movs	r0, #208	@ 0xd0
 80074ce:	f004 fba7 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 80074d2:	69bb      	ldr	r3, [r7, #24]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3720      	adds	r7, #32
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000428 	.word	0x20000428
 80074e0:	20000400 	.word	0x20000400
 80074e4:	200003c0 	.word	0x200003c0
 80074e8:	20000408 	.word	0x20000408
 80074ec:	200002f0 	.word	0x200002f0
 80074f0:	200002ec 	.word	0x200002ec
 80074f4:	20000414 	.word	0x20000414
 80074f8:	20000410 	.word	0x20000410
 80074fc:	e000ed04 	.word	0xe000ed04

08007500 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8007506:	4b06      	ldr	r3, [pc, #24]	@ (8007520 <xTaskGetTickCount+0x20>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 800750c:	6879      	ldr	r1, [r7, #4]
 800750e:	20d1      	movs	r0, #209	@ 0xd1
 8007510:	f004 fb86 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8007514:	687b      	ldr	r3, [r7, #4]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3708      	adds	r7, #8
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	20000404 	.word	0x20000404

08007524 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800752a:	f001 fdef 	bl	800910c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800752e:	2300      	movs	r3, #0
 8007530:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8007532:	4b06      	ldr	r3, [pc, #24]	@ (800754c <xTaskGetTickCountFromISR+0x28>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8007538:	6839      	ldr	r1, [r7, #0]
 800753a:	20d2      	movs	r0, #210	@ 0xd2
 800753c:	f004 fb70 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8007540:	683b      	ldr	r3, [r7, #0]
}
 8007542:	4618      	mov	r0, r3
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000404 	.word	0x20000404

08007550 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	@ 0x28
 8007554:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8007556:	2300      	movs	r3, #0
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800755a:	4b7d      	ldr	r3, [pc, #500]	@ (8007750 <xTaskIncrementTick+0x200>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	f040 80e6 	bne.w	8007730 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007564:	4b7b      	ldr	r3, [pc, #492]	@ (8007754 <xTaskIncrementTick+0x204>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3301      	adds	r3, #1
 800756a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800756c:	4a79      	ldr	r2, [pc, #484]	@ (8007754 <xTaskIncrementTick+0x204>)
 800756e:	6a3b      	ldr	r3, [r7, #32]
 8007570:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8007572:	6a3b      	ldr	r3, [r7, #32]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d121      	bne.n	80075bc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8007578:	4b77      	ldr	r3, [pc, #476]	@ (8007758 <xTaskIncrementTick+0x208>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00b      	beq.n	800759a <xTaskIncrementTick+0x4a>
    __asm volatile
 8007582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007586:	f383 8811 	msr	BASEPRI, r3
 800758a:	f3bf 8f6f 	isb	sy
 800758e:	f3bf 8f4f 	dsb	sy
 8007592:	607b      	str	r3, [r7, #4]
}
 8007594:	bf00      	nop
 8007596:	bf00      	nop
 8007598:	e7fd      	b.n	8007596 <xTaskIncrementTick+0x46>
 800759a:	4b6f      	ldr	r3, [pc, #444]	@ (8007758 <xTaskIncrementTick+0x208>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	61fb      	str	r3, [r7, #28]
 80075a0:	4b6e      	ldr	r3, [pc, #440]	@ (800775c <xTaskIncrementTick+0x20c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a6c      	ldr	r2, [pc, #432]	@ (8007758 <xTaskIncrementTick+0x208>)
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	4a6c      	ldr	r2, [pc, #432]	@ (800775c <xTaskIncrementTick+0x20c>)
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	4b6c      	ldr	r3, [pc, #432]	@ (8007760 <xTaskIncrementTick+0x210>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3301      	adds	r3, #1
 80075b4:	4a6a      	ldr	r2, [pc, #424]	@ (8007760 <xTaskIncrementTick+0x210>)
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	f000 fbf4 	bl	8007da4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80075bc:	4b69      	ldr	r3, [pc, #420]	@ (8007764 <xTaskIncrementTick+0x214>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6a3a      	ldr	r2, [r7, #32]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	f0c0 80ad 	bcc.w	8007722 <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075c8:	4b63      	ldr	r3, [pc, #396]	@ (8007758 <xTaskIncrementTick+0x208>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d104      	bne.n	80075dc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80075d2:	4b64      	ldr	r3, [pc, #400]	@ (8007764 <xTaskIncrementTick+0x214>)
 80075d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80075d8:	601a      	str	r2, [r3, #0]
                    break;
 80075da:	e0a2      	b.n	8007722 <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80075dc:	4b5e      	ldr	r3, [pc, #376]	@ (8007758 <xTaskIncrementTick+0x208>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80075ec:	6a3a      	ldr	r2, [r7, #32]
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d203      	bcs.n	80075fc <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80075f4:	4a5b      	ldr	r2, [pc, #364]	@ (8007764 <xTaskIncrementTick+0x214>)
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	6013      	str	r3, [r2, #0]
                        break;
 80075fa:	e092      	b.n	8007722 <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	613b      	str	r3, [r7, #16]
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	69ba      	ldr	r2, [r7, #24]
 8007608:	68d2      	ldr	r2, [r2, #12]
 800760a:	609a      	str	r2, [r3, #8]
 800760c:	69bb      	ldr	r3, [r7, #24]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	69ba      	ldr	r2, [r7, #24]
 8007612:	6892      	ldr	r2, [r2, #8]
 8007614:	605a      	str	r2, [r3, #4]
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	3304      	adds	r3, #4
 800761e:	429a      	cmp	r2, r3
 8007620:	d103      	bne.n	800762a <xTaskIncrementTick+0xda>
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	605a      	str	r2, [r3, #4]
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	2200      	movs	r2, #0
 800762e:	615a      	str	r2, [r3, #20]
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	1e5a      	subs	r2, r3, #1
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763e:	2b00      	cmp	r3, #0
 8007640:	d01e      	beq.n	8007680 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007646:	60fb      	str	r3, [r7, #12]
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	69db      	ldr	r3, [r3, #28]
 800764c:	69ba      	ldr	r2, [r7, #24]
 800764e:	6a12      	ldr	r2, [r2, #32]
 8007650:	609a      	str	r2, [r3, #8]
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	69ba      	ldr	r2, [r7, #24]
 8007658:	69d2      	ldr	r2, [r2, #28]
 800765a:	605a      	str	r2, [r3, #4]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	3318      	adds	r3, #24
 8007664:	429a      	cmp	r2, r3
 8007666:	d103      	bne.n	8007670 <xTaskIncrementTick+0x120>
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	6a1a      	ldr	r2, [r3, #32]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	605a      	str	r2, [r3, #4]
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	2200      	movs	r2, #0
 8007674:	629a      	str	r2, [r3, #40]	@ 0x28
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	1e5a      	subs	r2, r3, #1
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	4618      	mov	r0, r3
 8007684:	f004 fbc4 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800768c:	4b36      	ldr	r3, [pc, #216]	@ (8007768 <xTaskIncrementTick+0x218>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	429a      	cmp	r2, r3
 8007692:	d903      	bls.n	800769c <xTaskIncrementTick+0x14c>
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007698:	4a33      	ldr	r2, [pc, #204]	@ (8007768 <xTaskIncrementTick+0x218>)
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a0:	4932      	ldr	r1, [pc, #200]	@ (800776c <xTaskIncrementTick+0x21c>)
 80076a2:	4613      	mov	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	440b      	add	r3, r1
 80076ac:	3304      	adds	r3, #4
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	60bb      	str	r3, [r7, #8]
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	609a      	str	r2, [r3, #8]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	689a      	ldr	r2, [r3, #8]
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	60da      	str	r2, [r3, #12]
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	69ba      	ldr	r2, [r7, #24]
 80076c6:	3204      	adds	r2, #4
 80076c8:	605a      	str	r2, [r3, #4]
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	1d1a      	adds	r2, r3, #4
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	609a      	str	r2, [r3, #8]
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076d6:	4613      	mov	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	4a23      	ldr	r2, [pc, #140]	@ (800776c <xTaskIncrementTick+0x21c>)
 80076e0:	441a      	add	r2, r3
 80076e2:	69bb      	ldr	r3, [r7, #24]
 80076e4:	615a      	str	r2, [r3, #20]
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ea:	4920      	ldr	r1, [pc, #128]	@ (800776c <xTaskIncrementTick+0x21c>)
 80076ec:	4613      	mov	r3, r2
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	4413      	add	r3, r2
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	440b      	add	r3, r1
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69ba      	ldr	r2, [r7, #24]
 80076fa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80076fc:	1c59      	adds	r1, r3, #1
 80076fe:	481b      	ldr	r0, [pc, #108]	@ (800776c <xTaskIncrementTick+0x21c>)
 8007700:	4613      	mov	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4403      	add	r3, r0
 800770a:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007710:	4b17      	ldr	r3, [pc, #92]	@ (8007770 <xTaskIncrementTick+0x220>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007716:	429a      	cmp	r2, r3
 8007718:	f67f af56 	bls.w	80075c8 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800771c:	2301      	movs	r3, #1
 800771e:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007720:	e752      	b.n	80075c8 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8007722:	4b14      	ldr	r3, [pc, #80]	@ (8007774 <xTaskIncrementTick+0x224>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d007      	beq.n	800773a <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 800772a:	2301      	movs	r3, #1
 800772c:	627b      	str	r3, [r7, #36]	@ 0x24
 800772e:	e004      	b.n	800773a <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8007730:	4b11      	ldr	r3, [pc, #68]	@ (8007778 <xTaskIncrementTick+0x228>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	3301      	adds	r3, #1
 8007736:	4a10      	ldr	r2, [pc, #64]	@ (8007778 <xTaskIncrementTick+0x228>)
 8007738:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773c:	4619      	mov	r1, r3
 800773e:	20db      	movs	r0, #219	@ 0xdb
 8007740:	f004 fa6e 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8007744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007746:	4618      	mov	r0, r3
 8007748:	3728      	adds	r7, #40	@ 0x28
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	20000428 	.word	0x20000428
 8007754:	20000404 	.word	0x20000404
 8007758:	200003b8 	.word	0x200003b8
 800775c:	200003bc 	.word	0x200003bc
 8007760:	20000418 	.word	0x20000418
 8007764:	20000420 	.word	0x20000420
 8007768:	20000408 	.word	0x20000408
 800776c:	200002f0 	.word	0x200002f0
 8007770:	200002ec 	.word	0x200002ec
 8007774:	20000414 	.word	0x20000414
 8007778:	20000410 	.word	0x20000410

0800777c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8007782:	4b31      	ldr	r3, [pc, #196]	@ (8007848 <vTaskSwitchContext+0xcc>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800778a:	4b30      	ldr	r3, [pc, #192]	@ (800784c <vTaskSwitchContext+0xd0>)
 800778c:	2201      	movs	r2, #1
 800778e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8007790:	e056      	b.n	8007840 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 8007792:	4b2e      	ldr	r3, [pc, #184]	@ (800784c <vTaskSwitchContext+0xd0>)
 8007794:	2200      	movs	r2, #0
 8007796:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8007798:	4b2d      	ldr	r3, [pc, #180]	@ (8007850 <vTaskSwitchContext+0xd4>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	e011      	b.n	80077c4 <vTaskSwitchContext+0x48>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10b      	bne.n	80077be <vTaskSwitchContext+0x42>
    __asm volatile
 80077a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	607b      	str	r3, [r7, #4]
}
 80077b8:	bf00      	nop
 80077ba:	bf00      	nop
 80077bc:	e7fd      	b.n	80077ba <vTaskSwitchContext+0x3e>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	60fb      	str	r3, [r7, #12]
 80077c4:	4923      	ldr	r1, [pc, #140]	@ (8007854 <vTaskSwitchContext+0xd8>)
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4613      	mov	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	4413      	add	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	440b      	add	r3, r1
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d0e3      	beq.n	80077a0 <vTaskSwitchContext+0x24>
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	4613      	mov	r3, r2
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007854 <vTaskSwitchContext+0xd8>)
 80077e4:	4413      	add	r3, r2
 80077e6:	60bb      	str	r3, [r7, #8]
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	605a      	str	r2, [r3, #4]
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	685a      	ldr	r2, [r3, #4]
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	3308      	adds	r3, #8
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d103      	bne.n	8007806 <vTaskSwitchContext+0x8a>
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	68da      	ldr	r2, [r3, #12]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	605a      	str	r2, [r3, #4]
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	4a12      	ldr	r2, [pc, #72]	@ (8007858 <vTaskSwitchContext+0xdc>)
 800780e:	6013      	str	r3, [r2, #0]
 8007810:	4a0f      	ldr	r2, [pc, #60]	@ (8007850 <vTaskSwitchContext+0xd4>)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8007816:	4b11      	ldr	r3, [pc, #68]	@ (800785c <vTaskSwitchContext+0xe0>)
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	4b0f      	ldr	r3, [pc, #60]	@ (8007858 <vTaskSwitchContext+0xdc>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	429a      	cmp	r2, r3
 8007820:	d102      	bne.n	8007828 <vTaskSwitchContext+0xac>
 8007822:	f004 fa55 	bl	800bcd0 <SEGGER_SYSVIEW_OnIdle>
 8007826:	e004      	b.n	8007832 <vTaskSwitchContext+0xb6>
 8007828:	4b0b      	ldr	r3, [pc, #44]	@ (8007858 <vTaskSwitchContext+0xdc>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4618      	mov	r0, r3
 800782e:	f004 faad 	bl	800bd8c <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8007832:	4b09      	ldr	r3, [pc, #36]	@ (8007858 <vTaskSwitchContext+0xdc>)
 8007834:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8007836:	4b08      	ldr	r3, [pc, #32]	@ (8007858 <vTaskSwitchContext+0xdc>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3354      	adds	r3, #84	@ 0x54
 800783c:	4a08      	ldr	r2, [pc, #32]	@ (8007860 <vTaskSwitchContext+0xe4>)
 800783e:	6013      	str	r3, [r2, #0]
    }
 8007840:	bf00      	nop
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	20000428 	.word	0x20000428
 800784c:	20000414 	.word	0x20000414
 8007850:	20000408 	.word	0x20000408
 8007854:	200002f0 	.word	0x200002f0
 8007858:	200002ec 	.word	0x200002ec
 800785c:	20000424 	.word	0x20000424
 8007860:	20000048 	.word	0x20000048

08007864 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d10b      	bne.n	800788c <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8007874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007878:	f383 8811 	msr	BASEPRI, r3
 800787c:	f3bf 8f6f 	isb	sy
 8007880:	f3bf 8f4f 	dsb	sy
 8007884:	60fb      	str	r3, [r7, #12]
}
 8007886:	bf00      	nop
 8007888:	bf00      	nop
 800788a:	e7fd      	b.n	8007888 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800788c:	4b08      	ldr	r3, [pc, #32]	@ (80078b0 <vTaskPlaceOnEventList+0x4c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3318      	adds	r3, #24
 8007892:	4619      	mov	r1, r3
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f7fe f97e 	bl	8005b96 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800789a:	2101      	movs	r1, #1
 800789c:	6838      	ldr	r0, [r7, #0]
 800789e:	f000 fe65 	bl	800856c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 80078a2:	20e1      	movs	r0, #225	@ 0xe1
 80078a4:	f004 f980 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 80078a8:	bf00      	nop
 80078aa:	3710      	adds	r7, #16
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	200002ec 	.word	0x200002ec

080078b4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10b      	bne.n	80078de <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 80078c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	613b      	str	r3, [r7, #16]
}
 80078d8:	bf00      	nop
 80078da:	bf00      	nop
 80078dc:	e7fd      	b.n	80078da <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <vTaskPlaceOnEventListRestricted+0x90>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	61da      	str	r2, [r3, #28]
 80078ec:	4b15      	ldr	r3, [pc, #84]	@ (8007944 <vTaskPlaceOnEventListRestricted+0x90>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	6892      	ldr	r2, [r2, #8]
 80078f4:	621a      	str	r2, [r3, #32]
 80078f6:	4b13      	ldr	r3, [pc, #76]	@ (8007944 <vTaskPlaceOnEventListRestricted+0x90>)
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	3218      	adds	r2, #24
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	4b10      	ldr	r3, [pc, #64]	@ (8007944 <vTaskPlaceOnEventListRestricted+0x90>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f103 0218 	add.w	r2, r3, #24
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	609a      	str	r2, [r3, #8]
 800790e:	4b0d      	ldr	r3, [pc, #52]	@ (8007944 <vTaskPlaceOnEventListRestricted+0x90>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	629a      	str	r2, [r3, #40]	@ 0x28
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8007926:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800792a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800792c:	6879      	ldr	r1, [r7, #4]
 800792e:	68b8      	ldr	r0, [r7, #8]
 8007930:	f000 fe1c 	bl	800856c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8007934:	20e3      	movs	r0, #227	@ 0xe3
 8007936:	f004 f937 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800793a:	bf00      	nop
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	200002ec 	.word	0x200002ec

08007948 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08a      	sub	sp, #40	@ 0x28
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10b      	bne.n	8007976 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	60fb      	str	r3, [r7, #12]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800797a:	61fb      	str	r3, [r7, #28]
 800797c:	6a3b      	ldr	r3, [r7, #32]
 800797e:	69db      	ldr	r3, [r3, #28]
 8007980:	6a3a      	ldr	r2, [r7, #32]
 8007982:	6a12      	ldr	r2, [r2, #32]
 8007984:	609a      	str	r2, [r3, #8]
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	6a3a      	ldr	r2, [r7, #32]
 800798c:	69d2      	ldr	r2, [r2, #28]
 800798e:	605a      	str	r2, [r3, #4]
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	685a      	ldr	r2, [r3, #4]
 8007994:	6a3b      	ldr	r3, [r7, #32]
 8007996:	3318      	adds	r3, #24
 8007998:	429a      	cmp	r2, r3
 800799a:	d103      	bne.n	80079a4 <xTaskRemoveFromEventList+0x5c>
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	6a1a      	ldr	r2, [r3, #32]
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	605a      	str	r2, [r3, #4]
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	2200      	movs	r2, #0
 80079a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	1e5a      	subs	r2, r3, #1
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80079b4:	4b4f      	ldr	r3, [pc, #316]	@ (8007af4 <xTaskRemoveFromEventList+0x1ac>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d165      	bne.n	8007a88 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	617b      	str	r3, [r7, #20]
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	6a3a      	ldr	r2, [r7, #32]
 80079c8:	68d2      	ldr	r2, [r2, #12]
 80079ca:	609a      	str	r2, [r3, #8]
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	6a3a      	ldr	r2, [r7, #32]
 80079d2:	6892      	ldr	r2, [r2, #8]
 80079d4:	605a      	str	r2, [r3, #4]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	685a      	ldr	r2, [r3, #4]
 80079da:	6a3b      	ldr	r3, [r7, #32]
 80079dc:	3304      	adds	r3, #4
 80079de:	429a      	cmp	r2, r3
 80079e0:	d103      	bne.n	80079ea <xTaskRemoveFromEventList+0xa2>
 80079e2:	6a3b      	ldr	r3, [r7, #32]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	605a      	str	r2, [r3, #4]
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	2200      	movs	r2, #0
 80079ee:	615a      	str	r2, [r3, #20]
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	1e5a      	subs	r2, r3, #1
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f004 fa07 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007a02:	6a3b      	ldr	r3, [r7, #32]
 8007a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a06:	4b3c      	ldr	r3, [pc, #240]	@ (8007af8 <xTaskRemoveFromEventList+0x1b0>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d903      	bls.n	8007a16 <xTaskRemoveFromEventList+0xce>
 8007a0e:	6a3b      	ldr	r3, [r7, #32]
 8007a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a12:	4a39      	ldr	r2, [pc, #228]	@ (8007af8 <xTaskRemoveFromEventList+0x1b0>)
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1a:	4938      	ldr	r1, [pc, #224]	@ (8007afc <xTaskRemoveFromEventList+0x1b4>)
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	4413      	add	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	440b      	add	r3, r1
 8007a26:	3304      	adds	r3, #4
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	613b      	str	r3, [r7, #16]
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	693a      	ldr	r2, [r7, #16]
 8007a30:	609a      	str	r2, [r3, #8]
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	689a      	ldr	r2, [r3, #8]
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	60da      	str	r2, [r3, #12]
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	6a3a      	ldr	r2, [r7, #32]
 8007a40:	3204      	adds	r2, #4
 8007a42:	605a      	str	r2, [r3, #4]
 8007a44:	6a3b      	ldr	r3, [r7, #32]
 8007a46:	1d1a      	adds	r2, r3, #4
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	609a      	str	r2, [r3, #8]
 8007a4c:	6a3b      	ldr	r3, [r7, #32]
 8007a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a50:	4613      	mov	r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	4413      	add	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4a28      	ldr	r2, [pc, #160]	@ (8007afc <xTaskRemoveFromEventList+0x1b4>)
 8007a5a:	441a      	add	r2, r3
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	615a      	str	r2, [r3, #20]
 8007a60:	6a3b      	ldr	r3, [r7, #32]
 8007a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a64:	4925      	ldr	r1, [pc, #148]	@ (8007afc <xTaskRemoveFromEventList+0x1b4>)
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	440b      	add	r3, r1
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	6a3a      	ldr	r2, [r7, #32]
 8007a74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007a76:	1c59      	adds	r1, r3, #1
 8007a78:	4820      	ldr	r0, [pc, #128]	@ (8007afc <xTaskRemoveFromEventList+0x1b4>)
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4403      	add	r3, r0
 8007a84:	6019      	str	r1, [r3, #0]
 8007a86:	e01b      	b.n	8007ac0 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a88:	4b1d      	ldr	r3, [pc, #116]	@ (8007b00 <xTaskRemoveFromEventList+0x1b8>)
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	61bb      	str	r3, [r7, #24]
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	61da      	str	r2, [r3, #28]
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	689a      	ldr	r2, [r3, #8]
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	621a      	str	r2, [r3, #32]
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	6a3a      	ldr	r2, [r7, #32]
 8007aa2:	3218      	adds	r2, #24
 8007aa4:	605a      	str	r2, [r3, #4]
 8007aa6:	6a3b      	ldr	r3, [r7, #32]
 8007aa8:	f103 0218 	add.w	r2, r3, #24
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	609a      	str	r2, [r3, #8]
 8007ab0:	6a3b      	ldr	r3, [r7, #32]
 8007ab2:	4a13      	ldr	r2, [pc, #76]	@ (8007b00 <xTaskRemoveFromEventList+0x1b8>)
 8007ab4:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ab6:	4b12      	ldr	r3, [pc, #72]	@ (8007b00 <xTaskRemoveFromEventList+0x1b8>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	3301      	adds	r3, #1
 8007abc:	4a10      	ldr	r2, [pc, #64]	@ (8007b00 <xTaskRemoveFromEventList+0x1b8>)
 8007abe:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ac0:	6a3b      	ldr	r3, [r7, #32]
 8007ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8007b04 <xTaskRemoveFromEventList+0x1bc>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d905      	bls.n	8007ada <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b08 <xTaskRemoveFromEventList+0x1c0>)
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	e001      	b.n	8007ade <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8007ada:	2300      	movs	r3, #0
 8007adc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8007ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	20e4      	movs	r0, #228	@ 0xe4
 8007ae4:	f004 f89c 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3728      	adds	r7, #40	@ 0x28
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	20000428 	.word	0x20000428
 8007af8:	20000408 	.word	0x20000408
 8007afc:	200002f0 	.word	0x200002f0
 8007b00:	200003c0 	.word	0x200003c0
 8007b04:	200002ec 	.word	0x200002ec
 8007b08:	20000414 	.word	0x20000414

08007b0c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b14:	4b07      	ldr	r3, [pc, #28]	@ (8007b34 <vTaskInternalSetTimeOutState+0x28>)
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007b1c:	4b06      	ldr	r3, [pc, #24]	@ (8007b38 <vTaskInternalSetTimeOutState+0x2c>)
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8007b24:	20e7      	movs	r0, #231	@ 0xe7
 8007b26:	f004 f83f 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007b2a:	bf00      	nop
 8007b2c:	3708      	adds	r7, #8
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	20000418 	.word	0x20000418
 8007b38:	20000404 	.word	0x20000404

08007b3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b088      	sub	sp, #32
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10b      	bne.n	8007b64 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8007b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b50:	f383 8811 	msr	BASEPRI, r3
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	f3bf 8f4f 	dsb	sy
 8007b5c:	613b      	str	r3, [r7, #16]
}
 8007b5e:	bf00      	nop
 8007b60:	bf00      	nop
 8007b62:	e7fd      	b.n	8007b60 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d10b      	bne.n	8007b82 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8007b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6e:	f383 8811 	msr	BASEPRI, r3
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	f3bf 8f4f 	dsb	sy
 8007b7a:	60fb      	str	r3, [r7, #12]
}
 8007b7c:	bf00      	nop
 8007b7e:	bf00      	nop
 8007b80:	e7fd      	b.n	8007b7e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8007b82:	f001 f9d7 	bl	8008f34 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8007b86:	4b21      	ldr	r3, [pc, #132]	@ (8007c0c <xTaskCheckForTimeOut+0xd0>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b9e:	d102      	bne.n	8007ba6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	61fb      	str	r3, [r7, #28]
 8007ba4:	e026      	b.n	8007bf4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	4b19      	ldr	r3, [pc, #100]	@ (8007c10 <xTaskCheckForTimeOut+0xd4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d00a      	beq.n	8007bc8 <xTaskCheckForTimeOut+0x8c>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d305      	bcc.n	8007bc8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	e015      	b.n	8007bf4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d20b      	bcs.n	8007bea <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	1ad2      	subs	r2, r2, r3
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff ff94 	bl	8007b0c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007be4:	2300      	movs	r3, #0
 8007be6:	61fb      	str	r3, [r7, #28]
 8007be8:	e004      	b.n	8007bf4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007bf4:	f001 f9d0 	bl	8008f98 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	20e8      	movs	r0, #232	@ 0xe8
 8007bfe:	f004 f80f 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8007c02:	69fb      	ldr	r3, [r7, #28]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3720      	adds	r7, #32
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	20000404 	.word	0x20000404
 8007c10:	20000418 	.word	0x20000418

08007c14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8007c18:	4b03      	ldr	r3, [pc, #12]	@ (8007c28 <vTaskMissedYield+0x14>)
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8007c1e:	20e9      	movs	r0, #233	@ 0xe9
 8007c20:	f003 ffc2 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007c24:	bf00      	nop
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	20000414 	.word	0x20000414

08007c2c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007c34:	f000 f852 	bl	8007cdc <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8007c38:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <prvIdleTask+0x28>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d9f9      	bls.n	8007c34 <prvIdleTask+0x8>
            {
                taskYIELD();
 8007c40:	4b05      	ldr	r3, [pc, #20]	@ (8007c58 <prvIdleTask+0x2c>)
 8007c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c46:	601a      	str	r2, [r3, #0]
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007c50:	e7f0      	b.n	8007c34 <prvIdleTask+0x8>
 8007c52:	bf00      	nop
 8007c54:	200002f0 	.word	0x200002f0
 8007c58:	e000ed04 	.word	0xe000ed04

08007c5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c62:	2300      	movs	r3, #0
 8007c64:	607b      	str	r3, [r7, #4]
 8007c66:	e00c      	b.n	8007c82 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4a12      	ldr	r2, [pc, #72]	@ (8007cbc <prvInitialiseTaskLists+0x60>)
 8007c74:	4413      	add	r3, r2
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fd ff5c 	bl	8005b34 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	3301      	adds	r3, #1
 8007c80:	607b      	str	r3, [r7, #4]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2b07      	cmp	r3, #7
 8007c86:	d9ef      	bls.n	8007c68 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007c88:	480d      	ldr	r0, [pc, #52]	@ (8007cc0 <prvInitialiseTaskLists+0x64>)
 8007c8a:	f7fd ff53 	bl	8005b34 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007c8e:	480d      	ldr	r0, [pc, #52]	@ (8007cc4 <prvInitialiseTaskLists+0x68>)
 8007c90:	f7fd ff50 	bl	8005b34 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007c94:	480c      	ldr	r0, [pc, #48]	@ (8007cc8 <prvInitialiseTaskLists+0x6c>)
 8007c96:	f7fd ff4d 	bl	8005b34 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007c9a:	480c      	ldr	r0, [pc, #48]	@ (8007ccc <prvInitialiseTaskLists+0x70>)
 8007c9c:	f7fd ff4a 	bl	8005b34 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007ca0:	480b      	ldr	r0, [pc, #44]	@ (8007cd0 <prvInitialiseTaskLists+0x74>)
 8007ca2:	f7fd ff47 	bl	8005b34 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8007cd4 <prvInitialiseTaskLists+0x78>)
 8007ca8:	4a05      	ldr	r2, [pc, #20]	@ (8007cc0 <prvInitialiseTaskLists+0x64>)
 8007caa:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007cac:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd8 <prvInitialiseTaskLists+0x7c>)
 8007cae:	4a05      	ldr	r2, [pc, #20]	@ (8007cc4 <prvInitialiseTaskLists+0x68>)
 8007cb0:	601a      	str	r2, [r3, #0]
}
 8007cb2:	bf00      	nop
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	200002f0 	.word	0x200002f0
 8007cc0:	20000390 	.word	0x20000390
 8007cc4:	200003a4 	.word	0x200003a4
 8007cc8:	200003c0 	.word	0x200003c0
 8007ccc:	200003d4 	.word	0x200003d4
 8007cd0:	200003ec 	.word	0x200003ec
 8007cd4:	200003b8 	.word	0x200003b8
 8007cd8:	200003bc 	.word	0x200003bc

08007cdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ce2:	e019      	b.n	8007d18 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8007ce4:	f001 f926 	bl	8008f34 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007ce8:	4b10      	ldr	r3, [pc, #64]	@ (8007d2c <prvCheckTasksWaitingTermination+0x50>)
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7fd ff89 	bl	8005c0c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8007cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007d30 <prvCheckTasksWaitingTermination+0x54>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	4a0b      	ldr	r2, [pc, #44]	@ (8007d30 <prvCheckTasksWaitingTermination+0x54>)
 8007d02:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8007d04:	4b0b      	ldr	r3, [pc, #44]	@ (8007d34 <prvCheckTasksWaitingTermination+0x58>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007d34 <prvCheckTasksWaitingTermination+0x58>)
 8007d0c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8007d0e:	f001 f943 	bl	8008f98 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f810 	bl	8007d38 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d18:	4b06      	ldr	r3, [pc, #24]	@ (8007d34 <prvCheckTasksWaitingTermination+0x58>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1e1      	bne.n	8007ce4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007d20:	bf00      	nop
 8007d22:	bf00      	nop
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	200003d4 	.word	0x200003d4
 8007d30:	20000400 	.word	0x20000400
 8007d34:	200003e8 	.word	0x200003e8

08007d38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	3354      	adds	r3, #84	@ 0x54
 8007d44:	4618      	mov	r0, r3
 8007d46:	f004 fb0f 	bl	800c368 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d108      	bne.n	8007d66 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f001 fb4b 	bl	80093f4 <vPortFree>
                vPortFree( pxTCB );
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 fb48 	bl	80093f4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007d64:	e019      	b.n	8007d9a <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d103      	bne.n	8007d78 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f001 fb3f 	bl	80093f4 <vPortFree>
    }
 8007d76:	e010      	b.n	8007d9a <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d00b      	beq.n	8007d9a <prvDeleteTCB+0x62>
    __asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	60fb      	str	r3, [r7, #12]
}
 8007d94:	bf00      	nop
 8007d96:	bf00      	nop
 8007d98:	e7fd      	b.n	8007d96 <prvDeleteTCB+0x5e>
    }
 8007d9a:	bf00      	nop
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
	...

08007da4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007da8:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd4 <prvResetNextTaskUnblockTime+0x30>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d104      	bne.n	8007dbc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007db2:	4b09      	ldr	r3, [pc, #36]	@ (8007dd8 <prvResetNextTaskUnblockTime+0x34>)
 8007db4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007db8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007dba:	e005      	b.n	8007dc8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007dbc:	4b05      	ldr	r3, [pc, #20]	@ (8007dd4 <prvResetNextTaskUnblockTime+0x30>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a04      	ldr	r2, [pc, #16]	@ (8007dd8 <prvResetNextTaskUnblockTime+0x34>)
 8007dc6:	6013      	str	r3, [r2, #0]
}
 8007dc8:	bf00      	nop
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	200003b8 	.word	0x200003b8
 8007dd8:	20000420 	.word	0x20000420

08007ddc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8007de2:	4b0d      	ldr	r3, [pc, #52]	@ (8007e18 <xTaskGetSchedulerState+0x3c>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d102      	bne.n	8007df0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007dea:	2301      	movs	r3, #1
 8007dec:	607b      	str	r3, [r7, #4]
 8007dee:	e008      	b.n	8007e02 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007df0:	4b0a      	ldr	r3, [pc, #40]	@ (8007e1c <xTaskGetSchedulerState+0x40>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d102      	bne.n	8007dfe <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8007df8:	2302      	movs	r3, #2
 8007dfa:	607b      	str	r3, [r7, #4]
 8007dfc:	e001      	b.n	8007e02 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4619      	mov	r1, r3
 8007e06:	20f5      	movs	r0, #245	@ 0xf5
 8007e08:	f003 ff0a 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007e0c:	687b      	ldr	r3, [r7, #4]
    }
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3708      	adds	r7, #8
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	2000040c 	.word	0x2000040c
 8007e1c:	20000428 	.word	0x20000428

08007e20 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d07f      	beq.n	8007f36 <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e3a:	4b44      	ldr	r3, [pc, #272]	@ (8007f4c <xTaskPriorityInherit+0x12c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d26f      	bcs.n	8007f24 <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	db06      	blt.n	8007e5a <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8007e4c:	4b3f      	ldr	r3, [pc, #252]	@ (8007f4c <xTaskPriorityInherit+0x12c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e52:	f1c3 0208 	rsb	r2, r3, #8
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	6959      	ldr	r1, [r3, #20]
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4a39      	ldr	r2, [pc, #228]	@ (8007f50 <xTaskPriorityInherit+0x130>)
 8007e6c:	4413      	add	r3, r2
 8007e6e:	4299      	cmp	r1, r3
 8007e70:	d150      	bne.n	8007f14 <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	3304      	adds	r3, #4
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7fd fec8 	bl	8005c0c <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007e7c:	4b33      	ldr	r3, [pc, #204]	@ (8007f4c <xTaskPriorityInherit+0x12c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f003 ffc1 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e92:	4b30      	ldr	r3, [pc, #192]	@ (8007f54 <xTaskPriorityInherit+0x134>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d903      	bls.n	8007ea2 <xTaskPriorityInherit+0x82>
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9e:	4a2d      	ldr	r2, [pc, #180]	@ (8007f54 <xTaskPriorityInherit+0x134>)
 8007ea0:	6013      	str	r3, [r2, #0]
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ea6:	492a      	ldr	r1, [pc, #168]	@ (8007f50 <xTaskPriorityInherit+0x130>)
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	4413      	add	r3, r2
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	440b      	add	r3, r1
 8007eb2:	3304      	adds	r3, #4
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	609a      	str	r2, [r3, #8]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	60da      	str	r2, [r3, #12]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	3204      	adds	r2, #4
 8007ece:	605a      	str	r2, [r3, #4]
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	1d1a      	adds	r2, r3, #4
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	609a      	str	r2, [r3, #8]
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007edc:	4613      	mov	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4413      	add	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4a1a      	ldr	r2, [pc, #104]	@ (8007f50 <xTaskPriorityInherit+0x130>)
 8007ee6:	441a      	add	r2, r3
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	615a      	str	r2, [r3, #20]
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef0:	4917      	ldr	r1, [pc, #92]	@ (8007f50 <xTaskPriorityInherit+0x130>)
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4413      	add	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	440b      	add	r3, r1
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007f02:	1c59      	adds	r1, r3, #1
 8007f04:	4812      	ldr	r0, [pc, #72]	@ (8007f50 <xTaskPriorityInherit+0x130>)
 8007f06:	4613      	mov	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4413      	add	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4403      	add	r3, r0
 8007f10:	6019      	str	r1, [r3, #0]
 8007f12:	e004      	b.n	8007f1e <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007f14:	4b0d      	ldr	r3, [pc, #52]	@ (8007f4c <xTaskPriorityInherit+0x12c>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	617b      	str	r3, [r7, #20]
 8007f22:	e008      	b.n	8007f36 <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f28:	4b08      	ldr	r3, [pc, #32]	@ (8007f4c <xTaskPriorityInherit+0x12c>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d201      	bcs.n	8007f36 <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8007f32:	2301      	movs	r3, #1
 8007f34:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	20f6      	movs	r0, #246	@ 0xf6
 8007f3c:	f003 fe70 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007f40:	697b      	ldr	r3, [r7, #20]
    }
 8007f42:	4618      	mov	r0, r3
 8007f44:	3718      	adds	r7, #24
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	bf00      	nop
 8007f4c:	200002ec 	.word	0x200002ec
 8007f50:	200002f0 	.word	0x200002f0
 8007f54:	20000408 	.word	0x20000408

08007f58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b088      	sub	sp, #32
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8007f64:	2300      	movs	r3, #0
 8007f66:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f000 8087 	beq.w	800807e <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007f70:	4b48      	ldr	r3, [pc, #288]	@ (8008094 <xTaskPriorityDisinherit+0x13c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	69ba      	ldr	r2, [r7, #24]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d00b      	beq.n	8007f92 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	613b      	str	r3, [r7, #16]
}
 8007f8c:	bf00      	nop
 8007f8e:	bf00      	nop
 8007f90:	e7fd      	b.n	8007f8e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	60fb      	str	r3, [r7, #12]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fb6:	1e5a      	subs	r2, r3, #1
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d05a      	beq.n	800807e <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d156      	bne.n	800807e <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7fd fe19 	bl	8005c0c <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe6:	f1c3 0208 	rsb	r2, r3, #8
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f003 ff0d 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffa:	4b27      	ldr	r3, [pc, #156]	@ (8008098 <xTaskPriorityDisinherit+0x140>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d903      	bls.n	800800a <xTaskPriorityDisinherit+0xb2>
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008006:	4a24      	ldr	r2, [pc, #144]	@ (8008098 <xTaskPriorityDisinherit+0x140>)
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800800e:	4923      	ldr	r1, [pc, #140]	@ (800809c <xTaskPriorityDisinherit+0x144>)
 8008010:	4613      	mov	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	440b      	add	r3, r1
 800801a:	3304      	adds	r3, #4
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	617b      	str	r3, [r7, #20]
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	609a      	str	r2, [r3, #8]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	689a      	ldr	r2, [r3, #8]
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	60da      	str	r2, [r3, #12]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	69ba      	ldr	r2, [r7, #24]
 8008034:	3204      	adds	r2, #4
 8008036:	605a      	str	r2, [r3, #4]
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	1d1a      	adds	r2, r3, #4
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	609a      	str	r2, [r3, #8]
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008044:	4613      	mov	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4a13      	ldr	r2, [pc, #76]	@ (800809c <xTaskPriorityDisinherit+0x144>)
 800804e:	441a      	add	r2, r3
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	615a      	str	r2, [r3, #20]
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008058:	4910      	ldr	r1, [pc, #64]	@ (800809c <xTaskPriorityDisinherit+0x144>)
 800805a:	4613      	mov	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	440b      	add	r3, r1
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	69ba      	ldr	r2, [r7, #24]
 8008068:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800806a:	1c59      	adds	r1, r3, #1
 800806c:	480b      	ldr	r0, [pc, #44]	@ (800809c <xTaskPriorityDisinherit+0x144>)
 800806e:	4613      	mov	r3, r2
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	4413      	add	r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4403      	add	r3, r0
 8008078:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800807a:	2301      	movs	r3, #1
 800807c:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	4619      	mov	r1, r3
 8008082:	20f7      	movs	r0, #247	@ 0xf7
 8008084:	f003 fdcc 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8008088:	69fb      	ldr	r3, [r7, #28]
    }
 800808a:	4618      	mov	r0, r3
 800808c:	3720      	adds	r7, #32
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	200002ec 	.word	0x200002ec
 8008098:	20000408 	.word	0x20000408
 800809c:	200002f0 	.word	0x200002f0

080080a0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b08a      	sub	sp, #40	@ 0x28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80080ae:	2301      	movs	r3, #1
 80080b0:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 809b 	beq.w	80081f0 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80080ba:	6a3b      	ldr	r3, [r7, #32]
 80080bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 80080c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c6:	f383 8811 	msr	BASEPRI, r3
 80080ca:	f3bf 8f6f 	isb	sy
 80080ce:	f3bf 8f4f 	dsb	sy
 80080d2:	613b      	str	r3, [r7, #16]
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	e7fd      	b.n	80080d6 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d902      	bls.n	80080ea <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80080e8:	e002      	b.n	80080f0 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80080ea:	6a3b      	ldr	r3, [r7, #32]
 80080ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ee:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80080f0:	6a3b      	ldr	r3, [r7, #32]
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d07a      	beq.n	80081f0 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080fe:	69fa      	ldr	r2, [r7, #28]
 8008100:	429a      	cmp	r2, r3
 8008102:	d175      	bne.n	80081f0 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8008104:	4b3e      	ldr	r3, [pc, #248]	@ (8008200 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	6a3a      	ldr	r2, [r7, #32]
 800810a:	429a      	cmp	r2, r3
 800810c:	d10b      	bne.n	8008126 <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	60fb      	str	r3, [r7, #12]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812a:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800812c:	6a3b      	ldr	r3, [r7, #32]
 800812e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008130:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8008132:	6a3b      	ldr	r3, [r7, #32]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	2b00      	cmp	r3, #0
 8008138:	db04      	blt.n	8008144 <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	f1c3 0208 	rsb	r2, r3, #8
 8008140:	6a3b      	ldr	r3, [r7, #32]
 8008142:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008144:	6a3b      	ldr	r3, [r7, #32]
 8008146:	6959      	ldr	r1, [r3, #20]
 8008148:	69ba      	ldr	r2, [r7, #24]
 800814a:	4613      	mov	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4413      	add	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4a2c      	ldr	r2, [pc, #176]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8008154:	4413      	add	r3, r2
 8008156:	4299      	cmp	r1, r3
 8008158:	d14a      	bne.n	80081f0 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800815a:	6a3b      	ldr	r3, [r7, #32]
 800815c:	3304      	adds	r3, #4
 800815e:	4618      	mov	r0, r3
 8008160:	f7fd fd54 	bl	8005c0c <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	4618      	mov	r0, r3
 8008168:	f003 fe52 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 800816c:	6a3b      	ldr	r3, [r7, #32]
 800816e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008170:	4b25      	ldr	r3, [pc, #148]	@ (8008208 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	429a      	cmp	r2, r3
 8008176:	d903      	bls.n	8008180 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800817c:	4a22      	ldr	r2, [pc, #136]	@ (8008208 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800817e:	6013      	str	r3, [r2, #0]
 8008180:	6a3b      	ldr	r3, [r7, #32]
 8008182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008184:	491f      	ldr	r1, [pc, #124]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8008186:	4613      	mov	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	440b      	add	r3, r1
 8008190:	3304      	adds	r3, #4
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	617b      	str	r3, [r7, #20]
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	697a      	ldr	r2, [r7, #20]
 800819a:	609a      	str	r2, [r3, #8]
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	689a      	ldr	r2, [r3, #8]
 80081a0:	6a3b      	ldr	r3, [r7, #32]
 80081a2:	60da      	str	r2, [r3, #12]
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	6a3a      	ldr	r2, [r7, #32]
 80081aa:	3204      	adds	r2, #4
 80081ac:	605a      	str	r2, [r3, #4]
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	1d1a      	adds	r2, r3, #4
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	609a      	str	r2, [r3, #8]
 80081b6:	6a3b      	ldr	r3, [r7, #32]
 80081b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ba:	4613      	mov	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4a10      	ldr	r2, [pc, #64]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80081c4:	441a      	add	r2, r3
 80081c6:	6a3b      	ldr	r3, [r7, #32]
 80081c8:	615a      	str	r2, [r3, #20]
 80081ca:	6a3b      	ldr	r3, [r7, #32]
 80081cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ce:	490d      	ldr	r1, [pc, #52]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80081d0:	4613      	mov	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	4413      	add	r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	440b      	add	r3, r1
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	6a3a      	ldr	r2, [r7, #32]
 80081de:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80081e0:	1c59      	adds	r1, r3, #1
 80081e2:	4808      	ldr	r0, [pc, #32]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80081e4:	4613      	mov	r3, r2
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4403      	add	r3, r0
 80081ee:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 80081f0:	20f8      	movs	r0, #248	@ 0xf8
 80081f2:	f003 fcd9 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80081f6:	bf00      	nop
 80081f8:	3728      	adds	r7, #40	@ 0x28
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	200002ec 	.word	0x200002ec
 8008204:	200002f0 	.word	0x200002f0
 8008208:	20000408 	.word	0x20000408

0800820c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8008212:	4b0c      	ldr	r3, [pc, #48]	@ (8008244 <pvTaskIncrementMutexHeldCount+0x38>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d004      	beq.n	8008228 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008222:	1c5a      	adds	r2, r3, #1
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4618      	mov	r0, r3
 800822c:	f003 ff0a 	bl	800c044 <SEGGER_SYSVIEW_ShrinkId>
 8008230:	4603      	mov	r3, r0
 8008232:	4619      	mov	r1, r3
 8008234:	20fe      	movs	r0, #254	@ 0xfe
 8008236:	f003 fcf3 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 800823a:	687b      	ldr	r3, [r7, #4]
    }
 800823c:	4618      	mov	r0, r3
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	200002ec 	.word	0x200002ec

08008248 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 8008248:	b580      	push	{r7, lr}
 800824a:	b088      	sub	sp, #32
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xAlreadyYielded, xShouldBlock = pdFALSE;
 8008254:	2300      	movs	r3, #0
 8008256:	61fb      	str	r3, [r7, #28]

        traceENTER_ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00b      	beq.n	8008276 <ulTaskGenericNotifyTake+0x2e>
    __asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	613b      	str	r3, [r7, #16]
}
 8008270:	bf00      	nop
 8008272:	bf00      	nop
 8008274:	e7fd      	b.n	8008272 <ulTaskGenericNotifyTake+0x2a>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 8008276:	f7ff f823 	bl	80072c0 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check if a notification
             * has occurred and set the flag to indicate that we are waiting for
             * a notification. If we do not do so, a notification sent from an ISR
             * will get lost. */
            taskENTER_CRITICAL();
 800827a:	f000 fe5b 	bl	8008f34 <vPortEnterCritical>
            {
                /* Only block if the notification count is not already non-zero. */
                if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] == 0U )
 800827e:	4b2f      	ldr	r3, [pc, #188]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	3228      	adds	r2, #40	@ 0x28
 8008286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10b      	bne.n	80082a6 <ulTaskGenericNotifyTake+0x5e>
                {
                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 800828e:	4b2b      	ldr	r3, [pc, #172]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4413      	add	r3, r2
 8008296:	33a4      	adds	r3, #164	@ 0xa4
 8008298:	2201      	movs	r2, #1
 800829a:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <ulTaskGenericNotifyTake+0x5e>
                    {
                        xShouldBlock = pdTRUE;
 80082a2:	2301      	movs	r3, #1
 80082a4:	61fb      	str	r3, [r7, #28]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 80082a6:	f000 fe77 	bl	8008f98 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d103      	bne.n	80082b8 <ulTaskGenericNotifyTake+0x70>
            {
                traceTASK_NOTIFY_TAKE_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082b0:	2101      	movs	r1, #1
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 f95a 	bl	800856c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80082b8:	f7ff f810 	bl	80072dc <xTaskResumeAll>
 80082bc:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d10a      	bne.n	80082da <ulTaskGenericNotifyTake+0x92>
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d107      	bne.n	80082da <ulTaskGenericNotifyTake+0x92>
        {
            taskYIELD_WITHIN_API();
 80082ca:	4b1d      	ldr	r3, [pc, #116]	@ (8008340 <ulTaskGenericNotifyTake+0xf8>)
 80082cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	f3bf 8f4f 	dsb	sy
 80082d6:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 80082da:	f000 fe2b 	bl	8008f34 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE( uxIndexToWaitOn );
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 80082de:	4b17      	ldr	r3, [pc, #92]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	3228      	adds	r2, #40	@ 0x28
 80082e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ea:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0U )
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d012      	beq.n	8008318 <ulTaskGenericNotifyTake+0xd0>
            {
                if( xClearCountOnExit != pdFALSE )
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d007      	beq.n	8008308 <ulTaskGenericNotifyTake+0xc0>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ( uint32_t ) 0U;
 80082f8:	4b10      	ldr	r3, [pc, #64]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	3228      	adds	r2, #40	@ 0x28
 8008300:	2100      	movs	r1, #0
 8008302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008306:	e007      	b.n	8008318 <ulTaskGenericNotifyTake+0xd0>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ulReturn - ( uint32_t ) 1;
 8008308:	4b0c      	ldr	r3, [pc, #48]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	697a      	ldr	r2, [r7, #20]
 800830e:	1e51      	subs	r1, r2, #1
 8008310:	68fa      	ldr	r2, [r7, #12]
 8008312:	3228      	adds	r2, #40	@ 0x28
 8008314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 8008318:	4b08      	ldr	r3, [pc, #32]	@ (800833c <ulTaskGenericNotifyTake+0xf4>)
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4413      	add	r3, r2
 8008320:	33a4      	adds	r3, #164	@ 0xa4
 8008322:	2200      	movs	r2, #0
 8008324:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8008326:	f000 fe37 	bl	8008f98 <vPortExitCritical>

        traceRETURN_ulTaskGenericNotifyTake( ulReturn );
 800832a:	6979      	ldr	r1, [r7, #20]
 800832c:	20ff      	movs	r0, #255	@ 0xff
 800832e:	f003 fc77 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return ulReturn;
 8008332:	697b      	ldr	r3, [r7, #20]
    }
 8008334:	4618      	mov	r0, r3
 8008336:	3720      	adds	r7, #32
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}
 800833c:	200002ec 	.word	0x200002ec
 8008340:	e000ed04 	.word	0xe000ed04

08008344 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8008344:	b580      	push	{r7, lr}
 8008346:	b090      	sub	sp, #64	@ 0x40
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_vTaskGenericNotifyGiveFromISR( xTaskToNotify, uxIndexToNotify, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10b      	bne.n	800836e <vTaskGenericNotifyGiveFromISR+0x2a>
    __asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00b      	beq.n	800838c <vTaskGenericNotifyGiveFromISR+0x48>
    __asm volatile
 8008374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008378:	f383 8811 	msr	BASEPRI, r3
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	623b      	str	r3, [r7, #32]
}
 8008386:	bf00      	nop
 8008388:	bf00      	nop
 800838a:	e7fd      	b.n	8008388 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800838c:	f000 febe 	bl	800910c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	63fb      	str	r3, [r7, #60]	@ 0x3c

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8008394:	f3ef 8211 	mrs	r2, BASEPRI
 8008398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	61fa      	str	r2, [r7, #28]
 80083aa:	61bb      	str	r3, [r7, #24]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80083ac:	69fb      	ldr	r3, [r7, #28]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80083ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80083b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	4413      	add	r3, r2
 80083b6:	33a4      	adds	r3, #164	@ 0xa4
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80083be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	4413      	add	r3, r2
 80083c4:	33a4      	adds	r3, #164	@ 0xa4
 80083c6:	2202      	movs	r2, #2
 80083c8:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80083ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083cc:	68ba      	ldr	r2, [r7, #8]
 80083ce:	3228      	adds	r2, #40	@ 0x28
 80083d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083d4:	1c59      	adds	r1, r3, #1
 80083d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	3228      	adds	r2, #40	@ 0x28
 80083dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80083e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	f040 80a6 	bne.w	8008536 <vTaskGenericNotifyGiveFromISR+0x1f2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80083ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00b      	beq.n	800840a <vTaskGenericNotifyGiveFromISR+0xc6>
    __asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	617b      	str	r3, [r7, #20]
}
 8008404:	bf00      	nop
 8008406:	bf00      	nop
 8008408:	e7fd      	b.n	8008406 <vTaskGenericNotifyGiveFromISR+0xc2>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800840a:	4b52      	ldr	r3, [pc, #328]	@ (8008554 <vTaskGenericNotifyGiveFromISR+0x210>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d165      	bne.n	80084de <vTaskGenericNotifyGiveFromISR+0x19a>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800841e:	68d2      	ldr	r2, [r2, #12]
 8008420:	609a      	str	r2, [r3, #8]
 8008422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008428:	6892      	ldr	r2, [r2, #8]
 800842a:	605a      	str	r2, [r3, #4]
 800842c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842e:	685a      	ldr	r2, [r3, #4]
 8008430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008432:	3304      	adds	r3, #4
 8008434:	429a      	cmp	r2, r3
 8008436:	d103      	bne.n	8008440 <vTaskGenericNotifyGiveFromISR+0xfc>
 8008438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800843e:	605a      	str	r2, [r3, #4]
 8008440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008442:	2200      	movs	r2, #0
 8008444:	615a      	str	r2, [r3, #20]
 8008446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	1e5a      	subs	r2, r3, #1
 800844c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800844e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8008450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008452:	4618      	mov	r0, r3
 8008454:	f003 fcdc 	bl	800be10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800845a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800845c:	4b3e      	ldr	r3, [pc, #248]	@ (8008558 <vTaskGenericNotifyGiveFromISR+0x214>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	429a      	cmp	r2, r3
 8008462:	d903      	bls.n	800846c <vTaskGenericNotifyGiveFromISR+0x128>
 8008464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008468:	4a3b      	ldr	r2, [pc, #236]	@ (8008558 <vTaskGenericNotifyGiveFromISR+0x214>)
 800846a:	6013      	str	r3, [r2, #0]
 800846c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800846e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008470:	493a      	ldr	r1, [pc, #232]	@ (800855c <vTaskGenericNotifyGiveFromISR+0x218>)
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	440b      	add	r3, r1
 800847c:	3304      	adds	r3, #4
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008484:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008486:	609a      	str	r2, [r3, #8]
 8008488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800848e:	60da      	str	r2, [r3, #12]
 8008490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008496:	3204      	adds	r2, #4
 8008498:	605a      	str	r2, [r3, #4]
 800849a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800849c:	1d1a      	adds	r2, r3, #4
 800849e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a0:	609a      	str	r2, [r3, #8]
 80084a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084a6:	4613      	mov	r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	4a2b      	ldr	r2, [pc, #172]	@ (800855c <vTaskGenericNotifyGiveFromISR+0x218>)
 80084b0:	441a      	add	r2, r3
 80084b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b4:	615a      	str	r2, [r3, #20]
 80084b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ba:	4928      	ldr	r1, [pc, #160]	@ (800855c <vTaskGenericNotifyGiveFromISR+0x218>)
 80084bc:	4613      	mov	r3, r2
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	4413      	add	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	440b      	add	r3, r1
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80084ca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80084cc:	1c59      	adds	r1, r3, #1
 80084ce:	4823      	ldr	r0, [pc, #140]	@ (800855c <vTaskGenericNotifyGiveFromISR+0x218>)
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4403      	add	r3, r0
 80084da:	6019      	str	r1, [r3, #0]
 80084dc:	e01b      	b.n	8008516 <vTaskGenericNotifyGiveFromISR+0x1d2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80084de:	4b20      	ldr	r3, [pc, #128]	@ (8008560 <vTaskGenericNotifyGiveFromISR+0x21c>)
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80084e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084e8:	61da      	str	r2, [r3, #28]
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	689a      	ldr	r2, [r3, #8]
 80084ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084f0:	621a      	str	r2, [r3, #32]
 80084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80084f8:	3218      	adds	r2, #24
 80084fa:	605a      	str	r2, [r3, #4]
 80084fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084fe:	f103 0218 	add.w	r2, r3, #24
 8008502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008504:	609a      	str	r2, [r3, #8]
 8008506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008508:	4a15      	ldr	r2, [pc, #84]	@ (8008560 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800850a:	629a      	str	r2, [r3, #40]	@ 0x28
 800850c:	4b14      	ldr	r3, [pc, #80]	@ (8008560 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3301      	adds	r3, #1
 8008512:	4a13      	ldr	r2, [pc, #76]	@ (8008560 <vTaskGenericNotifyGiveFromISR+0x21c>)
 8008514:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800851a:	4b12      	ldr	r3, [pc, #72]	@ (8008564 <vTaskGenericNotifyGiveFromISR+0x220>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008520:	429a      	cmp	r2, r3
 8008522:	d908      	bls.n	8008536 <vTaskGenericNotifyGiveFromISR+0x1f2>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d002      	beq.n	8008530 <vTaskGenericNotifyGiveFromISR+0x1ec>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2201      	movs	r2, #1
 800852e:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter in an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 8008530:	4b0d      	ldr	r3, [pc, #52]	@ (8008568 <vTaskGenericNotifyGiveFromISR+0x224>)
 8008532:	2201      	movs	r2, #1
 8008534:	601a      	str	r2, [r3, #0]
 8008536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008538:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8008540:	bf00      	nop
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_vTaskGenericNotifyGiveFromISR();
 8008542:	f240 1003 	movw	r0, #259	@ 0x103
 8008546:	f003 fb2f 	bl	800bba8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800854a:	bf00      	nop
 800854c:	3740      	adds	r7, #64	@ 0x40
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	20000428 	.word	0x20000428
 8008558:	20000408 	.word	0x20000408
 800855c:	200002f0 	.word	0x200002f0
 8008560:	200003c0 	.word	0x200003c0
 8008564:	200002ec 	.word	0x200002ec
 8008568:	20000414 	.word	0x20000414

0800856c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8008576:	4b35      	ldr	r3, [pc, #212]	@ (800864c <prvAddCurrentTaskToDelayedList+0xe0>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800857c:	4b34      	ldr	r3, [pc, #208]	@ (8008650 <prvAddCurrentTaskToDelayedList+0xe4>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8008582:	4b34      	ldr	r3, [pc, #208]	@ (8008654 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008588:	4b33      	ldr	r3, [pc, #204]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	3304      	adds	r3, #4
 800858e:	4618      	mov	r0, r3
 8008590:	f7fd fb3c 	bl	8005c0c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800859a:	d124      	bne.n	80085e6 <prvAddCurrentTaskToDelayedList+0x7a>
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d021      	beq.n	80085e6 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085a2:	4b2e      	ldr	r3, [pc, #184]	@ (800865c <prvAddCurrentTaskToDelayedList+0xf0>)
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	613b      	str	r3, [r7, #16]
 80085a8:	4b2b      	ldr	r3, [pc, #172]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	609a      	str	r2, [r3, #8]
 80085b0:	4b29      	ldr	r3, [pc, #164]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	693a      	ldr	r2, [r7, #16]
 80085b6:	6892      	ldr	r2, [r2, #8]
 80085b8:	60da      	str	r2, [r3, #12]
 80085ba:	4b27      	ldr	r3, [pc, #156]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	3204      	adds	r2, #4
 80085c4:	605a      	str	r2, [r3, #4]
 80085c6:	4b24      	ldr	r3, [pc, #144]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	1d1a      	adds	r2, r3, #4
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	609a      	str	r2, [r3, #8]
 80085d0:	4b21      	ldr	r3, [pc, #132]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a21      	ldr	r2, [pc, #132]	@ (800865c <prvAddCurrentTaskToDelayedList+0xf0>)
 80085d6:	615a      	str	r2, [r3, #20]
 80085d8:	4b20      	ldr	r3, [pc, #128]	@ (800865c <prvAddCurrentTaskToDelayedList+0xf0>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	3301      	adds	r3, #1
 80085de:	4a1f      	ldr	r2, [pc, #124]	@ (800865c <prvAddCurrentTaskToDelayedList+0xf0>)
 80085e0:	6013      	str	r3, [r2, #0]
 80085e2:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80085e4:	e02e      	b.n	8008644 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80085e6:	69fa      	ldr	r2, [r7, #28]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4413      	add	r3, r2
 80085ec:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	69fb      	ldr	r3, [r7, #28]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d20d      	bcs.n	800861a <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80085fe:	4b16      	ldr	r3, [pc, #88]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	2104      	movs	r1, #4
 8008604:	4618      	mov	r0, r3
 8008606:	f003 fc45 	bl	800be94 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800860a:	4b13      	ldr	r3, [pc, #76]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3304      	adds	r3, #4
 8008610:	4619      	mov	r1, r3
 8008612:	6978      	ldr	r0, [r7, #20]
 8008614:	f7fd fabf 	bl	8005b96 <vListInsert>
}
 8008618:	e014      	b.n	8008644 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 800861a:	4b0f      	ldr	r3, [pc, #60]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	2104      	movs	r1, #4
 8008620:	4618      	mov	r0, r3
 8008622:	f003 fc37 	bl	800be94 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8008626:	4b0c      	ldr	r3, [pc, #48]	@ (8008658 <prvAddCurrentTaskToDelayedList+0xec>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3304      	adds	r3, #4
 800862c:	4619      	mov	r1, r3
 800862e:	69b8      	ldr	r0, [r7, #24]
 8008630:	f7fd fab1 	bl	8005b96 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8008634:	4b0a      	ldr	r3, [pc, #40]	@ (8008660 <prvAddCurrentTaskToDelayedList+0xf4>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	429a      	cmp	r2, r3
 800863c:	d202      	bcs.n	8008644 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 800863e:	4a08      	ldr	r2, [pc, #32]	@ (8008660 <prvAddCurrentTaskToDelayedList+0xf4>)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6013      	str	r3, [r2, #0]
}
 8008644:	bf00      	nop
 8008646:	3720      	adds	r7, #32
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	20000404 	.word	0x20000404
 8008650:	200003b8 	.word	0x200003b8
 8008654:	200003bc 	.word	0x200003bc
 8008658:	200002ec 	.word	0x200002ec
 800865c:	200003ec 	.word	0x200003ec
 8008660:	20000420 	.word	0x20000420

08008664 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	4a07      	ldr	r2, [pc, #28]	@ (8008690 <vApplicationGetIdleTaskMemory+0x2c>)
 8008674:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	4a06      	ldr	r2, [pc, #24]	@ (8008694 <vApplicationGetIdleTaskMemory+0x30>)
 800867a:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2280      	movs	r2, #128	@ 0x80
 8008680:	601a      	str	r2, [r3, #0]
    }
 8008682:	bf00      	nop
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	2000042c 	.word	0x2000042c
 8008694:	200004d4 	.word	0x200004d4

08008698 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	4a07      	ldr	r2, [pc, #28]	@ (80086c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80086a8:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	4a06      	ldr	r2, [pc, #24]	@ (80086c8 <vApplicationGetTimerTaskMemory+0x30>)
 80086ae:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086b6:	601a      	str	r2, [r3, #0]
    }
 80086b8:	bf00      	nop
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	200006d4 	.word	0x200006d4
 80086c8:	2000077c 	.word	0x2000077c

080086cc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b08a      	sub	sp, #40	@ 0x28
 80086d0:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80086d6:	f000 fa71 	bl	8008bbc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80086da:	4b20      	ldr	r3, [pc, #128]	@ (800875c <xTimerCreateTimerTask+0x90>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d021      	beq.n	8008726 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 80086ea:	1d3a      	adds	r2, r7, #4
 80086ec:	f107 0108 	add.w	r1, r7, #8
 80086f0:	f107 030c 	add.w	r3, r7, #12
 80086f4:	4618      	mov	r0, r3
 80086f6:	f7ff ffcf 	bl	8008698 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 80086fa:	6879      	ldr	r1, [r7, #4]
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	9202      	str	r2, [sp, #8]
 8008702:	9301      	str	r3, [sp, #4]
 8008704:	2302      	movs	r3, #2
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	2300      	movs	r3, #0
 800870a:	460a      	mov	r2, r1
 800870c:	4914      	ldr	r1, [pc, #80]	@ (8008760 <xTimerCreateTimerTask+0x94>)
 800870e:	4815      	ldr	r0, [pc, #84]	@ (8008764 <xTimerCreateTimerTask+0x98>)
 8008710:	f7fe fa94 	bl	8006c3c <xTaskCreateStatic>
 8008714:	4603      	mov	r3, r0
 8008716:	4a14      	ldr	r2, [pc, #80]	@ (8008768 <xTimerCreateTimerTask+0x9c>)
 8008718:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800871a:	4b13      	ldr	r3, [pc, #76]	@ (8008768 <xTimerCreateTimerTask+0x9c>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8008722:	2301      	movs	r3, #1
 8008724:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d10b      	bne.n	8008744 <xTimerCreateTimerTask+0x78>
    __asm volatile
 800872c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	613b      	str	r3, [r7, #16]
}
 800873e:	bf00      	nop
 8008740:	bf00      	nop
 8008742:	e7fd      	b.n	8008740 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	4619      	mov	r1, r3
 8008748:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800874c:	f003 fa68 	bl	800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8008750:	697b      	ldr	r3, [r7, #20]
    }
 8008752:	4618      	mov	r0, r3
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20000bac 	.word	0x20000bac
 8008760:	0800d344 	.word	0x0800d344
 8008764:	08008811 	.word	0x08008811
 8008768:	20000bb0 	.word	0x20000bb0

0800876c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8008778:	e008      	b.n	800878c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	4413      	add	r3, r2
 8008782:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6a1b      	ldr	r3, [r3, #32]
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	699a      	ldr	r2, [r3, #24]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	18d1      	adds	r1, r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f000 f8df 	bl	800895c <prvInsertTimerInActiveList>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1ea      	bne.n	800877a <prvReloadTimer+0xe>
        }
    }
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087ba:	4b14      	ldr	r3, [pc, #80]	@ (800880c <prvProcessExpiredTimer+0x5c>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	3304      	adds	r3, #4
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7fd fa1f 	bl	8005c0c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087d4:	f003 0304 	and.w	r3, r3, #4
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d005      	beq.n	80087e8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80087dc:	683a      	ldr	r2, [r7, #0]
 80087de:	6879      	ldr	r1, [r7, #4]
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f7ff ffc3 	bl	800876c <prvReloadTimer>
 80087e6:	e008      	b.n	80087fa <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087ee:	f023 0301 	bic.w	r3, r3, #1
 80087f2:	b2da      	uxtb	r2, r3
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	4798      	blx	r3
    }
 8008802:	bf00      	nop
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	20000ba4 	.word	0x20000ba4

08008810 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008818:	f107 0308 	add.w	r3, r7, #8
 800881c:	4618      	mov	r0, r3
 800881e:	f000 f859 	bl	80088d4 <prvGetNextExpireTime>
 8008822:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	4619      	mov	r1, r3
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f000 f805 	bl	8008838 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800882e:	f000 f8d7 	bl	80089e0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008832:	bf00      	nop
 8008834:	e7f0      	b.n	8008818 <prvTimerTask+0x8>
	...

08008838 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8008842:	f7fe fd3d 	bl	80072c0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008846:	f107 0308 	add.w	r3, r7, #8
 800884a:	4618      	mov	r0, r3
 800884c:	f000 f866 	bl	800891c <prvSampleTimeNow>
 8008850:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d130      	bne.n	80088ba <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d10a      	bne.n	8008874 <prvProcessTimerOrBlockTask+0x3c>
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	429a      	cmp	r2, r3
 8008864:	d806      	bhi.n	8008874 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8008866:	f7fe fd39 	bl	80072dc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800886a:	68f9      	ldr	r1, [r7, #12]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff ff9f 	bl	80087b0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8008872:	e024      	b.n	80088be <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d008      	beq.n	800888c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800887a:	4b13      	ldr	r3, [pc, #76]	@ (80088c8 <prvProcessTimerOrBlockTask+0x90>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d101      	bne.n	8008888 <prvProcessTimerOrBlockTask+0x50>
 8008884:	2301      	movs	r3, #1
 8008886:	e000      	b.n	800888a <prvProcessTimerOrBlockTask+0x52>
 8008888:	2300      	movs	r3, #0
 800888a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800888c:	4b0f      	ldr	r3, [pc, #60]	@ (80088cc <prvProcessTimerOrBlockTask+0x94>)
 800888e:	6818      	ldr	r0, [r3, #0]
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	4619      	mov	r1, r3
 800889a:	f7fe f937 	bl	8006b0c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800889e:	f7fe fd1d 	bl	80072dc <xTaskResumeAll>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10a      	bne.n	80088be <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80088a8:	4b09      	ldr	r3, [pc, #36]	@ (80088d0 <prvProcessTimerOrBlockTask+0x98>)
 80088aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	f3bf 8f6f 	isb	sy
    }
 80088b8:	e001      	b.n	80088be <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80088ba:	f7fe fd0f 	bl	80072dc <xTaskResumeAll>
    }
 80088be:	bf00      	nop
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	20000ba8 	.word	0x20000ba8
 80088cc:	20000bac 	.word	0x20000bac
 80088d0:	e000ed04 	.word	0xe000ed04

080088d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80088dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008918 <prvGetNextExpireTime+0x44>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <prvGetNextExpireTime+0x16>
 80088e6:	2201      	movs	r2, #1
 80088e8:	e000      	b.n	80088ec <prvGetNextExpireTime+0x18>
 80088ea:	2200      	movs	r2, #0
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d105      	bne.n	8008904 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80088f8:	4b07      	ldr	r3, [pc, #28]	@ (8008918 <prvGetNextExpireTime+0x44>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	60fb      	str	r3, [r7, #12]
 8008902:	e001      	b.n	8008908 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8008908:	68fb      	ldr	r3, [r7, #12]
    }
 800890a:	4618      	mov	r0, r3
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	20000ba4 	.word	0x20000ba4

0800891c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8008924:	f7fe fdec 	bl	8007500 <xTaskGetTickCount>
 8008928:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800892a:	4b0b      	ldr	r3, [pc, #44]	@ (8008958 <prvSampleTimeNow+0x3c>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	429a      	cmp	r2, r3
 8008932:	d205      	bcs.n	8008940 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008934:	f000 f91c 	bl	8008b70 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	e002      	b.n	8008946 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8008946:	4a04      	ldr	r2, [pc, #16]	@ (8008958 <prvSampleTimeNow+0x3c>)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800894c:	68fb      	ldr	r3, [r7, #12]
    }
 800894e:	4618      	mov	r0, r3
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	20000bb4 	.word	0x20000bb4

0800895c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800895c:	b580      	push	{r7, lr}
 800895e:	b086      	sub	sp, #24
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]
 8008968:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800896a:	2300      	movs	r3, #0
 800896c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	68ba      	ldr	r2, [r7, #8]
 8008972:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	429a      	cmp	r2, r3
 8008980:	d812      	bhi.n	80089a8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	1ad2      	subs	r2, r2, r3
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	699b      	ldr	r3, [r3, #24]
 800898c:	429a      	cmp	r2, r3
 800898e:	d302      	bcc.n	8008996 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8008990:	2301      	movs	r3, #1
 8008992:	617b      	str	r3, [r7, #20]
 8008994:	e01b      	b.n	80089ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008996:	4b10      	ldr	r3, [pc, #64]	@ (80089d8 <prvInsertTimerInActiveList+0x7c>)
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	3304      	adds	r3, #4
 800899e:	4619      	mov	r1, r3
 80089a0:	4610      	mov	r0, r2
 80089a2:	f7fd f8f8 	bl	8005b96 <vListInsert>
 80089a6:	e012      	b.n	80089ce <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d206      	bcs.n	80089be <prvInsertTimerInActiveList+0x62>
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d302      	bcc.n	80089be <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80089b8:	2301      	movs	r3, #1
 80089ba:	617b      	str	r3, [r7, #20]
 80089bc:	e007      	b.n	80089ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089be:	4b07      	ldr	r3, [pc, #28]	@ (80089dc <prvInsertTimerInActiveList+0x80>)
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	3304      	adds	r3, #4
 80089c6:	4619      	mov	r1, r3
 80089c8:	4610      	mov	r0, r2
 80089ca:	f7fd f8e4 	bl	8005b96 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80089ce:	697b      	ldr	r3, [r7, #20]
    }
 80089d0:	4618      	mov	r0, r3
 80089d2:	3718      	adds	r7, #24
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	20000ba8 	.word	0x20000ba8
 80089dc:	20000ba4 	.word	0x20000ba4

080089e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b088      	sub	sp, #32
 80089e4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80089e6:	f107 0308 	add.w	r3, r7, #8
 80089ea:	2200      	movs	r2, #0
 80089ec:	601a      	str	r2, [r3, #0]
 80089ee:	605a      	str	r2, [r3, #4]
 80089f0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80089f2:	e0a9      	b.n	8008b48 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f2c0 80a6 	blt.w	8008b48 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d004      	beq.n	8008a12 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7fd f8fd 	bl	8005c0c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a12:	1d3b      	adds	r3, r7, #4
 8008a14:	4618      	mov	r0, r3
 8008a16:	f7ff ff81 	bl	800891c <prvSampleTimeNow>
 8008a1a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	2b08      	cmp	r3, #8
 8008a22:	f200 808e 	bhi.w	8008b42 <prvProcessReceivedCommands+0x162>
 8008a26:	a201      	add	r2, pc, #4	@ (adr r2, 8008a2c <prvProcessReceivedCommands+0x4c>)
 8008a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a2c:	08008a51 	.word	0x08008a51
 8008a30:	08008a51 	.word	0x08008a51
 8008a34:	08008ab9 	.word	0x08008ab9
 8008a38:	08008acd 	.word	0x08008acd
 8008a3c:	08008b19 	.word	0x08008b19
 8008a40:	08008a51 	.word	0x08008a51
 8008a44:	08008a51 	.word	0x08008a51
 8008a48:	08008ab9 	.word	0x08008ab9
 8008a4c:	08008acd 	.word	0x08008acd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a56:	f043 0301 	orr.w	r3, r3, #1
 8008a5a:	b2da      	uxtb	r2, r3
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	699b      	ldr	r3, [r3, #24]
 8008a68:	18d1      	adds	r1, r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	69ba      	ldr	r2, [r7, #24]
 8008a6e:	69f8      	ldr	r0, [r7, #28]
 8008a70:	f7ff ff74 	bl	800895c <prvInsertTimerInActiveList>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d065      	beq.n	8008b46 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a80:	f003 0304 	and.w	r3, r3, #4
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d009      	beq.n	8008a9c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	699b      	ldr	r3, [r3, #24]
 8008a8e:	4413      	add	r3, r2
 8008a90:	69ba      	ldr	r2, [r7, #24]
 8008a92:	4619      	mov	r1, r3
 8008a94:	69f8      	ldr	r0, [r7, #28]
 8008a96:	f7ff fe69 	bl	800876c <prvReloadTimer>
 8008a9a:	e008      	b.n	8008aae <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008aa2:	f023 0301 	bic.w	r3, r3, #1
 8008aa6:	b2da      	uxtb	r2, r3
 8008aa8:	69fb      	ldr	r3, [r7, #28]
 8008aaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	6a1b      	ldr	r3, [r3, #32]
 8008ab2:	69f8      	ldr	r0, [r7, #28]
 8008ab4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8008ab6:	e046      	b.n	8008b46 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008abe:	f023 0301 	bic.w	r3, r3, #1
 8008ac2:	b2da      	uxtb	r2, r3
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008aca:	e03d      	b.n	8008b48 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ad2:	f043 0301 	orr.w	r3, r3, #1
 8008ad6:	b2da      	uxtb	r2, r3
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	699b      	ldr	r3, [r3, #24]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10b      	bne.n	8008b04 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	617b      	str	r3, [r7, #20]
}
 8008afe:	bf00      	nop
 8008b00:	bf00      	nop
 8008b02:	e7fd      	b.n	8008b00 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008b04:	69fb      	ldr	r3, [r7, #28]
 8008b06:	699a      	ldr	r2, [r3, #24]
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	18d1      	adds	r1, r2, r3
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	69ba      	ldr	r2, [r7, #24]
 8008b10:	69f8      	ldr	r0, [r7, #28]
 8008b12:	f7ff ff23 	bl	800895c <prvInsertTimerInActiveList>
                        break;
 8008b16:	e017      	b.n	8008b48 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b1e:	f003 0302 	and.w	r3, r3, #2
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d103      	bne.n	8008b2e <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8008b26:	69f8      	ldr	r0, [r7, #28]
 8008b28:	f000 fc64 	bl	80093f4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008b2c:	e00c      	b.n	8008b48 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b34:	f023 0301 	bic.w	r3, r3, #1
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008b40:	e002      	b.n	8008b48 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008b42:	bf00      	nop
 8008b44:	e000      	b.n	8008b48 <prvProcessReceivedCommands+0x168>
                        break;
 8008b46:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8008b48:	4b08      	ldr	r3, [pc, #32]	@ (8008b6c <prvProcessReceivedCommands+0x18c>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f107 0108 	add.w	r1, r7, #8
 8008b50:	2200      	movs	r2, #0
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7fd fb52 	bl	80061fc <xQueueReceive>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f47f af4a 	bne.w	80089f4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8008b60:	bf00      	nop
 8008b62:	bf00      	nop
 8008b64:	3720      	adds	r7, #32
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	20000bac 	.word	0x20000bac

08008b70 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b76:	e009      	b.n	8008b8c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b78:	4b0e      	ldr	r3, [pc, #56]	@ (8008bb4 <prvSwitchTimerLists+0x44>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8008b82:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008b86:	6838      	ldr	r0, [r7, #0]
 8008b88:	f7ff fe12 	bl	80087b0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b8c:	4b09      	ldr	r3, [pc, #36]	@ (8008bb4 <prvSwitchTimerLists+0x44>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1f0      	bne.n	8008b78 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8008b96:	4b07      	ldr	r3, [pc, #28]	@ (8008bb4 <prvSwitchTimerLists+0x44>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8008b9c:	4b06      	ldr	r3, [pc, #24]	@ (8008bb8 <prvSwitchTimerLists+0x48>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a04      	ldr	r2, [pc, #16]	@ (8008bb4 <prvSwitchTimerLists+0x44>)
 8008ba2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8008ba4:	4a04      	ldr	r2, [pc, #16]	@ (8008bb8 <prvSwitchTimerLists+0x48>)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6013      	str	r3, [r2, #0]
    }
 8008baa:	bf00      	nop
 8008bac:	3708      	adds	r7, #8
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop
 8008bb4:	20000ba4 	.word	0x20000ba4
 8008bb8:	20000ba8 	.word	0x20000ba8

08008bbc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8008bc2:	f000 f9b7 	bl	8008f34 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008bc6:	4b15      	ldr	r3, [pc, #84]	@ (8008c1c <prvCheckForValidListAndQueue+0x60>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d120      	bne.n	8008c10 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8008bce:	4814      	ldr	r0, [pc, #80]	@ (8008c20 <prvCheckForValidListAndQueue+0x64>)
 8008bd0:	f7fc ffb0 	bl	8005b34 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008bd4:	4813      	ldr	r0, [pc, #76]	@ (8008c24 <prvCheckForValidListAndQueue+0x68>)
 8008bd6:	f7fc ffad 	bl	8005b34 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008bda:	4b13      	ldr	r3, [pc, #76]	@ (8008c28 <prvCheckForValidListAndQueue+0x6c>)
 8008bdc:	4a10      	ldr	r2, [pc, #64]	@ (8008c20 <prvCheckForValidListAndQueue+0x64>)
 8008bde:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008be0:	4b12      	ldr	r3, [pc, #72]	@ (8008c2c <prvCheckForValidListAndQueue+0x70>)
 8008be2:	4a10      	ldr	r2, [pc, #64]	@ (8008c24 <prvCheckForValidListAndQueue+0x68>)
 8008be4:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008be6:	2300      	movs	r3, #0
 8008be8:	9300      	str	r3, [sp, #0]
 8008bea:	4b11      	ldr	r3, [pc, #68]	@ (8008c30 <prvCheckForValidListAndQueue+0x74>)
 8008bec:	4a11      	ldr	r2, [pc, #68]	@ (8008c34 <prvCheckForValidListAndQueue+0x78>)
 8008bee:	210c      	movs	r1, #12
 8008bf0:	200a      	movs	r0, #10
 8008bf2:	f7fd f8d1 	bl	8005d98 <xQueueGenericCreateStatic>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	4a08      	ldr	r2, [pc, #32]	@ (8008c1c <prvCheckForValidListAndQueue+0x60>)
 8008bfa:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008bfc:	4b07      	ldr	r3, [pc, #28]	@ (8008c1c <prvCheckForValidListAndQueue+0x60>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d005      	beq.n	8008c10 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008c04:	4b05      	ldr	r3, [pc, #20]	@ (8008c1c <prvCheckForValidListAndQueue+0x60>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	490b      	ldr	r1, [pc, #44]	@ (8008c38 <prvCheckForValidListAndQueue+0x7c>)
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fd ff2e 	bl	8006a6c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008c10:	f000 f9c2 	bl	8008f98 <vPortExitCritical>
    }
 8008c14:	bf00      	nop
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	20000bac 	.word	0x20000bac
 8008c20:	20000b7c 	.word	0x20000b7c
 8008c24:	20000b90 	.word	0x20000b90
 8008c28:	20000ba4 	.word	0x20000ba4
 8008c2c:	20000ba8 	.word	0x20000ba8
 8008c30:	20000c30 	.word	0x20000c30
 8008c34:	20000bb8 	.word	0x20000bb8
 8008c38:	0800d34c 	.word	0x0800d34c

08008c3c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	3b04      	subs	r3, #4
 8008c4c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c54:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	3b04      	subs	r3, #4
 8008c5a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f023 0201 	bic.w	r2, r3, #1
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	3b04      	subs	r3, #4
 8008c6a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8008c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8008ca0 <pxPortInitialiseStack+0x64>)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	3b14      	subs	r3, #20
 8008c76:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	3b04      	subs	r3, #4
 8008c82:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f06f 0202 	mvn.w	r2, #2
 8008c8a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	3b20      	subs	r3, #32
 8008c90:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8008c92:	68fb      	ldr	r3, [r7, #12]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr
 8008ca0:	08008ca5 	.word	0x08008ca5

08008ca4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b085      	sub	sp, #20
 8008ca8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8008caa:	2300      	movs	r3, #0
 8008cac:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8008cae:	4b13      	ldr	r3, [pc, #76]	@ (8008cfc <prvTaskExitError+0x58>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cb6:	d00b      	beq.n	8008cd0 <prvTaskExitError+0x2c>
    __asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	60fb      	str	r3, [r7, #12]
}
 8008cca:	bf00      	nop
 8008ccc:	bf00      	nop
 8008cce:	e7fd      	b.n	8008ccc <prvTaskExitError+0x28>
    __asm volatile
 8008cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd4:	f383 8811 	msr	BASEPRI, r3
 8008cd8:	f3bf 8f6f 	isb	sy
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	60bb      	str	r3, [r7, #8]
}
 8008ce2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8008ce4:	bf00      	nop
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d0fc      	beq.n	8008ce6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008cec:	bf00      	nop
 8008cee:	bf00      	nop
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	20000044 	.word	0x20000044

08008d00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008d00:	4b07      	ldr	r3, [pc, #28]	@ (8008d20 <pxCurrentTCBConst2>)
 8008d02:	6819      	ldr	r1, [r3, #0]
 8008d04:	6808      	ldr	r0, [r1, #0]
 8008d06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	f380 8809 	msr	PSP, r0
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f04f 0000 	mov.w	r0, #0
 8008d16:	f380 8811 	msr	BASEPRI, r0
 8008d1a:	4770      	bx	lr
 8008d1c:	f3af 8000 	nop.w

08008d20 <pxCurrentTCBConst2>:
 8008d20:	200002ec 	.word	0x200002ec
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8008d24:	bf00      	nop
 8008d26:	bf00      	nop

08008d28 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008d28:	4808      	ldr	r0, [pc, #32]	@ (8008d4c <prvPortStartFirstTask+0x24>)
 8008d2a:	6800      	ldr	r0, [r0, #0]
 8008d2c:	6800      	ldr	r0, [r0, #0]
 8008d2e:	f380 8808 	msr	MSP, r0
 8008d32:	f04f 0000 	mov.w	r0, #0
 8008d36:	f380 8814 	msr	CONTROL, r0
 8008d3a:	b662      	cpsie	i
 8008d3c:	b661      	cpsie	f
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	df00      	svc	0
 8008d48:	bf00      	nop
 8008d4a:	0000      	.short	0x0000
 8008d4c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8008d50:	bf00      	nop
 8008d52:	bf00      	nop

08008d54 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b08c      	sub	sp, #48	@ 0x30
 8008d58:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d5a:	4b69      	ldr	r3, [pc, #420]	@ (8008f00 <xPortStartScheduler+0x1ac>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a69      	ldr	r2, [pc, #420]	@ (8008f04 <xPortStartScheduler+0x1b0>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d10b      	bne.n	8008d7c <xPortStartScheduler+0x28>
    __asm volatile
 8008d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d68:	f383 8811 	msr	BASEPRI, r3
 8008d6c:	f3bf 8f6f 	isb	sy
 8008d70:	f3bf 8f4f 	dsb	sy
 8008d74:	623b      	str	r3, [r7, #32]
}
 8008d76:	bf00      	nop
 8008d78:	bf00      	nop
 8008d7a:	e7fd      	b.n	8008d78 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d7c:	4b60      	ldr	r3, [pc, #384]	@ (8008f00 <xPortStartScheduler+0x1ac>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a61      	ldr	r2, [pc, #388]	@ (8008f08 <xPortStartScheduler+0x1b4>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d10b      	bne.n	8008d9e <xPortStartScheduler+0x4a>
    __asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8008d9e:	4b5b      	ldr	r3, [pc, #364]	@ (8008f0c <xPortStartScheduler+0x1b8>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	332c      	adds	r3, #44	@ 0x2c
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a59      	ldr	r2, [pc, #356]	@ (8008f10 <xPortStartScheduler+0x1bc>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d00b      	beq.n	8008dc8 <xPortStartScheduler+0x74>
    __asm volatile
 8008db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	61fb      	str	r3, [r7, #28]
}
 8008dc2:	bf00      	nop
 8008dc4:	bf00      	nop
 8008dc6:	e7fd      	b.n	8008dc4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8008dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dca:	3338      	adds	r3, #56	@ 0x38
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a51      	ldr	r2, [pc, #324]	@ (8008f14 <xPortStartScheduler+0x1c0>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d00b      	beq.n	8008dec <xPortStartScheduler+0x98>
    __asm volatile
 8008dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	61bb      	str	r3, [r7, #24]
}
 8008de6:	bf00      	nop
 8008de8:	bf00      	nop
 8008dea:	e7fd      	b.n	8008de8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008df0:	4b49      	ldr	r3, [pc, #292]	@ (8008f18 <xPortStartScheduler+0x1c4>)
 8008df2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8008df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dfe:	22ff      	movs	r2, #255	@ 0xff
 8008e00:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008e0a:	79fb      	ldrb	r3, [r7, #7]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	4b41      	ldr	r3, [pc, #260]	@ (8008f1c <xPortStartScheduler+0x1c8>)
 8008e16:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8008e18:	4b40      	ldr	r3, [pc, #256]	@ (8008f1c <xPortStartScheduler+0x1c8>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10b      	bne.n	8008e38 <xPortStartScheduler+0xe4>
    __asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	617b      	str	r3, [r7, #20]
}
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	e7fd      	b.n	8008e34 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	43db      	mvns	r3, r3
 8008e3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d013      	beq.n	8008e6e <xPortStartScheduler+0x11a>
    __asm volatile
 8008e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4a:	f383 8811 	msr	BASEPRI, r3
 8008e4e:	f3bf 8f6f 	isb	sy
 8008e52:	f3bf 8f4f 	dsb	sy
 8008e56:	613b      	str	r3, [r7, #16]
}
 8008e58:	bf00      	nop
 8008e5a:	bf00      	nop
 8008e5c:	e7fd      	b.n	8008e5a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	3301      	adds	r3, #1
 8008e62:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e64:	79fb      	ldrb	r3, [r7, #7]
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	005b      	lsls	r3, r3, #1
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e6e:	79fb      	ldrb	r3, [r7, #7]
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e76:	2b80      	cmp	r3, #128	@ 0x80
 8008e78:	d0f1      	beq.n	8008e5e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	d103      	bne.n	8008e88 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008e80:	4b27      	ldr	r3, [pc, #156]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	e004      	b.n	8008e92 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	f1c3 0307 	rsb	r3, r3, #7
 8008e8e:	4a24      	ldr	r2, [pc, #144]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008e90:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e92:	4b23      	ldr	r3, [pc, #140]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	021b      	lsls	r3, r3, #8
 8008e98:	4a21      	ldr	r2, [pc, #132]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008e9a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e9c:	4b20      	ldr	r3, [pc, #128]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8008f20 <xPortStartScheduler+0x1cc>)
 8008ea6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
 8008eaa:	b2da      	uxtb	r2, r3
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8008f24 <xPortStartScheduler+0x1d0>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8008f24 <xPortStartScheduler+0x1d0>)
 8008eb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eba:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008ebc:	4b19      	ldr	r3, [pc, #100]	@ (8008f24 <xPortStartScheduler+0x1d0>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a18      	ldr	r2, [pc, #96]	@ (8008f24 <xPortStartScheduler+0x1d0>)
 8008ec2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ec6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8008ec8:	4b17      	ldr	r3, [pc, #92]	@ (8008f28 <xPortStartScheduler+0x1d4>)
 8008eca:	2200      	movs	r2, #0
 8008ecc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008ece:	f000 f8ed 	bl	80090ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008ed2:	4b16      	ldr	r3, [pc, #88]	@ (8008f2c <xPortStartScheduler+0x1d8>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008ed8:	f000 f90c 	bl	80090f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008edc:	4b14      	ldr	r3, [pc, #80]	@ (8008f30 <xPortStartScheduler+0x1dc>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a13      	ldr	r2, [pc, #76]	@ (8008f30 <xPortStartScheduler+0x1dc>)
 8008ee2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008ee6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008ee8:	f7ff ff1e 	bl	8008d28 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008eec:	f7fe fc46 	bl	800777c <vTaskSwitchContext>
    prvTaskExitError();
 8008ef0:	f7ff fed8 	bl	8008ca4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3730      	adds	r7, #48	@ 0x30
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	e000ed00 	.word	0xe000ed00
 8008f04:	410fc271 	.word	0x410fc271
 8008f08:	410fc270 	.word	0x410fc270
 8008f0c:	e000ed08 	.word	0xe000ed08
 8008f10:	08008d01 	.word	0x08008d01
 8008f14:	08008ff1 	.word	0x08008ff1
 8008f18:	e000e400 	.word	0xe000e400
 8008f1c:	20000c80 	.word	0x20000c80
 8008f20:	20000c84 	.word	0x20000c84
 8008f24:	e000ed20 	.word	0xe000ed20
 8008f28:	e000ed1c 	.word	0xe000ed1c
 8008f2c:	20000044 	.word	0x20000044
 8008f30:	e000ef34 	.word	0xe000ef34

08008f34 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
    __asm volatile
 8008f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3e:	f383 8811 	msr	BASEPRI, r3
 8008f42:	f3bf 8f6f 	isb	sy
 8008f46:	f3bf 8f4f 	dsb	sy
 8008f4a:	607b      	str	r3, [r7, #4]
}
 8008f4c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008f4e:	4b10      	ldr	r3, [pc, #64]	@ (8008f90 <vPortEnterCritical+0x5c>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3301      	adds	r3, #1
 8008f54:	4a0e      	ldr	r2, [pc, #56]	@ (8008f90 <vPortEnterCritical+0x5c>)
 8008f56:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8008f58:	4b0d      	ldr	r3, [pc, #52]	@ (8008f90 <vPortEnterCritical+0x5c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d110      	bne.n	8008f82 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f60:	4b0c      	ldr	r3, [pc, #48]	@ (8008f94 <vPortEnterCritical+0x60>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	b2db      	uxtb	r3, r3
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d00b      	beq.n	8008f82 <vPortEnterCritical+0x4e>
    __asm volatile
 8008f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f6e:	f383 8811 	msr	BASEPRI, r3
 8008f72:	f3bf 8f6f 	isb	sy
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	603b      	str	r3, [r7, #0]
}
 8008f7c:	bf00      	nop
 8008f7e:	bf00      	nop
 8008f80:	e7fd      	b.n	8008f7e <vPortEnterCritical+0x4a>
    }
}
 8008f82:	bf00      	nop
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	20000044 	.word	0x20000044
 8008f94:	e000ed04 	.word	0xe000ed04

08008f98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008f9e:	4b12      	ldr	r3, [pc, #72]	@ (8008fe8 <vPortExitCritical+0x50>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10b      	bne.n	8008fbe <vPortExitCritical+0x26>
    __asm volatile
 8008fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	607b      	str	r3, [r7, #4]
}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	e7fd      	b.n	8008fba <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8008fe8 <vPortExitCritical+0x50>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	4a08      	ldr	r2, [pc, #32]	@ (8008fe8 <vPortExitCritical+0x50>)
 8008fc6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008fc8:	4b07      	ldr	r3, [pc, #28]	@ (8008fe8 <vPortExitCritical+0x50>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d105      	bne.n	8008fdc <vPortExitCritical+0x44>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	f383 8811 	msr	BASEPRI, r3
}
 8008fda:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr
 8008fe8:	20000044 	.word	0x20000044
 8008fec:	00000000 	.word	0x00000000

08008ff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008ff0:	f3ef 8009 	mrs	r0, PSP
 8008ff4:	f3bf 8f6f 	isb	sy
 8008ff8:	4b15      	ldr	r3, [pc, #84]	@ (8009050 <pxCurrentTCBConst>)
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	f01e 0f10 	tst.w	lr, #16
 8009000:	bf08      	it	eq
 8009002:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009006:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900a:	6010      	str	r0, [r2, #0]
 800900c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009010:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009014:	f380 8811 	msr	BASEPRI, r0
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f7fe fbac 	bl	800777c <vTaskSwitchContext>
 8009024:	f04f 0000 	mov.w	r0, #0
 8009028:	f380 8811 	msr	BASEPRI, r0
 800902c:	bc09      	pop	{r0, r3}
 800902e:	6819      	ldr	r1, [r3, #0]
 8009030:	6808      	ldr	r0, [r1, #0]
 8009032:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009036:	f01e 0f10 	tst.w	lr, #16
 800903a:	bf08      	it	eq
 800903c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009040:	f380 8809 	msr	PSP, r0
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	f3af 8000 	nop.w

08009050 <pxCurrentTCBConst>:
 8009050:	200002ec 	.word	0x200002ec
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8009054:	bf00      	nop
 8009056:	bf00      	nop

08009058 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
    __asm volatile
 800905e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009062:	f383 8811 	msr	BASEPRI, r3
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	607b      	str	r3, [r7, #4]
}
 8009070:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8009072:	f002 fd1f 	bl	800bab4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8009076:	f7fe fa6b 	bl	8007550 <xTaskIncrementTick>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d006      	beq.n	800908e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8009080:	f002 fd76 	bl	800bb70 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009084:	4b08      	ldr	r3, [pc, #32]	@ (80090a8 <SysTick_Handler+0x50>)
 8009086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800908a:	601a      	str	r2, [r3, #0]
 800908c:	e001      	b.n	8009092 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800908e:	f002 fd53 	bl	800bb38 <SEGGER_SYSVIEW_RecordExitISR>
 8009092:	2300      	movs	r3, #0
 8009094:	603b      	str	r3, [r7, #0]
    __asm volatile
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	f383 8811 	msr	BASEPRI, r3
}
 800909c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800909e:	bf00      	nop
 80090a0:	3708      	adds	r7, #8
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	e000ed04 	.word	0xe000ed04

080090ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80090ac:	b480      	push	{r7}
 80090ae:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80090b0:	4b0b      	ldr	r3, [pc, #44]	@ (80090e0 <vPortSetupTimerInterrupt+0x34>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80090b6:	4b0b      	ldr	r3, [pc, #44]	@ (80090e4 <vPortSetupTimerInterrupt+0x38>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80090bc:	4b0a      	ldr	r3, [pc, #40]	@ (80090e8 <vPortSetupTimerInterrupt+0x3c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a0a      	ldr	r2, [pc, #40]	@ (80090ec <vPortSetupTimerInterrupt+0x40>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	099b      	lsrs	r3, r3, #6
 80090c8:	4a09      	ldr	r2, [pc, #36]	@ (80090f0 <vPortSetupTimerInterrupt+0x44>)
 80090ca:	3b01      	subs	r3, #1
 80090cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80090ce:	4b04      	ldr	r3, [pc, #16]	@ (80090e0 <vPortSetupTimerInterrupt+0x34>)
 80090d0:	2207      	movs	r2, #7
 80090d2:	601a      	str	r2, [r3, #0]
}
 80090d4:	bf00      	nop
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	e000e010 	.word	0xe000e010
 80090e4:	e000e018 	.word	0xe000e018
 80090e8:	20000018 	.word	0x20000018
 80090ec:	10624dd3 	.word	0x10624dd3
 80090f0:	e000e014 	.word	0xe000e014

080090f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80090f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009104 <vPortEnableVFP+0x10>
 80090f8:	6801      	ldr	r1, [r0, #0]
 80090fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80090fe:	6001      	str	r1, [r0, #0]
 8009100:	4770      	bx	lr
 8009102:	0000      	.short	0x0000
 8009104:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8009108:	bf00      	nop
 800910a:	bf00      	nop

0800910c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800910c:	b480      	push	{r7}
 800910e:	b085      	sub	sp, #20
 8009110:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009112:	f3ef 8305 	mrs	r3, IPSR
 8009116:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2b0f      	cmp	r3, #15
 800911c:	d915      	bls.n	800914a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800911e:	4a18      	ldr	r2, [pc, #96]	@ (8009180 <vPortValidateInterruptPriority+0x74>)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	4413      	add	r3, r2
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009128:	4b16      	ldr	r3, [pc, #88]	@ (8009184 <vPortValidateInterruptPriority+0x78>)
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	7afa      	ldrb	r2, [r7, #11]
 800912e:	429a      	cmp	r2, r3
 8009130:	d20b      	bcs.n	800914a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	607b      	str	r3, [r7, #4]
}
 8009144:	bf00      	nop
 8009146:	bf00      	nop
 8009148:	e7fd      	b.n	8009146 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800914a:	4b0f      	ldr	r3, [pc, #60]	@ (8009188 <vPortValidateInterruptPriority+0x7c>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009152:	4b0e      	ldr	r3, [pc, #56]	@ (800918c <vPortValidateInterruptPriority+0x80>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	429a      	cmp	r2, r3
 8009158:	d90b      	bls.n	8009172 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800915a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915e:	f383 8811 	msr	BASEPRI, r3
 8009162:	f3bf 8f6f 	isb	sy
 8009166:	f3bf 8f4f 	dsb	sy
 800916a:	603b      	str	r3, [r7, #0]
}
 800916c:	bf00      	nop
 800916e:	bf00      	nop
 8009170:	e7fd      	b.n	800916e <vPortValidateInterruptPriority+0x62>
    }
 8009172:	bf00      	nop
 8009174:	3714      	adds	r7, #20
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	e000e3f0 	.word	0xe000e3f0
 8009184:	20000c80 	.word	0x20000c80
 8009188:	e000ed0c 	.word	0xe000ed0c
 800918c:	20000c84 	.word	0x20000c84

08009190 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08e      	sub	sp, #56	@ 0x38
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8009198:	2300      	movs	r3, #0
 800919a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d022      	beq.n	80091e8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80091a2:	2308      	movs	r3, #8
 80091a4:	43db      	mvns	r3, r3
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d81b      	bhi.n	80091e4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80091ac:	2208      	movs	r2, #8
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4413      	add	r3, r2
 80091b2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f003 0307 	and.w	r3, r3, #7
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d014      	beq.n	80091e8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f003 0307 	and.w	r3, r3, #7
 80091c4:	f1c3 0308 	rsb	r3, r3, #8
 80091c8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80091ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091cc:	43db      	mvns	r3, r3
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d804      	bhi.n	80091de <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d8:	4413      	add	r3, r2
 80091da:	607b      	str	r3, [r7, #4]
 80091dc:	e004      	b.n	80091e8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80091de:	2300      	movs	r3, #0
 80091e0:	607b      	str	r3, [r7, #4]
 80091e2:	e001      	b.n	80091e8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80091e4:	2300      	movs	r3, #0
 80091e6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80091e8:	f7fe f86a 	bl	80072c0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80091ec:	4b7a      	ldr	r3, [pc, #488]	@ (80093d8 <pvPortMalloc+0x248>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80091f4:	f000 f984 	bl	8009500 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	f2c0 80d3 	blt.w	80093a6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2b00      	cmp	r3, #0
 8009204:	f000 80cf 	beq.w	80093a6 <pvPortMalloc+0x216>
 8009208:	4b74      	ldr	r3, [pc, #464]	@ (80093dc <pvPortMalloc+0x24c>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	429a      	cmp	r2, r3
 8009210:	f200 80c9 	bhi.w	80093a6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8009214:	4b72      	ldr	r3, [pc, #456]	@ (80093e0 <pvPortMalloc+0x250>)
 8009216:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8009218:	4b71      	ldr	r3, [pc, #452]	@ (80093e0 <pvPortMalloc+0x250>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800921e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009220:	4a70      	ldr	r2, [pc, #448]	@ (80093e4 <pvPortMalloc+0x254>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d305      	bcc.n	8009232 <pvPortMalloc+0xa2>
 8009226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009228:	4a6f      	ldr	r2, [pc, #444]	@ (80093e8 <pvPortMalloc+0x258>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d801      	bhi.n	8009232 <pvPortMalloc+0xa2>
 800922e:	2301      	movs	r3, #1
 8009230:	e000      	b.n	8009234 <pvPortMalloc+0xa4>
 8009232:	2300      	movs	r3, #0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d129      	bne.n	800928c <pvPortMalloc+0xfc>
    __asm volatile
 8009238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	623b      	str	r3, [r7, #32]
}
 800924a:	bf00      	nop
 800924c:	bf00      	nop
 800924e:	e7fd      	b.n	800924c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8009250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009252:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8009254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800925a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800925c:	4a61      	ldr	r2, [pc, #388]	@ (80093e4 <pvPortMalloc+0x254>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d305      	bcc.n	800926e <pvPortMalloc+0xde>
 8009262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009264:	4a60      	ldr	r2, [pc, #384]	@ (80093e8 <pvPortMalloc+0x258>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d801      	bhi.n	800926e <pvPortMalloc+0xde>
 800926a:	2301      	movs	r3, #1
 800926c:	e000      	b.n	8009270 <pvPortMalloc+0xe0>
 800926e:	2300      	movs	r3, #0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10b      	bne.n	800928c <pvPortMalloc+0xfc>
    __asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	61fb      	str	r3, [r7, #28]
}
 8009286:	bf00      	nop
 8009288:	bf00      	nop
 800928a:	e7fd      	b.n	8009288 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800928c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	429a      	cmp	r2, r3
 8009294:	d903      	bls.n	800929e <pvPortMalloc+0x10e>
 8009296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d1d8      	bne.n	8009250 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800929e:	4b4e      	ldr	r3, [pc, #312]	@ (80093d8 <pvPortMalloc+0x248>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d07e      	beq.n	80093a6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80092a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2208      	movs	r2, #8
 80092ae:	4413      	add	r3, r2
 80092b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80092b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b4:	4a4b      	ldr	r2, [pc, #300]	@ (80093e4 <pvPortMalloc+0x254>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d305      	bcc.n	80092c6 <pvPortMalloc+0x136>
 80092ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092bc:	4a4a      	ldr	r2, [pc, #296]	@ (80093e8 <pvPortMalloc+0x258>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d801      	bhi.n	80092c6 <pvPortMalloc+0x136>
 80092c2:	2301      	movs	r3, #1
 80092c4:	e000      	b.n	80092c8 <pvPortMalloc+0x138>
 80092c6:	2300      	movs	r3, #0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d10b      	bne.n	80092e4 <pvPortMalloc+0x154>
    __asm volatile
 80092cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d0:	f383 8811 	msr	BASEPRI, r3
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	f3bf 8f4f 	dsb	sy
 80092dc:	61bb      	str	r3, [r7, #24]
}
 80092de:	bf00      	nop
 80092e0:	bf00      	nop
 80092e2:	e7fd      	b.n	80092e0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80092e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ea:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80092ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d90b      	bls.n	800930e <pvPortMalloc+0x17e>
    __asm volatile
 80092f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fa:	f383 8811 	msr	BASEPRI, r3
 80092fe:	f3bf 8f6f 	isb	sy
 8009302:	f3bf 8f4f 	dsb	sy
 8009306:	617b      	str	r3, [r7, #20]
}
 8009308:	bf00      	nop
 800930a:	bf00      	nop
 800930c:	e7fd      	b.n	800930a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800930e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009310:	685a      	ldr	r2, [r3, #4]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	1ad2      	subs	r2, r2, r3
 8009316:	2308      	movs	r3, #8
 8009318:	005b      	lsls	r3, r3, #1
 800931a:	429a      	cmp	r2, r3
 800931c:	d924      	bls.n	8009368 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800931e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4413      	add	r3, r2
 8009324:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009328:	f003 0307 	and.w	r3, r3, #7
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00b      	beq.n	8009348 <pvPortMalloc+0x1b8>
    __asm volatile
 8009330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009334:	f383 8811 	msr	BASEPRI, r3
 8009338:	f3bf 8f6f 	isb	sy
 800933c:	f3bf 8f4f 	dsb	sy
 8009340:	613b      	str	r3, [r7, #16]
}
 8009342:	bf00      	nop
 8009344:	bf00      	nop
 8009346:	e7fd      	b.n	8009344 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	1ad2      	subs	r2, r2, r3
 8009350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009352:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8009354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800935a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009360:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8009362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009366:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009368:	4b1c      	ldr	r3, [pc, #112]	@ (80093dc <pvPortMalloc+0x24c>)
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	4a1a      	ldr	r2, [pc, #104]	@ (80093dc <pvPortMalloc+0x24c>)
 8009374:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009376:	4b19      	ldr	r3, [pc, #100]	@ (80093dc <pvPortMalloc+0x24c>)
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	4b1c      	ldr	r3, [pc, #112]	@ (80093ec <pvPortMalloc+0x25c>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	429a      	cmp	r2, r3
 8009380:	d203      	bcs.n	800938a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009382:	4b16      	ldr	r3, [pc, #88]	@ (80093dc <pvPortMalloc+0x24c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a19      	ldr	r2, [pc, #100]	@ (80093ec <pvPortMalloc+0x25c>)
 8009388:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800938a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009394:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8009396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009398:	2200      	movs	r2, #0
 800939a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800939c:	4b14      	ldr	r3, [pc, #80]	@ (80093f0 <pvPortMalloc+0x260>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	4a13      	ldr	r2, [pc, #76]	@ (80093f0 <pvPortMalloc+0x260>)
 80093a4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80093a6:	f7fd ff99 	bl	80072dc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ac:	f003 0307 	and.w	r3, r3, #7
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00b      	beq.n	80093cc <pvPortMalloc+0x23c>
    __asm volatile
 80093b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	60fb      	str	r3, [r7, #12]
}
 80093c6:	bf00      	nop
 80093c8:	bf00      	nop
 80093ca:	e7fd      	b.n	80093c8 <pvPortMalloc+0x238>
    return pvReturn;
 80093cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3738      	adds	r7, #56	@ 0x38
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20004890 	.word	0x20004890
 80093dc:	20004894 	.word	0x20004894
 80093e0:	20004888 	.word	0x20004888
 80093e4:	20000c88 	.word	0x20000c88
 80093e8:	20004887 	.word	0x20004887
 80093ec:	20004898 	.word	0x20004898
 80093f0:	2000489c 	.word	0x2000489c

080093f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b088      	sub	sp, #32
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d070      	beq.n	80094e8 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8009406:	2308      	movs	r3, #8
 8009408:	425b      	negs	r3, r3
 800940a:	69fa      	ldr	r2, [r7, #28]
 800940c:	4413      	add	r3, r2
 800940e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8009410:	69fb      	ldr	r3, [r7, #28]
 8009412:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	4a36      	ldr	r2, [pc, #216]	@ (80094f0 <vPortFree+0xfc>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d305      	bcc.n	8009428 <vPortFree+0x34>
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	4a35      	ldr	r2, [pc, #212]	@ (80094f4 <vPortFree+0x100>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d801      	bhi.n	8009428 <vPortFree+0x34>
 8009424:	2301      	movs	r3, #1
 8009426:	e000      	b.n	800942a <vPortFree+0x36>
 8009428:	2300      	movs	r3, #0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d10b      	bne.n	8009446 <vPortFree+0x52>
    __asm volatile
 800942e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	617b      	str	r3, [r7, #20]
}
 8009440:	bf00      	nop
 8009442:	bf00      	nop
 8009444:	e7fd      	b.n	8009442 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2b00      	cmp	r3, #0
 800944c:	db0b      	blt.n	8009466 <vPortFree+0x72>
    __asm volatile
 800944e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009452:	f383 8811 	msr	BASEPRI, r3
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	613b      	str	r3, [r7, #16]
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	e7fd      	b.n	8009462 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d00b      	beq.n	8009486 <vPortFree+0x92>
    __asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	60fb      	str	r3, [r7, #12]
}
 8009480:	bf00      	nop
 8009482:	bf00      	nop
 8009484:	e7fd      	b.n	8009482 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	da2c      	bge.n	80094e8 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d128      	bne.n	80094e8 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800949e:	69bb      	ldr	r3, [r7, #24]
 80094a0:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	2208      	movs	r2, #8
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d30a      	bcc.n	80094c2 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 80094ac:	2208      	movs	r2, #8
 80094ae:	69fb      	ldr	r3, [r7, #28]
 80094b0:	1898      	adds	r0, r3, r2
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	2208      	movs	r2, #8
 80094b8:	1a9b      	subs	r3, r3, r2
 80094ba:	461a      	mov	r2, r3
 80094bc:	2100      	movs	r1, #0
 80094be:	f002 ff4b 	bl	800c358 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 80094c2:	f7fd fefd 	bl	80072c0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80094c6:	69bb      	ldr	r3, [r7, #24]
 80094c8:	685a      	ldr	r2, [r3, #4]
 80094ca:	4b0b      	ldr	r3, [pc, #44]	@ (80094f8 <vPortFree+0x104>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4413      	add	r3, r2
 80094d0:	4a09      	ldr	r2, [pc, #36]	@ (80094f8 <vPortFree+0x104>)
 80094d2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80094d4:	69b8      	ldr	r0, [r7, #24]
 80094d6:	f000 f86d 	bl	80095b4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80094da:	4b08      	ldr	r3, [pc, #32]	@ (80094fc <vPortFree+0x108>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3301      	adds	r3, #1
 80094e0:	4a06      	ldr	r2, [pc, #24]	@ (80094fc <vPortFree+0x108>)
 80094e2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80094e4:	f7fd fefa 	bl	80072dc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80094e8:	bf00      	nop
 80094ea:	3720      	adds	r7, #32
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}
 80094f0:	20000c88 	.word	0x20000c88
 80094f4:	20004887 	.word	0x20004887
 80094f8:	20004894 	.word	0x20004894
 80094fc:	200048a0 	.word	0x200048a0

08009500 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009506:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800950a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800950c:	4b24      	ldr	r3, [pc, #144]	@ (80095a0 <prvHeapInit+0xa0>)
 800950e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f003 0307 	and.w	r3, r3, #7
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00c      	beq.n	8009534 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3307      	adds	r3, #7
 800951e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f023 0307 	bic.w	r3, r3, #7
 8009526:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	4a1c      	ldr	r2, [pc, #112]	@ (80095a0 <prvHeapInit+0xa0>)
 8009530:	4413      	add	r3, r2
 8009532:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	4a1b      	ldr	r2, [pc, #108]	@ (80095a4 <prvHeapInit+0xa4>)
 8009538:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800953a:	4b1a      	ldr	r3, [pc, #104]	@ (80095a4 <prvHeapInit+0xa4>)
 800953c:	2200      	movs	r2, #0
 800953e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	4413      	add	r3, r2
 8009546:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8009548:	2208      	movs	r2, #8
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	1a9b      	subs	r3, r3, r2
 800954e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f023 0307 	bic.w	r3, r3, #7
 8009556:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	4a13      	ldr	r2, [pc, #76]	@ (80095a8 <prvHeapInit+0xa8>)
 800955c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800955e:	4b12      	ldr	r3, [pc, #72]	@ (80095a8 <prvHeapInit+0xa8>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2200      	movs	r2, #0
 8009564:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8009566:	4b10      	ldr	r3, [pc, #64]	@ (80095a8 <prvHeapInit+0xa8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2200      	movs	r2, #0
 800956c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	1ad2      	subs	r2, r2, r3
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800957c:	4b0a      	ldr	r3, [pc, #40]	@ (80095a8 <prvHeapInit+0xa8>)
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	4a08      	ldr	r2, [pc, #32]	@ (80095ac <prvHeapInit+0xac>)
 800958a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	4a07      	ldr	r2, [pc, #28]	@ (80095b0 <prvHeapInit+0xb0>)
 8009592:	6013      	str	r3, [r2, #0]
}
 8009594:	bf00      	nop
 8009596:	3714      	adds	r7, #20
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr
 80095a0:	20000c88 	.word	0x20000c88
 80095a4:	20004888 	.word	0x20004888
 80095a8:	20004890 	.word	0x20004890
 80095ac:	20004898 	.word	0x20004898
 80095b0:	20004894 	.word	0x20004894

080095b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80095b4:	b480      	push	{r7}
 80095b6:	b087      	sub	sp, #28
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80095bc:	4b36      	ldr	r3, [pc, #216]	@ (8009698 <prvInsertBlockIntoFreeList+0xe4>)
 80095be:	617b      	str	r3, [r7, #20]
 80095c0:	e002      	b.n	80095c8 <prvInsertBlockIntoFreeList+0x14>
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	617b      	str	r3, [r7, #20]
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d8f7      	bhi.n	80095c2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	4a30      	ldr	r2, [pc, #192]	@ (8009698 <prvInsertBlockIntoFreeList+0xe4>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d018      	beq.n	800960c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	4a2f      	ldr	r2, [pc, #188]	@ (800969c <prvInsertBlockIntoFreeList+0xe8>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d305      	bcc.n	80095ee <prvInsertBlockIntoFreeList+0x3a>
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	4a2e      	ldr	r2, [pc, #184]	@ (80096a0 <prvInsertBlockIntoFreeList+0xec>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d801      	bhi.n	80095ee <prvInsertBlockIntoFreeList+0x3a>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e000      	b.n	80095f0 <prvInsertBlockIntoFreeList+0x3c>
 80095ee:	2300      	movs	r3, #0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10b      	bne.n	800960c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 80095f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f8:	f383 8811 	msr	BASEPRI, r3
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	60fb      	str	r3, [r7, #12]
}
 8009606:	bf00      	nop
 8009608:	bf00      	nop
 800960a:	e7fd      	b.n	8009608 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	693a      	ldr	r2, [r7, #16]
 8009616:	4413      	add	r3, r2
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	429a      	cmp	r2, r3
 800961c:	d108      	bne.n	8009630 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	441a      	add	r2, r3
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	441a      	add	r2, r3
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d118      	bne.n	8009676 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	4b16      	ldr	r3, [pc, #88]	@ (80096a4 <prvInsertBlockIntoFreeList+0xf0>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	429a      	cmp	r2, r3
 800964e:	d00d      	beq.n	800966c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685a      	ldr	r2, [r3, #4]
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	441a      	add	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	601a      	str	r2, [r3, #0]
 800966a:	e008      	b.n	800967e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800966c:	4b0d      	ldr	r3, [pc, #52]	@ (80096a4 <prvInsertBlockIntoFreeList+0xf0>)
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	e003      	b.n	800967e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	429a      	cmp	r2, r3
 8009684:	d002      	beq.n	800968c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800968c:	bf00      	nop
 800968e:	371c      	adds	r7, #28
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr
 8009698:	20004888 	.word	0x20004888
 800969c:	20000c88 	.word	0x20000c88
 80096a0:	20004887 	.word	0x20004887
 80096a4:	20004890 	.word	0x20004890

080096a8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80096ae:	4b26      	ldr	r3, [pc, #152]	@ (8009748 <_DoInit+0xa0>)
 80096b0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80096b2:	22a8      	movs	r2, #168	@ 0xa8
 80096b4:	2100      	movs	r1, #0
 80096b6:	6838      	ldr	r0, [r7, #0]
 80096b8:	f002 fe4e 	bl	800c358 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	2203      	movs	r2, #3
 80096c0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	2203      	movs	r2, #3
 80096c6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	4a20      	ldr	r2, [pc, #128]	@ (800974c <_DoInit+0xa4>)
 80096cc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	4a1f      	ldr	r2, [pc, #124]	@ (8009750 <_DoInit+0xa8>)
 80096d2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80096da:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	2200      	movs	r2, #0
 80096e0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	2200      	movs	r2, #0
 80096e6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	2200      	movs	r2, #0
 80096ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	4a16      	ldr	r2, [pc, #88]	@ (800974c <_DoInit+0xa4>)
 80096f2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	4a17      	ldr	r2, [pc, #92]	@ (8009754 <_DoInit+0xac>)
 80096f8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	2210      	movs	r2, #16
 80096fe:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	2200      	movs	r2, #0
 8009704:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	2200      	movs	r2, #0
 800970a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	2200      	movs	r2, #0
 8009710:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8009712:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8009716:	2300      	movs	r3, #0
 8009718:	607b      	str	r3, [r7, #4]
 800971a:	e00c      	b.n	8009736 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f1c3 030f 	rsb	r3, r3, #15
 8009722:	4a0d      	ldr	r2, [pc, #52]	@ (8009758 <_DoInit+0xb0>)
 8009724:	5cd1      	ldrb	r1, [r2, r3]
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4413      	add	r3, r2
 800972c:	460a      	mov	r2, r1
 800972e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	3301      	adds	r3, #1
 8009734:	607b      	str	r3, [r7, #4]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2b0f      	cmp	r3, #15
 800973a:	d9ef      	bls.n	800971c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800973c:	f3bf 8f5f 	dmb	sy
}
 8009740:	bf00      	nop
 8009742:	3708      	adds	r7, #8
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}
 8009748:	200048a4 	.word	0x200048a4
 800974c:	0800d354 	.word	0x0800d354
 8009750:	2000494c 	.word	0x2000494c
 8009754:	20004d4c 	.word	0x20004d4c
 8009758:	0800d428 	.word	0x0800d428

0800975c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800975c:	b580      	push	{r7, lr}
 800975e:	b08a      	sub	sp, #40	@ 0x28
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8009768:	2300      	movs	r3, #0
 800976a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8009778:	69ba      	ldr	r2, [r7, #24]
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	429a      	cmp	r2, r3
 800977e:	d905      	bls.n	800978c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8009780:	69ba      	ldr	r2, [r7, #24]
 8009782:	69fb      	ldr	r3, [r7, #28]
 8009784:	1ad3      	subs	r3, r2, r3
 8009786:	3b01      	subs	r3, #1
 8009788:	627b      	str	r3, [r7, #36]	@ 0x24
 800978a:	e007      	b.n	800979c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	689a      	ldr	r2, [r3, #8]
 8009790:	69b9      	ldr	r1, [r7, #24]
 8009792:	69fb      	ldr	r3, [r7, #28]
 8009794:	1acb      	subs	r3, r1, r3
 8009796:	4413      	add	r3, r2
 8009798:	3b01      	subs	r3, #1
 800979a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	689a      	ldr	r2, [r3, #8]
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	1ad3      	subs	r3, r2, r3
 80097a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097a6:	4293      	cmp	r3, r2
 80097a8:	bf28      	it	cs
 80097aa:	4613      	movcs	r3, r2
 80097ac:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80097ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4293      	cmp	r3, r2
 80097b4:	bf28      	it	cs
 80097b6:	4613      	movcs	r3, r2
 80097b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	685a      	ldr	r2, [r3, #4]
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	4413      	add	r3, r2
 80097c2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80097c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	6978      	ldr	r0, [r7, #20]
 80097ca:	f002 fe51 	bl	800c470 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80097ce:	6a3a      	ldr	r2, [r7, #32]
 80097d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d2:	4413      	add	r3, r2
 80097d4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80097d6:	68ba      	ldr	r2, [r7, #8]
 80097d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097da:	4413      	add	r3, r2
 80097dc:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e2:	1ad3      	subs	r3, r2, r3
 80097e4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80097e6:	69fa      	ldr	r2, [r7, #28]
 80097e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ea:	4413      	add	r3, r2
 80097ec:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	69fa      	ldr	r2, [r7, #28]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d101      	bne.n	80097fc <_WriteBlocking+0xa0>
      WrOff = 0u;
 80097f8:	2300      	movs	r3, #0
 80097fa:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80097fc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	69fa      	ldr	r2, [r7, #28]
 8009804:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1b2      	bne.n	8009772 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800980c:	6a3b      	ldr	r3, [r7, #32]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3728      	adds	r7, #40	@ 0x28
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8009816:	b580      	push	{r7, lr}
 8009818:	b088      	sub	sp, #32
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	60b9      	str	r1, [r7, #8]
 8009820:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	689a      	ldr	r2, [r3, #8]
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	1ad3      	subs	r3, r2, r3
 8009830:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8009832:	69ba      	ldr	r2, [r7, #24]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	429a      	cmp	r2, r3
 8009838:	d911      	bls.n	800985e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	4413      	add	r3, r2
 8009842:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	68b9      	ldr	r1, [r7, #8]
 8009848:	6938      	ldr	r0, [r7, #16]
 800984a:	f002 fe11 	bl	800c470 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800984e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8009852:	69fa      	ldr	r2, [r7, #28]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	441a      	add	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800985c:	e01f      	b.n	800989e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	685a      	ldr	r2, [r3, #4]
 8009866:	69fb      	ldr	r3, [r7, #28]
 8009868:	4413      	add	r3, r2
 800986a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800986c:	697a      	ldr	r2, [r7, #20]
 800986e:	68b9      	ldr	r1, [r7, #8]
 8009870:	6938      	ldr	r0, [r7, #16]
 8009872:	f002 fdfd 	bl	800c470 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	69bb      	ldr	r3, [r7, #24]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009884:	68ba      	ldr	r2, [r7, #8]
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	4413      	add	r3, r2
 800988a:	697a      	ldr	r2, [r7, #20]
 800988c:	4619      	mov	r1, r3
 800988e:	6938      	ldr	r0, [r7, #16]
 8009890:	f002 fdee 	bl	800c470 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009894:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	697a      	ldr	r2, [r7, #20]
 800989c:	60da      	str	r2, [r3, #12]
}
 800989e:	bf00      	nop
 80098a0:	3720      	adds	r7, #32
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80098a6:	b480      	push	{r7}
 80098a8:	b087      	sub	sp, #28
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80098ba:	693a      	ldr	r2, [r7, #16]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d808      	bhi.n	80098d4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	1ad2      	subs	r2, r2, r3
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	4413      	add	r3, r2
 80098ce:	3b01      	subs	r3, #1
 80098d0:	617b      	str	r3, [r7, #20]
 80098d2:	e004      	b.n	80098de <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80098d4:	693a      	ldr	r2, [r7, #16]
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	1ad3      	subs	r3, r2, r3
 80098da:	3b01      	subs	r3, #1
 80098dc:	617b      	str	r3, [r7, #20]
  }
  return r;
 80098de:	697b      	ldr	r3, [r7, #20]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	371c      	adds	r7, #28
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08c      	sub	sp, #48	@ 0x30
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80098f8:	4b3e      	ldr	r3, [pc, #248]	@ (80099f4 <SEGGER_RTT_ReadNoLock+0x108>)
 80098fa:	623b      	str	r3, [r7, #32]
 80098fc:	6a3b      	ldr	r3, [r7, #32]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b53      	cmp	r3, #83	@ 0x53
 8009904:	d001      	beq.n	800990a <SEGGER_RTT_ReadNoLock+0x1e>
 8009906:	f7ff fecf 	bl	80096a8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	4613      	mov	r3, r2
 800990e:	005b      	lsls	r3, r3, #1
 8009910:	4413      	add	r3, r2
 8009912:	00db      	lsls	r3, r3, #3
 8009914:	3360      	adds	r3, #96	@ 0x60
 8009916:	4a37      	ldr	r2, [pc, #220]	@ (80099f4 <SEGGER_RTT_ReadNoLock+0x108>)
 8009918:	4413      	add	r3, r2
 800991a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800992c:	2300      	movs	r3, #0
 800992e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009930:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	429a      	cmp	r2, r3
 8009936:	d92b      	bls.n	8009990 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	689a      	ldr	r2, [r3, #8]
 800993c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	4293      	cmp	r3, r2
 8009948:	bf28      	it	cs
 800994a:	4613      	movcs	r3, r2
 800994c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009954:	4413      	add	r3, r2
 8009956:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	6939      	ldr	r1, [r7, #16]
 800995c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800995e:	f002 fd87 	bl	800c470 <memcpy>
    NumBytesRead += NumBytesRem;
 8009962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	4413      	add	r3, r2
 8009968:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800996a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	4413      	add	r3, r2
 8009970:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	1ad3      	subs	r3, r2, r3
 8009978:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800997a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	4413      	add	r3, r2
 8009980:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009988:	429a      	cmp	r2, r3
 800998a:	d101      	bne.n	8009990 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800998c:	2300      	movs	r3, #0
 800998e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009990:	69ba      	ldr	r2, [r7, #24]
 8009992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009994:	1ad3      	subs	r3, r2, r3
 8009996:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009998:	697a      	ldr	r2, [r7, #20]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4293      	cmp	r3, r2
 800999e:	bf28      	it	cs
 80099a0:	4613      	movcs	r3, r2
 80099a2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d019      	beq.n	80099de <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	685a      	ldr	r2, [r3, #4]
 80099ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b0:	4413      	add	r3, r2
 80099b2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	6939      	ldr	r1, [r7, #16]
 80099b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80099ba:	f002 fd59 	bl	800c470 <memcpy>
    NumBytesRead += NumBytesRem;
 80099be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	4413      	add	r3, r2
 80099c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80099c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	4413      	add	r3, r2
 80099cc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80099d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	4413      	add	r3, r2
 80099dc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80099de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099e8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80099ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3730      	adds	r7, #48	@ 0x30
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	200048a4 	.word	0x200048a4

080099f8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b088      	sub	sp, #32
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	4613      	mov	r3, r2
 8009a0e:	005b      	lsls	r3, r3, #1
 8009a10:	4413      	add	r3, r2
 8009a12:	00db      	lsls	r3, r3, #3
 8009a14:	4a1f      	ldr	r2, [pc, #124]	@ (8009a94 <SEGGER_RTT_WriteNoLock+0x9c>)
 8009a16:	4413      	add	r3, r2
 8009a18:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	d029      	beq.n	8009a76 <SEGGER_RTT_WriteNoLock+0x7e>
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d82e      	bhi.n	8009a84 <SEGGER_RTT_WriteNoLock+0x8c>
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d002      	beq.n	8009a30 <SEGGER_RTT_WriteNoLock+0x38>
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d013      	beq.n	8009a56 <SEGGER_RTT_WriteNoLock+0x5e>
 8009a2e:	e029      	b.n	8009a84 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009a30:	6978      	ldr	r0, [r7, #20]
 8009a32:	f7ff ff38 	bl	80098a6 <_GetAvailWriteSpace>
 8009a36:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d202      	bcs.n	8009a46 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8009a40:	2300      	movs	r3, #0
 8009a42:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8009a44:	e021      	b.n	8009a8a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	69b9      	ldr	r1, [r7, #24]
 8009a4e:	6978      	ldr	r0, [r7, #20]
 8009a50:	f7ff fee1 	bl	8009816 <_WriteNoCheck>
    break;
 8009a54:	e019      	b.n	8009a8a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009a56:	6978      	ldr	r0, [r7, #20]
 8009a58:	f7ff ff25 	bl	80098a6 <_GetAvailWriteSpace>
 8009a5c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	4293      	cmp	r3, r2
 8009a64:	bf28      	it	cs
 8009a66:	4613      	movcs	r3, r2
 8009a68:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8009a6a:	69fa      	ldr	r2, [r7, #28]
 8009a6c:	69b9      	ldr	r1, [r7, #24]
 8009a6e:	6978      	ldr	r0, [r7, #20]
 8009a70:	f7ff fed1 	bl	8009816 <_WriteNoCheck>
    break;
 8009a74:	e009      	b.n	8009a8a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	69b9      	ldr	r1, [r7, #24]
 8009a7a:	6978      	ldr	r0, [r7, #20]
 8009a7c:	f7ff fe6e 	bl	800975c <_WriteBlocking>
 8009a80:	61f8      	str	r0, [r7, #28]
    break;
 8009a82:	e002      	b.n	8009a8a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8009a84:	2300      	movs	r3, #0
 8009a86:	61fb      	str	r3, [r7, #28]
    break;
 8009a88:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009a8a:	69fb      	ldr	r3, [r7, #28]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3720      	adds	r7, #32
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	200048a4 	.word	0x200048a4

08009a98 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b088      	sub	sp, #32
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae0 <SEGGER_RTT_Write+0x48>)
 8009aa6:	61fb      	str	r3, [r7, #28]
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	2b53      	cmp	r3, #83	@ 0x53
 8009ab0:	d001      	beq.n	8009ab6 <SEGGER_RTT_Write+0x1e>
 8009ab2:	f7ff fdf9 	bl	80096a8 <_DoInit>
  SEGGER_RTT_LOCK();
 8009ab6:	f3ef 8311 	mrs	r3, BASEPRI
 8009aba:	f04f 0120 	mov.w	r1, #32
 8009abe:	f381 8811 	msr	BASEPRI, r1
 8009ac2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	68b9      	ldr	r1, [r7, #8]
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	f7ff ff95 	bl	80099f8 <SEGGER_RTT_WriteNoLock>
 8009ace:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8009ad6:	697b      	ldr	r3, [r7, #20]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3720      	adds	r7, #32
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	200048a4 	.word	0x200048a4

08009ae4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b088      	sub	sp, #32
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
 8009af0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009af2:	4b3d      	ldr	r3, [pc, #244]	@ (8009be8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009af4:	61bb      	str	r3, [r7, #24]
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	b2db      	uxtb	r3, r3
 8009afc:	2b53      	cmp	r3, #83	@ 0x53
 8009afe:	d001      	beq.n	8009b04 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009b00:	f7ff fdd2 	bl	80096a8 <_DoInit>
  SEGGER_RTT_LOCK();
 8009b04:	f3ef 8311 	mrs	r3, BASEPRI
 8009b08:	f04f 0120 	mov.w	r1, #32
 8009b0c:	f381 8811 	msr	BASEPRI, r1
 8009b10:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009b12:	4b35      	ldr	r3, [pc, #212]	@ (8009be8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009b14:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8009b16:	2300      	movs	r3, #0
 8009b18:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8009b1a:	6939      	ldr	r1, [r7, #16]
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	1c5a      	adds	r2, r3, #1
 8009b20:	4613      	mov	r3, r2
 8009b22:	005b      	lsls	r3, r3, #1
 8009b24:	4413      	add	r3, r2
 8009b26:	00db      	lsls	r3, r3, #3
 8009b28:	440b      	add	r3, r1
 8009b2a:	3304      	adds	r3, #4
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d008      	beq.n	8009b44 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	3301      	adds	r3, #1
 8009b36:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	69fa      	ldr	r2, [r7, #28]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	dbeb      	blt.n	8009b1a <SEGGER_RTT_AllocUpBuffer+0x36>
 8009b42:	e000      	b.n	8009b46 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009b44:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	69fa      	ldr	r2, [r7, #28]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	da3f      	bge.n	8009bd0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009b50:	6939      	ldr	r1, [r7, #16]
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	1c5a      	adds	r2, r3, #1
 8009b56:	4613      	mov	r3, r2
 8009b58:	005b      	lsls	r3, r3, #1
 8009b5a:	4413      	add	r3, r2
 8009b5c:	00db      	lsls	r3, r3, #3
 8009b5e:	440b      	add	r3, r1
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009b64:	6939      	ldr	r1, [r7, #16]
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	1c5a      	adds	r2, r3, #1
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	005b      	lsls	r3, r3, #1
 8009b6e:	4413      	add	r3, r2
 8009b70:	00db      	lsls	r3, r3, #3
 8009b72:	440b      	add	r3, r1
 8009b74:	3304      	adds	r3, #4
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8009b7a:	6939      	ldr	r1, [r7, #16]
 8009b7c:	69fa      	ldr	r2, [r7, #28]
 8009b7e:	4613      	mov	r3, r2
 8009b80:	005b      	lsls	r3, r3, #1
 8009b82:	4413      	add	r3, r2
 8009b84:	00db      	lsls	r3, r3, #3
 8009b86:	440b      	add	r3, r1
 8009b88:	3320      	adds	r3, #32
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009b8e:	6939      	ldr	r1, [r7, #16]
 8009b90:	69fa      	ldr	r2, [r7, #28]
 8009b92:	4613      	mov	r3, r2
 8009b94:	005b      	lsls	r3, r3, #1
 8009b96:	4413      	add	r3, r2
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	440b      	add	r3, r1
 8009b9c:	3328      	adds	r3, #40	@ 0x28
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009ba2:	6939      	ldr	r1, [r7, #16]
 8009ba4:	69fa      	ldr	r2, [r7, #28]
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	005b      	lsls	r3, r3, #1
 8009baa:	4413      	add	r3, r2
 8009bac:	00db      	lsls	r3, r3, #3
 8009bae:	440b      	add	r3, r1
 8009bb0:	3324      	adds	r3, #36	@ 0x24
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009bb6:	6939      	ldr	r1, [r7, #16]
 8009bb8:	69fa      	ldr	r2, [r7, #28]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	005b      	lsls	r3, r3, #1
 8009bbe:	4413      	add	r3, r2
 8009bc0:	00db      	lsls	r3, r3, #3
 8009bc2:	440b      	add	r3, r1
 8009bc4:	332c      	adds	r3, #44	@ 0x2c
 8009bc6:	683a      	ldr	r2, [r7, #0]
 8009bc8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009bca:	f3bf 8f5f 	dmb	sy
 8009bce:	e002      	b.n	8009bd6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8009bd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009bd4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8009bdc:	69fb      	ldr	r3, [r7, #28]
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3720      	adds	r7, #32
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	200048a4 	.word	0x200048a4

08009bec <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b08a      	sub	sp, #40	@ 0x28
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	607a      	str	r2, [r7, #4]
 8009bf8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8009bfa:	4b21      	ldr	r3, [pc, #132]	@ (8009c80 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8009bfc:	623b      	str	r3, [r7, #32]
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	2b53      	cmp	r3, #83	@ 0x53
 8009c06:	d001      	beq.n	8009c0c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8009c08:	f7ff fd4e 	bl	80096a8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8009c80 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8009c0e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2b02      	cmp	r3, #2
 8009c14:	d82c      	bhi.n	8009c70 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8009c16:	f3ef 8311 	mrs	r3, BASEPRI
 8009c1a:	f04f 0120 	mov.w	r1, #32
 8009c1e:	f381 8811 	msr	BASEPRI, r1
 8009c22:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	4613      	mov	r3, r2
 8009c28:	005b      	lsls	r3, r3, #1
 8009c2a:	4413      	add	r3, r2
 8009c2c:	00db      	lsls	r3, r3, #3
 8009c2e:	3360      	adds	r3, #96	@ 0x60
 8009c30:	69fa      	ldr	r2, [r7, #28]
 8009c32:	4413      	add	r3, r2
 8009c34:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d00e      	beq.n	8009c5a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	68ba      	ldr	r2, [r7, #8]
 8009c40:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2200      	movs	r2, #0
 8009c52:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	2200      	movs	r2, #0
 8009c58:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c5e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009c60:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c6e:	e002      	b.n	8009c76 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8009c70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c74:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8009c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3728      	adds	r7, #40	@ 0x28
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}
 8009c80:	200048a4 	.word	0x200048a4

08009c84 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	1c5a      	adds	r2, r3, #1
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d80e      	bhi.n	8009cc0 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	4413      	add	r3, r2
 8009caa:	78fa      	ldrb	r2, [r7, #3]
 8009cac:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	1c5a      	adds	r2, r3, #1
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	68db      	ldr	r3, [r3, #12]
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	689a      	ldr	r2, [r3, #8]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d115      	bne.n	8009cf8 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6918      	ldr	r0, [r3, #16]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6819      	ldr	r1, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	461a      	mov	r2, r3
 8009cda:	f7ff fedd 	bl	8009a98 <SEGGER_RTT_Write>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	d004      	beq.n	8009cf2 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009cee:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8009cf0:	e002      	b.n	8009cf8 <_StoreChar+0x74>
      p->Cnt = 0u;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	609a      	str	r2, [r3, #8]
}
 8009cf8:	bf00      	nop
 8009cfa:	3710      	adds	r7, #16
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b08a      	sub	sp, #40	@ 0x28
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	60b9      	str	r1, [r7, #8]
 8009d0a:	607a      	str	r2, [r7, #4]
 8009d0c:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8009d12:	2301      	movs	r3, #1
 8009d14:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8009d16:	2301      	movs	r3, #1
 8009d18:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8009d1a:	e007      	b.n	8009d2c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8009d1c:	6a3a      	ldr	r2, [r7, #32]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d24:	623b      	str	r3, [r7, #32]
    Width++;
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8009d2c:	6a3a      	ldr	r2, [r7, #32]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d2f3      	bcs.n	8009d1c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8009d34:	683a      	ldr	r2, [r7, #0]
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d901      	bls.n	8009d40 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8009d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d125      	bne.n	8009d96 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8009d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d022      	beq.n	8009d96 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8009d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d52:	f003 0302 	and.w	r3, r3, #2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d005      	beq.n	8009d66 <_PrintUnsigned+0x66>
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d102      	bne.n	8009d66 <_PrintUnsigned+0x66>
        c = '0';
 8009d60:	2330      	movs	r3, #48	@ 0x30
 8009d62:	76fb      	strb	r3, [r7, #27]
 8009d64:	e001      	b.n	8009d6a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8009d66:	2320      	movs	r3, #32
 8009d68:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009d6a:	e00b      	b.n	8009d84 <_PrintUnsigned+0x84>
        FieldWidth--;
 8009d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6e:	3b01      	subs	r3, #1
 8009d70:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8009d72:	7efb      	ldrb	r3, [r7, #27]
 8009d74:	4619      	mov	r1, r3
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f7ff ff84 	bl	8009c84 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	db07      	blt.n	8009d94 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d005      	beq.n	8009d96 <_PrintUnsigned+0x96>
 8009d8a:	69fa      	ldr	r2, [r7, #28]
 8009d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d3ec      	bcc.n	8009d6c <_PrintUnsigned+0x6c>
 8009d92:	e000      	b.n	8009d96 <_PrintUnsigned+0x96>
          break;
 8009d94:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	db55      	blt.n	8009e4a <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	d903      	bls.n	8009dac <_PrintUnsigned+0xac>
        NumDigits--;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	3b01      	subs	r3, #1
 8009da8:	603b      	str	r3, [r7, #0]
 8009daa:	e009      	b.n	8009dc0 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8009dac:	68ba      	ldr	r2, [r7, #8]
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009db4:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8009db6:	697a      	ldr	r2, [r7, #20]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d200      	bcs.n	8009dc0 <_PrintUnsigned+0xc0>
          break;
 8009dbe:	e005      	b.n	8009dcc <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8009dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	fb02 f303 	mul.w	r3, r2, r3
 8009dc8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8009dca:	e7e8      	b.n	8009d9e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dd4:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dda:	fb02 f303 	mul.w	r3, r2, r3
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8009de4:	4a1b      	ldr	r2, [pc, #108]	@ (8009e54 <_PrintUnsigned+0x154>)
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	4413      	add	r3, r2
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	4619      	mov	r1, r3
 8009dee:	68f8      	ldr	r0, [r7, #12]
 8009df0:	f7ff ff48 	bl	8009c84 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	db08      	blt.n	8009e0e <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8009dfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e04:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8009e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1df      	bne.n	8009dcc <_PrintUnsigned+0xcc>
 8009e0c:	e000      	b.n	8009e10 <_PrintUnsigned+0x110>
        break;
 8009e0e:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8009e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e12:	f003 0301 	and.w	r3, r3, #1
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d017      	beq.n	8009e4a <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8009e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d014      	beq.n	8009e4a <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009e20:	e00a      	b.n	8009e38 <_PrintUnsigned+0x138>
          FieldWidth--;
 8009e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e24:	3b01      	subs	r3, #1
 8009e26:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8009e28:	2120      	movs	r1, #32
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	f7ff ff2a 	bl	8009c84 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	db07      	blt.n	8009e48 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d005      	beq.n	8009e4a <_PrintUnsigned+0x14a>
 8009e3e:	69fa      	ldr	r2, [r7, #28]
 8009e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d3ed      	bcc.n	8009e22 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8009e46:	e000      	b.n	8009e4a <_PrintUnsigned+0x14a>
            break;
 8009e48:	bf00      	nop
}
 8009e4a:	bf00      	nop
 8009e4c:	3728      	adds	r7, #40	@ 0x28
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	0800d43c 	.word	0x0800d43c

08009e58 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b088      	sub	sp, #32
 8009e5c:	af02      	add	r7, sp, #8
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	607a      	str	r2, [r7, #4]
 8009e64:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	bfb8      	it	lt
 8009e6c:	425b      	neglt	r3, r3
 8009e6e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8009e70:	2301      	movs	r3, #1
 8009e72:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009e74:	e007      	b.n	8009e86 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	fb92 f3f3 	sdiv	r3, r2, r3
 8009e7e:	613b      	str	r3, [r7, #16]
    Width++;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	3301      	adds	r3, #1
 8009e84:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	693a      	ldr	r2, [r7, #16]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	daf3      	bge.n	8009e76 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8009e8e:	683a      	ldr	r2, [r7, #0]
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d901      	bls.n	8009e9a <_PrintInt+0x42>
    Width = NumDigits;
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8009e9a:	6a3b      	ldr	r3, [r7, #32]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00a      	beq.n	8009eb6 <_PrintInt+0x5e>
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	db04      	blt.n	8009eb0 <_PrintInt+0x58>
 8009ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea8:	f003 0304 	and.w	r3, r3, #4
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d002      	beq.n	8009eb6 <_PrintInt+0x5e>
    FieldWidth--;
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	3b01      	subs	r3, #1
 8009eb4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8009eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb8:	f003 0302 	and.w	r3, r3, #2
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d002      	beq.n	8009ec6 <_PrintInt+0x6e>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d01c      	beq.n	8009f00 <_PrintInt+0xa8>
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	f003 0301 	and.w	r3, r3, #1
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d117      	bne.n	8009f00 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8009ed0:	6a3b      	ldr	r3, [r7, #32]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d014      	beq.n	8009f00 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009ed6:	e00a      	b.n	8009eee <_PrintInt+0x96>
        FieldWidth--;
 8009ed8:	6a3b      	ldr	r3, [r7, #32]
 8009eda:	3b01      	subs	r3, #1
 8009edc:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8009ede:	2120      	movs	r1, #32
 8009ee0:	68f8      	ldr	r0, [r7, #12]
 8009ee2:	f7ff fecf 	bl	8009c84 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	db07      	blt.n	8009efe <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009eee:	6a3b      	ldr	r3, [r7, #32]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d005      	beq.n	8009f00 <_PrintInt+0xa8>
 8009ef4:	697a      	ldr	r2, [r7, #20]
 8009ef6:	6a3b      	ldr	r3, [r7, #32]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d3ed      	bcc.n	8009ed8 <_PrintInt+0x80>
 8009efc:	e000      	b.n	8009f00 <_PrintInt+0xa8>
          break;
 8009efe:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	db4a      	blt.n	8009f9e <_PrintInt+0x146>
    if (v < 0) {
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	da07      	bge.n	8009f1e <_PrintInt+0xc6>
      v = -v;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	425b      	negs	r3, r3
 8009f12:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8009f14:	212d      	movs	r1, #45	@ 0x2d
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f7ff feb4 	bl	8009c84 <_StoreChar>
 8009f1c:	e008      	b.n	8009f30 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8009f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f20:	f003 0304 	and.w	r3, r3, #4
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d003      	beq.n	8009f30 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8009f28:	212b      	movs	r1, #43	@ 0x2b
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f7ff feaa 	bl	8009c84 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	db32      	blt.n	8009f9e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8009f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3a:	f003 0302 	and.w	r3, r3, #2
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d01f      	beq.n	8009f82 <_PrintInt+0x12a>
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	f003 0301 	and.w	r3, r3, #1
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d11a      	bne.n	8009f82 <_PrintInt+0x12a>
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d117      	bne.n	8009f82 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8009f52:	6a3b      	ldr	r3, [r7, #32]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d014      	beq.n	8009f82 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009f58:	e00a      	b.n	8009f70 <_PrintInt+0x118>
            FieldWidth--;
 8009f5a:	6a3b      	ldr	r3, [r7, #32]
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8009f60:	2130      	movs	r1, #48	@ 0x30
 8009f62:	68f8      	ldr	r0, [r7, #12]
 8009f64:	f7ff fe8e 	bl	8009c84 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	db07      	blt.n	8009f80 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009f70:	6a3b      	ldr	r3, [r7, #32]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d005      	beq.n	8009f82 <_PrintInt+0x12a>
 8009f76:	697a      	ldr	r2, [r7, #20]
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d3ed      	bcc.n	8009f5a <_PrintInt+0x102>
 8009f7e:	e000      	b.n	8009f82 <_PrintInt+0x12a>
              break;
 8009f80:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	db09      	blt.n	8009f9e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8009f8a:	68b9      	ldr	r1, [r7, #8]
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	9301      	str	r3, [sp, #4]
 8009f90:	6a3b      	ldr	r3, [r7, #32]
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f7ff feb1 	bl	8009d00 <_PrintUnsigned>
      }
    }
  }
}
 8009f9e:	bf00      	nop
 8009fa0:	3718      	adds	r7, #24
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}
	...

08009fa8 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b0a4      	sub	sp, #144	@ 0x90
 8009fac:	af02      	add	r7, sp, #8
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8009fb4:	f107 0314 	add.w	r3, r7, #20
 8009fb8:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8009fba:	2340      	movs	r3, #64	@ 0x40
 8009fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8009fd8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 81d9 	beq.w	800a394 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8009fe2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009fe6:	2b25      	cmp	r3, #37	@ 0x25
 8009fe8:	f040 81c7 	bne.w	800a37a <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8009fec:	2300      	movs	r3, #0
 8009fee:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8009ffe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a002:	3b23      	subs	r3, #35	@ 0x23
 800a004:	2b0d      	cmp	r3, #13
 800a006:	d83f      	bhi.n	800a088 <SEGGER_RTT_vprintf+0xe0>
 800a008:	a201      	add	r2, pc, #4	@ (adr r2, 800a010 <SEGGER_RTT_vprintf+0x68>)
 800a00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00e:	bf00      	nop
 800a010:	0800a079 	.word	0x0800a079
 800a014:	0800a089 	.word	0x0800a089
 800a018:	0800a089 	.word	0x0800a089
 800a01c:	0800a089 	.word	0x0800a089
 800a020:	0800a089 	.word	0x0800a089
 800a024:	0800a089 	.word	0x0800a089
 800a028:	0800a089 	.word	0x0800a089
 800a02c:	0800a089 	.word	0x0800a089
 800a030:	0800a069 	.word	0x0800a069
 800a034:	0800a089 	.word	0x0800a089
 800a038:	0800a049 	.word	0x0800a049
 800a03c:	0800a089 	.word	0x0800a089
 800a040:	0800a089 	.word	0x0800a089
 800a044:	0800a059 	.word	0x0800a059
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800a048:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a04a:	f043 0301 	orr.w	r3, r3, #1
 800a04e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	3301      	adds	r3, #1
 800a054:	60bb      	str	r3, [r7, #8]
 800a056:	e01b      	b.n	800a090 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800a058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a05a:	f043 0302 	orr.w	r3, r3, #2
 800a05e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	3301      	adds	r3, #1
 800a064:	60bb      	str	r3, [r7, #8]
 800a066:	e013      	b.n	800a090 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800a068:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a06a:	f043 0304 	orr.w	r3, r3, #4
 800a06e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	3301      	adds	r3, #1
 800a074:	60bb      	str	r3, [r7, #8]
 800a076:	e00b      	b.n	800a090 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800a078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a07a:	f043 0308 	orr.w	r3, r3, #8
 800a07e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	3301      	adds	r3, #1
 800a084:	60bb      	str	r3, [r7, #8]
 800a086:	e003      	b.n	800a090 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 800a088:	2300      	movs	r3, #0
 800a08a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a08e:	bf00      	nop
        }
      } while (v);
 800a090:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a094:	2b00      	cmp	r3, #0
 800a096:	d1ae      	bne.n	8009ff6 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800a098:	2300      	movs	r3, #0
 800a09a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 800a0a4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a0a8:	2b2f      	cmp	r3, #47	@ 0x2f
 800a0aa:	d912      	bls.n	800a0d2 <SEGGER_RTT_vprintf+0x12a>
 800a0ac:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a0b0:	2b39      	cmp	r3, #57	@ 0x39
 800a0b2:	d80e      	bhi.n	800a0d2 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 800a0ba:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a0bc:	4613      	mov	r3, r2
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a0ca:	4413      	add	r3, r2
 800a0cc:	3b30      	subs	r3, #48	@ 0x30
 800a0ce:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 800a0d0:	e7e4      	b.n	800a09c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 800a0e4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a0e8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0ea:	d132      	bne.n	800a152 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0f8:	d10d      	bne.n	800a116 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 800a100:	2301      	movs	r3, #1
 800a102:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	1d19      	adds	r1, r3, #4
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	6011      	str	r1, [r2, #0]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a114:	e01d      	b.n	800a152 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 800a11e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a122:	2b2f      	cmp	r3, #47	@ 0x2f
 800a124:	d915      	bls.n	800a152 <SEGGER_RTT_vprintf+0x1aa>
 800a126:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a12a:	2b39      	cmp	r3, #57	@ 0x39
 800a12c:	d811      	bhi.n	800a152 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 800a12e:	2301      	movs	r3, #1
 800a130:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	3301      	adds	r3, #1
 800a138:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 800a13a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a13c:	4613      	mov	r3, r2
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	4413      	add	r3, r2
 800a142:	005b      	lsls	r3, r3, #1
 800a144:	461a      	mov	r2, r3
 800a146:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a14a:	4413      	add	r3, r2
 800a14c:	3b30      	subs	r3, #48	@ 0x30
 800a14e:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 800a150:	e7e1      	b.n	800a116 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 800a15a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a15e:	2b6c      	cmp	r3, #108	@ 0x6c
 800a160:	d003      	beq.n	800a16a <SEGGER_RTT_vprintf+0x1c2>
 800a162:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a166:	2b68      	cmp	r3, #104	@ 0x68
 800a168:	d107      	bne.n	800a17a <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	3301      	adds	r3, #1
 800a16e:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 800a178:	e7ef      	b.n	800a15a <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800a17a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a17e:	2b25      	cmp	r3, #37	@ 0x25
 800a180:	f000 80ef 	beq.w	800a362 <SEGGER_RTT_vprintf+0x3ba>
 800a184:	2b25      	cmp	r3, #37	@ 0x25
 800a186:	f2c0 80f3 	blt.w	800a370 <SEGGER_RTT_vprintf+0x3c8>
 800a18a:	2b78      	cmp	r3, #120	@ 0x78
 800a18c:	f300 80f0 	bgt.w	800a370 <SEGGER_RTT_vprintf+0x3c8>
 800a190:	2b58      	cmp	r3, #88	@ 0x58
 800a192:	f2c0 80ed 	blt.w	800a370 <SEGGER_RTT_vprintf+0x3c8>
 800a196:	3b58      	subs	r3, #88	@ 0x58
 800a198:	2b20      	cmp	r3, #32
 800a19a:	f200 80e9 	bhi.w	800a370 <SEGGER_RTT_vprintf+0x3c8>
 800a19e:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a4 <SEGGER_RTT_vprintf+0x1fc>)
 800a1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a4:	0800a2a7 	.word	0x0800a2a7
 800a1a8:	0800a371 	.word	0x0800a371
 800a1ac:	0800a371 	.word	0x0800a371
 800a1b0:	0800a371 	.word	0x0800a371
 800a1b4:	0800a371 	.word	0x0800a371
 800a1b8:	0800a371 	.word	0x0800a371
 800a1bc:	0800a371 	.word	0x0800a371
 800a1c0:	0800a371 	.word	0x0800a371
 800a1c4:	0800a371 	.word	0x0800a371
 800a1c8:	0800a371 	.word	0x0800a371
 800a1cc:	0800a371 	.word	0x0800a371
 800a1d0:	0800a229 	.word	0x0800a229
 800a1d4:	0800a253 	.word	0x0800a253
 800a1d8:	0800a371 	.word	0x0800a371
 800a1dc:	0800a371 	.word	0x0800a371
 800a1e0:	0800a371 	.word	0x0800a371
 800a1e4:	0800a371 	.word	0x0800a371
 800a1e8:	0800a371 	.word	0x0800a371
 800a1ec:	0800a371 	.word	0x0800a371
 800a1f0:	0800a371 	.word	0x0800a371
 800a1f4:	0800a371 	.word	0x0800a371
 800a1f8:	0800a371 	.word	0x0800a371
 800a1fc:	0800a371 	.word	0x0800a371
 800a200:	0800a371 	.word	0x0800a371
 800a204:	0800a339 	.word	0x0800a339
 800a208:	0800a371 	.word	0x0800a371
 800a20c:	0800a371 	.word	0x0800a371
 800a210:	0800a2d1 	.word	0x0800a2d1
 800a214:	0800a371 	.word	0x0800a371
 800a218:	0800a27d 	.word	0x0800a27d
 800a21c:	0800a371 	.word	0x0800a371
 800a220:	0800a371 	.word	0x0800a371
 800a224:	0800a2a7 	.word	0x0800a2a7
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	1d19      	adds	r1, r3, #4
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	6011      	str	r1, [r2, #0]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 800a238:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a23c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 800a240:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800a244:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a248:	4611      	mov	r1, r2
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7ff fd1a 	bl	8009c84 <_StoreChar>
        break;
 800a250:	e08f      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	1d19      	adds	r1, r3, #4
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	6011      	str	r1, [r2, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 800a262:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a266:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a268:	9301      	str	r3, [sp, #4]
 800a26a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a270:	220a      	movs	r2, #10
 800a272:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a276:	f7ff fdef 	bl	8009e58 <_PrintInt>
        break;
 800a27a:	e07a      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	1d19      	adds	r1, r3, #4
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	6011      	str	r1, [r2, #0]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 800a28c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a290:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a294:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a296:	9301      	str	r3, [sp, #4]
 800a298:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a29e:	220a      	movs	r2, #10
 800a2a0:	f7ff fd2e 	bl	8009d00 <_PrintUnsigned>
        break;
 800a2a4:	e065      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	1d19      	adds	r1, r3, #4
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6011      	str	r1, [r2, #0]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 800a2b6:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a2ba:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a2be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2c0:	9301      	str	r3, [sp, #4]
 800a2c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2c8:	2210      	movs	r2, #16
 800a2ca:	f7ff fd19 	bl	8009d00 <_PrintUnsigned>
        break;
 800a2ce:	e050      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	1d19      	adds	r1, r3, #4
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	6011      	str	r1, [r2, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 800a2de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d104      	bne.n	800a2ee <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 800a2e4:	4b37      	ldr	r3, [pc, #220]	@ (800a3c4 <SEGGER_RTT_vprintf+0x41c>)
 800a2e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 800a2ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2f0:	781b      	ldrb	r3, [r3, #0]
 800a2f2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 800a2f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 800a2fc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a300:	2b00      	cmp	r3, #0
 800a302:	d015      	beq.n	800a330 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 800a304:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d002      	beq.n	800a312 <SEGGER_RTT_vprintf+0x36a>
 800a30c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d010      	beq.n	800a334 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800a312:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800a316:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a31a:	4611      	mov	r1, r2
 800a31c:	4618      	mov	r0, r3
 800a31e:	f7ff fcb1 	bl	8009c84 <_StoreChar>
            Precision--;
 800a322:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a324:	3b01      	subs	r3, #1
 800a326:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 800a328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	dadf      	bge.n	800a2ee <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800a32e:	e020      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800a330:	bf00      	nop
 800a332:	e01e      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800a334:	bf00      	nop
        break;
 800a336:	e01c      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	1d19      	adds	r1, r3, #4
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	6011      	str	r1, [r2, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 800a348:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a34c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a350:	2300      	movs	r3, #0
 800a352:	9301      	str	r3, [sp, #4]
 800a354:	2308      	movs	r3, #8
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	2308      	movs	r3, #8
 800a35a:	2210      	movs	r2, #16
 800a35c:	f7ff fcd0 	bl	8009d00 <_PrintUnsigned>
        break;
 800a360:	e007      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800a362:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a366:	2125      	movs	r1, #37	@ 0x25
 800a368:	4618      	mov	r0, r3
 800a36a:	f7ff fc8b 	bl	8009c84 <_StoreChar>
        break;
 800a36e:	e000      	b.n	800a372 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800a370:	bf00      	nop
      }
      sFormat++;
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	3301      	adds	r3, #1
 800a376:	60bb      	str	r3, [r7, #8]
 800a378:	e007      	b.n	800a38a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 800a37a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800a37e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a382:	4611      	mov	r1, r2
 800a384:	4618      	mov	r0, r3
 800a386:	f7ff fc7d 	bl	8009c84 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 800a38a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f6bf ae1c 	bge.w	8009fca <SEGGER_RTT_vprintf+0x22>
 800a392:	e000      	b.n	800a396 <SEGGER_RTT_vprintf+0x3ee>
      break;
 800a394:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 800a396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a398:	2b00      	cmp	r3, #0
 800a39a:	dd0d      	ble.n	800a3b8 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 800a39c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d006      	beq.n	800a3b0 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 800a3a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a3a4:	f107 0314 	add.w	r3, r7, #20
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	68f8      	ldr	r0, [r7, #12]
 800a3ac:	f7ff fb74 	bl	8009a98 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 800a3b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a3b4:	4413      	add	r3, r2
 800a3b6:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 800a3b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3788      	adds	r7, #136	@ 0x88
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	0800d360 	.word	0x0800d360

0800a3c8 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 800a3c8:	b40e      	push	{r1, r2, r3}
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b085      	sub	sp, #20
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 800a3d2:	f107 0320 	add.w	r3, r7, #32
 800a3d6:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 800a3d8:	f107 0308 	add.w	r3, r7, #8
 800a3dc:	461a      	mov	r2, r3
 800a3de:	69f9      	ldr	r1, [r7, #28]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f7ff fde1 	bl	8009fa8 <SEGGER_RTT_vprintf>
 800a3e6:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3714      	adds	r7, #20
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3f4:	b003      	add	sp, #12
 800a3f6:	4770      	bx	lr

0800a3f8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800a3fc:	4803      	ldr	r0, [pc, #12]	@ (800a40c <_cbSendSystemDesc+0x14>)
 800a3fe:	f001 fb03 	bl	800ba08 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800a402:	4803      	ldr	r0, [pc, #12]	@ (800a410 <_cbSendSystemDesc+0x18>)
 800a404:	f001 fb00 	bl	800ba08 <SEGGER_SYSVIEW_SendSysDesc>
}
 800a408:	bf00      	nop
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	0800d368 	.word	0x0800d368
 800a410:	0800d394 	.word	0x0800d394

0800a414 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800a414:	b580      	push	{r7, lr}
 800a416:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800a418:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <SEGGER_SYSVIEW_Conf+0x20>)
 800a41a:	6818      	ldr	r0, [r3, #0]
 800a41c:	4b05      	ldr	r3, [pc, #20]	@ (800a434 <SEGGER_SYSVIEW_Conf+0x20>)
 800a41e:	6819      	ldr	r1, [r3, #0]
 800a420:	4b05      	ldr	r3, [pc, #20]	@ (800a438 <SEGGER_SYSVIEW_Conf+0x24>)
 800a422:	4a06      	ldr	r2, [pc, #24]	@ (800a43c <SEGGER_SYSVIEW_Conf+0x28>)
 800a424:	f000 ff76 	bl	800b314 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800a428:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800a42c:	f000 ffb6 	bl	800b39c <SEGGER_SYSVIEW_SetRAMBase>
}
 800a430:	bf00      	nop
 800a432:	bd80      	pop	{r7, pc}
 800a434:	20000018 	.word	0x20000018
 800a438:	0800a3f9 	.word	0x0800a3f9
 800a43c:	0800d44c 	.word	0x0800d44c

0800a440 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800a440:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a442:	b085      	sub	sp, #20
 800a444:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800a446:	2300      	movs	r3, #0
 800a448:	607b      	str	r3, [r7, #4]
 800a44a:	e033      	b.n	800a4b4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800a44c:	491e      	ldr	r1, [pc, #120]	@ (800a4c8 <_cbSendTaskList+0x88>)
 800a44e:	687a      	ldr	r2, [r7, #4]
 800a450:	4613      	mov	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4413      	add	r3, r2
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	440b      	add	r3, r1
 800a45a:	6818      	ldr	r0, [r3, #0]
 800a45c:	491a      	ldr	r1, [pc, #104]	@ (800a4c8 <_cbSendTaskList+0x88>)
 800a45e:	687a      	ldr	r2, [r7, #4]
 800a460:	4613      	mov	r3, r2
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	4413      	add	r3, r2
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	440b      	add	r3, r1
 800a46a:	3304      	adds	r3, #4
 800a46c:	6819      	ldr	r1, [r3, #0]
 800a46e:	4c16      	ldr	r4, [pc, #88]	@ (800a4c8 <_cbSendTaskList+0x88>)
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	4613      	mov	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	4423      	add	r3, r4
 800a47c:	3308      	adds	r3, #8
 800a47e:	681c      	ldr	r4, [r3, #0]
 800a480:	4d11      	ldr	r5, [pc, #68]	@ (800a4c8 <_cbSendTaskList+0x88>)
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	4613      	mov	r3, r2
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	4413      	add	r3, r2
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	442b      	add	r3, r5
 800a48e:	330c      	adds	r3, #12
 800a490:	681d      	ldr	r5, [r3, #0]
 800a492:	4e0d      	ldr	r6, [pc, #52]	@ (800a4c8 <_cbSendTaskList+0x88>)
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	4613      	mov	r3, r2
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	4413      	add	r3, r2
 800a49c:	009b      	lsls	r3, r3, #2
 800a49e:	4433      	add	r3, r6
 800a4a0:	3310      	adds	r3, #16
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	9300      	str	r3, [sp, #0]
 800a4a6:	462b      	mov	r3, r5
 800a4a8:	4622      	mov	r2, r4
 800a4aa:	f000 f8bd 	bl	800a628 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	607b      	str	r3, [r7, #4]
 800a4b4:	4b05      	ldr	r3, [pc, #20]	@ (800a4cc <_cbSendTaskList+0x8c>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d3c6      	bcc.n	800a44c <_cbSendTaskList+0xc>
  }
}
 800a4be:	bf00      	nop
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c8:	20004d5c 	.word	0x20004d5c
 800a4cc:	20004dfc 	.word	0x20004dfc

0800a4d0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800a4d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800a4d8:	f7fd f824 	bl	8007524 <xTaskGetTickCountFromISR>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2200      	movs	r2, #0
 800a4e0:	469a      	mov	sl, r3
 800a4e2:	4693      	mov	fp, r2
 800a4e4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800a4e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	f04f 0a00 	mov.w	sl, #0
 800a4f4:	f04f 0b00 	mov.w	fp, #0
 800a4f8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800a4fc:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800a500:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800a504:	4652      	mov	r2, sl
 800a506:	465b      	mov	r3, fp
 800a508:	1a14      	subs	r4, r2, r0
 800a50a:	eb63 0501 	sbc.w	r5, r3, r1
 800a50e:	f04f 0200 	mov.w	r2, #0
 800a512:	f04f 0300 	mov.w	r3, #0
 800a516:	00ab      	lsls	r3, r5, #2
 800a518:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800a51c:	00a2      	lsls	r2, r4, #2
 800a51e:	4614      	mov	r4, r2
 800a520:	461d      	mov	r5, r3
 800a522:	eb14 0800 	adds.w	r8, r4, r0
 800a526:	eb45 0901 	adc.w	r9, r5, r1
 800a52a:	f04f 0200 	mov.w	r2, #0
 800a52e:	f04f 0300 	mov.w	r3, #0
 800a532:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a536:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a53a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a53e:	4690      	mov	r8, r2
 800a540:	4699      	mov	r9, r3
 800a542:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800a546:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a54a:	4610      	mov	r0, r2
 800a54c:	4619      	mov	r1, r3
 800a54e:	3708      	adds	r7, #8
 800a550:	46bd      	mov	sp, r7
 800a552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800a558 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800a558:	b580      	push	{r7, lr}
 800a55a:	b086      	sub	sp, #24
 800a55c:	af02      	add	r7, sp, #8
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800a566:	2205      	movs	r2, #5
 800a568:	492b      	ldr	r1, [pc, #172]	@ (800a618 <SYSVIEW_AddTask+0xc0>)
 800a56a:	68b8      	ldr	r0, [r7, #8]
 800a56c:	f001 fee4 	bl	800c338 <memcmp>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d04b      	beq.n	800a60e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800a576:	4b29      	ldr	r3, [pc, #164]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2b07      	cmp	r3, #7
 800a57c:	d903      	bls.n	800a586 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800a57e:	4828      	ldr	r0, [pc, #160]	@ (800a620 <SYSVIEW_AddTask+0xc8>)
 800a580:	f001 fe7e 	bl	800c280 <SEGGER_SYSVIEW_Warn>
    return;
 800a584:	e044      	b.n	800a610 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800a586:	4b25      	ldr	r3, [pc, #148]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	4926      	ldr	r1, [pc, #152]	@ (800a624 <SYSVIEW_AddTask+0xcc>)
 800a58c:	4613      	mov	r3, r2
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4413      	add	r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	440b      	add	r3, r1
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800a59a:	4b20      	ldr	r3, [pc, #128]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	4921      	ldr	r1, [pc, #132]	@ (800a624 <SYSVIEW_AddTask+0xcc>)
 800a5a0:	4613      	mov	r3, r2
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	440b      	add	r3, r1
 800a5aa:	3304      	adds	r3, #4
 800a5ac:	68ba      	ldr	r2, [r7, #8]
 800a5ae:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800a5b0:	4b1a      	ldr	r3, [pc, #104]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a5b2:	681a      	ldr	r2, [r3, #0]
 800a5b4:	491b      	ldr	r1, [pc, #108]	@ (800a624 <SYSVIEW_AddTask+0xcc>)
 800a5b6:	4613      	mov	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	4413      	add	r3, r2
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	440b      	add	r3, r1
 800a5c0:	3308      	adds	r3, #8
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800a5c6:	4b15      	ldr	r3, [pc, #84]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a5c8:	681a      	ldr	r2, [r3, #0]
 800a5ca:	4916      	ldr	r1, [pc, #88]	@ (800a624 <SYSVIEW_AddTask+0xcc>)
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4413      	add	r3, r2
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	440b      	add	r3, r1
 800a5d6:	330c      	adds	r3, #12
 800a5d8:	683a      	ldr	r2, [r7, #0]
 800a5da:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800a5dc:	4b0f      	ldr	r3, [pc, #60]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	4910      	ldr	r1, [pc, #64]	@ (800a624 <SYSVIEW_AddTask+0xcc>)
 800a5e2:	4613      	mov	r3, r2
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	4413      	add	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	440b      	add	r3, r1
 800a5ec:	3310      	adds	r3, #16
 800a5ee:	69ba      	ldr	r2, [r7, #24]
 800a5f0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800a5f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	4a08      	ldr	r2, [pc, #32]	@ (800a61c <SYSVIEW_AddTask+0xc4>)
 800a5fa:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800a5fc:	69bb      	ldr	r3, [r7, #24]
 800a5fe:	9300      	str	r3, [sp, #0]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	68b9      	ldr	r1, [r7, #8]
 800a606:	68f8      	ldr	r0, [r7, #12]
 800a608:	f000 f80e 	bl	800a628 <SYSVIEW_SendTaskInfo>
 800a60c:	e000      	b.n	800a610 <SYSVIEW_AddTask+0xb8>
    return;
 800a60e:	bf00      	nop

}
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	0800d3a4 	.word	0x0800d3a4
 800a61c:	20004dfc 	.word	0x20004dfc
 800a620:	0800d3ac 	.word	0x0800d3ac
 800a624:	20004d5c 	.word	0x20004d5c

0800a628 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08a      	sub	sp, #40	@ 0x28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800a636:	f107 0310 	add.w	r3, r7, #16
 800a63a:	2218      	movs	r2, #24
 800a63c:	2100      	movs	r1, #0
 800a63e:	4618      	mov	r0, r3
 800a640:	f001 fe8a 	bl	800c358 <memset>
  TaskInfo.TaskID     = TaskID;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800a654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a656:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800a658:	f107 0310 	add.w	r3, r7, #16
 800a65c:	4618      	mov	r0, r3
 800a65e:	f001 f8db 	bl	800b818 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800a662:	bf00      	nop
 800a664:	3728      	adds	r7, #40	@ 0x28
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800a66a:	b480      	push	{r7}
 800a66c:	b087      	sub	sp, #28
 800a66e:	af00      	add	r7, sp, #0
 800a670:	60f8      	str	r0, [r7, #12]
 800a672:	60b9      	str	r1, [r7, #8]
 800a674:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d105      	bne.n	800a688 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	1c5a      	adds	r2, r3, #1
 800a680:	60fa      	str	r2, [r7, #12]
 800a682:	2200      	movs	r2, #0
 800a684:	701a      	strb	r2, [r3, #0]
 800a686:	e022      	b.n	800a6ce <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	1c5a      	adds	r2, r3, #1
 800a690:	60fa      	str	r2, [r7, #12]
 800a692:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2b80      	cmp	r3, #128	@ 0x80
 800a698:	d90a      	bls.n	800a6b0 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800a69a:	2380      	movs	r3, #128	@ 0x80
 800a69c:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800a69e:	e007      	b.n	800a6b0 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	1c53      	adds	r3, r2, #1
 800a6a4:	60bb      	str	r3, [r7, #8]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	1c59      	adds	r1, r3, #1
 800a6aa:	60f9      	str	r1, [r7, #12]
 800a6ac:	7812      	ldrb	r2, [r2, #0]
 800a6ae:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	1e5a      	subs	r2, r3, #1
 800a6b4:	607a      	str	r2, [r7, #4]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d003      	beq.n	800a6c2 <_EncodeStr+0x58>
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d1ee      	bne.n	800a6a0 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 800a6c2:	68ba      	ldr	r2, [r7, #8]
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	b2da      	uxtb	r2, r3
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	371c      	adds	r7, #28
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	3307      	adds	r3, #7
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	370c      	adds	r7, #12
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b082      	sub	sp, #8
 800a6f8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a6fa:	4b34      	ldr	r3, [pc, #208]	@ (800a7cc <_HandleIncomingPacket+0xd8>)
 800a6fc:	7e1b      	ldrb	r3, [r3, #24]
 800a6fe:	4618      	mov	r0, r3
 800a700:	1cfb      	adds	r3, r7, #3
 800a702:	2201      	movs	r2, #1
 800a704:	4619      	mov	r1, r3
 800a706:	f7ff f8f1 	bl	80098ec <SEGGER_RTT_ReadNoLock>
 800a70a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d057      	beq.n	800a7c2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800a712:	78fb      	ldrb	r3, [r7, #3]
 800a714:	2b80      	cmp	r3, #128	@ 0x80
 800a716:	d031      	beq.n	800a77c <_HandleIncomingPacket+0x88>
 800a718:	2b80      	cmp	r3, #128	@ 0x80
 800a71a:	dc40      	bgt.n	800a79e <_HandleIncomingPacket+0xaa>
 800a71c:	2b07      	cmp	r3, #7
 800a71e:	dc15      	bgt.n	800a74c <_HandleIncomingPacket+0x58>
 800a720:	2b00      	cmp	r3, #0
 800a722:	dd3c      	ble.n	800a79e <_HandleIncomingPacket+0xaa>
 800a724:	3b01      	subs	r3, #1
 800a726:	2b06      	cmp	r3, #6
 800a728:	d839      	bhi.n	800a79e <_HandleIncomingPacket+0xaa>
 800a72a:	a201      	add	r2, pc, #4	@ (adr r2, 800a730 <_HandleIncomingPacket+0x3c>)
 800a72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a730:	0800a753 	.word	0x0800a753
 800a734:	0800a759 	.word	0x0800a759
 800a738:	0800a75f 	.word	0x0800a75f
 800a73c:	0800a765 	.word	0x0800a765
 800a740:	0800a76b 	.word	0x0800a76b
 800a744:	0800a771 	.word	0x0800a771
 800a748:	0800a777 	.word	0x0800a777
 800a74c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a74e:	d033      	beq.n	800a7b8 <_HandleIncomingPacket+0xc4>
 800a750:	e025      	b.n	800a79e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800a752:	f000 fee7 	bl	800b524 <SEGGER_SYSVIEW_Start>
      break;
 800a756:	e034      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800a758:	f000 ff9e 	bl	800b698 <SEGGER_SYSVIEW_Stop>
      break;
 800a75c:	e031      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800a75e:	f001 f977 	bl	800ba50 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800a762:	e02e      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800a764:	f001 f93c 	bl	800b9e0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800a768:	e02b      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800a76a:	f000 ffbb 	bl	800b6e4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800a76e:	e028      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800a770:	f001 fd20 	bl	800c1b4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800a774:	e025      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800a776:	f001 fcff 	bl	800c178 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800a77a:	e022      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a77c:	4b13      	ldr	r3, [pc, #76]	@ (800a7cc <_HandleIncomingPacket+0xd8>)
 800a77e:	7e1b      	ldrb	r3, [r3, #24]
 800a780:	4618      	mov	r0, r3
 800a782:	1cfb      	adds	r3, r7, #3
 800a784:	2201      	movs	r2, #1
 800a786:	4619      	mov	r1, r3
 800a788:	f7ff f8b0 	bl	80098ec <SEGGER_RTT_ReadNoLock>
 800a78c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d013      	beq.n	800a7bc <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800a794:	78fb      	ldrb	r3, [r7, #3]
 800a796:	4618      	mov	r0, r3
 800a798:	f001 fc64 	bl	800c064 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800a79c:	e00e      	b.n	800a7bc <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800a79e:	78fb      	ldrb	r3, [r7, #3]
 800a7a0:	b25b      	sxtb	r3, r3
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	da0c      	bge.n	800a7c0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a7a6:	4b09      	ldr	r3, [pc, #36]	@ (800a7cc <_HandleIncomingPacket+0xd8>)
 800a7a8:	7e1b      	ldrb	r3, [r3, #24]
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	1cfb      	adds	r3, r7, #3
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	f7ff f89b 	bl	80098ec <SEGGER_RTT_ReadNoLock>
      }
      break;
 800a7b6:	e003      	b.n	800a7c0 <_HandleIncomingPacket+0xcc>
      break;
 800a7b8:	bf00      	nop
 800a7ba:	e002      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
      break;
 800a7bc:	bf00      	nop
 800a7be:	e000      	b.n	800a7c2 <_HandleIncomingPacket+0xce>
      break;
 800a7c0:	bf00      	nop
    }
  }
}
 800a7c2:	bf00      	nop
 800a7c4:	3708      	adds	r7, #8
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	20005208 	.word	0x20005208

0800a7d0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b08c      	sub	sp, #48	@ 0x30
 800a7d4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800a7da:	1d3b      	adds	r3, r7, #4
 800a7dc:	3301      	adds	r3, #1
 800a7de:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7e4:	4b31      	ldr	r3, [pc, #196]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a7e6:	695b      	ldr	r3, [r3, #20]
 800a7e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7ea:	e00b      	b.n	800a804 <_TrySendOverflowPacket+0x34>
 800a7ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ee:	b2da      	uxtb	r2, r3
 800a7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f2:	1c59      	adds	r1, r3, #1
 800a7f4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a7f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a7fa:	b2d2      	uxtb	r2, r2
 800a7fc:	701a      	strb	r2, [r3, #0]
 800a7fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a800:	09db      	lsrs	r3, r3, #7
 800a802:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a806:	2b7f      	cmp	r3, #127	@ 0x7f
 800a808:	d8f0      	bhi.n	800a7ec <_TrySendOverflowPacket+0x1c>
 800a80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a80c:	1c5a      	adds	r2, r3, #1
 800a80e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a812:	b2d2      	uxtb	r2, r2
 800a814:	701a      	strb	r2, [r3, #0]
 800a816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a818:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a81a:	4b25      	ldr	r3, [pc, #148]	@ (800a8b0 <_TrySendOverflowPacket+0xe0>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800a820:	4b22      	ldr	r3, [pc, #136]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	69ba      	ldr	r2, [r7, #24]
 800a826:	1ad3      	subs	r3, r2, r3
 800a828:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800a82a:	69fb      	ldr	r3, [r7, #28]
 800a82c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	623b      	str	r3, [r7, #32]
 800a832:	e00b      	b.n	800a84c <_TrySendOverflowPacket+0x7c>
 800a834:	6a3b      	ldr	r3, [r7, #32]
 800a836:	b2da      	uxtb	r2, r3
 800a838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83a:	1c59      	adds	r1, r3, #1
 800a83c:	6279      	str	r1, [r7, #36]	@ 0x24
 800a83e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a842:	b2d2      	uxtb	r2, r2
 800a844:	701a      	strb	r2, [r3, #0]
 800a846:	6a3b      	ldr	r3, [r7, #32]
 800a848:	09db      	lsrs	r3, r3, #7
 800a84a:	623b      	str	r3, [r7, #32]
 800a84c:	6a3b      	ldr	r3, [r7, #32]
 800a84e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a850:	d8f0      	bhi.n	800a834 <_TrySendOverflowPacket+0x64>
 800a852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a854:	1c5a      	adds	r2, r3, #1
 800a856:	627a      	str	r2, [r7, #36]	@ 0x24
 800a858:	6a3a      	ldr	r2, [r7, #32]
 800a85a:	b2d2      	uxtb	r2, r2
 800a85c:	701a      	strb	r2, [r3, #0]
 800a85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a860:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800a862:	4b12      	ldr	r3, [pc, #72]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a864:	785b      	ldrb	r3, [r3, #1]
 800a866:	4618      	mov	r0, r3
 800a868:	1d3b      	adds	r3, r7, #4
 800a86a:	69fa      	ldr	r2, [r7, #28]
 800a86c:	1ad3      	subs	r3, r2, r3
 800a86e:	461a      	mov	r2, r3
 800a870:	1d3b      	adds	r3, r7, #4
 800a872:	4619      	mov	r1, r3
 800a874:	f7f5 fccc 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a878:	4603      	mov	r3, r0
 800a87a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d009      	beq.n	800a896 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a882:	4a0a      	ldr	r2, [pc, #40]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a884:	69bb      	ldr	r3, [r7, #24]
 800a886:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a888:	4b08      	ldr	r3, [pc, #32]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	3b01      	subs	r3, #1
 800a88e:	b2da      	uxtb	r2, r3
 800a890:	4b06      	ldr	r3, [pc, #24]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a892:	701a      	strb	r2, [r3, #0]
 800a894:	e004      	b.n	800a8a0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a896:	4b05      	ldr	r3, [pc, #20]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a898:	695b      	ldr	r3, [r3, #20]
 800a89a:	3301      	adds	r3, #1
 800a89c:	4a03      	ldr	r2, [pc, #12]	@ (800a8ac <_TrySendOverflowPacket+0xdc>)
 800a89e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a8a0:	693b      	ldr	r3, [r7, #16]
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3730      	adds	r7, #48	@ 0x30
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	20005208 	.word	0x20005208
 800a8b0:	e0001004 	.word	0xe0001004

0800a8b4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08a      	sub	sp, #40	@ 0x28
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a8c0:	4b98      	ldr	r3, [pc, #608]	@ (800ab24 <_SendPacket+0x270>)
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d010      	beq.n	800a8ea <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a8c8:	4b96      	ldr	r3, [pc, #600]	@ (800ab24 <_SendPacket+0x270>)
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	f000 812d 	beq.w	800ab2c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a8d2:	4b94      	ldr	r3, [pc, #592]	@ (800ab24 <_SendPacket+0x270>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d109      	bne.n	800a8ee <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a8da:	f7ff ff79 	bl	800a7d0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a8de:	4b91      	ldr	r3, [pc, #580]	@ (800ab24 <_SendPacket+0x270>)
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	f040 8124 	bne.w	800ab30 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800a8e8:	e001      	b.n	800a8ee <_SendPacket+0x3a>
    goto Send;
 800a8ea:	bf00      	nop
 800a8ec:	e000      	b.n	800a8f0 <_SendPacket+0x3c>
Send:
 800a8ee:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2b1f      	cmp	r3, #31
 800a8f4:	d809      	bhi.n	800a90a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a8f6:	4b8b      	ldr	r3, [pc, #556]	@ (800ab24 <_SendPacket+0x270>)
 800a8f8:	69da      	ldr	r2, [r3, #28]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	fa22 f303 	lsr.w	r3, r2, r3
 800a900:	f003 0301 	and.w	r3, r3, #1
 800a904:	2b00      	cmp	r3, #0
 800a906:	f040 8115 	bne.w	800ab34 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2b17      	cmp	r3, #23
 800a90e:	d807      	bhi.n	800a920 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	3b01      	subs	r3, #1
 800a914:	60fb      	str	r3, [r7, #12]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	b2da      	uxtb	r2, r3
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	701a      	strb	r2, [r3, #0]
 800a91e:	e0c4      	b.n	800aaaa <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800a920:	68ba      	ldr	r2, [r7, #8]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	1ad3      	subs	r3, r2, r3
 800a926:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800a928:	69fb      	ldr	r3, [r7, #28]
 800a92a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a92c:	d912      	bls.n	800a954 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800a92e:	69fb      	ldr	r3, [r7, #28]
 800a930:	09da      	lsrs	r2, r3, #7
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	3b01      	subs	r3, #1
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	b2d2      	uxtb	r2, r2
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	b2db      	uxtb	r3, r3
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	3a01      	subs	r2, #1
 800a946:	60fa      	str	r2, [r7, #12]
 800a948:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a94c:	b2da      	uxtb	r2, r3
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	701a      	strb	r2, [r3, #0]
 800a952:	e006      	b.n	800a962 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	3b01      	subs	r3, #1
 800a958:	60fb      	str	r3, [r7, #12]
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2b7e      	cmp	r3, #126	@ 0x7e
 800a966:	d807      	bhi.n	800a978 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	60fb      	str	r3, [r7, #12]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	b2da      	uxtb	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	701a      	strb	r2, [r3, #0]
 800a976:	e098      	b.n	800aaaa <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a97e:	d212      	bcs.n	800a9a6 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	09da      	lsrs	r2, r3, #7
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	3b01      	subs	r3, #1
 800a988:	60fb      	str	r3, [r7, #12]
 800a98a:	b2d2      	uxtb	r2, r2
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	b2db      	uxtb	r3, r3
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	3a01      	subs	r2, #1
 800a998:	60fa      	str	r2, [r7, #12]
 800a99a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a99e:	b2da      	uxtb	r2, r3
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	701a      	strb	r2, [r3, #0]
 800a9a4:	e081      	b.n	800aaaa <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a9ac:	d21d      	bcs.n	800a9ea <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	0b9a      	lsrs	r2, r3, #14
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	60fb      	str	r3, [r7, #12]
 800a9b8:	b2d2      	uxtb	r2, r2
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	09db      	lsrs	r3, r3, #7
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	3a01      	subs	r2, #1
 800a9c8:	60fa      	str	r2, [r7, #12]
 800a9ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a9ce:	b2da      	uxtb	r2, r3
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	3a01      	subs	r2, #1
 800a9dc:	60fa      	str	r2, [r7, #12]
 800a9de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a9e2:	b2da      	uxtb	r2, r3
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	701a      	strb	r2, [r3, #0]
 800a9e8:	e05f      	b.n	800aaaa <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9f0:	d228      	bcs.n	800aa44 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	0d5a      	lsrs	r2, r3, #21
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3b01      	subs	r3, #1
 800a9fa:	60fb      	str	r3, [r7, #12]
 800a9fc:	b2d2      	uxtb	r2, r2
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	0b9b      	lsrs	r3, r3, #14
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	3a01      	subs	r2, #1
 800aa0c:	60fa      	str	r2, [r7, #12]
 800aa0e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa12:	b2da      	uxtb	r2, r3
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	09db      	lsrs	r3, r3, #7
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	3a01      	subs	r2, #1
 800aa22:	60fa      	str	r2, [r7, #12]
 800aa24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa28:	b2da      	uxtb	r2, r3
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	68fa      	ldr	r2, [r7, #12]
 800aa34:	3a01      	subs	r2, #1
 800aa36:	60fa      	str	r2, [r7, #12]
 800aa38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	701a      	strb	r2, [r3, #0]
 800aa42:	e032      	b.n	800aaaa <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	0f1a      	lsrs	r2, r3, #28
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	60fb      	str	r3, [r7, #12]
 800aa4e:	b2d2      	uxtb	r2, r2
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	0d5b      	lsrs	r3, r3, #21
 800aa58:	b2db      	uxtb	r3, r3
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	3a01      	subs	r2, #1
 800aa5e:	60fa      	str	r2, [r7, #12]
 800aa60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	0b9b      	lsrs	r3, r3, #14
 800aa6e:	b2db      	uxtb	r3, r3
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	3a01      	subs	r2, #1
 800aa74:	60fa      	str	r2, [r7, #12]
 800aa76:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	09db      	lsrs	r3, r3, #7
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	3a01      	subs	r2, #1
 800aa8a:	60fa      	str	r2, [r7, #12]
 800aa8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa90:	b2da      	uxtb	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	68fa      	ldr	r2, [r7, #12]
 800aa9c:	3a01      	subs	r2, #1
 800aa9e:	60fa      	str	r2, [r7, #12]
 800aaa0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aaa4:	b2da      	uxtb	r2, r3
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800aaaa:	4b1f      	ldr	r3, [pc, #124]	@ (800ab28 <_SendPacket+0x274>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800aab0:	4b1c      	ldr	r3, [pc, #112]	@ (800ab24 <_SendPacket+0x270>)
 800aab2:	68db      	ldr	r3, [r3, #12]
 800aab4:	69ba      	ldr	r2, [r7, #24]
 800aab6:	1ad3      	subs	r3, r2, r3
 800aab8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	627b      	str	r3, [r7, #36]	@ 0x24
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	623b      	str	r3, [r7, #32]
 800aac2:	e00b      	b.n	800aadc <_SendPacket+0x228>
 800aac4:	6a3b      	ldr	r3, [r7, #32]
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaca:	1c59      	adds	r1, r3, #1
 800aacc:	6279      	str	r1, [r7, #36]	@ 0x24
 800aace:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aad2:	b2d2      	uxtb	r2, r2
 800aad4:	701a      	strb	r2, [r3, #0]
 800aad6:	6a3b      	ldr	r3, [r7, #32]
 800aad8:	09db      	lsrs	r3, r3, #7
 800aada:	623b      	str	r3, [r7, #32]
 800aadc:	6a3b      	ldr	r3, [r7, #32]
 800aade:	2b7f      	cmp	r3, #127	@ 0x7f
 800aae0:	d8f0      	bhi.n	800aac4 <_SendPacket+0x210>
 800aae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae4:	1c5a      	adds	r2, r3, #1
 800aae6:	627a      	str	r2, [r7, #36]	@ 0x24
 800aae8:	6a3a      	ldr	r2, [r7, #32]
 800aaea:	b2d2      	uxtb	r2, r2
 800aaec:	701a      	strb	r2, [r3, #0]
 800aaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800aaf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ab24 <_SendPacket+0x270>)
 800aaf4:	785b      	ldrb	r3, [r3, #1]
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	1ad3      	subs	r3, r2, r3
 800aafe:	461a      	mov	r2, r3
 800ab00:	68f9      	ldr	r1, [r7, #12]
 800ab02:	f7f5 fb85 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ab06:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d003      	beq.n	800ab16 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ab0e:	4a05      	ldr	r2, [pc, #20]	@ (800ab24 <_SendPacket+0x270>)
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	60d3      	str	r3, [r2, #12]
 800ab14:	e00f      	b.n	800ab36 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800ab16:	4b03      	ldr	r3, [pc, #12]	@ (800ab24 <_SendPacket+0x270>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	4b01      	ldr	r3, [pc, #4]	@ (800ab24 <_SendPacket+0x270>)
 800ab20:	701a      	strb	r2, [r3, #0]
 800ab22:	e008      	b.n	800ab36 <_SendPacket+0x282>
 800ab24:	20005208 	.word	0x20005208
 800ab28:	e0001004 	.word	0xe0001004
    goto SendDone;
 800ab2c:	bf00      	nop
 800ab2e:	e002      	b.n	800ab36 <_SendPacket+0x282>
      goto SendDone;
 800ab30:	bf00      	nop
 800ab32:	e000      	b.n	800ab36 <_SendPacket+0x282>
      goto SendDone;
 800ab34:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800ab36:	4b14      	ldr	r3, [pc, #80]	@ (800ab88 <_SendPacket+0x2d4>)
 800ab38:	7e1b      	ldrb	r3, [r3, #24]
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	4a13      	ldr	r2, [pc, #76]	@ (800ab8c <_SendPacket+0x2d8>)
 800ab3e:	460b      	mov	r3, r1
 800ab40:	005b      	lsls	r3, r3, #1
 800ab42:	440b      	add	r3, r1
 800ab44:	00db      	lsls	r3, r3, #3
 800ab46:	4413      	add	r3, r2
 800ab48:	336c      	adds	r3, #108	@ 0x6c
 800ab4a:	681a      	ldr	r2, [r3, #0]
 800ab4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ab88 <_SendPacket+0x2d4>)
 800ab4e:	7e1b      	ldrb	r3, [r3, #24]
 800ab50:	4618      	mov	r0, r3
 800ab52:	490e      	ldr	r1, [pc, #56]	@ (800ab8c <_SendPacket+0x2d8>)
 800ab54:	4603      	mov	r3, r0
 800ab56:	005b      	lsls	r3, r3, #1
 800ab58:	4403      	add	r3, r0
 800ab5a:	00db      	lsls	r3, r3, #3
 800ab5c:	440b      	add	r3, r1
 800ab5e:	3370      	adds	r3, #112	@ 0x70
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d00b      	beq.n	800ab7e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800ab66:	4b08      	ldr	r3, [pc, #32]	@ (800ab88 <_SendPacket+0x2d4>)
 800ab68:	789b      	ldrb	r3, [r3, #2]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d107      	bne.n	800ab7e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800ab6e:	4b06      	ldr	r3, [pc, #24]	@ (800ab88 <_SendPacket+0x2d4>)
 800ab70:	2201      	movs	r2, #1
 800ab72:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800ab74:	f7ff fdbe 	bl	800a6f4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800ab78:	4b03      	ldr	r3, [pc, #12]	@ (800ab88 <_SendPacket+0x2d4>)
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800ab7e:	bf00      	nop
 800ab80:	3728      	adds	r7, #40	@ 0x28
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	20005208 	.word	0x20005208
 800ab8c:	200048a4 	.word	0x200048a4

0800ab90 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08a      	sub	sp, #40	@ 0x28
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	460b      	mov	r3, r1
 800ab9a:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	691b      	ldr	r3, [r3, #16]
 800aba0:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	3301      	adds	r3, #1
 800aba6:	2b80      	cmp	r3, #128	@ 0x80
 800aba8:	d80a      	bhi.n	800abc0 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	1c59      	adds	r1, r3, #1
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	6051      	str	r1, [r2, #4]
 800abb4:	78fa      	ldrb	r2, [r7, #3]
 800abb6:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	1c5a      	adds	r2, r3, #1
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	2b80      	cmp	r3, #128	@ 0x80
 800abc6:	d15a      	bne.n	800ac7e <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	691a      	ldr	r2, [r3, #16]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	b2d2      	uxtb	r2, r2
 800abd2:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	685b      	ldr	r3, [r3, #4]
 800abd8:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	627b      	str	r3, [r7, #36]	@ 0x24
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	623b      	str	r3, [r7, #32]
 800abe8:	e00b      	b.n	800ac02 <_StoreChar+0x72>
 800abea:	6a3b      	ldr	r3, [r7, #32]
 800abec:	b2da      	uxtb	r2, r3
 800abee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf0:	1c59      	adds	r1, r3, #1
 800abf2:	6279      	str	r1, [r7, #36]	@ 0x24
 800abf4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800abf8:	b2d2      	uxtb	r2, r2
 800abfa:	701a      	strb	r2, [r3, #0]
 800abfc:	6a3b      	ldr	r3, [r7, #32]
 800abfe:	09db      	lsrs	r3, r3, #7
 800ac00:	623b      	str	r3, [r7, #32]
 800ac02:	6a3b      	ldr	r3, [r7, #32]
 800ac04:	2b7f      	cmp	r3, #127	@ 0x7f
 800ac06:	d8f0      	bhi.n	800abea <_StoreChar+0x5a>
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	627a      	str	r2, [r7, #36]	@ 0x24
 800ac0e:	6a3a      	ldr	r2, [r7, #32]
 800ac10:	b2d2      	uxtb	r2, r2
 800ac12:	701a      	strb	r2, [r3, #0]
 800ac14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac16:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	61fb      	str	r3, [r7, #28]
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	61bb      	str	r3, [r7, #24]
 800ac20:	e00b      	b.n	800ac3a <_StoreChar+0xaa>
 800ac22:	69bb      	ldr	r3, [r7, #24]
 800ac24:	b2da      	uxtb	r2, r3
 800ac26:	69fb      	ldr	r3, [r7, #28]
 800ac28:	1c59      	adds	r1, r3, #1
 800ac2a:	61f9      	str	r1, [r7, #28]
 800ac2c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ac30:	b2d2      	uxtb	r2, r2
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	69bb      	ldr	r3, [r7, #24]
 800ac36:	09db      	lsrs	r3, r3, #7
 800ac38:	61bb      	str	r3, [r7, #24]
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ac3e:	d8f0      	bhi.n	800ac22 <_StoreChar+0x92>
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	61fa      	str	r2, [r7, #28]
 800ac46:	69ba      	ldr	r2, [r7, #24]
 800ac48:	b2d2      	uxtb	r2, r2
 800ac4a:	701a      	strb	r2, [r3, #0]
 800ac4c:	69fb      	ldr	r3, [r7, #28]
 800ac4e:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	221a      	movs	r2, #26
 800ac56:	6939      	ldr	r1, [r7, #16]
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7ff fe2b 	bl	800a8b4 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7ff fd3a 	bl	800a6dc <_PreparePacket>
 800ac68:	4602      	mov	r2, r0
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	1c5a      	adds	r2, r3, #1
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	611a      	str	r2, [r3, #16]
  }
}
 800ac7e:	bf00      	nop
 800ac80:	3728      	adds	r7, #40	@ 0x28
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
	...

0800ac88 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b08a      	sub	sp, #40	@ 0x28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
 800ac94:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800aca2:	e007      	b.n	800acb4 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800aca4:	6a3a      	ldr	r2, [r7, #32]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	fbb2 f3f3 	udiv	r3, r2, r3
 800acac:	623b      	str	r3, [r7, #32]
    Width++;
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	3301      	adds	r3, #1
 800acb2:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800acb4:	6a3a      	ldr	r2, [r7, #32]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d2f3      	bcs.n	800aca4 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800acbc:	683a      	ldr	r2, [r7, #0]
 800acbe:	69fb      	ldr	r3, [r7, #28]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d901      	bls.n	800acc8 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800acc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acca:	f003 0301 	and.w	r3, r3, #1
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d000      	beq.n	800acd4 <_PrintUnsigned+0x4c>
 800acd2:	e01f      	b.n	800ad14 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 800acd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d01c      	beq.n	800ad14 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800acda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d005      	beq.n	800acf0 <_PrintUnsigned+0x68>
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d102      	bne.n	800acf0 <_PrintUnsigned+0x68>
        c = '0';
 800acea:	2330      	movs	r3, #48	@ 0x30
 800acec:	76fb      	strb	r3, [r7, #27]
 800acee:	e001      	b.n	800acf4 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800acf0:	2320      	movs	r3, #32
 800acf2:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800acf4:	e007      	b.n	800ad06 <_PrintUnsigned+0x7e>
        FieldWidth--;
 800acf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acf8:	3b01      	subs	r3, #1
 800acfa:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800acfc:	7efb      	ldrb	r3, [r7, #27]
 800acfe:	4619      	mov	r1, r3
 800ad00:	68f8      	ldr	r0, [r7, #12]
 800ad02:	f7ff ff45 	bl	800ab90 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ad06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d003      	beq.n	800ad14 <_PrintUnsigned+0x8c>
 800ad0c:	69fa      	ldr	r2, [r7, #28]
 800ad0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d3f0      	bcc.n	800acf6 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d903      	bls.n	800ad22 <_PrintUnsigned+0x9a>
      NumDigits--;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	3b01      	subs	r3, #1
 800ad1e:	603b      	str	r3, [r7, #0]
 800ad20:	e009      	b.n	800ad36 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800ad22:	68ba      	ldr	r2, [r7, #8]
 800ad24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad26:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad2a:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800ad2c:	697a      	ldr	r2, [r7, #20]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d200      	bcs.n	800ad36 <_PrintUnsigned+0xae>
        break;
 800ad34:	e005      	b.n	800ad42 <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800ad36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	fb02 f303 	mul.w	r3, r2, r3
 800ad3e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800ad40:	e7e8      	b.n	800ad14 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800ad42:	68ba      	ldr	r2, [r7, #8]
 800ad44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad4a:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad50:	fb02 f303 	mul.w	r3, r2, r3
 800ad54:	68ba      	ldr	r2, [r7, #8]
 800ad56:	1ad3      	subs	r3, r2, r3
 800ad58:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800ad5a:	4a15      	ldr	r2, [pc, #84]	@ (800adb0 <_PrintUnsigned+0x128>)
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	4413      	add	r3, r2
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	4619      	mov	r1, r3
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f7ff ff13 	bl	800ab90 <_StoreChar>
    Digit /= Base;
 800ad6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad72:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800ad74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1e3      	bne.n	800ad42 <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800ad7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7c:	f003 0301 	and.w	r3, r3, #1
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d011      	beq.n	800ada8 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 800ad84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d00e      	beq.n	800ada8 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ad8a:	e006      	b.n	800ad9a <_PrintUnsigned+0x112>
        FieldWidth--;
 800ad8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad8e:	3b01      	subs	r3, #1
 800ad90:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800ad92:	2120      	movs	r1, #32
 800ad94:	68f8      	ldr	r0, [r7, #12]
 800ad96:	f7ff fefb 	bl	800ab90 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ad9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d003      	beq.n	800ada8 <_PrintUnsigned+0x120>
 800ada0:	69fa      	ldr	r2, [r7, #28]
 800ada2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d3f1      	bcc.n	800ad8c <_PrintUnsigned+0x104>
      }
    }
  }
}
 800ada8:	bf00      	nop
 800adaa:	3728      	adds	r7, #40	@ 0x28
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	0800d460 	.word	0x0800d460

0800adb4 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b088      	sub	sp, #32
 800adb8:	af02      	add	r7, sp, #8
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
 800adc0:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	bfb8      	it	lt
 800adc8:	425b      	neglt	r3, r3
 800adca:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800adcc:	2301      	movs	r3, #1
 800adce:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800add0:	e007      	b.n	800ade2 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	693a      	ldr	r2, [r7, #16]
 800add6:	fb92 f3f3 	sdiv	r3, r2, r3
 800adda:	613b      	str	r3, [r7, #16]
    Width++;
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	3301      	adds	r3, #1
 800ade0:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	693a      	ldr	r2, [r7, #16]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	daf3      	bge.n	800add2 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800adea:	683a      	ldr	r2, [r7, #0]
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d901      	bls.n	800adf6 <_PrintInt+0x42>
    Width = NumDigits;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800adf6:	6a3b      	ldr	r3, [r7, #32]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d00a      	beq.n	800ae12 <_PrintInt+0x5e>
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	db04      	blt.n	800ae0c <_PrintInt+0x58>
 800ae02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae04:	f003 0304 	and.w	r3, r3, #4
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d002      	beq.n	800ae12 <_PrintInt+0x5e>
    FieldWidth--;
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800ae12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae14:	f003 0302 	and.w	r3, r3, #2
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <_PrintInt+0x6e>
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d016      	beq.n	800ae50 <_PrintInt+0x9c>
 800ae22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae24:	f003 0301 	and.w	r3, r3, #1
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d111      	bne.n	800ae50 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800ae2c:	6a3b      	ldr	r3, [r7, #32]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d00e      	beq.n	800ae50 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ae32:	e006      	b.n	800ae42 <_PrintInt+0x8e>
        FieldWidth--;
 800ae34:	6a3b      	ldr	r3, [r7, #32]
 800ae36:	3b01      	subs	r3, #1
 800ae38:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800ae3a:	2120      	movs	r1, #32
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f7ff fea7 	bl	800ab90 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d003      	beq.n	800ae50 <_PrintInt+0x9c>
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	6a3b      	ldr	r3, [r7, #32]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d3f1      	bcc.n	800ae34 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	da07      	bge.n	800ae66 <_PrintInt+0xb2>
    v = -v;
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	425b      	negs	r3, r3
 800ae5a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 800ae5c:	212d      	movs	r1, #45	@ 0x2d
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fe96 	bl	800ab90 <_StoreChar>
 800ae64:	e008      	b.n	800ae78 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800ae66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae68:	f003 0304 	and.w	r3, r3, #4
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d003      	beq.n	800ae78 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800ae70:	212b      	movs	r1, #43	@ 0x2b
 800ae72:	68f8      	ldr	r0, [r7, #12]
 800ae74:	f7ff fe8c 	bl	800ab90 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7a:	f003 0302 	and.w	r3, r3, #2
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d019      	beq.n	800aeb6 <_PrintInt+0x102>
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	f003 0301 	and.w	r3, r3, #1
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d114      	bne.n	800aeb6 <_PrintInt+0x102>
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d111      	bne.n	800aeb6 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800ae92:	6a3b      	ldr	r3, [r7, #32]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d00e      	beq.n	800aeb6 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ae98:	e006      	b.n	800aea8 <_PrintInt+0xf4>
        FieldWidth--;
 800ae9a:	6a3b      	ldr	r3, [r7, #32]
 800ae9c:	3b01      	subs	r3, #1
 800ae9e:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800aea0:	2130      	movs	r1, #48	@ 0x30
 800aea2:	68f8      	ldr	r0, [r7, #12]
 800aea4:	f7ff fe74 	bl	800ab90 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800aea8:	6a3b      	ldr	r3, [r7, #32]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d003      	beq.n	800aeb6 <_PrintInt+0x102>
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	6a3b      	ldr	r3, [r7, #32]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d3f1      	bcc.n	800ae9a <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800aeb6:	68b9      	ldr	r1, [r7, #8]
 800aeb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeba:	9301      	str	r3, [sp, #4]
 800aebc:	6a3b      	ldr	r3, [r7, #32]
 800aebe:	9300      	str	r3, [sp, #0]
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	687a      	ldr	r2, [r7, #4]
 800aec4:	68f8      	ldr	r0, [r7, #12]
 800aec6:	f7ff fedf 	bl	800ac88 <_PrintUnsigned>
}
 800aeca:	bf00      	nop
 800aecc:	3718      	adds	r7, #24
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
	...

0800aed4 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b098      	sub	sp, #96	@ 0x60
 800aed8:	af02      	add	r7, sp, #8
 800aeda:	60f8      	str	r0, [r7, #12]
 800aedc:	60b9      	str	r1, [r7, #8]
 800aede:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800aee0:	f3ef 8311 	mrs	r3, BASEPRI
 800aee4:	f04f 0120 	mov.w	r1, #32
 800aee8:	f381 8811 	msr	BASEPRI, r1
 800aeec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aeee:	48b7      	ldr	r0, [pc, #732]	@ (800b1cc <_VPrintTarget+0x2f8>)
 800aef0:	f7ff fbf4 	bl	800a6dc <_PreparePacket>
 800aef4:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800aef6:	4bb5      	ldr	r3, [pc, #724]	@ (800b1cc <_VPrintTarget+0x2f8>)
 800aef8:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 800aefa:	2300      	movs	r3, #0
 800aefc:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800aefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af00:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800af02:	69bb      	ldr	r3, [r7, #24]
 800af04:	3301      	adds	r3, #1
 800af06:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	781b      	ldrb	r3, [r3, #0]
 800af10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3301      	adds	r3, #1
 800af18:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800af1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f000 81a8 	beq.w	800b274 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800af24:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800af28:	2b25      	cmp	r3, #37	@ 0x25
 800af2a:	f040 8195 	bne.w	800b258 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800af2e:	2300      	movs	r3, #0
 800af30:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800af32:	2301      	movs	r3, #1
 800af34:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800af3e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800af42:	3b23      	subs	r3, #35	@ 0x23
 800af44:	2b0d      	cmp	r3, #13
 800af46:	d83f      	bhi.n	800afc8 <_VPrintTarget+0xf4>
 800af48:	a201      	add	r2, pc, #4	@ (adr r2, 800af50 <_VPrintTarget+0x7c>)
 800af4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af4e:	bf00      	nop
 800af50:	0800afb9 	.word	0x0800afb9
 800af54:	0800afc9 	.word	0x0800afc9
 800af58:	0800afc9 	.word	0x0800afc9
 800af5c:	0800afc9 	.word	0x0800afc9
 800af60:	0800afc9 	.word	0x0800afc9
 800af64:	0800afc9 	.word	0x0800afc9
 800af68:	0800afc9 	.word	0x0800afc9
 800af6c:	0800afc9 	.word	0x0800afc9
 800af70:	0800afa9 	.word	0x0800afa9
 800af74:	0800afc9 	.word	0x0800afc9
 800af78:	0800af89 	.word	0x0800af89
 800af7c:	0800afc9 	.word	0x0800afc9
 800af80:	0800afc9 	.word	0x0800afc9
 800af84:	0800af99 	.word	0x0800af99
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800af88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af8a:	f043 0301 	orr.w	r3, r3, #1
 800af8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	3301      	adds	r3, #1
 800af94:	60fb      	str	r3, [r7, #12]
 800af96:	e01a      	b.n	800afce <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800af98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af9a:	f043 0302 	orr.w	r3, r3, #2
 800af9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	3301      	adds	r3, #1
 800afa4:	60fb      	str	r3, [r7, #12]
 800afa6:	e012      	b.n	800afce <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800afa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afaa:	f043 0304 	orr.w	r3, r3, #4
 800afae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	3301      	adds	r3, #1
 800afb4:	60fb      	str	r3, [r7, #12]
 800afb6:	e00a      	b.n	800afce <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800afb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afba:	f043 0308 	orr.w	r3, r3, #8
 800afbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	3301      	adds	r3, #1
 800afc4:	60fb      	str	r3, [r7, #12]
 800afc6:	e002      	b.n	800afce <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800afc8:	2300      	movs	r3, #0
 800afca:	653b      	str	r3, [r7, #80]	@ 0x50
 800afcc:	bf00      	nop
        }
      } while (v);
 800afce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1b0      	bne.n	800af36 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800afd4:	2300      	movs	r3, #0
 800afd6:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800afe0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800afe4:	2b2f      	cmp	r3, #47	@ 0x2f
 800afe6:	d912      	bls.n	800b00e <_VPrintTarget+0x13a>
 800afe8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800afec:	2b39      	cmp	r3, #57	@ 0x39
 800afee:	d80e      	bhi.n	800b00e <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	3301      	adds	r3, #1
 800aff4:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800aff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aff8:	4613      	mov	r3, r2
 800affa:	009b      	lsls	r3, r3, #2
 800affc:	4413      	add	r3, r2
 800affe:	005b      	lsls	r3, r3, #1
 800b000:	461a      	mov	r2, r3
 800b002:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b006:	4413      	add	r3, r2
 800b008:	3b30      	subs	r3, #48	@ 0x30
 800b00a:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 800b00c:	e7e4      	b.n	800afd8 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800b00e:	2300      	movs	r3, #0
 800b010:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 800b01a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b01e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b020:	d11d      	bne.n	800b05e <_VPrintTarget+0x18a>
        sFormat++;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	3301      	adds	r3, #1
 800b026:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 800b030:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b034:	2b2f      	cmp	r3, #47	@ 0x2f
 800b036:	d912      	bls.n	800b05e <_VPrintTarget+0x18a>
 800b038:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b03c:	2b39      	cmp	r3, #57	@ 0x39
 800b03e:	d80e      	bhi.n	800b05e <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	3301      	adds	r3, #1
 800b044:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800b046:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b048:	4613      	mov	r3, r2
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	4413      	add	r3, r2
 800b04e:	005b      	lsls	r3, r3, #1
 800b050:	461a      	mov	r2, r3
 800b052:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b056:	4413      	add	r3, r2
 800b058:	3b30      	subs	r3, #48	@ 0x30
 800b05a:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 800b05c:	e7e4      	b.n	800b028 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800b066:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b06a:	2b6c      	cmp	r3, #108	@ 0x6c
 800b06c:	d003      	beq.n	800b076 <_VPrintTarget+0x1a2>
 800b06e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b072:	2b68      	cmp	r3, #104	@ 0x68
 800b074:	d107      	bne.n	800b086 <_VPrintTarget+0x1b2>
          c = *sFormat;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	3301      	adds	r3, #1
 800b082:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800b084:	e7ef      	b.n	800b066 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800b086:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b08a:	2b25      	cmp	r3, #37	@ 0x25
 800b08c:	f000 80d8 	beq.w	800b240 <_VPrintTarget+0x36c>
 800b090:	2b25      	cmp	r3, #37	@ 0x25
 800b092:	f2c0 80dc 	blt.w	800b24e <_VPrintTarget+0x37a>
 800b096:	2b78      	cmp	r3, #120	@ 0x78
 800b098:	f300 80d9 	bgt.w	800b24e <_VPrintTarget+0x37a>
 800b09c:	2b58      	cmp	r3, #88	@ 0x58
 800b09e:	f2c0 80d6 	blt.w	800b24e <_VPrintTarget+0x37a>
 800b0a2:	3b58      	subs	r3, #88	@ 0x58
 800b0a4:	2b20      	cmp	r3, #32
 800b0a6:	f200 80d2 	bhi.w	800b24e <_VPrintTarget+0x37a>
 800b0aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b0b0 <_VPrintTarget+0x1dc>)
 800b0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0b0:	0800b1a7 	.word	0x0800b1a7
 800b0b4:	0800b24f 	.word	0x0800b24f
 800b0b8:	0800b24f 	.word	0x0800b24f
 800b0bc:	0800b24f 	.word	0x0800b24f
 800b0c0:	0800b24f 	.word	0x0800b24f
 800b0c4:	0800b24f 	.word	0x0800b24f
 800b0c8:	0800b24f 	.word	0x0800b24f
 800b0cc:	0800b24f 	.word	0x0800b24f
 800b0d0:	0800b24f 	.word	0x0800b24f
 800b0d4:	0800b24f 	.word	0x0800b24f
 800b0d8:	0800b24f 	.word	0x0800b24f
 800b0dc:	0800b135 	.word	0x0800b135
 800b0e0:	0800b15b 	.word	0x0800b15b
 800b0e4:	0800b24f 	.word	0x0800b24f
 800b0e8:	0800b24f 	.word	0x0800b24f
 800b0ec:	0800b24f 	.word	0x0800b24f
 800b0f0:	0800b24f 	.word	0x0800b24f
 800b0f4:	0800b24f 	.word	0x0800b24f
 800b0f8:	0800b24f 	.word	0x0800b24f
 800b0fc:	0800b24f 	.word	0x0800b24f
 800b100:	0800b24f 	.word	0x0800b24f
 800b104:	0800b24f 	.word	0x0800b24f
 800b108:	0800b24f 	.word	0x0800b24f
 800b10c:	0800b24f 	.word	0x0800b24f
 800b110:	0800b21b 	.word	0x0800b21b
 800b114:	0800b24f 	.word	0x0800b24f
 800b118:	0800b24f 	.word	0x0800b24f
 800b11c:	0800b1d1 	.word	0x0800b1d1
 800b120:	0800b24f 	.word	0x0800b24f
 800b124:	0800b181 	.word	0x0800b181
 800b128:	0800b24f 	.word	0x0800b24f
 800b12c:	0800b24f 	.word	0x0800b24f
 800b130:	0800b1a7 	.word	0x0800b1a7
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	1d19      	adds	r1, r3, #4
 800b13a:	687a      	ldr	r2, [r7, #4]
 800b13c:	6011      	str	r1, [r2, #0]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800b142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b144:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 800b148:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b14c:	f107 0310 	add.w	r3, r7, #16
 800b150:	4611      	mov	r1, r2
 800b152:	4618      	mov	r0, r3
 800b154:	f7ff fd1c 	bl	800ab90 <_StoreChar>
        break;
 800b158:	e07a      	b.n	800b250 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	1d19      	adds	r1, r3, #4
 800b160:	687a      	ldr	r2, [r7, #4]
 800b162:	6011      	str	r1, [r2, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800b168:	f107 0010 	add.w	r0, r7, #16
 800b16c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b176:	220a      	movs	r2, #10
 800b178:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b17a:	f7ff fe1b 	bl	800adb4 <_PrintInt>
        break;
 800b17e:	e067      	b.n	800b250 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	1d19      	adds	r1, r3, #4
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	6011      	str	r1, [r2, #0]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800b18e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b190:	f107 0010 	add.w	r0, r7, #16
 800b194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b196:	9301      	str	r3, [sp, #4]
 800b198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b19a:	9300      	str	r3, [sp, #0]
 800b19c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b19e:	220a      	movs	r2, #10
 800b1a0:	f7ff fd72 	bl	800ac88 <_PrintUnsigned>
        break;
 800b1a4:	e054      	b.n	800b250 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	1d19      	adds	r1, r3, #4
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	6011      	str	r1, [r2, #0]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800b1b4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b1b6:	f107 0010 	add.w	r0, r7, #16
 800b1ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1c0:	9300      	str	r3, [sp, #0]
 800b1c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1c4:	2210      	movs	r2, #16
 800b1c6:	f7ff fd5f 	bl	800ac88 <_PrintUnsigned>
        break;
 800b1ca:	e041      	b.n	800b250 <_VPrintTarget+0x37c>
 800b1cc:	20005238 	.word	0x20005238
      case 's':
        s = va_arg(*pParamList, const char*);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	1d19      	adds	r1, r3, #4
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	6011      	str	r1, [r2, #0]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 800b1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d101      	bne.n	800b1e8 <_VPrintTarget+0x314>
          s = "(null)";
 800b1e4:	4b4a      	ldr	r3, [pc, #296]	@ (800b310 <_VPrintTarget+0x43c>)
 800b1e6:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 800b1e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 800b1f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 800b1f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d00b      	beq.n	800b216 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 800b1fe:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b202:	f107 0310 	add.w	r3, r7, #16
 800b206:	4611      	mov	r1, r2
 800b208:	4618      	mov	r0, r3
 800b20a:	f7ff fcc1 	bl	800ab90 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b20e:	6a3b      	ldr	r3, [r7, #32]
 800b210:	2b7f      	cmp	r3, #127	@ 0x7f
 800b212:	d9e9      	bls.n	800b1e8 <_VPrintTarget+0x314>
        break;
 800b214:	e01c      	b.n	800b250 <_VPrintTarget+0x37c>
            break;
 800b216:	bf00      	nop
        break;
 800b218:	e01a      	b.n	800b250 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	1d19      	adds	r1, r3, #4
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	6011      	str	r1, [r2, #0]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 800b228:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b22a:	f107 0010 	add.w	r0, r7, #16
 800b22e:	2300      	movs	r3, #0
 800b230:	9301      	str	r3, [sp, #4]
 800b232:	2308      	movs	r3, #8
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	2308      	movs	r3, #8
 800b238:	2210      	movs	r2, #16
 800b23a:	f7ff fd25 	bl	800ac88 <_PrintUnsigned>
        break;
 800b23e:	e007      	b.n	800b250 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800b240:	f107 0310 	add.w	r3, r7, #16
 800b244:	2125      	movs	r1, #37	@ 0x25
 800b246:	4618      	mov	r0, r3
 800b248:	f7ff fca2 	bl	800ab90 <_StoreChar>
        break;
 800b24c:	e000      	b.n	800b250 <_VPrintTarget+0x37c>
      default:
        break;
 800b24e:	bf00      	nop
      }
      sFormat++;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3301      	adds	r3, #1
 800b254:	60fb      	str	r3, [r7, #12]
 800b256:	e007      	b.n	800b268 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 800b258:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b25c:	f107 0310 	add.w	r3, r7, #16
 800b260:	4611      	mov	r1, r2
 800b262:	4618      	mov	r0, r3
 800b264:	f7ff fc94 	bl	800ab90 <_StoreChar>
    }
  } while (*sFormat);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f47f ae4d 	bne.w	800af0c <_VPrintTarget+0x38>
 800b272:	e000      	b.n	800b276 <_VPrintTarget+0x3a2>
      break;
 800b274:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800b276:	6a3b      	ldr	r3, [r7, #32]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d041      	beq.n	800b300 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800b27c:	6a3a      	ldr	r2, [r7, #32]
 800b27e:	69bb      	ldr	r3, [r7, #24]
 800b280:	b2d2      	uxtb	r2, r2
 800b282:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b288:	69fb      	ldr	r3, [r7, #28]
 800b28a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b28c:	e00b      	b.n	800b2a6 <_VPrintTarget+0x3d2>
 800b28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b290:	b2da      	uxtb	r2, r3
 800b292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b294:	1c59      	adds	r1, r3, #1
 800b296:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800b298:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b29c:	b2d2      	uxtb	r2, r2
 800b29e:	701a      	strb	r2, [r3, #0]
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a2:	09db      	lsrs	r3, r3, #7
 800b2a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b2a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2aa:	d8f0      	bhi.n	800b28e <_VPrintTarget+0x3ba>
 800b2ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ae:	1c5a      	adds	r2, r3, #1
 800b2b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b2b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b2b4:	b2d2      	uxtb	r2, r2
 800b2b6:	701a      	strb	r2, [r3, #0]
 800b2b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ba:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2c4:	e00b      	b.n	800b2de <_VPrintTarget+0x40a>
 800b2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c8:	b2da      	uxtb	r2, r3
 800b2ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2cc:	1c59      	adds	r1, r3, #1
 800b2ce:	6379      	str	r1, [r7, #52]	@ 0x34
 800b2d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b2d4:	b2d2      	uxtb	r2, r2
 800b2d6:	701a      	strb	r2, [r3, #0]
 800b2d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2da:	09db      	lsrs	r3, r3, #7
 800b2dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2e2:	d8f0      	bhi.n	800b2c6 <_VPrintTarget+0x3f2>
 800b2e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e6:	1c5a      	adds	r2, r3, #1
 800b2e8:	637a      	str	r2, [r7, #52]	@ 0x34
 800b2ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2ec:	b2d2      	uxtb	r2, r2
 800b2ee:	701a      	strb	r2, [r3, #0]
 800b2f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2f2:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	6979      	ldr	r1, [r7, #20]
 800b2f8:	221a      	movs	r2, #26
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7ff fada 	bl	800a8b4 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800b300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b302:	f383 8811 	msr	BASEPRI, r3
#endif
}
 800b306:	bf00      	nop
 800b308:	3758      	adds	r7, #88	@ 0x58
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop
 800b310:	0800d3fc 	.word	0x0800d3fc

0800b314 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800b314:	b580      	push	{r7, lr}
 800b316:	b086      	sub	sp, #24
 800b318:	af02      	add	r7, sp, #8
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	60b9      	str	r1, [r7, #8]
 800b31e:	607a      	str	r2, [r7, #4]
 800b320:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800b322:	2300      	movs	r3, #0
 800b324:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b328:	4917      	ldr	r1, [pc, #92]	@ (800b388 <SEGGER_SYSVIEW_Init+0x74>)
 800b32a:	4818      	ldr	r0, [pc, #96]	@ (800b38c <SEGGER_SYSVIEW_Init+0x78>)
 800b32c:	f7fe fbda 	bl	8009ae4 <SEGGER_RTT_AllocUpBuffer>
 800b330:	4603      	mov	r3, r0
 800b332:	b2da      	uxtb	r2, r3
 800b334:	4b16      	ldr	r3, [pc, #88]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b336:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800b338:	4b15      	ldr	r3, [pc, #84]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b33a:	785a      	ldrb	r2, [r3, #1]
 800b33c:	4b14      	ldr	r3, [pc, #80]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b33e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800b340:	4b13      	ldr	r3, [pc, #76]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b342:	7e1b      	ldrb	r3, [r3, #24]
 800b344:	4618      	mov	r0, r3
 800b346:	2300      	movs	r3, #0
 800b348:	9300      	str	r3, [sp, #0]
 800b34a:	2308      	movs	r3, #8
 800b34c:	4a11      	ldr	r2, [pc, #68]	@ (800b394 <SEGGER_SYSVIEW_Init+0x80>)
 800b34e:	490f      	ldr	r1, [pc, #60]	@ (800b38c <SEGGER_SYSVIEW_Init+0x78>)
 800b350:	f7fe fc4c 	bl	8009bec <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800b354:	4b0e      	ldr	r3, [pc, #56]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b356:	2200      	movs	r2, #0
 800b358:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800b35a:	4b0f      	ldr	r3, [pc, #60]	@ (800b398 <SEGGER_SYSVIEW_Init+0x84>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4a0c      	ldr	r2, [pc, #48]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b360:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800b362:	4a0b      	ldr	r2, [pc, #44]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800b368:	4a09      	ldr	r2, [pc, #36]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800b36e:	4a08      	ldr	r2, [pc, #32]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800b374:	4a06      	ldr	r2, [pc, #24]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800b37a:	4b05      	ldr	r3, [pc, #20]	@ (800b390 <SEGGER_SYSVIEW_Init+0x7c>)
 800b37c:	2200      	movs	r2, #0
 800b37e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800b380:	bf00      	nop
 800b382:	3710      	adds	r7, #16
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}
 800b388:	20004e00 	.word	0x20004e00
 800b38c:	0800d404 	.word	0x0800d404
 800b390:	20005208 	.word	0x20005208
 800b394:	20005200 	.word	0x20005200
 800b398:	e0001004 	.word	0xe0001004

0800b39c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800b3a4:	4a04      	ldr	r2, [pc, #16]	@ (800b3b8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6113      	str	r3, [r2, #16]
}
 800b3aa:	bf00      	nop
 800b3ac:	370c      	adds	r7, #12
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	20005208 	.word	0x20005208

0800b3bc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b3c4:	f3ef 8311 	mrs	r3, BASEPRI
 800b3c8:	f04f 0120 	mov.w	r1, #32
 800b3cc:	f381 8811 	msr	BASEPRI, r1
 800b3d0:	60fb      	str	r3, [r7, #12]
 800b3d2:	4808      	ldr	r0, [pc, #32]	@ (800b3f4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800b3d4:	f7ff f982 	bl	800a6dc <_PreparePacket>
 800b3d8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	68b9      	ldr	r1, [r7, #8]
 800b3de:	68b8      	ldr	r0, [r7, #8]
 800b3e0:	f7ff fa68 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	f383 8811 	msr	BASEPRI, r3
}
 800b3ea:	bf00      	nop
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
 800b3f2:	bf00      	nop
 800b3f4:	20005238 	.word	0x20005238

0800b3f8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b088      	sub	sp, #32
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b402:	f3ef 8311 	mrs	r3, BASEPRI
 800b406:	f04f 0120 	mov.w	r1, #32
 800b40a:	f381 8811 	msr	BASEPRI, r1
 800b40e:	617b      	str	r3, [r7, #20]
 800b410:	4816      	ldr	r0, [pc, #88]	@ (800b46c <SEGGER_SYSVIEW_RecordU32+0x74>)
 800b412:	f7ff f963 	bl	800a6dc <_PreparePacket>
 800b416:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	61fb      	str	r3, [r7, #28]
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	61bb      	str	r3, [r7, #24]
 800b424:	e00b      	b.n	800b43e <SEGGER_SYSVIEW_RecordU32+0x46>
 800b426:	69bb      	ldr	r3, [r7, #24]
 800b428:	b2da      	uxtb	r2, r3
 800b42a:	69fb      	ldr	r3, [r7, #28]
 800b42c:	1c59      	adds	r1, r3, #1
 800b42e:	61f9      	str	r1, [r7, #28]
 800b430:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b434:	b2d2      	uxtb	r2, r2
 800b436:	701a      	strb	r2, [r3, #0]
 800b438:	69bb      	ldr	r3, [r7, #24]
 800b43a:	09db      	lsrs	r3, r3, #7
 800b43c:	61bb      	str	r3, [r7, #24]
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	2b7f      	cmp	r3, #127	@ 0x7f
 800b442:	d8f0      	bhi.n	800b426 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	1c5a      	adds	r2, r3, #1
 800b448:	61fa      	str	r2, [r7, #28]
 800b44a:	69ba      	ldr	r2, [r7, #24]
 800b44c:	b2d2      	uxtb	r2, r2
 800b44e:	701a      	strb	r2, [r3, #0]
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b454:	687a      	ldr	r2, [r7, #4]
 800b456:	68f9      	ldr	r1, [r7, #12]
 800b458:	6938      	ldr	r0, [r7, #16]
 800b45a:	f7ff fa2b 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f383 8811 	msr	BASEPRI, r3
}
 800b464:	bf00      	nop
 800b466:	3720      	adds	r7, #32
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	20005238 	.word	0x20005238

0800b470 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800b470:	b580      	push	{r7, lr}
 800b472:	b08c      	sub	sp, #48	@ 0x30
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800b47c:	f3ef 8311 	mrs	r3, BASEPRI
 800b480:	f04f 0120 	mov.w	r1, #32
 800b484:	f381 8811 	msr	BASEPRI, r1
 800b488:	61fb      	str	r3, [r7, #28]
 800b48a:	4825      	ldr	r0, [pc, #148]	@ (800b520 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800b48c:	f7ff f926 	bl	800a6dc <_PreparePacket>
 800b490:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b49e:	e00b      	b.n	800b4b8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800b4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a2:	b2da      	uxtb	r2, r3
 800b4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a6:	1c59      	adds	r1, r3, #1
 800b4a8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b4aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b4ae:	b2d2      	uxtb	r2, r2
 800b4b0:	701a      	strb	r2, [r3, #0]
 800b4b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b4:	09db      	lsrs	r3, r3, #7
 800b4b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4bc:	d8f0      	bhi.n	800b4a0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800b4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4c0:	1c5a      	adds	r2, r3, #1
 800b4c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b4c6:	b2d2      	uxtb	r2, r2
 800b4c8:	701a      	strb	r2, [r3, #0]
 800b4ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4cc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	623b      	str	r3, [r7, #32]
 800b4d6:	e00b      	b.n	800b4f0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800b4d8:	6a3b      	ldr	r3, [r7, #32]
 800b4da:	b2da      	uxtb	r2, r3
 800b4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4de:	1c59      	adds	r1, r3, #1
 800b4e0:	6279      	str	r1, [r7, #36]	@ 0x24
 800b4e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b4e6:	b2d2      	uxtb	r2, r2
 800b4e8:	701a      	strb	r2, [r3, #0]
 800b4ea:	6a3b      	ldr	r3, [r7, #32]
 800b4ec:	09db      	lsrs	r3, r3, #7
 800b4ee:	623b      	str	r3, [r7, #32]
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4f4:	d8f0      	bhi.n	800b4d8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f8:	1c5a      	adds	r2, r3, #1
 800b4fa:	627a      	str	r2, [r7, #36]	@ 0x24
 800b4fc:	6a3a      	ldr	r2, [r7, #32]
 800b4fe:	b2d2      	uxtb	r2, r2
 800b500:	701a      	strb	r2, [r3, #0]
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b506:	68fa      	ldr	r2, [r7, #12]
 800b508:	6979      	ldr	r1, [r7, #20]
 800b50a:	69b8      	ldr	r0, [r7, #24]
 800b50c:	f7ff f9d2 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	f383 8811 	msr	BASEPRI, r3
}
 800b516:	bf00      	nop
 800b518:	3730      	adds	r7, #48	@ 0x30
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	20005238 	.word	0x20005238

0800b524 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800b524:	b580      	push	{r7, lr}
 800b526:	b08c      	sub	sp, #48	@ 0x30
 800b528:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800b52a:	4b58      	ldr	r3, [pc, #352]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b52c:	2201      	movs	r2, #1
 800b52e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800b530:	f3ef 8311 	mrs	r3, BASEPRI
 800b534:	f04f 0120 	mov.w	r1, #32
 800b538:	f381 8811 	msr	BASEPRI, r1
 800b53c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800b53e:	4b53      	ldr	r3, [pc, #332]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b540:	785b      	ldrb	r3, [r3, #1]
 800b542:	220a      	movs	r2, #10
 800b544:	4952      	ldr	r1, [pc, #328]	@ (800b690 <SEGGER_SYSVIEW_Start+0x16c>)
 800b546:	4618      	mov	r0, r3
 800b548:	f7f4 fe62 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800b552:	200a      	movs	r0, #10
 800b554:	f7ff ff32 	bl	800b3bc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b558:	f3ef 8311 	mrs	r3, BASEPRI
 800b55c:	f04f 0120 	mov.w	r1, #32
 800b560:	f381 8811 	msr	BASEPRI, r1
 800b564:	60bb      	str	r3, [r7, #8]
 800b566:	484b      	ldr	r0, [pc, #300]	@ (800b694 <SEGGER_SYSVIEW_Start+0x170>)
 800b568:	f7ff f8b8 	bl	800a6dc <_PreparePacket>
 800b56c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b576:	4b45      	ldr	r3, [pc, #276]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b57c:	e00b      	b.n	800b596 <SEGGER_SYSVIEW_Start+0x72>
 800b57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b580:	b2da      	uxtb	r2, r3
 800b582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b584:	1c59      	adds	r1, r3, #1
 800b586:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b588:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b58c:	b2d2      	uxtb	r2, r2
 800b58e:	701a      	strb	r2, [r3, #0]
 800b590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b592:	09db      	lsrs	r3, r3, #7
 800b594:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b598:	2b7f      	cmp	r3, #127	@ 0x7f
 800b59a:	d8f0      	bhi.n	800b57e <SEGGER_SYSVIEW_Start+0x5a>
 800b59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b59e:	1c5a      	adds	r2, r3, #1
 800b5a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b5a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b5a4:	b2d2      	uxtb	r2, r2
 800b5a6:	701a      	strb	r2, [r3, #0]
 800b5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5aa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800b5b0:	4b36      	ldr	r3, [pc, #216]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b5b2:	689b      	ldr	r3, [r3, #8]
 800b5b4:	623b      	str	r3, [r7, #32]
 800b5b6:	e00b      	b.n	800b5d0 <SEGGER_SYSVIEW_Start+0xac>
 800b5b8:	6a3b      	ldr	r3, [r7, #32]
 800b5ba:	b2da      	uxtb	r2, r3
 800b5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5be:	1c59      	adds	r1, r3, #1
 800b5c0:	6279      	str	r1, [r7, #36]	@ 0x24
 800b5c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b5c6:	b2d2      	uxtb	r2, r2
 800b5c8:	701a      	strb	r2, [r3, #0]
 800b5ca:	6a3b      	ldr	r3, [r7, #32]
 800b5cc:	09db      	lsrs	r3, r3, #7
 800b5ce:	623b      	str	r3, [r7, #32]
 800b5d0:	6a3b      	ldr	r3, [r7, #32]
 800b5d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b5d4:	d8f0      	bhi.n	800b5b8 <SEGGER_SYSVIEW_Start+0x94>
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d8:	1c5a      	adds	r2, r3, #1
 800b5da:	627a      	str	r2, [r7, #36]	@ 0x24
 800b5dc:	6a3a      	ldr	r2, [r7, #32]
 800b5de:	b2d2      	uxtb	r2, r2
 800b5e0:	701a      	strb	r2, [r3, #0]
 800b5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	61fb      	str	r3, [r7, #28]
 800b5ea:	4b28      	ldr	r3, [pc, #160]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	61bb      	str	r3, [r7, #24]
 800b5f0:	e00b      	b.n	800b60a <SEGGER_SYSVIEW_Start+0xe6>
 800b5f2:	69bb      	ldr	r3, [r7, #24]
 800b5f4:	b2da      	uxtb	r2, r3
 800b5f6:	69fb      	ldr	r3, [r7, #28]
 800b5f8:	1c59      	adds	r1, r3, #1
 800b5fa:	61f9      	str	r1, [r7, #28]
 800b5fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b600:	b2d2      	uxtb	r2, r2
 800b602:	701a      	strb	r2, [r3, #0]
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	09db      	lsrs	r3, r3, #7
 800b608:	61bb      	str	r3, [r7, #24]
 800b60a:	69bb      	ldr	r3, [r7, #24]
 800b60c:	2b7f      	cmp	r3, #127	@ 0x7f
 800b60e:	d8f0      	bhi.n	800b5f2 <SEGGER_SYSVIEW_Start+0xce>
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	1c5a      	adds	r2, r3, #1
 800b614:	61fa      	str	r2, [r7, #28]
 800b616:	69ba      	ldr	r2, [r7, #24]
 800b618:	b2d2      	uxtb	r2, r2
 800b61a:	701a      	strb	r2, [r3, #0]
 800b61c:	69fb      	ldr	r3, [r7, #28]
 800b61e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	617b      	str	r3, [r7, #20]
 800b624:	2300      	movs	r3, #0
 800b626:	613b      	str	r3, [r7, #16]
 800b628:	e00b      	b.n	800b642 <SEGGER_SYSVIEW_Start+0x11e>
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	b2da      	uxtb	r2, r3
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	1c59      	adds	r1, r3, #1
 800b632:	6179      	str	r1, [r7, #20]
 800b634:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b638:	b2d2      	uxtb	r2, r2
 800b63a:	701a      	strb	r2, [r3, #0]
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	09db      	lsrs	r3, r3, #7
 800b640:	613b      	str	r3, [r7, #16]
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	2b7f      	cmp	r3, #127	@ 0x7f
 800b646:	d8f0      	bhi.n	800b62a <SEGGER_SYSVIEW_Start+0x106>
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	1c5a      	adds	r2, r3, #1
 800b64c:	617a      	str	r2, [r7, #20]
 800b64e:	693a      	ldr	r2, [r7, #16]
 800b650:	b2d2      	uxtb	r2, r2
 800b652:	701a      	strb	r2, [r3, #0]
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b658:	2218      	movs	r2, #24
 800b65a:	6839      	ldr	r1, [r7, #0]
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f7ff f929 	bl	800a8b4 <_SendPacket>
      RECORD_END();
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b668:	4b08      	ldr	r3, [pc, #32]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d002      	beq.n	800b676 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800b670:	4b06      	ldr	r3, [pc, #24]	@ (800b68c <SEGGER_SYSVIEW_Start+0x168>)
 800b672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b674:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800b676:	f000 f9eb 	bl	800ba50 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800b67a:	f000 f9b1 	bl	800b9e0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800b67e:	f000 fd99 	bl	800c1b4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800b682:	bf00      	nop
 800b684:	3730      	adds	r7, #48	@ 0x30
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
 800b68a:	bf00      	nop
 800b68c:	20005208 	.word	0x20005208
 800b690:	0800d454 	.word	0x0800d454
 800b694:	20005238 	.word	0x20005238

0800b698 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800b698:	b580      	push	{r7, lr}
 800b69a:	b082      	sub	sp, #8
 800b69c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b69e:	f3ef 8311 	mrs	r3, BASEPRI
 800b6a2:	f04f 0120 	mov.w	r1, #32
 800b6a6:	f381 8811 	msr	BASEPRI, r1
 800b6aa:	607b      	str	r3, [r7, #4]
 800b6ac:	480b      	ldr	r0, [pc, #44]	@ (800b6dc <SEGGER_SYSVIEW_Stop+0x44>)
 800b6ae:	f7ff f815 	bl	800a6dc <_PreparePacket>
 800b6b2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800b6b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b6e0 <SEGGER_SYSVIEW_Stop+0x48>)
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d007      	beq.n	800b6cc <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800b6bc:	220b      	movs	r2, #11
 800b6be:	6839      	ldr	r1, [r7, #0]
 800b6c0:	6838      	ldr	r0, [r7, #0]
 800b6c2:	f7ff f8f7 	bl	800a8b4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800b6c6:	4b06      	ldr	r3, [pc, #24]	@ (800b6e0 <SEGGER_SYSVIEW_Stop+0x48>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f383 8811 	msr	BASEPRI, r3
}
 800b6d2:	bf00      	nop
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	20005238 	.word	0x20005238
 800b6e0:	20005208 	.word	0x20005208

0800b6e4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b08c      	sub	sp, #48	@ 0x30
 800b6e8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b6ea:	f3ef 8311 	mrs	r3, BASEPRI
 800b6ee:	f04f 0120 	mov.w	r1, #32
 800b6f2:	f381 8811 	msr	BASEPRI, r1
 800b6f6:	60fb      	str	r3, [r7, #12]
 800b6f8:	4845      	ldr	r0, [pc, #276]	@ (800b810 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800b6fa:	f7fe ffef 	bl	800a6dc <_PreparePacket>
 800b6fe:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b708:	4b42      	ldr	r3, [pc, #264]	@ (800b814 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b70e:	e00b      	b.n	800b728 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800b710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b712:	b2da      	uxtb	r2, r3
 800b714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b716:	1c59      	adds	r1, r3, #1
 800b718:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b71a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b71e:	b2d2      	uxtb	r2, r2
 800b720:	701a      	strb	r2, [r3, #0]
 800b722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b724:	09db      	lsrs	r3, r3, #7
 800b726:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b72a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b72c:	d8f0      	bhi.n	800b710 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800b72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b734:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
 800b73a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b73c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	627b      	str	r3, [r7, #36]	@ 0x24
 800b742:	4b34      	ldr	r3, [pc, #208]	@ (800b814 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	623b      	str	r3, [r7, #32]
 800b748:	e00b      	b.n	800b762 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800b74a:	6a3b      	ldr	r3, [r7, #32]
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b750:	1c59      	adds	r1, r3, #1
 800b752:	6279      	str	r1, [r7, #36]	@ 0x24
 800b754:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b758:	b2d2      	uxtb	r2, r2
 800b75a:	701a      	strb	r2, [r3, #0]
 800b75c:	6a3b      	ldr	r3, [r7, #32]
 800b75e:	09db      	lsrs	r3, r3, #7
 800b760:	623b      	str	r3, [r7, #32]
 800b762:	6a3b      	ldr	r3, [r7, #32]
 800b764:	2b7f      	cmp	r3, #127	@ 0x7f
 800b766:	d8f0      	bhi.n	800b74a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800b768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76a:	1c5a      	adds	r2, r3, #1
 800b76c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b76e:	6a3a      	ldr	r2, [r7, #32]
 800b770:	b2d2      	uxtb	r2, r2
 800b772:	701a      	strb	r2, [r3, #0]
 800b774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b776:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	61fb      	str	r3, [r7, #28]
 800b77c:	4b25      	ldr	r3, [pc, #148]	@ (800b814 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b77e:	691b      	ldr	r3, [r3, #16]
 800b780:	61bb      	str	r3, [r7, #24]
 800b782:	e00b      	b.n	800b79c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	b2da      	uxtb	r2, r3
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	1c59      	adds	r1, r3, #1
 800b78c:	61f9      	str	r1, [r7, #28]
 800b78e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b792:	b2d2      	uxtb	r2, r2
 800b794:	701a      	strb	r2, [r3, #0]
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	09db      	lsrs	r3, r3, #7
 800b79a:	61bb      	str	r3, [r7, #24]
 800b79c:	69bb      	ldr	r3, [r7, #24]
 800b79e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7a0:	d8f0      	bhi.n	800b784 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800b7a2:	69fb      	ldr	r3, [r7, #28]
 800b7a4:	1c5a      	adds	r2, r3, #1
 800b7a6:	61fa      	str	r2, [r7, #28]
 800b7a8:	69ba      	ldr	r2, [r7, #24]
 800b7aa:	b2d2      	uxtb	r2, r2
 800b7ac:	701a      	strb	r2, [r3, #0]
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	617b      	str	r3, [r7, #20]
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	613b      	str	r3, [r7, #16]
 800b7ba:	e00b      	b.n	800b7d4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	b2da      	uxtb	r2, r3
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	1c59      	adds	r1, r3, #1
 800b7c4:	6179      	str	r1, [r7, #20]
 800b7c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b7ca:	b2d2      	uxtb	r2, r2
 800b7cc:	701a      	strb	r2, [r3, #0]
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	09db      	lsrs	r3, r3, #7
 800b7d2:	613b      	str	r3, [r7, #16]
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7d8:	d8f0      	bhi.n	800b7bc <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	1c5a      	adds	r2, r3, #1
 800b7de:	617a      	str	r2, [r7, #20]
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	b2d2      	uxtb	r2, r2
 800b7e4:	701a      	strb	r2, [r3, #0]
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b7ea:	2218      	movs	r2, #24
 800b7ec:	6879      	ldr	r1, [r7, #4]
 800b7ee:	68b8      	ldr	r0, [r7, #8]
 800b7f0:	f7ff f860 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b7fa:	4b06      	ldr	r3, [pc, #24]	@ (800b814 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b7fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d002      	beq.n	800b808 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800b802:	4b04      	ldr	r3, [pc, #16]	@ (800b814 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b806:	4798      	blx	r3
  }
}
 800b808:	bf00      	nop
 800b80a:	3730      	adds	r7, #48	@ 0x30
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	20005238 	.word	0x20005238
 800b814:	20005208 	.word	0x20005208

0800b818 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800b818:	b580      	push	{r7, lr}
 800b81a:	b092      	sub	sp, #72	@ 0x48
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800b820:	f3ef 8311 	mrs	r3, BASEPRI
 800b824:	f04f 0120 	mov.w	r1, #32
 800b828:	f381 8811 	msr	BASEPRI, r1
 800b82c:	617b      	str	r3, [r7, #20]
 800b82e:	486a      	ldr	r0, [pc, #424]	@ (800b9d8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800b830:	f7fe ff54 	bl	800a6dc <_PreparePacket>
 800b834:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	4b66      	ldr	r3, [pc, #408]	@ (800b9dc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b844:	691b      	ldr	r3, [r3, #16]
 800b846:	1ad3      	subs	r3, r2, r3
 800b848:	643b      	str	r3, [r7, #64]	@ 0x40
 800b84a:	e00b      	b.n	800b864 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800b84c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b84e:	b2da      	uxtb	r2, r3
 800b850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b852:	1c59      	adds	r1, r3, #1
 800b854:	6479      	str	r1, [r7, #68]	@ 0x44
 800b856:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b85a:	b2d2      	uxtb	r2, r2
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b860:	09db      	lsrs	r3, r3, #7
 800b862:	643b      	str	r3, [r7, #64]	@ 0x40
 800b864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b866:	2b7f      	cmp	r3, #127	@ 0x7f
 800b868:	d8f0      	bhi.n	800b84c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800b86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b86c:	1c5a      	adds	r2, r3, #1
 800b86e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b870:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b872:	b2d2      	uxtb	r2, r2
 800b874:	701a      	strb	r2, [r3, #0]
 800b876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b878:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	689b      	ldr	r3, [r3, #8]
 800b882:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b884:	e00b      	b.n	800b89e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800b886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b888:	b2da      	uxtb	r2, r3
 800b88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b88c:	1c59      	adds	r1, r3, #1
 800b88e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800b890:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b894:	b2d2      	uxtb	r2, r2
 800b896:	701a      	strb	r2, [r3, #0]
 800b898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89a:	09db      	lsrs	r3, r3, #7
 800b89c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b8a2:	d8f0      	bhi.n	800b886 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800b8a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8a6:	1c5a      	adds	r2, r3, #1
 800b8a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b8aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8ac:	b2d2      	uxtb	r2, r2
 800b8ae:	701a      	strb	r2, [r3, #0]
 800b8b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8b2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	2220      	movs	r2, #32
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	68f8      	ldr	r0, [r7, #12]
 800b8be:	f7fe fed4 	bl	800a66a <_EncodeStr>
 800b8c2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800b8c4:	2209      	movs	r2, #9
 800b8c6:	68f9      	ldr	r1, [r7, #12]
 800b8c8:	6938      	ldr	r0, [r7, #16]
 800b8ca:	f7fe fff3 	bl	800a8b4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681a      	ldr	r2, [r3, #0]
 800b8da:	4b40      	ldr	r3, [pc, #256]	@ (800b9dc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b8dc:	691b      	ldr	r3, [r3, #16]
 800b8de:	1ad3      	subs	r3, r2, r3
 800b8e0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8e2:	e00b      	b.n	800b8fc <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e6:	b2da      	uxtb	r2, r3
 800b8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ea:	1c59      	adds	r1, r3, #1
 800b8ec:	6379      	str	r1, [r7, #52]	@ 0x34
 800b8ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b8f2:	b2d2      	uxtb	r2, r2
 800b8f4:	701a      	strb	r2, [r3, #0]
 800b8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f8:	09db      	lsrs	r3, r3, #7
 800b8fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800b900:	d8f0      	bhi.n	800b8e4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800b902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b904:	1c5a      	adds	r2, r3, #1
 800b906:	637a      	str	r2, [r7, #52]	@ 0x34
 800b908:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b90a:	b2d2      	uxtb	r2, r2
 800b90c:	701a      	strb	r2, [r3, #0]
 800b90e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b910:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	68db      	ldr	r3, [r3, #12]
 800b91a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b91c:	e00b      	b.n	800b936 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800b91e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b920:	b2da      	uxtb	r2, r3
 800b922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b924:	1c59      	adds	r1, r3, #1
 800b926:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b928:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b92c:	b2d2      	uxtb	r2, r2
 800b92e:	701a      	strb	r2, [r3, #0]
 800b930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b932:	09db      	lsrs	r3, r3, #7
 800b934:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b938:	2b7f      	cmp	r3, #127	@ 0x7f
 800b93a:	d8f0      	bhi.n	800b91e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800b93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b942:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b944:	b2d2      	uxtb	r2, r2
 800b946:	701a      	strb	r2, [r3, #0]
 800b948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b94a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	623b      	str	r3, [r7, #32]
 800b956:	e00b      	b.n	800b970 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800b958:	6a3b      	ldr	r3, [r7, #32]
 800b95a:	b2da      	uxtb	r2, r3
 800b95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95e:	1c59      	adds	r1, r3, #1
 800b960:	6279      	str	r1, [r7, #36]	@ 0x24
 800b962:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b966:	b2d2      	uxtb	r2, r2
 800b968:	701a      	strb	r2, [r3, #0]
 800b96a:	6a3b      	ldr	r3, [r7, #32]
 800b96c:	09db      	lsrs	r3, r3, #7
 800b96e:	623b      	str	r3, [r7, #32]
 800b970:	6a3b      	ldr	r3, [r7, #32]
 800b972:	2b7f      	cmp	r3, #127	@ 0x7f
 800b974:	d8f0      	bhi.n	800b958 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800b976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b978:	1c5a      	adds	r2, r3, #1
 800b97a:	627a      	str	r2, [r7, #36]	@ 0x24
 800b97c:	6a3a      	ldr	r2, [r7, #32]
 800b97e:	b2d2      	uxtb	r2, r2
 800b980:	701a      	strb	r2, [r3, #0]
 800b982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b984:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	61fb      	str	r3, [r7, #28]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	61bb      	str	r3, [r7, #24]
 800b990:	e00b      	b.n	800b9aa <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	b2da      	uxtb	r2, r3
 800b996:	69fb      	ldr	r3, [r7, #28]
 800b998:	1c59      	adds	r1, r3, #1
 800b99a:	61f9      	str	r1, [r7, #28]
 800b99c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b9a0:	b2d2      	uxtb	r2, r2
 800b9a2:	701a      	strb	r2, [r3, #0]
 800b9a4:	69bb      	ldr	r3, [r7, #24]
 800b9a6:	09db      	lsrs	r3, r3, #7
 800b9a8:	61bb      	str	r3, [r7, #24]
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800b9ae:	d8f0      	bhi.n	800b992 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	1c5a      	adds	r2, r3, #1
 800b9b4:	61fa      	str	r2, [r7, #28]
 800b9b6:	69ba      	ldr	r2, [r7, #24]
 800b9b8:	b2d2      	uxtb	r2, r2
 800b9ba:	701a      	strb	r2, [r3, #0]
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800b9c0:	2215      	movs	r2, #21
 800b9c2:	68f9      	ldr	r1, [r7, #12]
 800b9c4:	6938      	ldr	r0, [r7, #16]
 800b9c6:	f7fe ff75 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	f383 8811 	msr	BASEPRI, r3
}
 800b9d0:	bf00      	nop
 800b9d2:	3748      	adds	r7, #72	@ 0x48
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	20005238 	.word	0x20005238
 800b9dc:	20005208 	.word	0x20005208

0800b9e0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800b9e4:	4b07      	ldr	r3, [pc, #28]	@ (800ba04 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b9e6:	6a1b      	ldr	r3, [r3, #32]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d008      	beq.n	800b9fe <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800b9ec:	4b05      	ldr	r3, [pc, #20]	@ (800ba04 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b9ee:	6a1b      	ldr	r3, [r3, #32]
 800b9f0:	685b      	ldr	r3, [r3, #4]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d003      	beq.n	800b9fe <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800b9f6:	4b03      	ldr	r3, [pc, #12]	@ (800ba04 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b9f8:	6a1b      	ldr	r3, [r3, #32]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	4798      	blx	r3
  }
}
 800b9fe:	bf00      	nop
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop
 800ba04:	20005208 	.word	0x20005208

0800ba08 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b086      	sub	sp, #24
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ba10:	f3ef 8311 	mrs	r3, BASEPRI
 800ba14:	f04f 0120 	mov.w	r1, #32
 800ba18:	f381 8811 	msr	BASEPRI, r1
 800ba1c:	617b      	str	r3, [r7, #20]
 800ba1e:	480b      	ldr	r0, [pc, #44]	@ (800ba4c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800ba20:	f7fe fe5c 	bl	800a6dc <_PreparePacket>
 800ba24:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ba26:	2280      	movs	r2, #128	@ 0x80
 800ba28:	6879      	ldr	r1, [r7, #4]
 800ba2a:	6938      	ldr	r0, [r7, #16]
 800ba2c:	f7fe fe1d 	bl	800a66a <_EncodeStr>
 800ba30:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800ba32:	220e      	movs	r2, #14
 800ba34:	68f9      	ldr	r1, [r7, #12]
 800ba36:	6938      	ldr	r0, [r7, #16]
 800ba38:	f7fe ff3c 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	f383 8811 	msr	BASEPRI, r3
}
 800ba42:	bf00      	nop
 800ba44:	3718      	adds	r7, #24
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	20005238 	.word	0x20005238

0800ba50 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800ba50:	b590      	push	{r4, r7, lr}
 800ba52:	b083      	sub	sp, #12
 800ba54:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ba56:	4b15      	ldr	r3, [pc, #84]	@ (800baac <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ba58:	6a1b      	ldr	r3, [r3, #32]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d01a      	beq.n	800ba94 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ba5e:	4b13      	ldr	r3, [pc, #76]	@ (800baac <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ba60:	6a1b      	ldr	r3, [r3, #32]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d015      	beq.n	800ba94 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800ba68:	4b10      	ldr	r3, [pc, #64]	@ (800baac <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ba6a:	6a1b      	ldr	r3, [r3, #32]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4798      	blx	r3
 800ba70:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ba74:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800ba76:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba7a:	f04f 0200 	mov.w	r2, #0
 800ba7e:	f04f 0300 	mov.w	r3, #0
 800ba82:	000a      	movs	r2, r1
 800ba84:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ba86:	4613      	mov	r3, r2
 800ba88:	461a      	mov	r2, r3
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	200d      	movs	r0, #13
 800ba8e:	f7ff fcef 	bl	800b470 <SEGGER_SYSVIEW_RecordU32x2>
 800ba92:	e006      	b.n	800baa2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800ba94:	4b06      	ldr	r3, [pc, #24]	@ (800bab0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	200c      	movs	r0, #12
 800ba9c:	f7ff fcac 	bl	800b3f8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800baa0:	bf00      	nop
 800baa2:	bf00      	nop
 800baa4:	370c      	adds	r7, #12
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd90      	pop	{r4, r7, pc}
 800baaa:	bf00      	nop
 800baac:	20005208 	.word	0x20005208
 800bab0:	e0001004 	.word	0xe0001004

0800bab4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b086      	sub	sp, #24
 800bab8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800baba:	f3ef 8311 	mrs	r3, BASEPRI
 800babe:	f04f 0120 	mov.w	r1, #32
 800bac2:	f381 8811 	msr	BASEPRI, r1
 800bac6:	60fb      	str	r3, [r7, #12]
 800bac8:	4819      	ldr	r0, [pc, #100]	@ (800bb30 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800baca:	f7fe fe07 	bl	800a6dc <_PreparePacket>
 800bace:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800bad4:	4b17      	ldr	r3, [pc, #92]	@ (800bb34 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800badc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	617b      	str	r3, [r7, #20]
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	613b      	str	r3, [r7, #16]
 800bae6:	e00b      	b.n	800bb00 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	b2da      	uxtb	r2, r3
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	1c59      	adds	r1, r3, #1
 800baf0:	6179      	str	r1, [r7, #20]
 800baf2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800baf6:	b2d2      	uxtb	r2, r2
 800baf8:	701a      	strb	r2, [r3, #0]
 800bafa:	693b      	ldr	r3, [r7, #16]
 800bafc:	09db      	lsrs	r3, r3, #7
 800bafe:	613b      	str	r3, [r7, #16]
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb04:	d8f0      	bhi.n	800bae8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	1c5a      	adds	r2, r3, #1
 800bb0a:	617a      	str	r2, [r7, #20]
 800bb0c:	693a      	ldr	r2, [r7, #16]
 800bb0e:	b2d2      	uxtb	r2, r2
 800bb10:	701a      	strb	r2, [r3, #0]
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800bb16:	2202      	movs	r2, #2
 800bb18:	6879      	ldr	r1, [r7, #4]
 800bb1a:	68b8      	ldr	r0, [r7, #8]
 800bb1c:	f7fe feca 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	f383 8811 	msr	BASEPRI, r3
}
 800bb26:	bf00      	nop
 800bb28:	3718      	adds	r7, #24
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20005238 	.word	0x20005238
 800bb34:	e000ed04 	.word	0xe000ed04

0800bb38 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800bb3e:	f3ef 8311 	mrs	r3, BASEPRI
 800bb42:	f04f 0120 	mov.w	r1, #32
 800bb46:	f381 8811 	msr	BASEPRI, r1
 800bb4a:	607b      	str	r3, [r7, #4]
 800bb4c:	4807      	ldr	r0, [pc, #28]	@ (800bb6c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800bb4e:	f7fe fdc5 	bl	800a6dc <_PreparePacket>
 800bb52:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800bb54:	2203      	movs	r2, #3
 800bb56:	6839      	ldr	r1, [r7, #0]
 800bb58:	6838      	ldr	r0, [r7, #0]
 800bb5a:	f7fe feab 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f383 8811 	msr	BASEPRI, r3
}
 800bb64:	bf00      	nop
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	20005238 	.word	0x20005238

0800bb70 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b082      	sub	sp, #8
 800bb74:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800bb76:	f3ef 8311 	mrs	r3, BASEPRI
 800bb7a:	f04f 0120 	mov.w	r1, #32
 800bb7e:	f381 8811 	msr	BASEPRI, r1
 800bb82:	607b      	str	r3, [r7, #4]
 800bb84:	4807      	ldr	r0, [pc, #28]	@ (800bba4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800bb86:	f7fe fda9 	bl	800a6dc <_PreparePacket>
 800bb8a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800bb8c:	2212      	movs	r2, #18
 800bb8e:	6839      	ldr	r1, [r7, #0]
 800bb90:	6838      	ldr	r0, [r7, #0]
 800bb92:	f7fe fe8f 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f383 8811 	msr	BASEPRI, r3
}
 800bb9c:	bf00      	nop
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}
 800bba4:	20005238 	.word	0x20005238

0800bba8 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b088      	sub	sp, #32
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bbb0:	f3ef 8311 	mrs	r3, BASEPRI
 800bbb4:	f04f 0120 	mov.w	r1, #32
 800bbb8:	f381 8811 	msr	BASEPRI, r1
 800bbbc:	617b      	str	r3, [r7, #20]
 800bbbe:	4817      	ldr	r0, [pc, #92]	@ (800bc1c <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800bbc0:	f7fe fd8c 	bl	800a6dc <_PreparePacket>
 800bbc4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bbc6:	693b      	ldr	r3, [r7, #16]
 800bbc8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	61fb      	str	r3, [r7, #28]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	61bb      	str	r3, [r7, #24]
 800bbd2:	e00b      	b.n	800bbec <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800bbd4:	69bb      	ldr	r3, [r7, #24]
 800bbd6:	b2da      	uxtb	r2, r3
 800bbd8:	69fb      	ldr	r3, [r7, #28]
 800bbda:	1c59      	adds	r1, r3, #1
 800bbdc:	61f9      	str	r1, [r7, #28]
 800bbde:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bbe2:	b2d2      	uxtb	r2, r2
 800bbe4:	701a      	strb	r2, [r3, #0]
 800bbe6:	69bb      	ldr	r3, [r7, #24]
 800bbe8:	09db      	lsrs	r3, r3, #7
 800bbea:	61bb      	str	r3, [r7, #24]
 800bbec:	69bb      	ldr	r3, [r7, #24]
 800bbee:	2b7f      	cmp	r3, #127	@ 0x7f
 800bbf0:	d8f0      	bhi.n	800bbd4 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800bbf2:	69fb      	ldr	r3, [r7, #28]
 800bbf4:	1c5a      	adds	r2, r3, #1
 800bbf6:	61fa      	str	r2, [r7, #28]
 800bbf8:	69ba      	ldr	r2, [r7, #24]
 800bbfa:	b2d2      	uxtb	r2, r2
 800bbfc:	701a      	strb	r2, [r3, #0]
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800bc02:	221c      	movs	r2, #28
 800bc04:	68f9      	ldr	r1, [r7, #12]
 800bc06:	6938      	ldr	r0, [r7, #16]
 800bc08:	f7fe fe54 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	f383 8811 	msr	BASEPRI, r3
}
 800bc12:	bf00      	nop
 800bc14:	3720      	adds	r7, #32
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20005238 	.word	0x20005238

0800bc20 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b08a      	sub	sp, #40	@ 0x28
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
 800bc28:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800bc2a:	f3ef 8311 	mrs	r3, BASEPRI
 800bc2e:	f04f 0120 	mov.w	r1, #32
 800bc32:	f381 8811 	msr	BASEPRI, r1
 800bc36:	617b      	str	r3, [r7, #20]
 800bc38:	4824      	ldr	r0, [pc, #144]	@ (800bccc <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800bc3a:	f7fe fd4f 	bl	800a6dc <_PreparePacket>
 800bc3e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	623b      	str	r3, [r7, #32]
 800bc4c:	e00b      	b.n	800bc66 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800bc4e:	6a3b      	ldr	r3, [r7, #32]
 800bc50:	b2da      	uxtb	r2, r3
 800bc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc54:	1c59      	adds	r1, r3, #1
 800bc56:	6279      	str	r1, [r7, #36]	@ 0x24
 800bc58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bc5c:	b2d2      	uxtb	r2, r2
 800bc5e:	701a      	strb	r2, [r3, #0]
 800bc60:	6a3b      	ldr	r3, [r7, #32]
 800bc62:	09db      	lsrs	r3, r3, #7
 800bc64:	623b      	str	r3, [r7, #32]
 800bc66:	6a3b      	ldr	r3, [r7, #32]
 800bc68:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc6a:	d8f0      	bhi.n	800bc4e <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800bc6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	627a      	str	r2, [r7, #36]	@ 0x24
 800bc72:	6a3a      	ldr	r2, [r7, #32]
 800bc74:	b2d2      	uxtb	r2, r2
 800bc76:	701a      	strb	r2, [r3, #0]
 800bc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc7a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	61fb      	str	r3, [r7, #28]
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	61bb      	str	r3, [r7, #24]
 800bc84:	e00b      	b.n	800bc9e <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800bc86:	69bb      	ldr	r3, [r7, #24]
 800bc88:	b2da      	uxtb	r2, r3
 800bc8a:	69fb      	ldr	r3, [r7, #28]
 800bc8c:	1c59      	adds	r1, r3, #1
 800bc8e:	61f9      	str	r1, [r7, #28]
 800bc90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bc94:	b2d2      	uxtb	r2, r2
 800bc96:	701a      	strb	r2, [r3, #0]
 800bc98:	69bb      	ldr	r3, [r7, #24]
 800bc9a:	09db      	lsrs	r3, r3, #7
 800bc9c:	61bb      	str	r3, [r7, #24]
 800bc9e:	69bb      	ldr	r3, [r7, #24]
 800bca0:	2b7f      	cmp	r3, #127	@ 0x7f
 800bca2:	d8f0      	bhi.n	800bc86 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	1c5a      	adds	r2, r3, #1
 800bca8:	61fa      	str	r2, [r7, #28]
 800bcaa:	69ba      	ldr	r2, [r7, #24]
 800bcac:	b2d2      	uxtb	r2, r2
 800bcae:	701a      	strb	r2, [r3, #0]
 800bcb0:	69fb      	ldr	r3, [r7, #28]
 800bcb2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800bcb4:	221c      	movs	r2, #28
 800bcb6:	68f9      	ldr	r1, [r7, #12]
 800bcb8:	6938      	ldr	r0, [r7, #16]
 800bcba:	f7fe fdfb 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	f383 8811 	msr	BASEPRI, r3
}
 800bcc4:	bf00      	nop
 800bcc6:	3728      	adds	r7, #40	@ 0x28
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	20005238 	.word	0x20005238

0800bcd0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800bcd6:	f3ef 8311 	mrs	r3, BASEPRI
 800bcda:	f04f 0120 	mov.w	r1, #32
 800bcde:	f381 8811 	msr	BASEPRI, r1
 800bce2:	607b      	str	r3, [r7, #4]
 800bce4:	4807      	ldr	r0, [pc, #28]	@ (800bd04 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800bce6:	f7fe fcf9 	bl	800a6dc <_PreparePacket>
 800bcea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800bcec:	2211      	movs	r2, #17
 800bcee:	6839      	ldr	r1, [r7, #0]
 800bcf0:	6838      	ldr	r0, [r7, #0]
 800bcf2:	f7fe fddf 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	f383 8811 	msr	BASEPRI, r3
}
 800bcfc:	bf00      	nop
 800bcfe:	3708      	adds	r7, #8
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	20005238 	.word	0x20005238

0800bd08 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b088      	sub	sp, #32
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bd10:	f3ef 8311 	mrs	r3, BASEPRI
 800bd14:	f04f 0120 	mov.w	r1, #32
 800bd18:	f381 8811 	msr	BASEPRI, r1
 800bd1c:	617b      	str	r3, [r7, #20]
 800bd1e:	4819      	ldr	r0, [pc, #100]	@ (800bd84 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800bd20:	f7fe fcdc 	bl	800a6dc <_PreparePacket>
 800bd24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bd2a:	4b17      	ldr	r3, [pc, #92]	@ (800bd88 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800bd2c:	691b      	ldr	r3, [r3, #16]
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	1ad3      	subs	r3, r2, r3
 800bd32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	61fb      	str	r3, [r7, #28]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	61bb      	str	r3, [r7, #24]
 800bd3c:	e00b      	b.n	800bd56 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800bd3e:	69bb      	ldr	r3, [r7, #24]
 800bd40:	b2da      	uxtb	r2, r3
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	1c59      	adds	r1, r3, #1
 800bd46:	61f9      	str	r1, [r7, #28]
 800bd48:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bd4c:	b2d2      	uxtb	r2, r2
 800bd4e:	701a      	strb	r2, [r3, #0]
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	09db      	lsrs	r3, r3, #7
 800bd54:	61bb      	str	r3, [r7, #24]
 800bd56:	69bb      	ldr	r3, [r7, #24]
 800bd58:	2b7f      	cmp	r3, #127	@ 0x7f
 800bd5a:	d8f0      	bhi.n	800bd3e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800bd5c:	69fb      	ldr	r3, [r7, #28]
 800bd5e:	1c5a      	adds	r2, r3, #1
 800bd60:	61fa      	str	r2, [r7, #28]
 800bd62:	69ba      	ldr	r2, [r7, #24]
 800bd64:	b2d2      	uxtb	r2, r2
 800bd66:	701a      	strb	r2, [r3, #0]
 800bd68:	69fb      	ldr	r3, [r7, #28]
 800bd6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800bd6c:	2208      	movs	r2, #8
 800bd6e:	68f9      	ldr	r1, [r7, #12]
 800bd70:	6938      	ldr	r0, [r7, #16]
 800bd72:	f7fe fd9f 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f383 8811 	msr	BASEPRI, r3
}
 800bd7c:	bf00      	nop
 800bd7e:	3720      	adds	r7, #32
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	20005238 	.word	0x20005238
 800bd88:	20005208 	.word	0x20005208

0800bd8c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b088      	sub	sp, #32
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bd94:	f3ef 8311 	mrs	r3, BASEPRI
 800bd98:	f04f 0120 	mov.w	r1, #32
 800bd9c:	f381 8811 	msr	BASEPRI, r1
 800bda0:	617b      	str	r3, [r7, #20]
 800bda2:	4819      	ldr	r0, [pc, #100]	@ (800be08 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800bda4:	f7fe fc9a 	bl	800a6dc <_PreparePacket>
 800bda8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bdae:	4b17      	ldr	r3, [pc, #92]	@ (800be0c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800bdb0:	691b      	ldr	r3, [r3, #16]
 800bdb2:	687a      	ldr	r2, [r7, #4]
 800bdb4:	1ad3      	subs	r3, r2, r3
 800bdb6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	61fb      	str	r3, [r7, #28]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	61bb      	str	r3, [r7, #24]
 800bdc0:	e00b      	b.n	800bdda <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800bdc2:	69bb      	ldr	r3, [r7, #24]
 800bdc4:	b2da      	uxtb	r2, r3
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	1c59      	adds	r1, r3, #1
 800bdca:	61f9      	str	r1, [r7, #28]
 800bdcc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bdd0:	b2d2      	uxtb	r2, r2
 800bdd2:	701a      	strb	r2, [r3, #0]
 800bdd4:	69bb      	ldr	r3, [r7, #24]
 800bdd6:	09db      	lsrs	r3, r3, #7
 800bdd8:	61bb      	str	r3, [r7, #24]
 800bdda:	69bb      	ldr	r3, [r7, #24]
 800bddc:	2b7f      	cmp	r3, #127	@ 0x7f
 800bdde:	d8f0      	bhi.n	800bdc2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800bde0:	69fb      	ldr	r3, [r7, #28]
 800bde2:	1c5a      	adds	r2, r3, #1
 800bde4:	61fa      	str	r2, [r7, #28]
 800bde6:	69ba      	ldr	r2, [r7, #24]
 800bde8:	b2d2      	uxtb	r2, r2
 800bdea:	701a      	strb	r2, [r3, #0]
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800bdf0:	2204      	movs	r2, #4
 800bdf2:	68f9      	ldr	r1, [r7, #12]
 800bdf4:	6938      	ldr	r0, [r7, #16]
 800bdf6:	f7fe fd5d 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	f383 8811 	msr	BASEPRI, r3
}
 800be00:	bf00      	nop
 800be02:	3720      	adds	r7, #32
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}
 800be08:	20005238 	.word	0x20005238
 800be0c:	20005208 	.word	0x20005208

0800be10 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800be10:	b580      	push	{r7, lr}
 800be12:	b088      	sub	sp, #32
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800be18:	f3ef 8311 	mrs	r3, BASEPRI
 800be1c:	f04f 0120 	mov.w	r1, #32
 800be20:	f381 8811 	msr	BASEPRI, r1
 800be24:	617b      	str	r3, [r7, #20]
 800be26:	4819      	ldr	r0, [pc, #100]	@ (800be8c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800be28:	f7fe fc58 	bl	800a6dc <_PreparePacket>
 800be2c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800be32:	4b17      	ldr	r3, [pc, #92]	@ (800be90 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800be34:	691b      	ldr	r3, [r3, #16]
 800be36:	687a      	ldr	r2, [r7, #4]
 800be38:	1ad3      	subs	r3, r2, r3
 800be3a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	61fb      	str	r3, [r7, #28]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	61bb      	str	r3, [r7, #24]
 800be44:	e00b      	b.n	800be5e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800be46:	69bb      	ldr	r3, [r7, #24]
 800be48:	b2da      	uxtb	r2, r3
 800be4a:	69fb      	ldr	r3, [r7, #28]
 800be4c:	1c59      	adds	r1, r3, #1
 800be4e:	61f9      	str	r1, [r7, #28]
 800be50:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800be54:	b2d2      	uxtb	r2, r2
 800be56:	701a      	strb	r2, [r3, #0]
 800be58:	69bb      	ldr	r3, [r7, #24]
 800be5a:	09db      	lsrs	r3, r3, #7
 800be5c:	61bb      	str	r3, [r7, #24]
 800be5e:	69bb      	ldr	r3, [r7, #24]
 800be60:	2b7f      	cmp	r3, #127	@ 0x7f
 800be62:	d8f0      	bhi.n	800be46 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	1c5a      	adds	r2, r3, #1
 800be68:	61fa      	str	r2, [r7, #28]
 800be6a:	69ba      	ldr	r2, [r7, #24]
 800be6c:	b2d2      	uxtb	r2, r2
 800be6e:	701a      	strb	r2, [r3, #0]
 800be70:	69fb      	ldr	r3, [r7, #28]
 800be72:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800be74:	2206      	movs	r2, #6
 800be76:	68f9      	ldr	r1, [r7, #12]
 800be78:	6938      	ldr	r0, [r7, #16]
 800be7a:	f7fe fd1b 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	f383 8811 	msr	BASEPRI, r3
}
 800be84:	bf00      	nop
 800be86:	3720      	adds	r7, #32
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}
 800be8c:	20005238 	.word	0x20005238
 800be90:	20005208 	.word	0x20005208

0800be94 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800be94:	b580      	push	{r7, lr}
 800be96:	b08a      	sub	sp, #40	@ 0x28
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800be9e:	f3ef 8311 	mrs	r3, BASEPRI
 800bea2:	f04f 0120 	mov.w	r1, #32
 800bea6:	f381 8811 	msr	BASEPRI, r1
 800beaa:	617b      	str	r3, [r7, #20]
 800beac:	4827      	ldr	r0, [pc, #156]	@ (800bf4c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800beae:	f7fe fc15 	bl	800a6dc <_PreparePacket>
 800beb2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800beb8:	4b25      	ldr	r3, [pc, #148]	@ (800bf50 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800beba:	691b      	ldr	r3, [r3, #16]
 800bebc:	687a      	ldr	r2, [r7, #4]
 800bebe:	1ad3      	subs	r3, r2, r3
 800bec0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	623b      	str	r3, [r7, #32]
 800beca:	e00b      	b.n	800bee4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800becc:	6a3b      	ldr	r3, [r7, #32]
 800bece:	b2da      	uxtb	r2, r3
 800bed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed2:	1c59      	adds	r1, r3, #1
 800bed4:	6279      	str	r1, [r7, #36]	@ 0x24
 800bed6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800beda:	b2d2      	uxtb	r2, r2
 800bedc:	701a      	strb	r2, [r3, #0]
 800bede:	6a3b      	ldr	r3, [r7, #32]
 800bee0:	09db      	lsrs	r3, r3, #7
 800bee2:	623b      	str	r3, [r7, #32]
 800bee4:	6a3b      	ldr	r3, [r7, #32]
 800bee6:	2b7f      	cmp	r3, #127	@ 0x7f
 800bee8:	d8f0      	bhi.n	800becc <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800beea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beec:	1c5a      	adds	r2, r3, #1
 800beee:	627a      	str	r2, [r7, #36]	@ 0x24
 800bef0:	6a3a      	ldr	r2, [r7, #32]
 800bef2:	b2d2      	uxtb	r2, r2
 800bef4:	701a      	strb	r2, [r3, #0]
 800bef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	61fb      	str	r3, [r7, #28]
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	61bb      	str	r3, [r7, #24]
 800bf02:	e00b      	b.n	800bf1c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800bf04:	69bb      	ldr	r3, [r7, #24]
 800bf06:	b2da      	uxtb	r2, r3
 800bf08:	69fb      	ldr	r3, [r7, #28]
 800bf0a:	1c59      	adds	r1, r3, #1
 800bf0c:	61f9      	str	r1, [r7, #28]
 800bf0e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bf12:	b2d2      	uxtb	r2, r2
 800bf14:	701a      	strb	r2, [r3, #0]
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	09db      	lsrs	r3, r3, #7
 800bf1a:	61bb      	str	r3, [r7, #24]
 800bf1c:	69bb      	ldr	r3, [r7, #24]
 800bf1e:	2b7f      	cmp	r3, #127	@ 0x7f
 800bf20:	d8f0      	bhi.n	800bf04 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	1c5a      	adds	r2, r3, #1
 800bf26:	61fa      	str	r2, [r7, #28]
 800bf28:	69ba      	ldr	r2, [r7, #24]
 800bf2a:	b2d2      	uxtb	r2, r2
 800bf2c:	701a      	strb	r2, [r3, #0]
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800bf32:	2207      	movs	r2, #7
 800bf34:	68f9      	ldr	r1, [r7, #12]
 800bf36:	6938      	ldr	r0, [r7, #16]
 800bf38:	f7fe fcbc 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	f383 8811 	msr	BASEPRI, r3
}
 800bf42:	bf00      	nop
 800bf44:	3728      	adds	r7, #40	@ 0x28
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}
 800bf4a:	bf00      	nop
 800bf4c:	20005238 	.word	0x20005238
 800bf50:	20005208 	.word	0x20005208

0800bf54 <SEGGER_SYSVIEW_MarkStart>:
*    Record a Performance Marker Start event to start measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStart(unsigned MarkerId) {
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b088      	sub	sp, #32
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bf5c:	f3ef 8311 	mrs	r3, BASEPRI
 800bf60:	f04f 0120 	mov.w	r1, #32
 800bf64:	f381 8811 	msr	BASEPRI, r1
 800bf68:	617b      	str	r3, [r7, #20]
 800bf6a:	4817      	ldr	r0, [pc, #92]	@ (800bfc8 <SEGGER_SYSVIEW_MarkStart+0x74>)
 800bf6c:	f7fe fbb6 	bl	800a6dc <_PreparePacket>
 800bf70:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	61fb      	str	r3, [r7, #28]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	61bb      	str	r3, [r7, #24]
 800bf7e:	e00b      	b.n	800bf98 <SEGGER_SYSVIEW_MarkStart+0x44>
 800bf80:	69bb      	ldr	r3, [r7, #24]
 800bf82:	b2da      	uxtb	r2, r3
 800bf84:	69fb      	ldr	r3, [r7, #28]
 800bf86:	1c59      	adds	r1, r3, #1
 800bf88:	61f9      	str	r1, [r7, #28]
 800bf8a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bf8e:	b2d2      	uxtb	r2, r2
 800bf90:	701a      	strb	r2, [r3, #0]
 800bf92:	69bb      	ldr	r3, [r7, #24]
 800bf94:	09db      	lsrs	r3, r3, #7
 800bf96:	61bb      	str	r3, [r7, #24]
 800bf98:	69bb      	ldr	r3, [r7, #24]
 800bf9a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bf9c:	d8f0      	bhi.n	800bf80 <SEGGER_SYSVIEW_MarkStart+0x2c>
 800bf9e:	69fb      	ldr	r3, [r7, #28]
 800bfa0:	1c5a      	adds	r2, r3, #1
 800bfa2:	61fa      	str	r2, [r7, #28]
 800bfa4:	69ba      	ldr	r2, [r7, #24]
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
 800bfaa:	69fb      	ldr	r3, [r7, #28]
 800bfac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_START);
 800bfae:	220f      	movs	r2, #15
 800bfb0:	68f9      	ldr	r1, [r7, #12]
 800bfb2:	6938      	ldr	r0, [r7, #16]
 800bfb4:	f7fe fc7e 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	f383 8811 	msr	BASEPRI, r3
}
 800bfbe:	bf00      	nop
 800bfc0:	3720      	adds	r7, #32
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	20005238 	.word	0x20005238

0800bfcc <SEGGER_SYSVIEW_MarkStop>:
*    Record a Performance Marker Stop event to stop measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStop(unsigned MarkerId) {
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b088      	sub	sp, #32
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  U8 * pPayload;
  U8 * pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bfd4:	f3ef 8311 	mrs	r3, BASEPRI
 800bfd8:	f04f 0120 	mov.w	r1, #32
 800bfdc:	f381 8811 	msr	BASEPRI, r1
 800bfe0:	617b      	str	r3, [r7, #20]
 800bfe2:	4817      	ldr	r0, [pc, #92]	@ (800c040 <SEGGER_SYSVIEW_MarkStop+0x74>)
 800bfe4:	f7fe fb7a 	bl	800a6dc <_PreparePacket>
 800bfe8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	61fb      	str	r3, [r7, #28]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	61bb      	str	r3, [r7, #24]
 800bff6:	e00b      	b.n	800c010 <SEGGER_SYSVIEW_MarkStop+0x44>
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	b2da      	uxtb	r2, r3
 800bffc:	69fb      	ldr	r3, [r7, #28]
 800bffe:	1c59      	adds	r1, r3, #1
 800c000:	61f9      	str	r1, [r7, #28]
 800c002:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c006:	b2d2      	uxtb	r2, r2
 800c008:	701a      	strb	r2, [r3, #0]
 800c00a:	69bb      	ldr	r3, [r7, #24]
 800c00c:	09db      	lsrs	r3, r3, #7
 800c00e:	61bb      	str	r3, [r7, #24]
 800c010:	69bb      	ldr	r3, [r7, #24]
 800c012:	2b7f      	cmp	r3, #127	@ 0x7f
 800c014:	d8f0      	bhi.n	800bff8 <SEGGER_SYSVIEW_MarkStop+0x2c>
 800c016:	69fb      	ldr	r3, [r7, #28]
 800c018:	1c5a      	adds	r2, r3, #1
 800c01a:	61fa      	str	r2, [r7, #28]
 800c01c:	69ba      	ldr	r2, [r7, #24]
 800c01e:	b2d2      	uxtb	r2, r2
 800c020:	701a      	strb	r2, [r3, #0]
 800c022:	69fb      	ldr	r3, [r7, #28]
 800c024:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_STOP);
 800c026:	2210      	movs	r2, #16
 800c028:	68f9      	ldr	r1, [r7, #12]
 800c02a:	6938      	ldr	r0, [r7, #16]
 800c02c:	f7fe fc42 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	f383 8811 	msr	BASEPRI, r3
}
 800c036:	bf00      	nop
 800c038:	3720      	adds	r7, #32
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	20005238 	.word	0x20005238

0800c044 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800c044:	b480      	push	{r7}
 800c046:	b083      	sub	sp, #12
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800c04c:	4b04      	ldr	r3, [pc, #16]	@ (800c060 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800c04e:	691b      	ldr	r3, [r3, #16]
 800c050:	687a      	ldr	r2, [r7, #4]
 800c052:	1ad3      	subs	r3, r2, r3
}
 800c054:	4618      	mov	r0, r3
 800c056:	370c      	adds	r7, #12
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr
 800c060:	20005208 	.word	0x20005208

0800c064 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800c064:	b580      	push	{r7, lr}
 800c066:	b08c      	sub	sp, #48	@ 0x30
 800c068:	af00      	add	r7, sp, #0
 800c06a:	4603      	mov	r3, r0
 800c06c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800c06e:	4b40      	ldr	r3, [pc, #256]	@ (800c170 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d077      	beq.n	800c166 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800c076:	4b3e      	ldr	r3, [pc, #248]	@ (800c170 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800c07c:	2300      	movs	r3, #0
 800c07e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c080:	e008      	b.n	800c094 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800c082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c084:	691b      	ldr	r3, [r3, #16]
 800c086:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800c088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d007      	beq.n	800c09e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800c08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c090:	3301      	adds	r3, #1
 800c092:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c094:	79fb      	ldrb	r3, [r7, #7]
 800c096:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c098:	429a      	cmp	r2, r3
 800c09a:	d3f2      	bcc.n	800c082 <SEGGER_SYSVIEW_SendModule+0x1e>
 800c09c:	e000      	b.n	800c0a0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800c09e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800c0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d055      	beq.n	800c152 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c0a6:	f3ef 8311 	mrs	r3, BASEPRI
 800c0aa:	f04f 0120 	mov.w	r1, #32
 800c0ae:	f381 8811 	msr	BASEPRI, r1
 800c0b2:	617b      	str	r3, [r7, #20]
 800c0b4:	482f      	ldr	r0, [pc, #188]	@ (800c174 <SEGGER_SYSVIEW_SendModule+0x110>)
 800c0b6:	f7fe fb11 	bl	800a6dc <_PreparePacket>
 800c0ba:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0c4:	79fb      	ldrb	r3, [r7, #7]
 800c0c6:	623b      	str	r3, [r7, #32]
 800c0c8:	e00b      	b.n	800c0e2 <SEGGER_SYSVIEW_SendModule+0x7e>
 800c0ca:	6a3b      	ldr	r3, [r7, #32]
 800c0cc:	b2da      	uxtb	r2, r3
 800c0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0d0:	1c59      	adds	r1, r3, #1
 800c0d2:	6279      	str	r1, [r7, #36]	@ 0x24
 800c0d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c0d8:	b2d2      	uxtb	r2, r2
 800c0da:	701a      	strb	r2, [r3, #0]
 800c0dc:	6a3b      	ldr	r3, [r7, #32]
 800c0de:	09db      	lsrs	r3, r3, #7
 800c0e0:	623b      	str	r3, [r7, #32]
 800c0e2:	6a3b      	ldr	r3, [r7, #32]
 800c0e4:	2b7f      	cmp	r3, #127	@ 0x7f
 800c0e6:	d8f0      	bhi.n	800c0ca <SEGGER_SYSVIEW_SendModule+0x66>
 800c0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ea:	1c5a      	adds	r2, r3, #1
 800c0ec:	627a      	str	r2, [r7, #36]	@ 0x24
 800c0ee:	6a3a      	ldr	r2, [r7, #32]
 800c0f0:	b2d2      	uxtb	r2, r2
 800c0f2:	701a      	strb	r2, [r3, #0]
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	61fb      	str	r3, [r7, #28]
 800c0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0fe:	689b      	ldr	r3, [r3, #8]
 800c100:	61bb      	str	r3, [r7, #24]
 800c102:	e00b      	b.n	800c11c <SEGGER_SYSVIEW_SendModule+0xb8>
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	b2da      	uxtb	r2, r3
 800c108:	69fb      	ldr	r3, [r7, #28]
 800c10a:	1c59      	adds	r1, r3, #1
 800c10c:	61f9      	str	r1, [r7, #28]
 800c10e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c112:	b2d2      	uxtb	r2, r2
 800c114:	701a      	strb	r2, [r3, #0]
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	09db      	lsrs	r3, r3, #7
 800c11a:	61bb      	str	r3, [r7, #24]
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c120:	d8f0      	bhi.n	800c104 <SEGGER_SYSVIEW_SendModule+0xa0>
 800c122:	69fb      	ldr	r3, [r7, #28]
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	61fa      	str	r2, [r7, #28]
 800c128:	69ba      	ldr	r2, [r7, #24]
 800c12a:	b2d2      	uxtb	r2, r2
 800c12c:	701a      	strb	r2, [r3, #0]
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2280      	movs	r2, #128	@ 0x80
 800c138:	4619      	mov	r1, r3
 800c13a:	68f8      	ldr	r0, [r7, #12]
 800c13c:	f7fe fa95 	bl	800a66a <_EncodeStr>
 800c140:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800c142:	2216      	movs	r2, #22
 800c144:	68f9      	ldr	r1, [r7, #12]
 800c146:	6938      	ldr	r0, [r7, #16]
 800c148:	f7fe fbb4 	bl	800a8b4 <_SendPacket>
      RECORD_END();
 800c14c:	697b      	ldr	r3, [r7, #20]
 800c14e:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800c152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c154:	2b00      	cmp	r3, #0
 800c156:	d006      	beq.n	800c166 <SEGGER_SYSVIEW_SendModule+0x102>
 800c158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d002      	beq.n	800c166 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800c160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c162:	68db      	ldr	r3, [r3, #12]
 800c164:	4798      	blx	r3
    }
  }
}
 800c166:	bf00      	nop
 800c168:	3730      	adds	r7, #48	@ 0x30
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}
 800c16e:	bf00      	nop
 800c170:	20005230 	.word	0x20005230
 800c174:	20005238 	.word	0x20005238

0800c178 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800c178:	b580      	push	{r7, lr}
 800c17a:	b082      	sub	sp, #8
 800c17c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800c17e:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d00f      	beq.n	800c1a6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800c186:	4b0a      	ldr	r3, [pc, #40]	@ (800c1b0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	68db      	ldr	r3, [r3, #12]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d002      	beq.n	800c19a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	68db      	ldr	r3, [r3, #12]
 800c198:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	691b      	ldr	r3, [r3, #16]
 800c19e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d1f2      	bne.n	800c18c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800c1a6:	bf00      	nop
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop
 800c1b0:	20005230 	.word	0x20005230

0800c1b4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b086      	sub	sp, #24
 800c1b8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800c1ba:	f3ef 8311 	mrs	r3, BASEPRI
 800c1be:	f04f 0120 	mov.w	r1, #32
 800c1c2:	f381 8811 	msr	BASEPRI, r1
 800c1c6:	60fb      	str	r3, [r7, #12]
 800c1c8:	4817      	ldr	r0, [pc, #92]	@ (800c228 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800c1ca:	f7fe fa87 	bl	800a6dc <_PreparePacket>
 800c1ce:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	617b      	str	r3, [r7, #20]
 800c1d8:	4b14      	ldr	r3, [pc, #80]	@ (800c22c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	613b      	str	r3, [r7, #16]
 800c1de:	e00b      	b.n	800c1f8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	b2da      	uxtb	r2, r3
 800c1e4:	697b      	ldr	r3, [r7, #20]
 800c1e6:	1c59      	adds	r1, r3, #1
 800c1e8:	6179      	str	r1, [r7, #20]
 800c1ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c1ee:	b2d2      	uxtb	r2, r2
 800c1f0:	701a      	strb	r2, [r3, #0]
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	09db      	lsrs	r3, r3, #7
 800c1f6:	613b      	str	r3, [r7, #16]
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800c1fc:	d8f0      	bhi.n	800c1e0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	1c5a      	adds	r2, r3, #1
 800c202:	617a      	str	r2, [r7, #20]
 800c204:	693a      	ldr	r2, [r7, #16]
 800c206:	b2d2      	uxtb	r2, r2
 800c208:	701a      	strb	r2, [r3, #0]
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800c20e:	221b      	movs	r2, #27
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	68b8      	ldr	r0, [r7, #8]
 800c214:	f7fe fb4e 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f383 8811 	msr	BASEPRI, r3
}
 800c21e:	bf00      	nop
 800c220:	3718      	adds	r7, #24
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	20005238 	.word	0x20005238
 800c22c:	20005234 	.word	0x20005234

0800c230 <SEGGER_SYSVIEW_WarnfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_WarnfTarget(const char* s, ...) {
 800c230:	b40f      	push	{r0, r1, r2, r3}
 800c232:	b580      	push	{r7, lr}
 800c234:	b082      	sub	sp, #8
 800c236:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800c238:	f107 0314 	add.w	r3, r7, #20
 800c23c:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_WARNING, &ParamList);
 800c23e:	1d3b      	adds	r3, r7, #4
 800c240:	461a      	mov	r2, r3
 800c242:	2101      	movs	r1, #1
 800c244:	6938      	ldr	r0, [r7, #16]
 800c246:	f7fe fe45 	bl	800aed4 <_VPrintTarget>
  va_end(ParamList);
}
 800c24a:	bf00      	nop
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c254:	b004      	add	sp, #16
 800c256:	4770      	bx	lr

0800c258 <SEGGER_SYSVIEW_ErrorfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_ErrorfTarget(const char* s, ...) {
 800c258:	b40f      	push	{r0, r1, r2, r3}
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b082      	sub	sp, #8
 800c25e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800c260:	f107 0314 	add.w	r3, r7, #20
 800c264:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_ERROR, &ParamList);
 800c266:	1d3b      	adds	r3, r7, #4
 800c268:	461a      	mov	r2, r3
 800c26a:	2102      	movs	r1, #2
 800c26c:	6938      	ldr	r0, [r7, #16]
 800c26e:	f7fe fe31 	bl	800aed4 <_VPrintTarget>
  va_end(ParamList);
}
 800c272:	bf00      	nop
 800c274:	3708      	adds	r7, #8
 800c276:	46bd      	mov	sp, r7
 800c278:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c27c:	b004      	add	sp, #16
 800c27e:	4770      	bx	lr

0800c280 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800c280:	b580      	push	{r7, lr}
 800c282:	b08a      	sub	sp, #40	@ 0x28
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c288:	f3ef 8311 	mrs	r3, BASEPRI
 800c28c:	f04f 0120 	mov.w	r1, #32
 800c290:	f381 8811 	msr	BASEPRI, r1
 800c294:	617b      	str	r3, [r7, #20]
 800c296:	4827      	ldr	r0, [pc, #156]	@ (800c334 <SEGGER_SYSVIEW_Warn+0xb4>)
 800c298:	f7fe fa20 	bl	800a6dc <_PreparePacket>
 800c29c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c29e:	2280      	movs	r2, #128	@ 0x80
 800c2a0:	6879      	ldr	r1, [r7, #4]
 800c2a2:	6938      	ldr	r0, [r7, #16]
 800c2a4:	f7fe f9e1 	bl	800a66a <_EncodeStr>
 800c2a8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	623b      	str	r3, [r7, #32]
 800c2b2:	e00b      	b.n	800c2cc <SEGGER_SYSVIEW_Warn+0x4c>
 800c2b4:	6a3b      	ldr	r3, [r7, #32]
 800c2b6:	b2da      	uxtb	r2, r3
 800c2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ba:	1c59      	adds	r1, r3, #1
 800c2bc:	6279      	str	r1, [r7, #36]	@ 0x24
 800c2be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c2c2:	b2d2      	uxtb	r2, r2
 800c2c4:	701a      	strb	r2, [r3, #0]
 800c2c6:	6a3b      	ldr	r3, [r7, #32]
 800c2c8:	09db      	lsrs	r3, r3, #7
 800c2ca:	623b      	str	r3, [r7, #32]
 800c2cc:	6a3b      	ldr	r3, [r7, #32]
 800c2ce:	2b7f      	cmp	r3, #127	@ 0x7f
 800c2d0:	d8f0      	bhi.n	800c2b4 <SEGGER_SYSVIEW_Warn+0x34>
 800c2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d4:	1c5a      	adds	r2, r3, #1
 800c2d6:	627a      	str	r2, [r7, #36]	@ 0x24
 800c2d8:	6a3a      	ldr	r2, [r7, #32]
 800c2da:	b2d2      	uxtb	r2, r2
 800c2dc:	701a      	strb	r2, [r3, #0]
 800c2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	61fb      	str	r3, [r7, #28]
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	61bb      	str	r3, [r7, #24]
 800c2ea:	e00b      	b.n	800c304 <SEGGER_SYSVIEW_Warn+0x84>
 800c2ec:	69bb      	ldr	r3, [r7, #24]
 800c2ee:	b2da      	uxtb	r2, r3
 800c2f0:	69fb      	ldr	r3, [r7, #28]
 800c2f2:	1c59      	adds	r1, r3, #1
 800c2f4:	61f9      	str	r1, [r7, #28]
 800c2f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c2fa:	b2d2      	uxtb	r2, r2
 800c2fc:	701a      	strb	r2, [r3, #0]
 800c2fe:	69bb      	ldr	r3, [r7, #24]
 800c300:	09db      	lsrs	r3, r3, #7
 800c302:	61bb      	str	r3, [r7, #24]
 800c304:	69bb      	ldr	r3, [r7, #24]
 800c306:	2b7f      	cmp	r3, #127	@ 0x7f
 800c308:	d8f0      	bhi.n	800c2ec <SEGGER_SYSVIEW_Warn+0x6c>
 800c30a:	69fb      	ldr	r3, [r7, #28]
 800c30c:	1c5a      	adds	r2, r3, #1
 800c30e:	61fa      	str	r2, [r7, #28]
 800c310:	69ba      	ldr	r2, [r7, #24]
 800c312:	b2d2      	uxtb	r2, r2
 800c314:	701a      	strb	r2, [r3, #0]
 800c316:	69fb      	ldr	r3, [r7, #28]
 800c318:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800c31a:	221a      	movs	r2, #26
 800c31c:	68f9      	ldr	r1, [r7, #12]
 800c31e:	6938      	ldr	r0, [r7, #16]
 800c320:	f7fe fac8 	bl	800a8b4 <_SendPacket>
  RECORD_END();
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	f383 8811 	msr	BASEPRI, r3
}
 800c32a:	bf00      	nop
 800c32c:	3728      	adds	r7, #40	@ 0x28
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20005238 	.word	0x20005238

0800c338 <memcmp>:
 800c338:	b510      	push	{r4, lr}
 800c33a:	3901      	subs	r1, #1
 800c33c:	4402      	add	r2, r0
 800c33e:	4290      	cmp	r0, r2
 800c340:	d101      	bne.n	800c346 <memcmp+0xe>
 800c342:	2000      	movs	r0, #0
 800c344:	e005      	b.n	800c352 <memcmp+0x1a>
 800c346:	7803      	ldrb	r3, [r0, #0]
 800c348:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	d001      	beq.n	800c354 <memcmp+0x1c>
 800c350:	1b18      	subs	r0, r3, r4
 800c352:	bd10      	pop	{r4, pc}
 800c354:	3001      	adds	r0, #1
 800c356:	e7f2      	b.n	800c33e <memcmp+0x6>

0800c358 <memset>:
 800c358:	4402      	add	r2, r0
 800c35a:	4603      	mov	r3, r0
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d100      	bne.n	800c362 <memset+0xa>
 800c360:	4770      	bx	lr
 800c362:	f803 1b01 	strb.w	r1, [r3], #1
 800c366:	e7f9      	b.n	800c35c <memset+0x4>

0800c368 <_reclaim_reent>:
 800c368:	4b2d      	ldr	r3, [pc, #180]	@ (800c420 <_reclaim_reent+0xb8>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4283      	cmp	r3, r0
 800c36e:	b570      	push	{r4, r5, r6, lr}
 800c370:	4604      	mov	r4, r0
 800c372:	d053      	beq.n	800c41c <_reclaim_reent+0xb4>
 800c374:	69c3      	ldr	r3, [r0, #28]
 800c376:	b31b      	cbz	r3, 800c3c0 <_reclaim_reent+0x58>
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	b163      	cbz	r3, 800c396 <_reclaim_reent+0x2e>
 800c37c:	2500      	movs	r5, #0
 800c37e:	69e3      	ldr	r3, [r4, #28]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	5959      	ldr	r1, [r3, r5]
 800c384:	b9b1      	cbnz	r1, 800c3b4 <_reclaim_reent+0x4c>
 800c386:	3504      	adds	r5, #4
 800c388:	2d80      	cmp	r5, #128	@ 0x80
 800c38a:	d1f8      	bne.n	800c37e <_reclaim_reent+0x16>
 800c38c:	69e3      	ldr	r3, [r4, #28]
 800c38e:	4620      	mov	r0, r4
 800c390:	68d9      	ldr	r1, [r3, #12]
 800c392:	f000 f87b 	bl	800c48c <_free_r>
 800c396:	69e3      	ldr	r3, [r4, #28]
 800c398:	6819      	ldr	r1, [r3, #0]
 800c39a:	b111      	cbz	r1, 800c3a2 <_reclaim_reent+0x3a>
 800c39c:	4620      	mov	r0, r4
 800c39e:	f000 f875 	bl	800c48c <_free_r>
 800c3a2:	69e3      	ldr	r3, [r4, #28]
 800c3a4:	689d      	ldr	r5, [r3, #8]
 800c3a6:	b15d      	cbz	r5, 800c3c0 <_reclaim_reent+0x58>
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	682d      	ldr	r5, [r5, #0]
 800c3ae:	f000 f86d 	bl	800c48c <_free_r>
 800c3b2:	e7f8      	b.n	800c3a6 <_reclaim_reent+0x3e>
 800c3b4:	680e      	ldr	r6, [r1, #0]
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f000 f868 	bl	800c48c <_free_r>
 800c3bc:	4631      	mov	r1, r6
 800c3be:	e7e1      	b.n	800c384 <_reclaim_reent+0x1c>
 800c3c0:	6961      	ldr	r1, [r4, #20]
 800c3c2:	b111      	cbz	r1, 800c3ca <_reclaim_reent+0x62>
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f000 f861 	bl	800c48c <_free_r>
 800c3ca:	69e1      	ldr	r1, [r4, #28]
 800c3cc:	b111      	cbz	r1, 800c3d4 <_reclaim_reent+0x6c>
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f000 f85c 	bl	800c48c <_free_r>
 800c3d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c3d6:	b111      	cbz	r1, 800c3de <_reclaim_reent+0x76>
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f000 f857 	bl	800c48c <_free_r>
 800c3de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3e0:	b111      	cbz	r1, 800c3e8 <_reclaim_reent+0x80>
 800c3e2:	4620      	mov	r0, r4
 800c3e4:	f000 f852 	bl	800c48c <_free_r>
 800c3e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c3ea:	b111      	cbz	r1, 800c3f2 <_reclaim_reent+0x8a>
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f000 f84d 	bl	800c48c <_free_r>
 800c3f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c3f4:	b111      	cbz	r1, 800c3fc <_reclaim_reent+0x94>
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 f848 	bl	800c48c <_free_r>
 800c3fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c3fe:	b111      	cbz	r1, 800c406 <_reclaim_reent+0x9e>
 800c400:	4620      	mov	r0, r4
 800c402:	f000 f843 	bl	800c48c <_free_r>
 800c406:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c408:	b111      	cbz	r1, 800c410 <_reclaim_reent+0xa8>
 800c40a:	4620      	mov	r0, r4
 800c40c:	f000 f83e 	bl	800c48c <_free_r>
 800c410:	6a23      	ldr	r3, [r4, #32]
 800c412:	b11b      	cbz	r3, 800c41c <_reclaim_reent+0xb4>
 800c414:	4620      	mov	r0, r4
 800c416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c41a:	4718      	bx	r3
 800c41c:	bd70      	pop	{r4, r5, r6, pc}
 800c41e:	bf00      	nop
 800c420:	20000048 	.word	0x20000048

0800c424 <__libc_init_array>:
 800c424:	b570      	push	{r4, r5, r6, lr}
 800c426:	4d0d      	ldr	r5, [pc, #52]	@ (800c45c <__libc_init_array+0x38>)
 800c428:	4c0d      	ldr	r4, [pc, #52]	@ (800c460 <__libc_init_array+0x3c>)
 800c42a:	1b64      	subs	r4, r4, r5
 800c42c:	10a4      	asrs	r4, r4, #2
 800c42e:	2600      	movs	r6, #0
 800c430:	42a6      	cmp	r6, r4
 800c432:	d109      	bne.n	800c448 <__libc_init_array+0x24>
 800c434:	4d0b      	ldr	r5, [pc, #44]	@ (800c464 <__libc_init_array+0x40>)
 800c436:	4c0c      	ldr	r4, [pc, #48]	@ (800c468 <__libc_init_array+0x44>)
 800c438:	f000 fdf2 	bl	800d020 <_init>
 800c43c:	1b64      	subs	r4, r4, r5
 800c43e:	10a4      	asrs	r4, r4, #2
 800c440:	2600      	movs	r6, #0
 800c442:	42a6      	cmp	r6, r4
 800c444:	d105      	bne.n	800c452 <__libc_init_array+0x2e>
 800c446:	bd70      	pop	{r4, r5, r6, pc}
 800c448:	f855 3b04 	ldr.w	r3, [r5], #4
 800c44c:	4798      	blx	r3
 800c44e:	3601      	adds	r6, #1
 800c450:	e7ee      	b.n	800c430 <__libc_init_array+0xc>
 800c452:	f855 3b04 	ldr.w	r3, [r5], #4
 800c456:	4798      	blx	r3
 800c458:	3601      	adds	r6, #1
 800c45a:	e7f2      	b.n	800c442 <__libc_init_array+0x1e>
 800c45c:	0800d848 	.word	0x0800d848
 800c460:	0800d848 	.word	0x0800d848
 800c464:	0800d848 	.word	0x0800d848
 800c468:	0800d84c 	.word	0x0800d84c

0800c46c <__retarget_lock_acquire_recursive>:
 800c46c:	4770      	bx	lr

0800c46e <__retarget_lock_release_recursive>:
 800c46e:	4770      	bx	lr

0800c470 <memcpy>:
 800c470:	440a      	add	r2, r1
 800c472:	4291      	cmp	r1, r2
 800c474:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c478:	d100      	bne.n	800c47c <memcpy+0xc>
 800c47a:	4770      	bx	lr
 800c47c:	b510      	push	{r4, lr}
 800c47e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c482:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c486:	4291      	cmp	r1, r2
 800c488:	d1f9      	bne.n	800c47e <memcpy+0xe>
 800c48a:	bd10      	pop	{r4, pc}

0800c48c <_free_r>:
 800c48c:	b538      	push	{r3, r4, r5, lr}
 800c48e:	4605      	mov	r5, r0
 800c490:	2900      	cmp	r1, #0
 800c492:	d041      	beq.n	800c518 <_free_r+0x8c>
 800c494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c498:	1f0c      	subs	r4, r1, #4
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	bfb8      	it	lt
 800c49e:	18e4      	addlt	r4, r4, r3
 800c4a0:	f000 f83e 	bl	800c520 <__malloc_lock>
 800c4a4:	4a1d      	ldr	r2, [pc, #116]	@ (800c51c <_free_r+0x90>)
 800c4a6:	6813      	ldr	r3, [r2, #0]
 800c4a8:	b933      	cbnz	r3, 800c4b8 <_free_r+0x2c>
 800c4aa:	6063      	str	r3, [r4, #4]
 800c4ac:	6014      	str	r4, [r2, #0]
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4b4:	f000 b83a 	b.w	800c52c <__malloc_unlock>
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	d908      	bls.n	800c4ce <_free_r+0x42>
 800c4bc:	6820      	ldr	r0, [r4, #0]
 800c4be:	1821      	adds	r1, r4, r0
 800c4c0:	428b      	cmp	r3, r1
 800c4c2:	bf01      	itttt	eq
 800c4c4:	6819      	ldreq	r1, [r3, #0]
 800c4c6:	685b      	ldreq	r3, [r3, #4]
 800c4c8:	1809      	addeq	r1, r1, r0
 800c4ca:	6021      	streq	r1, [r4, #0]
 800c4cc:	e7ed      	b.n	800c4aa <_free_r+0x1e>
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	b10b      	cbz	r3, 800c4d8 <_free_r+0x4c>
 800c4d4:	42a3      	cmp	r3, r4
 800c4d6:	d9fa      	bls.n	800c4ce <_free_r+0x42>
 800c4d8:	6811      	ldr	r1, [r2, #0]
 800c4da:	1850      	adds	r0, r2, r1
 800c4dc:	42a0      	cmp	r0, r4
 800c4de:	d10b      	bne.n	800c4f8 <_free_r+0x6c>
 800c4e0:	6820      	ldr	r0, [r4, #0]
 800c4e2:	4401      	add	r1, r0
 800c4e4:	1850      	adds	r0, r2, r1
 800c4e6:	4283      	cmp	r3, r0
 800c4e8:	6011      	str	r1, [r2, #0]
 800c4ea:	d1e0      	bne.n	800c4ae <_free_r+0x22>
 800c4ec:	6818      	ldr	r0, [r3, #0]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	6053      	str	r3, [r2, #4]
 800c4f2:	4408      	add	r0, r1
 800c4f4:	6010      	str	r0, [r2, #0]
 800c4f6:	e7da      	b.n	800c4ae <_free_r+0x22>
 800c4f8:	d902      	bls.n	800c500 <_free_r+0x74>
 800c4fa:	230c      	movs	r3, #12
 800c4fc:	602b      	str	r3, [r5, #0]
 800c4fe:	e7d6      	b.n	800c4ae <_free_r+0x22>
 800c500:	6820      	ldr	r0, [r4, #0]
 800c502:	1821      	adds	r1, r4, r0
 800c504:	428b      	cmp	r3, r1
 800c506:	bf04      	itt	eq
 800c508:	6819      	ldreq	r1, [r3, #0]
 800c50a:	685b      	ldreq	r3, [r3, #4]
 800c50c:	6063      	str	r3, [r4, #4]
 800c50e:	bf04      	itt	eq
 800c510:	1809      	addeq	r1, r1, r0
 800c512:	6021      	streq	r1, [r4, #0]
 800c514:	6054      	str	r4, [r2, #4]
 800c516:	e7ca      	b.n	800c4ae <_free_r+0x22>
 800c518:	bd38      	pop	{r3, r4, r5, pc}
 800c51a:	bf00      	nop
 800c51c:	20005458 	.word	0x20005458

0800c520 <__malloc_lock>:
 800c520:	4801      	ldr	r0, [pc, #4]	@ (800c528 <__malloc_lock+0x8>)
 800c522:	f7ff bfa3 	b.w	800c46c <__retarget_lock_acquire_recursive>
 800c526:	bf00      	nop
 800c528:	20005454 	.word	0x20005454

0800c52c <__malloc_unlock>:
 800c52c:	4801      	ldr	r0, [pc, #4]	@ (800c534 <__malloc_unlock+0x8>)
 800c52e:	f7ff bf9e 	b.w	800c46e <__retarget_lock_release_recursive>
 800c532:	bf00      	nop
 800c534:	20005454 	.word	0x20005454

0800c538 <cosf>:
 800c538:	ee10 3a10 	vmov	r3, s0
 800c53c:	b507      	push	{r0, r1, r2, lr}
 800c53e:	4a1e      	ldr	r2, [pc, #120]	@ (800c5b8 <cosf+0x80>)
 800c540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c544:	4293      	cmp	r3, r2
 800c546:	d806      	bhi.n	800c556 <cosf+0x1e>
 800c548:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800c5bc <cosf+0x84>
 800c54c:	b003      	add	sp, #12
 800c54e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c552:	f000 b87b 	b.w	800c64c <__kernel_cosf>
 800c556:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c55a:	d304      	bcc.n	800c566 <cosf+0x2e>
 800c55c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c560:	b003      	add	sp, #12
 800c562:	f85d fb04 	ldr.w	pc, [sp], #4
 800c566:	4668      	mov	r0, sp
 800c568:	f000 f910 	bl	800c78c <__ieee754_rem_pio2f>
 800c56c:	f000 0003 	and.w	r0, r0, #3
 800c570:	2801      	cmp	r0, #1
 800c572:	d009      	beq.n	800c588 <cosf+0x50>
 800c574:	2802      	cmp	r0, #2
 800c576:	d010      	beq.n	800c59a <cosf+0x62>
 800c578:	b9b0      	cbnz	r0, 800c5a8 <cosf+0x70>
 800c57a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c57e:	ed9d 0a00 	vldr	s0, [sp]
 800c582:	f000 f863 	bl	800c64c <__kernel_cosf>
 800c586:	e7eb      	b.n	800c560 <cosf+0x28>
 800c588:	eddd 0a01 	vldr	s1, [sp, #4]
 800c58c:	ed9d 0a00 	vldr	s0, [sp]
 800c590:	f000 f8b4 	bl	800c6fc <__kernel_sinf>
 800c594:	eeb1 0a40 	vneg.f32	s0, s0
 800c598:	e7e2      	b.n	800c560 <cosf+0x28>
 800c59a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c59e:	ed9d 0a00 	vldr	s0, [sp]
 800c5a2:	f000 f853 	bl	800c64c <__kernel_cosf>
 800c5a6:	e7f5      	b.n	800c594 <cosf+0x5c>
 800c5a8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c5ac:	ed9d 0a00 	vldr	s0, [sp]
 800c5b0:	2001      	movs	r0, #1
 800c5b2:	f000 f8a3 	bl	800c6fc <__kernel_sinf>
 800c5b6:	e7d3      	b.n	800c560 <cosf+0x28>
 800c5b8:	3f490fd8 	.word	0x3f490fd8
 800c5bc:	00000000 	.word	0x00000000

0800c5c0 <sinf>:
 800c5c0:	ee10 3a10 	vmov	r3, s0
 800c5c4:	b507      	push	{r0, r1, r2, lr}
 800c5c6:	4a1f      	ldr	r2, [pc, #124]	@ (800c644 <sinf+0x84>)
 800c5c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d807      	bhi.n	800c5e0 <sinf+0x20>
 800c5d0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800c648 <sinf+0x88>
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	b003      	add	sp, #12
 800c5d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5dc:	f000 b88e 	b.w	800c6fc <__kernel_sinf>
 800c5e0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c5e4:	d304      	bcc.n	800c5f0 <sinf+0x30>
 800c5e6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c5ea:	b003      	add	sp, #12
 800c5ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800c5f0:	4668      	mov	r0, sp
 800c5f2:	f000 f8cb 	bl	800c78c <__ieee754_rem_pio2f>
 800c5f6:	f000 0003 	and.w	r0, r0, #3
 800c5fa:	2801      	cmp	r0, #1
 800c5fc:	d00a      	beq.n	800c614 <sinf+0x54>
 800c5fe:	2802      	cmp	r0, #2
 800c600:	d00f      	beq.n	800c622 <sinf+0x62>
 800c602:	b9c0      	cbnz	r0, 800c636 <sinf+0x76>
 800c604:	eddd 0a01 	vldr	s1, [sp, #4]
 800c608:	ed9d 0a00 	vldr	s0, [sp]
 800c60c:	2001      	movs	r0, #1
 800c60e:	f000 f875 	bl	800c6fc <__kernel_sinf>
 800c612:	e7ea      	b.n	800c5ea <sinf+0x2a>
 800c614:	eddd 0a01 	vldr	s1, [sp, #4]
 800c618:	ed9d 0a00 	vldr	s0, [sp]
 800c61c:	f000 f816 	bl	800c64c <__kernel_cosf>
 800c620:	e7e3      	b.n	800c5ea <sinf+0x2a>
 800c622:	eddd 0a01 	vldr	s1, [sp, #4]
 800c626:	ed9d 0a00 	vldr	s0, [sp]
 800c62a:	2001      	movs	r0, #1
 800c62c:	f000 f866 	bl	800c6fc <__kernel_sinf>
 800c630:	eeb1 0a40 	vneg.f32	s0, s0
 800c634:	e7d9      	b.n	800c5ea <sinf+0x2a>
 800c636:	eddd 0a01 	vldr	s1, [sp, #4]
 800c63a:	ed9d 0a00 	vldr	s0, [sp]
 800c63e:	f000 f805 	bl	800c64c <__kernel_cosf>
 800c642:	e7f5      	b.n	800c630 <sinf+0x70>
 800c644:	3f490fd8 	.word	0x3f490fd8
 800c648:	00000000 	.word	0x00000000

0800c64c <__kernel_cosf>:
 800c64c:	ee10 3a10 	vmov	r3, s0
 800c650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c654:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c658:	eef0 6a40 	vmov.f32	s13, s0
 800c65c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c660:	d204      	bcs.n	800c66c <__kernel_cosf+0x20>
 800c662:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800c666:	ee17 2a90 	vmov	r2, s15
 800c66a:	b342      	cbz	r2, 800c6be <__kernel_cosf+0x72>
 800c66c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c670:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800c6dc <__kernel_cosf+0x90>
 800c674:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800c6e0 <__kernel_cosf+0x94>
 800c678:	4a1a      	ldr	r2, [pc, #104]	@ (800c6e4 <__kernel_cosf+0x98>)
 800c67a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c67e:	4293      	cmp	r3, r2
 800c680:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c6e8 <__kernel_cosf+0x9c>
 800c684:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c688:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800c6ec <__kernel_cosf+0xa0>
 800c68c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c690:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800c6f0 <__kernel_cosf+0xa4>
 800c694:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c698:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800c6f4 <__kernel_cosf+0xa8>
 800c69c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c6a0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800c6a4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c6a8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c6ac:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c6b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6b4:	d804      	bhi.n	800c6c0 <__kernel_cosf+0x74>
 800c6b6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c6ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c6be:	4770      	bx	lr
 800c6c0:	4a0d      	ldr	r2, [pc, #52]	@ (800c6f8 <__kernel_cosf+0xac>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	bf9a      	itte	ls
 800c6c6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800c6ca:	ee07 3a10 	vmovls	s14, r3
 800c6ce:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800c6d2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c6d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c6da:	e7ec      	b.n	800c6b6 <__kernel_cosf+0x6a>
 800c6dc:	ad47d74e 	.word	0xad47d74e
 800c6e0:	310f74f6 	.word	0x310f74f6
 800c6e4:	3e999999 	.word	0x3e999999
 800c6e8:	b493f27c 	.word	0xb493f27c
 800c6ec:	37d00d01 	.word	0x37d00d01
 800c6f0:	bab60b61 	.word	0xbab60b61
 800c6f4:	3d2aaaab 	.word	0x3d2aaaab
 800c6f8:	3f480000 	.word	0x3f480000

0800c6fc <__kernel_sinf>:
 800c6fc:	ee10 3a10 	vmov	r3, s0
 800c700:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c704:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c708:	d204      	bcs.n	800c714 <__kernel_sinf+0x18>
 800c70a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c70e:	ee17 3a90 	vmov	r3, s15
 800c712:	b35b      	cbz	r3, 800c76c <__kernel_sinf+0x70>
 800c714:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c718:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c770 <__kernel_sinf+0x74>
 800c71c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800c774 <__kernel_sinf+0x78>
 800c720:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c724:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800c778 <__kernel_sinf+0x7c>
 800c728:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c72c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800c77c <__kernel_sinf+0x80>
 800c730:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c734:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800c780 <__kernel_sinf+0x84>
 800c738:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c73c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c740:	b930      	cbnz	r0, 800c750 <__kernel_sinf+0x54>
 800c742:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800c784 <__kernel_sinf+0x88>
 800c746:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c74a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c74e:	4770      	bx	lr
 800c750:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c754:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800c758:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c75c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c760:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800c788 <__kernel_sinf+0x8c>
 800c764:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c768:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop
 800c770:	2f2ec9d3 	.word	0x2f2ec9d3
 800c774:	b2d72f34 	.word	0xb2d72f34
 800c778:	3638ef1b 	.word	0x3638ef1b
 800c77c:	b9500d01 	.word	0xb9500d01
 800c780:	3c088889 	.word	0x3c088889
 800c784:	be2aaaab 	.word	0xbe2aaaab
 800c788:	3e2aaaab 	.word	0x3e2aaaab

0800c78c <__ieee754_rem_pio2f>:
 800c78c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c78e:	ee10 6a10 	vmov	r6, s0
 800c792:	4b88      	ldr	r3, [pc, #544]	@ (800c9b4 <__ieee754_rem_pio2f+0x228>)
 800c794:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c798:	429d      	cmp	r5, r3
 800c79a:	b087      	sub	sp, #28
 800c79c:	4604      	mov	r4, r0
 800c79e:	d805      	bhi.n	800c7ac <__ieee754_rem_pio2f+0x20>
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	ed80 0a00 	vstr	s0, [r0]
 800c7a6:	6043      	str	r3, [r0, #4]
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e022      	b.n	800c7f2 <__ieee754_rem_pio2f+0x66>
 800c7ac:	4b82      	ldr	r3, [pc, #520]	@ (800c9b8 <__ieee754_rem_pio2f+0x22c>)
 800c7ae:	429d      	cmp	r5, r3
 800c7b0:	d83a      	bhi.n	800c828 <__ieee754_rem_pio2f+0x9c>
 800c7b2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c7b6:	2e00      	cmp	r6, #0
 800c7b8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c9bc <__ieee754_rem_pio2f+0x230>
 800c7bc:	4a80      	ldr	r2, [pc, #512]	@ (800c9c0 <__ieee754_rem_pio2f+0x234>)
 800c7be:	f023 030f 	bic.w	r3, r3, #15
 800c7c2:	dd18      	ble.n	800c7f6 <__ieee754_rem_pio2f+0x6a>
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c7ca:	bf09      	itett	eq
 800c7cc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c9c4 <__ieee754_rem_pio2f+0x238>
 800c7d0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c9c8 <__ieee754_rem_pio2f+0x23c>
 800c7d4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c9cc <__ieee754_rem_pio2f+0x240>
 800c7d8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c7dc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800c7e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c7e4:	ed80 7a00 	vstr	s14, [r0]
 800c7e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c7ec:	edc0 7a01 	vstr	s15, [r0, #4]
 800c7f0:	2001      	movs	r0, #1
 800c7f2:	b007      	add	sp, #28
 800c7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800c7fc:	bf09      	itett	eq
 800c7fe:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c9c4 <__ieee754_rem_pio2f+0x238>
 800c802:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c9c8 <__ieee754_rem_pio2f+0x23c>
 800c806:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c9cc <__ieee754_rem_pio2f+0x240>
 800c80a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800c80e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c812:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c816:	ed80 7a00 	vstr	s14, [r0]
 800c81a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c81e:	edc0 7a01 	vstr	s15, [r0, #4]
 800c822:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c826:	e7e4      	b.n	800c7f2 <__ieee754_rem_pio2f+0x66>
 800c828:	4b69      	ldr	r3, [pc, #420]	@ (800c9d0 <__ieee754_rem_pio2f+0x244>)
 800c82a:	429d      	cmp	r5, r3
 800c82c:	d873      	bhi.n	800c916 <__ieee754_rem_pio2f+0x18a>
 800c82e:	f000 f8dd 	bl	800c9ec <fabsf>
 800c832:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c9d4 <__ieee754_rem_pio2f+0x248>
 800c836:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c83a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c83e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c846:	ee17 0a90 	vmov	r0, s15
 800c84a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c9bc <__ieee754_rem_pio2f+0x230>
 800c84e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c852:	281f      	cmp	r0, #31
 800c854:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c9c8 <__ieee754_rem_pio2f+0x23c>
 800c858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c85c:	eeb1 6a47 	vneg.f32	s12, s14
 800c860:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c864:	ee16 1a90 	vmov	r1, s13
 800c868:	dc09      	bgt.n	800c87e <__ieee754_rem_pio2f+0xf2>
 800c86a:	4a5b      	ldr	r2, [pc, #364]	@ (800c9d8 <__ieee754_rem_pio2f+0x24c>)
 800c86c:	1e47      	subs	r7, r0, #1
 800c86e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c872:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800c876:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c87a:	4293      	cmp	r3, r2
 800c87c:	d107      	bne.n	800c88e <__ieee754_rem_pio2f+0x102>
 800c87e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800c882:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800c886:	2a08      	cmp	r2, #8
 800c888:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800c88c:	dc14      	bgt.n	800c8b8 <__ieee754_rem_pio2f+0x12c>
 800c88e:	6021      	str	r1, [r4, #0]
 800c890:	ed94 7a00 	vldr	s14, [r4]
 800c894:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c898:	2e00      	cmp	r6, #0
 800c89a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c89e:	ed84 0a01 	vstr	s0, [r4, #4]
 800c8a2:	daa6      	bge.n	800c7f2 <__ieee754_rem_pio2f+0x66>
 800c8a4:	eeb1 7a47 	vneg.f32	s14, s14
 800c8a8:	eeb1 0a40 	vneg.f32	s0, s0
 800c8ac:	ed84 7a00 	vstr	s14, [r4]
 800c8b0:	ed84 0a01 	vstr	s0, [r4, #4]
 800c8b4:	4240      	negs	r0, r0
 800c8b6:	e79c      	b.n	800c7f2 <__ieee754_rem_pio2f+0x66>
 800c8b8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c9c4 <__ieee754_rem_pio2f+0x238>
 800c8bc:	eef0 6a40 	vmov.f32	s13, s0
 800c8c0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c8c4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800c8c8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c8cc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c9cc <__ieee754_rem_pio2f+0x240>
 800c8d0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c8d4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c8d8:	ee15 2a90 	vmov	r2, s11
 800c8dc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c8e0:	1a5b      	subs	r3, r3, r1
 800c8e2:	2b19      	cmp	r3, #25
 800c8e4:	dc04      	bgt.n	800c8f0 <__ieee754_rem_pio2f+0x164>
 800c8e6:	edc4 5a00 	vstr	s11, [r4]
 800c8ea:	eeb0 0a66 	vmov.f32	s0, s13
 800c8ee:	e7cf      	b.n	800c890 <__ieee754_rem_pio2f+0x104>
 800c8f0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c9dc <__ieee754_rem_pio2f+0x250>
 800c8f4:	eeb0 0a66 	vmov.f32	s0, s13
 800c8f8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c8fc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c900:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c9e0 <__ieee754_rem_pio2f+0x254>
 800c904:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c908:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c90c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c910:	ed84 7a00 	vstr	s14, [r4]
 800c914:	e7bc      	b.n	800c890 <__ieee754_rem_pio2f+0x104>
 800c916:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c91a:	d306      	bcc.n	800c92a <__ieee754_rem_pio2f+0x19e>
 800c91c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c920:	edc0 7a01 	vstr	s15, [r0, #4]
 800c924:	edc0 7a00 	vstr	s15, [r0]
 800c928:	e73e      	b.n	800c7a8 <__ieee754_rem_pio2f+0x1c>
 800c92a:	15ea      	asrs	r2, r5, #23
 800c92c:	3a86      	subs	r2, #134	@ 0x86
 800c92e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c932:	ee07 3a90 	vmov	s15, r3
 800c936:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c93a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c9e4 <__ieee754_rem_pio2f+0x258>
 800c93e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c942:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c946:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c94a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c94e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c952:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c956:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c95a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c95e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c962:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c96a:	edcd 7a05 	vstr	s15, [sp, #20]
 800c96e:	d11e      	bne.n	800c9ae <__ieee754_rem_pio2f+0x222>
 800c970:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c978:	bf0c      	ite	eq
 800c97a:	2301      	moveq	r3, #1
 800c97c:	2302      	movne	r3, #2
 800c97e:	491a      	ldr	r1, [pc, #104]	@ (800c9e8 <__ieee754_rem_pio2f+0x25c>)
 800c980:	9101      	str	r1, [sp, #4]
 800c982:	2102      	movs	r1, #2
 800c984:	9100      	str	r1, [sp, #0]
 800c986:	a803      	add	r0, sp, #12
 800c988:	4621      	mov	r1, r4
 800c98a:	f000 f837 	bl	800c9fc <__kernel_rem_pio2f>
 800c98e:	2e00      	cmp	r6, #0
 800c990:	f6bf af2f 	bge.w	800c7f2 <__ieee754_rem_pio2f+0x66>
 800c994:	edd4 7a00 	vldr	s15, [r4]
 800c998:	eef1 7a67 	vneg.f32	s15, s15
 800c99c:	edc4 7a00 	vstr	s15, [r4]
 800c9a0:	edd4 7a01 	vldr	s15, [r4, #4]
 800c9a4:	eef1 7a67 	vneg.f32	s15, s15
 800c9a8:	edc4 7a01 	vstr	s15, [r4, #4]
 800c9ac:	e782      	b.n	800c8b4 <__ieee754_rem_pio2f+0x128>
 800c9ae:	2303      	movs	r3, #3
 800c9b0:	e7e5      	b.n	800c97e <__ieee754_rem_pio2f+0x1f2>
 800c9b2:	bf00      	nop
 800c9b4:	3f490fd8 	.word	0x3f490fd8
 800c9b8:	4016cbe3 	.word	0x4016cbe3
 800c9bc:	3fc90f80 	.word	0x3fc90f80
 800c9c0:	3fc90fd0 	.word	0x3fc90fd0
 800c9c4:	37354400 	.word	0x37354400
 800c9c8:	37354443 	.word	0x37354443
 800c9cc:	2e85a308 	.word	0x2e85a308
 800c9d0:	43490f80 	.word	0x43490f80
 800c9d4:	3f22f984 	.word	0x3f22f984
 800c9d8:	0800d470 	.word	0x0800d470
 800c9dc:	2e85a300 	.word	0x2e85a300
 800c9e0:	248d3132 	.word	0x248d3132
 800c9e4:	43800000 	.word	0x43800000
 800c9e8:	0800d4f0 	.word	0x0800d4f0

0800c9ec <fabsf>:
 800c9ec:	ee10 3a10 	vmov	r3, s0
 800c9f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c9f4:	ee00 3a10 	vmov	s0, r3
 800c9f8:	4770      	bx	lr
	...

0800c9fc <__kernel_rem_pio2f>:
 800c9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca00:	ed2d 8b04 	vpush	{d8-d9}
 800ca04:	b0d9      	sub	sp, #356	@ 0x164
 800ca06:	4690      	mov	r8, r2
 800ca08:	9001      	str	r0, [sp, #4]
 800ca0a:	4ab6      	ldr	r2, [pc, #728]	@ (800cce4 <__kernel_rem_pio2f+0x2e8>)
 800ca0c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ca0e:	f118 0f04 	cmn.w	r8, #4
 800ca12:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ca16:	460f      	mov	r7, r1
 800ca18:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ca1c:	db26      	blt.n	800ca6c <__kernel_rem_pio2f+0x70>
 800ca1e:	f1b8 0203 	subs.w	r2, r8, #3
 800ca22:	bf48      	it	mi
 800ca24:	f108 0204 	addmi.w	r2, r8, #4
 800ca28:	10d2      	asrs	r2, r2, #3
 800ca2a:	1c55      	adds	r5, r2, #1
 800ca2c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ca2e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800ca32:	00e8      	lsls	r0, r5, #3
 800ca34:	eba2 060b 	sub.w	r6, r2, fp
 800ca38:	9002      	str	r0, [sp, #8]
 800ca3a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800ca3e:	eb0a 0c0b 	add.w	ip, sl, fp
 800ca42:	ac1c      	add	r4, sp, #112	@ 0x70
 800ca44:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ca48:	2000      	movs	r0, #0
 800ca4a:	4560      	cmp	r0, ip
 800ca4c:	dd10      	ble.n	800ca70 <__kernel_rem_pio2f+0x74>
 800ca4e:	a91c      	add	r1, sp, #112	@ 0x70
 800ca50:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ca54:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ca58:	2600      	movs	r6, #0
 800ca5a:	4556      	cmp	r6, sl
 800ca5c:	dc24      	bgt.n	800caa8 <__kernel_rem_pio2f+0xac>
 800ca5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ca62:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800ca66:	4684      	mov	ip, r0
 800ca68:	2400      	movs	r4, #0
 800ca6a:	e016      	b.n	800ca9a <__kernel_rem_pio2f+0x9e>
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	e7dc      	b.n	800ca2a <__kernel_rem_pio2f+0x2e>
 800ca70:	42c6      	cmn	r6, r0
 800ca72:	bf5d      	ittte	pl
 800ca74:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ca78:	ee07 1a90 	vmovpl	s15, r1
 800ca7c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ca80:	eef0 7a47 	vmovmi.f32	s15, s14
 800ca84:	ece4 7a01 	vstmia	r4!, {s15}
 800ca88:	3001      	adds	r0, #1
 800ca8a:	e7de      	b.n	800ca4a <__kernel_rem_pio2f+0x4e>
 800ca8c:	ecfe 6a01 	vldmia	lr!, {s13}
 800ca90:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ca94:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ca98:	3401      	adds	r4, #1
 800ca9a:	455c      	cmp	r4, fp
 800ca9c:	ddf6      	ble.n	800ca8c <__kernel_rem_pio2f+0x90>
 800ca9e:	ece9 7a01 	vstmia	r9!, {s15}
 800caa2:	3601      	adds	r6, #1
 800caa4:	3004      	adds	r0, #4
 800caa6:	e7d8      	b.n	800ca5a <__kernel_rem_pio2f+0x5e>
 800caa8:	a908      	add	r1, sp, #32
 800caaa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800caae:	9104      	str	r1, [sp, #16]
 800cab0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800cab2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ccf0 <__kernel_rem_pio2f+0x2f4>
 800cab6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ccec <__kernel_rem_pio2f+0x2f0>
 800caba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800cabe:	9203      	str	r2, [sp, #12]
 800cac0:	4654      	mov	r4, sl
 800cac2:	00a2      	lsls	r2, r4, #2
 800cac4:	9205      	str	r2, [sp, #20]
 800cac6:	aa58      	add	r2, sp, #352	@ 0x160
 800cac8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800cacc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800cad0:	a944      	add	r1, sp, #272	@ 0x110
 800cad2:	aa08      	add	r2, sp, #32
 800cad4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800cad8:	4694      	mov	ip, r2
 800cada:	4626      	mov	r6, r4
 800cadc:	2e00      	cmp	r6, #0
 800cade:	dc4c      	bgt.n	800cb7a <__kernel_rem_pio2f+0x17e>
 800cae0:	4628      	mov	r0, r5
 800cae2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cae6:	f000 f9f1 	bl	800cecc <scalbnf>
 800caea:	eeb0 8a40 	vmov.f32	s16, s0
 800caee:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800caf2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800caf6:	f000 fa4f 	bl	800cf98 <floorf>
 800cafa:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800cafe:	eea0 8a67 	vfms.f32	s16, s0, s15
 800cb02:	2d00      	cmp	r5, #0
 800cb04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb08:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800cb0c:	ee17 9a90 	vmov	r9, s15
 800cb10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb14:	ee38 8a67 	vsub.f32	s16, s16, s15
 800cb18:	dd41      	ble.n	800cb9e <__kernel_rem_pio2f+0x1a2>
 800cb1a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800cb1e:	a908      	add	r1, sp, #32
 800cb20:	f1c5 0e08 	rsb	lr, r5, #8
 800cb24:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800cb28:	fa46 f00e 	asr.w	r0, r6, lr
 800cb2c:	4481      	add	r9, r0
 800cb2e:	fa00 f00e 	lsl.w	r0, r0, lr
 800cb32:	1a36      	subs	r6, r6, r0
 800cb34:	f1c5 0007 	rsb	r0, r5, #7
 800cb38:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800cb3c:	4106      	asrs	r6, r0
 800cb3e:	2e00      	cmp	r6, #0
 800cb40:	dd3c      	ble.n	800cbbc <__kernel_rem_pio2f+0x1c0>
 800cb42:	f04f 0e00 	mov.w	lr, #0
 800cb46:	f109 0901 	add.w	r9, r9, #1
 800cb4a:	4670      	mov	r0, lr
 800cb4c:	4574      	cmp	r4, lr
 800cb4e:	dc68      	bgt.n	800cc22 <__kernel_rem_pio2f+0x226>
 800cb50:	2d00      	cmp	r5, #0
 800cb52:	dd03      	ble.n	800cb5c <__kernel_rem_pio2f+0x160>
 800cb54:	2d01      	cmp	r5, #1
 800cb56:	d074      	beq.n	800cc42 <__kernel_rem_pio2f+0x246>
 800cb58:	2d02      	cmp	r5, #2
 800cb5a:	d07d      	beq.n	800cc58 <__kernel_rem_pio2f+0x25c>
 800cb5c:	2e02      	cmp	r6, #2
 800cb5e:	d12d      	bne.n	800cbbc <__kernel_rem_pio2f+0x1c0>
 800cb60:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cb64:	ee30 8a48 	vsub.f32	s16, s0, s16
 800cb68:	b340      	cbz	r0, 800cbbc <__kernel_rem_pio2f+0x1c0>
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	9306      	str	r3, [sp, #24]
 800cb6e:	f000 f9ad 	bl	800cecc <scalbnf>
 800cb72:	9b06      	ldr	r3, [sp, #24]
 800cb74:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cb78:	e020      	b.n	800cbbc <__kernel_rem_pio2f+0x1c0>
 800cb7a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800cb7e:	3e01      	subs	r6, #1
 800cb80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cb84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb88:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800cb8c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cb90:	ecac 0a01 	vstmia	ip!, {s0}
 800cb94:	ed30 0a01 	vldmdb	r0!, {s0}
 800cb98:	ee37 0a80 	vadd.f32	s0, s15, s0
 800cb9c:	e79e      	b.n	800cadc <__kernel_rem_pio2f+0xe0>
 800cb9e:	d105      	bne.n	800cbac <__kernel_rem_pio2f+0x1b0>
 800cba0:	1e60      	subs	r0, r4, #1
 800cba2:	a908      	add	r1, sp, #32
 800cba4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800cba8:	11f6      	asrs	r6, r6, #7
 800cbaa:	e7c8      	b.n	800cb3e <__kernel_rem_pio2f+0x142>
 800cbac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cbb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800cbb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb8:	da31      	bge.n	800cc1e <__kernel_rem_pio2f+0x222>
 800cbba:	2600      	movs	r6, #0
 800cbbc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cbc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc4:	f040 8098 	bne.w	800ccf8 <__kernel_rem_pio2f+0x2fc>
 800cbc8:	1e60      	subs	r0, r4, #1
 800cbca:	2200      	movs	r2, #0
 800cbcc:	4550      	cmp	r0, sl
 800cbce:	da4b      	bge.n	800cc68 <__kernel_rem_pio2f+0x26c>
 800cbd0:	2a00      	cmp	r2, #0
 800cbd2:	d065      	beq.n	800cca0 <__kernel_rem_pio2f+0x2a4>
 800cbd4:	3c01      	subs	r4, #1
 800cbd6:	ab08      	add	r3, sp, #32
 800cbd8:	3d08      	subs	r5, #8
 800cbda:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d0f8      	beq.n	800cbd4 <__kernel_rem_pio2f+0x1d8>
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cbe8:	f000 f970 	bl	800cecc <scalbnf>
 800cbec:	1c63      	adds	r3, r4, #1
 800cbee:	aa44      	add	r2, sp, #272	@ 0x110
 800cbf0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ccf0 <__kernel_rem_pio2f+0x2f4>
 800cbf4:	0099      	lsls	r1, r3, #2
 800cbf6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cbfa:	4623      	mov	r3, r4
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f280 80a9 	bge.w	800cd54 <__kernel_rem_pio2f+0x358>
 800cc02:	4623      	mov	r3, r4
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	f2c0 80c7 	blt.w	800cd98 <__kernel_rem_pio2f+0x39c>
 800cc0a:	aa44      	add	r2, sp, #272	@ 0x110
 800cc0c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800cc10:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800cce8 <__kernel_rem_pio2f+0x2ec>
 800cc14:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800cc18:	2000      	movs	r0, #0
 800cc1a:	1ae2      	subs	r2, r4, r3
 800cc1c:	e0b1      	b.n	800cd82 <__kernel_rem_pio2f+0x386>
 800cc1e:	2602      	movs	r6, #2
 800cc20:	e78f      	b.n	800cb42 <__kernel_rem_pio2f+0x146>
 800cc22:	f852 1b04 	ldr.w	r1, [r2], #4
 800cc26:	b948      	cbnz	r0, 800cc3c <__kernel_rem_pio2f+0x240>
 800cc28:	b121      	cbz	r1, 800cc34 <__kernel_rem_pio2f+0x238>
 800cc2a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800cc2e:	f842 1c04 	str.w	r1, [r2, #-4]
 800cc32:	2101      	movs	r1, #1
 800cc34:	f10e 0e01 	add.w	lr, lr, #1
 800cc38:	4608      	mov	r0, r1
 800cc3a:	e787      	b.n	800cb4c <__kernel_rem_pio2f+0x150>
 800cc3c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800cc40:	e7f5      	b.n	800cc2e <__kernel_rem_pio2f+0x232>
 800cc42:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800cc46:	aa08      	add	r2, sp, #32
 800cc48:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800cc4c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cc50:	a908      	add	r1, sp, #32
 800cc52:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800cc56:	e781      	b.n	800cb5c <__kernel_rem_pio2f+0x160>
 800cc58:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800cc5c:	aa08      	add	r2, sp, #32
 800cc5e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800cc62:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800cc66:	e7f3      	b.n	800cc50 <__kernel_rem_pio2f+0x254>
 800cc68:	a908      	add	r1, sp, #32
 800cc6a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800cc6e:	3801      	subs	r0, #1
 800cc70:	430a      	orrs	r2, r1
 800cc72:	e7ab      	b.n	800cbcc <__kernel_rem_pio2f+0x1d0>
 800cc74:	3201      	adds	r2, #1
 800cc76:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800cc7a:	2e00      	cmp	r6, #0
 800cc7c:	d0fa      	beq.n	800cc74 <__kernel_rem_pio2f+0x278>
 800cc7e:	9905      	ldr	r1, [sp, #20]
 800cc80:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800cc84:	eb0d 0001 	add.w	r0, sp, r1
 800cc88:	18e6      	adds	r6, r4, r3
 800cc8a:	a91c      	add	r1, sp, #112	@ 0x70
 800cc8c:	f104 0c01 	add.w	ip, r4, #1
 800cc90:	384c      	subs	r0, #76	@ 0x4c
 800cc92:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800cc96:	4422      	add	r2, r4
 800cc98:	4562      	cmp	r2, ip
 800cc9a:	da04      	bge.n	800cca6 <__kernel_rem_pio2f+0x2aa>
 800cc9c:	4614      	mov	r4, r2
 800cc9e:	e710      	b.n	800cac2 <__kernel_rem_pio2f+0xc6>
 800cca0:	9804      	ldr	r0, [sp, #16]
 800cca2:	2201      	movs	r2, #1
 800cca4:	e7e7      	b.n	800cc76 <__kernel_rem_pio2f+0x27a>
 800cca6:	9903      	ldr	r1, [sp, #12]
 800cca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ccac:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ccb0:	9105      	str	r1, [sp, #20]
 800ccb2:	ee07 1a90 	vmov	s15, r1
 800ccb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccba:	2400      	movs	r4, #0
 800ccbc:	ece6 7a01 	vstmia	r6!, {s15}
 800ccc0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800ccc4:	46b1      	mov	r9, r6
 800ccc6:	455c      	cmp	r4, fp
 800ccc8:	dd04      	ble.n	800ccd4 <__kernel_rem_pio2f+0x2d8>
 800ccca:	ece0 7a01 	vstmia	r0!, {s15}
 800ccce:	f10c 0c01 	add.w	ip, ip, #1
 800ccd2:	e7e1      	b.n	800cc98 <__kernel_rem_pio2f+0x29c>
 800ccd4:	ecfe 6a01 	vldmia	lr!, {s13}
 800ccd8:	ed39 7a01 	vldmdb	r9!, {s14}
 800ccdc:	3401      	adds	r4, #1
 800ccde:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cce2:	e7f0      	b.n	800ccc6 <__kernel_rem_pio2f+0x2ca>
 800cce4:	0800d834 	.word	0x0800d834
 800cce8:	0800d808 	.word	0x0800d808
 800ccec:	43800000 	.word	0x43800000
 800ccf0:	3b800000 	.word	0x3b800000
 800ccf4:	00000000 	.word	0x00000000
 800ccf8:	9b02      	ldr	r3, [sp, #8]
 800ccfa:	eeb0 0a48 	vmov.f32	s0, s16
 800ccfe:	eba3 0008 	sub.w	r0, r3, r8
 800cd02:	f000 f8e3 	bl	800cecc <scalbnf>
 800cd06:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ccec <__kernel_rem_pio2f+0x2f0>
 800cd0a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800cd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd12:	db19      	blt.n	800cd48 <__kernel_rem_pio2f+0x34c>
 800cd14:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ccf0 <__kernel_rem_pio2f+0x2f4>
 800cd18:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cd1c:	aa08      	add	r2, sp, #32
 800cd1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cd22:	3508      	adds	r5, #8
 800cd24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd28:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cd2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cd30:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cd34:	ee10 3a10 	vmov	r3, s0
 800cd38:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cd3c:	ee17 3a90 	vmov	r3, s15
 800cd40:	3401      	adds	r4, #1
 800cd42:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cd46:	e74c      	b.n	800cbe2 <__kernel_rem_pio2f+0x1e6>
 800cd48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cd4c:	aa08      	add	r2, sp, #32
 800cd4e:	ee10 3a10 	vmov	r3, s0
 800cd52:	e7f6      	b.n	800cd42 <__kernel_rem_pio2f+0x346>
 800cd54:	a808      	add	r0, sp, #32
 800cd56:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800cd5a:	9001      	str	r0, [sp, #4]
 800cd5c:	ee07 0a90 	vmov	s15, r0
 800cd60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd64:	3b01      	subs	r3, #1
 800cd66:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cd6a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800cd6e:	ed62 7a01 	vstmdb	r2!, {s15}
 800cd72:	e743      	b.n	800cbfc <__kernel_rem_pio2f+0x200>
 800cd74:	ecfc 6a01 	vldmia	ip!, {s13}
 800cd78:	ecb5 7a01 	vldmia	r5!, {s14}
 800cd7c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cd80:	3001      	adds	r0, #1
 800cd82:	4550      	cmp	r0, sl
 800cd84:	dc01      	bgt.n	800cd8a <__kernel_rem_pio2f+0x38e>
 800cd86:	4290      	cmp	r0, r2
 800cd88:	ddf4      	ble.n	800cd74 <__kernel_rem_pio2f+0x378>
 800cd8a:	a858      	add	r0, sp, #352	@ 0x160
 800cd8c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800cd90:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800cd94:	3b01      	subs	r3, #1
 800cd96:	e735      	b.n	800cc04 <__kernel_rem_pio2f+0x208>
 800cd98:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cd9a:	2b02      	cmp	r3, #2
 800cd9c:	dc09      	bgt.n	800cdb2 <__kernel_rem_pio2f+0x3b6>
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	dc27      	bgt.n	800cdf2 <__kernel_rem_pio2f+0x3f6>
 800cda2:	d040      	beq.n	800ce26 <__kernel_rem_pio2f+0x42a>
 800cda4:	f009 0007 	and.w	r0, r9, #7
 800cda8:	b059      	add	sp, #356	@ 0x164
 800cdaa:	ecbd 8b04 	vpop	{d8-d9}
 800cdae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdb2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cdb4:	2b03      	cmp	r3, #3
 800cdb6:	d1f5      	bne.n	800cda4 <__kernel_rem_pio2f+0x3a8>
 800cdb8:	aa30      	add	r2, sp, #192	@ 0xc0
 800cdba:	1f0b      	subs	r3, r1, #4
 800cdbc:	4413      	add	r3, r2
 800cdbe:	461a      	mov	r2, r3
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	2800      	cmp	r0, #0
 800cdc4:	dc50      	bgt.n	800ce68 <__kernel_rem_pio2f+0x46c>
 800cdc6:	4622      	mov	r2, r4
 800cdc8:	2a01      	cmp	r2, #1
 800cdca:	dc5d      	bgt.n	800ce88 <__kernel_rem_pio2f+0x48c>
 800cdcc:	ab30      	add	r3, sp, #192	@ 0xc0
 800cdce:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800cdd2:	440b      	add	r3, r1
 800cdd4:	2c01      	cmp	r4, #1
 800cdd6:	dc67      	bgt.n	800cea8 <__kernel_rem_pio2f+0x4ac>
 800cdd8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800cddc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800cde0:	2e00      	cmp	r6, #0
 800cde2:	d167      	bne.n	800ceb4 <__kernel_rem_pio2f+0x4b8>
 800cde4:	edc7 6a00 	vstr	s13, [r7]
 800cde8:	ed87 7a01 	vstr	s14, [r7, #4]
 800cdec:	edc7 7a02 	vstr	s15, [r7, #8]
 800cdf0:	e7d8      	b.n	800cda4 <__kernel_rem_pio2f+0x3a8>
 800cdf2:	ab30      	add	r3, sp, #192	@ 0xc0
 800cdf4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800cdf8:	440b      	add	r3, r1
 800cdfa:	4622      	mov	r2, r4
 800cdfc:	2a00      	cmp	r2, #0
 800cdfe:	da24      	bge.n	800ce4a <__kernel_rem_pio2f+0x44e>
 800ce00:	b34e      	cbz	r6, 800ce56 <__kernel_rem_pio2f+0x45a>
 800ce02:	eef1 7a47 	vneg.f32	s15, s14
 800ce06:	edc7 7a00 	vstr	s15, [r7]
 800ce0a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ce0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce12:	aa31      	add	r2, sp, #196	@ 0xc4
 800ce14:	2301      	movs	r3, #1
 800ce16:	429c      	cmp	r4, r3
 800ce18:	da20      	bge.n	800ce5c <__kernel_rem_pio2f+0x460>
 800ce1a:	b10e      	cbz	r6, 800ce20 <__kernel_rem_pio2f+0x424>
 800ce1c:	eef1 7a67 	vneg.f32	s15, s15
 800ce20:	edc7 7a01 	vstr	s15, [r7, #4]
 800ce24:	e7be      	b.n	800cda4 <__kernel_rem_pio2f+0x3a8>
 800ce26:	ab30      	add	r3, sp, #192	@ 0xc0
 800ce28:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ccf4 <__kernel_rem_pio2f+0x2f8>
 800ce2c:	440b      	add	r3, r1
 800ce2e:	2c00      	cmp	r4, #0
 800ce30:	da05      	bge.n	800ce3e <__kernel_rem_pio2f+0x442>
 800ce32:	b10e      	cbz	r6, 800ce38 <__kernel_rem_pio2f+0x43c>
 800ce34:	eef1 7a67 	vneg.f32	s15, s15
 800ce38:	edc7 7a00 	vstr	s15, [r7]
 800ce3c:	e7b2      	b.n	800cda4 <__kernel_rem_pio2f+0x3a8>
 800ce3e:	ed33 7a01 	vldmdb	r3!, {s14}
 800ce42:	3c01      	subs	r4, #1
 800ce44:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce48:	e7f1      	b.n	800ce2e <__kernel_rem_pio2f+0x432>
 800ce4a:	ed73 7a01 	vldmdb	r3!, {s15}
 800ce4e:	3a01      	subs	r2, #1
 800ce50:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce54:	e7d2      	b.n	800cdfc <__kernel_rem_pio2f+0x400>
 800ce56:	eef0 7a47 	vmov.f32	s15, s14
 800ce5a:	e7d4      	b.n	800ce06 <__kernel_rem_pio2f+0x40a>
 800ce5c:	ecb2 7a01 	vldmia	r2!, {s14}
 800ce60:	3301      	adds	r3, #1
 800ce62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce66:	e7d6      	b.n	800ce16 <__kernel_rem_pio2f+0x41a>
 800ce68:	ed72 7a01 	vldmdb	r2!, {s15}
 800ce6c:	edd2 6a01 	vldr	s13, [r2, #4]
 800ce70:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ce74:	3801      	subs	r0, #1
 800ce76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce7a:	ed82 7a00 	vstr	s14, [r2]
 800ce7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce82:	edc2 7a01 	vstr	s15, [r2, #4]
 800ce86:	e79c      	b.n	800cdc2 <__kernel_rem_pio2f+0x3c6>
 800ce88:	ed73 7a01 	vldmdb	r3!, {s15}
 800ce8c:	edd3 6a01 	vldr	s13, [r3, #4]
 800ce90:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ce94:	3a01      	subs	r2, #1
 800ce96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce9a:	ed83 7a00 	vstr	s14, [r3]
 800ce9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cea2:	edc3 7a01 	vstr	s15, [r3, #4]
 800cea6:	e78f      	b.n	800cdc8 <__kernel_rem_pio2f+0x3cc>
 800cea8:	ed33 7a01 	vldmdb	r3!, {s14}
 800ceac:	3c01      	subs	r4, #1
 800ceae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ceb2:	e78f      	b.n	800cdd4 <__kernel_rem_pio2f+0x3d8>
 800ceb4:	eef1 6a66 	vneg.f32	s13, s13
 800ceb8:	eeb1 7a47 	vneg.f32	s14, s14
 800cebc:	edc7 6a00 	vstr	s13, [r7]
 800cec0:	ed87 7a01 	vstr	s14, [r7, #4]
 800cec4:	eef1 7a67 	vneg.f32	s15, s15
 800cec8:	e790      	b.n	800cdec <__kernel_rem_pio2f+0x3f0>
 800ceca:	bf00      	nop

0800cecc <scalbnf>:
 800cecc:	ee10 3a10 	vmov	r3, s0
 800ced0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ced4:	d02b      	beq.n	800cf2e <scalbnf+0x62>
 800ced6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ceda:	d302      	bcc.n	800cee2 <scalbnf+0x16>
 800cedc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cee0:	4770      	bx	lr
 800cee2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800cee6:	d123      	bne.n	800cf30 <scalbnf+0x64>
 800cee8:	4b24      	ldr	r3, [pc, #144]	@ (800cf7c <scalbnf+0xb0>)
 800ceea:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800cf80 <scalbnf+0xb4>
 800ceee:	4298      	cmp	r0, r3
 800cef0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cef4:	db17      	blt.n	800cf26 <scalbnf+0x5a>
 800cef6:	ee10 3a10 	vmov	r3, s0
 800cefa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cefe:	3a19      	subs	r2, #25
 800cf00:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800cf04:	4288      	cmp	r0, r1
 800cf06:	dd15      	ble.n	800cf34 <scalbnf+0x68>
 800cf08:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800cf84 <scalbnf+0xb8>
 800cf0c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800cf88 <scalbnf+0xbc>
 800cf10:	ee10 3a10 	vmov	r3, s0
 800cf14:	eeb0 7a67 	vmov.f32	s14, s15
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	bfb8      	it	lt
 800cf1c:	eef0 7a66 	vmovlt.f32	s15, s13
 800cf20:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cf24:	4770      	bx	lr
 800cf26:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cf8c <scalbnf+0xc0>
 800cf2a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cf2e:	4770      	bx	lr
 800cf30:	0dd2      	lsrs	r2, r2, #23
 800cf32:	e7e5      	b.n	800cf00 <scalbnf+0x34>
 800cf34:	4410      	add	r0, r2
 800cf36:	28fe      	cmp	r0, #254	@ 0xfe
 800cf38:	dce6      	bgt.n	800cf08 <scalbnf+0x3c>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	dd06      	ble.n	800cf4c <scalbnf+0x80>
 800cf3e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf42:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf46:	ee00 3a10 	vmov	s0, r3
 800cf4a:	4770      	bx	lr
 800cf4c:	f110 0f16 	cmn.w	r0, #22
 800cf50:	da09      	bge.n	800cf66 <scalbnf+0x9a>
 800cf52:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800cf8c <scalbnf+0xc0>
 800cf56:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800cf90 <scalbnf+0xc4>
 800cf5a:	ee10 3a10 	vmov	r3, s0
 800cf5e:	eeb0 7a67 	vmov.f32	s14, s15
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	e7d9      	b.n	800cf1a <scalbnf+0x4e>
 800cf66:	3019      	adds	r0, #25
 800cf68:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf6c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf70:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800cf94 <scalbnf+0xc8>
 800cf74:	ee07 3a90 	vmov	s15, r3
 800cf78:	e7d7      	b.n	800cf2a <scalbnf+0x5e>
 800cf7a:	bf00      	nop
 800cf7c:	ffff3cb0 	.word	0xffff3cb0
 800cf80:	4c000000 	.word	0x4c000000
 800cf84:	7149f2ca 	.word	0x7149f2ca
 800cf88:	f149f2ca 	.word	0xf149f2ca
 800cf8c:	0da24260 	.word	0x0da24260
 800cf90:	8da24260 	.word	0x8da24260
 800cf94:	33000000 	.word	0x33000000

0800cf98 <floorf>:
 800cf98:	ee10 3a10 	vmov	r3, s0
 800cf9c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cfa0:	3a7f      	subs	r2, #127	@ 0x7f
 800cfa2:	2a16      	cmp	r2, #22
 800cfa4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cfa8:	dc2b      	bgt.n	800d002 <floorf+0x6a>
 800cfaa:	2a00      	cmp	r2, #0
 800cfac:	da12      	bge.n	800cfd4 <floorf+0x3c>
 800cfae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d014 <floorf+0x7c>
 800cfb2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cfb6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cfba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfbe:	dd06      	ble.n	800cfce <floorf+0x36>
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	da24      	bge.n	800d00e <floorf+0x76>
 800cfc4:	2900      	cmp	r1, #0
 800cfc6:	4b14      	ldr	r3, [pc, #80]	@ (800d018 <floorf+0x80>)
 800cfc8:	bf08      	it	eq
 800cfca:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800cfce:	ee00 3a10 	vmov	s0, r3
 800cfd2:	4770      	bx	lr
 800cfd4:	4911      	ldr	r1, [pc, #68]	@ (800d01c <floorf+0x84>)
 800cfd6:	4111      	asrs	r1, r2
 800cfd8:	420b      	tst	r3, r1
 800cfda:	d0fa      	beq.n	800cfd2 <floorf+0x3a>
 800cfdc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d014 <floorf+0x7c>
 800cfe0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cfe4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cfe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfec:	ddef      	ble.n	800cfce <floorf+0x36>
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	bfbe      	ittt	lt
 800cff2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800cff6:	fa40 f202 	asrlt.w	r2, r0, r2
 800cffa:	189b      	addlt	r3, r3, r2
 800cffc:	ea23 0301 	bic.w	r3, r3, r1
 800d000:	e7e5      	b.n	800cfce <floorf+0x36>
 800d002:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d006:	d3e4      	bcc.n	800cfd2 <floorf+0x3a>
 800d008:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d00c:	4770      	bx	lr
 800d00e:	2300      	movs	r3, #0
 800d010:	e7dd      	b.n	800cfce <floorf+0x36>
 800d012:	bf00      	nop
 800d014:	7149f2ca 	.word	0x7149f2ca
 800d018:	bf800000 	.word	0xbf800000
 800d01c:	007fffff 	.word	0x007fffff

0800d020 <_init>:
 800d020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d022:	bf00      	nop
 800d024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d026:	bc08      	pop	{r3}
 800d028:	469e      	mov	lr, r3
 800d02a:	4770      	bx	lr

0800d02c <_fini>:
 800d02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02e:	bf00      	nop
 800d030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d032:	bc08      	pop	{r3}
 800d034:	469e      	mov	lr, r3
 800d036:	4770      	bx	lr
