

================================================================
== Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Thu May 15 14:41:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        kalman_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.164 ms|  0.164 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 9 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln43"   --->   Operation 11 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i59 %sext_ln43_read"   --->   Operation 12 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %counter"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln43 = icmp_eq  i16 %i_2, i16 32768" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 18 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln43 = add i16 %i_2, i16 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 19 'add' 'add_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc.split_ifconv, void %for.inc73.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 20 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln43 = store i16 %add_ln43, i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 21 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i256 %gmem0, i64 %sext_ln43_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 22 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.65ns)   --->   "%t_142 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45]   --->   Operation 23 'read' 't_142' <Predicate = (!icmp_ln43)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t = trunc i256 %t_142"   --->   Operation 24 'trunc' 't' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 25 'bitcast' 'bitcast_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln51"   --->   Operation 26 'fpext' 'd_7' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t_129 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 32, i32 63"   --->   Operation 27 'partselect' 't_129' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %t_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 28 'bitcast' 'bitcast_ln51_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln51_1"   --->   Operation 29 'fpext' 'd_6' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%t_131 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 64, i32 95"   --->   Operation 30 'partselect' 't_131' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %t_131" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 31 'bitcast' 'bitcast_ln51_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln51_2"   --->   Operation 32 'fpext' 'd_5' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%t_133 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 96, i32 127"   --->   Operation 33 'partselect' 't_133' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %t_133" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 34 'bitcast' 'bitcast_ln51_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln51_3"   --->   Operation 35 'fpext' 'd_4' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_135 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 128, i32 159"   --->   Operation 36 'partselect' 't_135' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln51_4 = bitcast i32 %t_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 37 'bitcast' 'bitcast_ln51_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln51_4"   --->   Operation 38 'fpext' 'd_3' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%t_137 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 160, i32 191"   --->   Operation 39 'partselect' 't_137' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln51_5 = bitcast i32 %t_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 40 'bitcast' 'bitcast_ln51_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln51_5"   --->   Operation 41 'fpext' 'd_2' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%t_139 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 192, i32 223"   --->   Operation 42 'partselect' 't_139' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln51_6 = bitcast i32 %t_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 43 'bitcast' 'bitcast_ln51_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln51_6"   --->   Operation 44 'fpext' 'd_1' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%t_141 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %t_142, i32 224, i32 255"   --->   Operation 45 'partselect' 't_141' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln51_7 = bitcast i32 %t_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 46 'bitcast' 'bitcast_ln51_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln51_7"   --->   Operation 47 'fpext' 'd' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 48 [1/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln51"   --->   Operation 48 'fpext' 'd_7' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %d_7"   --->   Operation 49 'bitcast' 'ireg_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg_7"   --->   Operation 50 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 51 'bitselect' 'p_Result_199' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 52 'partselect' 'exp_tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 53 'zext' 'zext_ln455' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg_7"   --->   Operation 54 'trunc' 'trunc_ln554' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 55 'icmp' 'icmp_ln560' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.74ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 56 'sub' 'F2' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln51_1"   --->   Operation 57 'fpext' 'd_6' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6"   --->   Operation 58 'bitcast' 'ireg_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = trunc i64 %ireg_6"   --->   Operation 59 'trunc' 'trunc_ln544_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 60 'bitselect' 'p_Result_197' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 61 'partselect' 'exp_tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 62 'zext' 'zext_ln455_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln554_1 = trunc i64 %ireg_6"   --->   Operation 63 'trunc' 'trunc_ln554_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.05ns)   --->   "%icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0"   --->   Operation 64 'icmp' 'icmp_ln560_1' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.74ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 65 'sub' 'F2_1' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln51_2"   --->   Operation 66 'fpext' 'd_5' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5"   --->   Operation 67 'bitcast' 'ireg_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln544_2 = trunc i64 %ireg_5"   --->   Operation 68 'trunc' 'trunc_ln544_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 69 'bitselect' 'p_Result_195' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 70 'partselect' 'exp_tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2"   --->   Operation 71 'zext' 'zext_ln455_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln554_2 = trunc i64 %ireg_5"   --->   Operation 72 'trunc' 'trunc_ln554_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.05ns)   --->   "%icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_2, i63 0"   --->   Operation 73 'icmp' 'icmp_ln560_2' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.74ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 74 'sub' 'F2_2' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln51_3"   --->   Operation 75 'fpext' 'd_4' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4"   --->   Operation 76 'bitcast' 'ireg_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln544_3 = trunc i64 %ireg_4"   --->   Operation 77 'trunc' 'trunc_ln544_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 78 'bitselect' 'p_Result_193' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 79 'partselect' 'exp_tmp_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3"   --->   Operation 80 'zext' 'zext_ln455_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln554_3 = trunc i64 %ireg_4"   --->   Operation 81 'trunc' 'trunc_ln554_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.05ns)   --->   "%icmp_ln560_3 = icmp_eq  i63 %trunc_ln544_3, i63 0"   --->   Operation 82 'icmp' 'icmp_ln560_3' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.74ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 83 'sub' 'F2_3' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln51_4"   --->   Operation 84 'fpext' 'd_3' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3"   --->   Operation 85 'bitcast' 'ireg_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln544_4 = trunc i64 %ireg_3"   --->   Operation 86 'trunc' 'trunc_ln544_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 87 'bitselect' 'p_Result_191' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 88 'partselect' 'exp_tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_4"   --->   Operation 89 'zext' 'zext_ln455_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln554_4 = trunc i64 %ireg_3"   --->   Operation 90 'trunc' 'trunc_ln554_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.05ns)   --->   "%icmp_ln560_4 = icmp_eq  i63 %trunc_ln544_4, i63 0"   --->   Operation 91 'icmp' 'icmp_ln560_4' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.74ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 92 'sub' 'F2_4' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln51_5"   --->   Operation 93 'fpext' 'd_2' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2"   --->   Operation 94 'bitcast' 'ireg_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln544_5 = trunc i64 %ireg_2"   --->   Operation 95 'trunc' 'trunc_ln544_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 96 'bitselect' 'p_Result_189' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 97 'partselect' 'exp_tmp_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_5"   --->   Operation 98 'zext' 'zext_ln455_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln554_5 = trunc i64 %ireg_2"   --->   Operation 99 'trunc' 'trunc_ln554_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.05ns)   --->   "%icmp_ln560_5 = icmp_eq  i63 %trunc_ln544_5, i63 0"   --->   Operation 100 'icmp' 'icmp_ln560_5' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.74ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 101 'sub' 'F2_5' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln51_6"   --->   Operation 102 'fpext' 'd_1' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 103 'bitcast' 'ireg_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln544_6 = trunc i64 %ireg_1"   --->   Operation 104 'trunc' 'trunc_ln544_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 105 'bitselect' 'p_Result_187' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 106 'partselect' 'exp_tmp_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_6"   --->   Operation 107 'zext' 'zext_ln455_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln554_6 = trunc i64 %ireg_1"   --->   Operation 108 'trunc' 'trunc_ln554_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.05ns)   --->   "%icmp_ln560_6 = icmp_eq  i63 %trunc_ln544_6, i63 0"   --->   Operation 109 'icmp' 'icmp_ln560_6' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.74ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 110 'sub' 'F2_6' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln51_7"   --->   Operation 111 'fpext' 'd' <Predicate = (!icmp_ln43)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 112 'bitcast' 'ireg' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln544_7 = trunc i64 %ireg"   --->   Operation 113 'trunc' 'trunc_ln544_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 114 'bitselect' 'p_Result_185' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 115 'partselect' 'exp_tmp_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln455_7 = zext i11 %exp_tmp_7"   --->   Operation 116 'zext' 'zext_ln455_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln554_7 = trunc i64 %ireg"   --->   Operation 117 'trunc' 'trunc_ln554_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.05ns)   --->   "%icmp_ln560_7 = icmp_eq  i63 %trunc_ln544_7, i63 0"   --->   Operation 118 'icmp' 'icmp_ln560_7' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.74ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln455_7"   --->   Operation 119 'sub' 'F2_7' <Predicate = (!icmp_ln43)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%counter_1 = load i19 %counter" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 120 'load' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_200 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 123 'bitconcatenate' 'p_Result_200' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_200"   --->   Operation 124 'zext' 'zext_ln558' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.99ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln558"   --->   Operation 125 'sub' 'man_V_2' <Predicate = (!icmp_ln43 & p_Result_199 & !icmp_ln560)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.26ns)   --->   "%man_V_29 = select i1 %p_Result_199, i54 %man_V_2, i54 %zext_ln558"   --->   Operation 126 'select' 'man_V_29' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.62ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %F2, i12 6"   --->   Operation 127 'icmp' 'icmp_ln570' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %F2, i12 4090"   --->   Operation 128 'add' 'add_ln570' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 6, i12 %F2"   --->   Operation 129 'sub' 'sub_ln570' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 130 'select' 'sh_amt' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 131 'sext' 'sext_ln570' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 6"   --->   Operation 132 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V_29"   --->   Operation 133 'trunc' 'trunc_ln572' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 134 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 31"   --->   Operation 135 'bitselect' 'tmp' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%select_ln577 = select i1 %tmp, i19 524287, i19 0"   --->   Operation 136 'select' 'select_ln577' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 137 'zext' 'zext_ln575' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%ashr_ln575 = ashr i54 %man_V_29, i54 %zext_ln575"   --->   Operation 138 'ashr' 'ashr_ln575' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 139 'trunc' 'trunc_ln575' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574 = select i1 %icmp_ln574, i19 %trunc_ln575, i19 %select_ln577"   --->   Operation 140 'select' 'select_ln574' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.62ns)   --->   "%icmp_ln580 = icmp_sgt  i12 %add_ln570, i12 54"   --->   Operation 141 'icmp' 'icmp_ln580' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.62ns)   --->   "%icmp_ln592 = icmp_ult  i12 %sh_amt, i12 19"   --->   Operation 142 'icmp' 'icmp_ln592' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%sext_ln570cast = trunc i32 %sext_ln570"   --->   Operation 143 'trunc' 'sext_ln570cast' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%shl_ln593 = shl i19 %trunc_ln572, i19 %sext_ln570cast"   --->   Operation 144 'shl' 'shl_ln593' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%select_ln592 = select i1 %icmp_ln592, i19 %shl_ln593, i19 0"   --->   Operation 145 'select' 'select_ln592' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.74ns)   --->   "%add_ln580 = add i12 %F2, i12 4089"   --->   Operation 146 'add' 'add_ln580' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%sext_ln580 = sext i12 %add_ln580"   --->   Operation 147 'sext' 'sext_ln580' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_29, i32 %sext_ln580"   --->   Operation 148 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%qb = select i1 %icmp_ln580, i1 %p_Result_199, i1 %p_Result_s"   --->   Operation 149 'select' 'qb' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%zext_ln377 = zext i1 %qb"   --->   Operation 150 'zext' 'zext_ln377' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377 = add i19 %select_ln574, i19 %zext_ln377"   --->   Operation 151 'add' 'add_ln377' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 152 'xor' 'xor_ln560' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560"   --->   Operation 153 'and' 'and_ln571' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %and_ln571, i19 %trunc_ln572, i19 %select_ln592"   --->   Operation 154 'select' 'select_ln571' <Predicate = (!icmp_ln43 & !icmp_ln560)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %counter_1, i32 4, i32 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 155 'partselect' 'lshr_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i19 %counter_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 156 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.65ns)   --->   "%icmp_ln51 = icmp_eq  i4 %trunc_ln51, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 157 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.case.8, void %arrayidx22.case.0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 158 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_198 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1"   --->   Operation 159 'bitconcatenate' 'p_Result_198' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i53 %p_Result_198"   --->   Operation 160 'zext' 'zext_ln558_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.99ns)   --->   "%man_V_5 = sub i54 0, i54 %zext_ln558_1"   --->   Operation 161 'sub' 'man_V_5' <Predicate = (!icmp_ln43 & p_Result_197 & !icmp_ln560_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.26ns)   --->   "%man_V_28 = select i1 %p_Result_197, i54 %man_V_5, i54 %zext_ln558_1"   --->   Operation 162 'select' 'man_V_28' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.62ns)   --->   "%icmp_ln570_1 = icmp_sgt  i12 %F2_1, i12 6"   --->   Operation 163 'icmp' 'icmp_ln570_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.74ns)   --->   "%add_ln570_1 = add i12 %F2_1, i12 4090"   --->   Operation 164 'add' 'add_ln570_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.74ns)   --->   "%sub_ln570_1 = sub i12 6, i12 %F2_1"   --->   Operation 165 'sub' 'sub_ln570_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.29ns)   --->   "%sh_amt_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1"   --->   Operation 166 'select' 'sh_amt_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i12 %sh_amt_1"   --->   Operation 167 'sext' 'sext_ln570_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.62ns)   --->   "%icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 6"   --->   Operation 168 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i54 %man_V_28"   --->   Operation 169 'trunc' 'trunc_ln572_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.62ns)   --->   "%icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 170 'icmp' 'icmp_ln574_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 63"   --->   Operation 171 'bitselect' 'tmp_212' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%select_ln577_1 = select i1 %tmp_212, i19 524287, i19 0"   --->   Operation 172 'select' 'select_ln577_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%zext_ln575_1 = zext i32 %sext_ln570_1"   --->   Operation 173 'zext' 'zext_ln575_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%ashr_ln575_1 = ashr i54 %man_V_28, i54 %zext_ln575_1"   --->   Operation 174 'ashr' 'ashr_ln575_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_1)   --->   "%trunc_ln575_1 = trunc i54 %ashr_ln575_1"   --->   Operation 175 'trunc' 'trunc_ln575_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_1 = select i1 %icmp_ln574_1, i19 %trunc_ln575_1, i19 %select_ln577_1"   --->   Operation 176 'select' 'select_ln574_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.62ns)   --->   "%icmp_ln580_1 = icmp_sgt  i12 %add_ln570_1, i12 54"   --->   Operation 177 'icmp' 'icmp_ln580_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.62ns)   --->   "%icmp_ln592_1 = icmp_ult  i12 %sh_amt_1, i12 19"   --->   Operation 178 'icmp' 'icmp_ln592_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%sext_ln570_1cast = trunc i32 %sext_ln570_1"   --->   Operation 179 'trunc' 'sext_ln570_1cast' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%shl_ln593_1 = shl i19 %trunc_ln572_1, i19 %sext_ln570_1cast"   --->   Operation 180 'shl' 'shl_ln593_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln592_1 = select i1 %icmp_ln592_1, i19 %shl_ln593_1, i19 0"   --->   Operation 181 'select' 'select_ln592_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.74ns)   --->   "%add_ln580_1 = add i12 %F2_1, i12 4089"   --->   Operation 182 'add' 'add_ln580_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_128)   --->   "%sext_ln580_1 = sext i12 %add_ln580_1"   --->   Operation 183 'sext' 'sext_ln580_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_128)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_28, i32 %sext_ln580_1"   --->   Operation 184 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_128)   --->   "%qb_1 = select i1 %icmp_ln580_1, i1 %p_Result_197, i1 %p_Result_8"   --->   Operation 185 'select' 'qb_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_128)   --->   "%zext_ln377_1 = zext i1 %qb_1"   --->   Operation 186 'zext' 'zext_ln377_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_128 = add i19 %select_ln574_1, i19 %zext_ln377_1"   --->   Operation 187 'add' 'add_ln377_128' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1"   --->   Operation 188 'xor' 'xor_ln560_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1"   --->   Operation 189 'and' 'and_ln571_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln571_1, i19 %trunc_ln572_1, i19 %select_ln592_1"   --->   Operation 190 'select' 'select_ln571_1' <Predicate = (!icmp_ln43 & !icmp_ln560_1)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.1.case.9, void %arrayidx22.1.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 191 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_196 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2"   --->   Operation 192 'bitconcatenate' 'p_Result_196' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i53 %p_Result_196"   --->   Operation 193 'zext' 'zext_ln558_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.99ns)   --->   "%man_V_8 = sub i54 0, i54 %zext_ln558_2"   --->   Operation 194 'sub' 'man_V_8' <Predicate = (!icmp_ln43 & p_Result_195 & !icmp_ln560_2)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.26ns)   --->   "%man_V_27 = select i1 %p_Result_195, i54 %man_V_8, i54 %zext_ln558_2"   --->   Operation 195 'select' 'man_V_27' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.62ns)   --->   "%icmp_ln570_2 = icmp_sgt  i12 %F2_2, i12 6"   --->   Operation 196 'icmp' 'icmp_ln570_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.74ns)   --->   "%add_ln570_2 = add i12 %F2_2, i12 4090"   --->   Operation 197 'add' 'add_ln570_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.74ns)   --->   "%sub_ln570_2 = sub i12 6, i12 %F2_2"   --->   Operation 198 'sub' 'sub_ln570_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.29ns)   --->   "%sh_amt_2 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2"   --->   Operation 199 'select' 'sh_amt_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i12 %sh_amt_2"   --->   Operation 200 'sext' 'sext_ln570_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.62ns)   --->   "%icmp_ln571_2 = icmp_eq  i12 %F2_2, i12 6"   --->   Operation 201 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln572_2 = trunc i54 %man_V_27"   --->   Operation 202 'trunc' 'trunc_ln572_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.62ns)   --->   "%icmp_ln574_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 203 'icmp' 'icmp_ln574_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 95"   --->   Operation 204 'bitselect' 'tmp_214' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%select_ln577_2 = select i1 %tmp_214, i19 524287, i19 0"   --->   Operation 205 'select' 'select_ln577_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%zext_ln575_2 = zext i32 %sext_ln570_2"   --->   Operation 206 'zext' 'zext_ln575_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%ashr_ln575_2 = ashr i54 %man_V_27, i54 %zext_ln575_2"   --->   Operation 207 'ashr' 'ashr_ln575_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%trunc_ln575_2 = trunc i54 %ashr_ln575_2"   --->   Operation 208 'trunc' 'trunc_ln575_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_2 = select i1 %icmp_ln574_2, i19 %trunc_ln575_2, i19 %select_ln577_2"   --->   Operation 209 'select' 'select_ln574_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.62ns)   --->   "%icmp_ln580_2 = icmp_sgt  i12 %add_ln570_2, i12 54"   --->   Operation 210 'icmp' 'icmp_ln580_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.62ns)   --->   "%icmp_ln592_2 = icmp_ult  i12 %sh_amt_2, i12 19"   --->   Operation 211 'icmp' 'icmp_ln592_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%sext_ln570_2cast = trunc i32 %sext_ln570_2"   --->   Operation 212 'trunc' 'sext_ln570_2cast' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%shl_ln593_2 = shl i19 %trunc_ln572_2, i19 %sext_ln570_2cast"   --->   Operation 213 'shl' 'shl_ln593_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%select_ln592_2 = select i1 %icmp_ln592_2, i19 %shl_ln593_2, i19 0"   --->   Operation 214 'select' 'select_ln592_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.74ns)   --->   "%add_ln580_2 = add i12 %F2_2, i12 4089"   --->   Operation 215 'add' 'add_ln580_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_129)   --->   "%sext_ln580_2 = sext i12 %add_ln580_2"   --->   Operation 216 'sext' 'sext_ln580_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_129)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_27, i32 %sext_ln580_2"   --->   Operation 217 'bitselect' 'p_Result_169' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_129)   --->   "%qb_2 = select i1 %icmp_ln580_2, i1 %p_Result_195, i1 %p_Result_169"   --->   Operation 218 'select' 'qb_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_129)   --->   "%zext_ln377_2 = zext i1 %qb_2"   --->   Operation 219 'zext' 'zext_ln377_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_129 = add i19 %select_ln574_2, i19 %zext_ln377_2"   --->   Operation 220 'add' 'add_ln377_129' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1"   --->   Operation 221 'xor' 'xor_ln560_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln571_2 = and i1 %icmp_ln571_2, i1 %xor_ln560_2"   --->   Operation 222 'and' 'and_ln571_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln571_2, i19 %trunc_ln572_2, i19 %select_ln592_2"   --->   Operation 223 'select' 'select_ln571_2' <Predicate = (!icmp_ln43 & !icmp_ln560_2)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.2.case.10, void %arrayidx22.2.case.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 224 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_194 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3"   --->   Operation 225 'bitconcatenate' 'p_Result_194' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i53 %p_Result_194"   --->   Operation 226 'zext' 'zext_ln558_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.99ns)   --->   "%man_V_11 = sub i54 0, i54 %zext_ln558_3"   --->   Operation 227 'sub' 'man_V_11' <Predicate = (!icmp_ln43 & p_Result_193 & !icmp_ln560_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.26ns)   --->   "%man_V_26 = select i1 %p_Result_193, i54 %man_V_11, i54 %zext_ln558_3"   --->   Operation 228 'select' 'man_V_26' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.62ns)   --->   "%icmp_ln570_3 = icmp_sgt  i12 %F2_3, i12 6"   --->   Operation 229 'icmp' 'icmp_ln570_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.74ns)   --->   "%add_ln570_3 = add i12 %F2_3, i12 4090"   --->   Operation 230 'add' 'add_ln570_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.74ns)   --->   "%sub_ln570_3 = sub i12 6, i12 %F2_3"   --->   Operation 231 'sub' 'sub_ln570_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.29ns)   --->   "%sh_amt_3 = select i1 %icmp_ln570_3, i12 %add_ln570_3, i12 %sub_ln570_3"   --->   Operation 232 'select' 'sh_amt_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i12 %sh_amt_3"   --->   Operation 233 'sext' 'sext_ln570_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.62ns)   --->   "%icmp_ln571_3 = icmp_eq  i12 %F2_3, i12 6"   --->   Operation 234 'icmp' 'icmp_ln571_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln572_3 = trunc i54 %man_V_26"   --->   Operation 235 'trunc' 'trunc_ln572_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.62ns)   --->   "%icmp_ln574_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 236 'icmp' 'icmp_ln574_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 127"   --->   Operation 237 'bitselect' 'tmp_216' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%select_ln577_3 = select i1 %tmp_216, i19 524287, i19 0"   --->   Operation 238 'select' 'select_ln577_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%zext_ln575_3 = zext i32 %sext_ln570_3"   --->   Operation 239 'zext' 'zext_ln575_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%ashr_ln575_3 = ashr i54 %man_V_26, i54 %zext_ln575_3"   --->   Operation 240 'ashr' 'ashr_ln575_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%trunc_ln575_3 = trunc i54 %ashr_ln575_3"   --->   Operation 241 'trunc' 'trunc_ln575_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_3 = select i1 %icmp_ln574_3, i19 %trunc_ln575_3, i19 %select_ln577_3"   --->   Operation 242 'select' 'select_ln574_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.62ns)   --->   "%icmp_ln580_3 = icmp_sgt  i12 %add_ln570_3, i12 54"   --->   Operation 243 'icmp' 'icmp_ln580_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.62ns)   --->   "%icmp_ln592_3 = icmp_ult  i12 %sh_amt_3, i12 19"   --->   Operation 244 'icmp' 'icmp_ln592_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%sext_ln570_3cast = trunc i32 %sext_ln570_3"   --->   Operation 245 'trunc' 'sext_ln570_3cast' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln593_3 = shl i19 %trunc_ln572_3, i19 %sext_ln570_3cast"   --->   Operation 246 'shl' 'shl_ln593_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln592_3 = select i1 %icmp_ln592_3, i19 %shl_ln593_3, i19 0"   --->   Operation 247 'select' 'select_ln592_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.74ns)   --->   "%add_ln580_3 = add i12 %F2_3, i12 4089"   --->   Operation 248 'add' 'add_ln580_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_130)   --->   "%sext_ln580_3 = sext i12 %add_ln580_3"   --->   Operation 249 'sext' 'sext_ln580_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_130)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_26, i32 %sext_ln580_3"   --->   Operation 250 'bitselect' 'p_Result_172' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_130)   --->   "%qb_3 = select i1 %icmp_ln580_3, i1 %p_Result_193, i1 %p_Result_172"   --->   Operation 251 'select' 'qb_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_130)   --->   "%zext_ln377_3 = zext i1 %qb_3"   --->   Operation 252 'zext' 'zext_ln377_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_130 = add i19 %select_ln574_3, i19 %zext_ln377_3"   --->   Operation 253 'add' 'add_ln377_130' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1"   --->   Operation 254 'xor' 'xor_ln560_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%and_ln571_3 = and i1 %icmp_ln571_3, i1 %xor_ln560_3"   --->   Operation 255 'and' 'and_ln571_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %and_ln571_3, i19 %trunc_ln572_3, i19 %select_ln592_3"   --->   Operation 256 'select' 'select_ln571_3' <Predicate = (!icmp_ln43 & !icmp_ln560_3)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.3.case.11, void %arrayidx22.3.case.3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 257 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_192 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4"   --->   Operation 258 'bitconcatenate' 'p_Result_192' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i53 %p_Result_192"   --->   Operation 259 'zext' 'zext_ln558_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.99ns)   --->   "%man_V_14 = sub i54 0, i54 %zext_ln558_4"   --->   Operation 260 'sub' 'man_V_14' <Predicate = (!icmp_ln43 & p_Result_191 & !icmp_ln560_4)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.26ns)   --->   "%man_V_25 = select i1 %p_Result_191, i54 %man_V_14, i54 %zext_ln558_4"   --->   Operation 261 'select' 'man_V_25' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.62ns)   --->   "%icmp_ln570_4 = icmp_sgt  i12 %F2_4, i12 6"   --->   Operation 262 'icmp' 'icmp_ln570_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.74ns)   --->   "%add_ln570_4 = add i12 %F2_4, i12 4090"   --->   Operation 263 'add' 'add_ln570_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.74ns)   --->   "%sub_ln570_4 = sub i12 6, i12 %F2_4"   --->   Operation 264 'sub' 'sub_ln570_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.29ns)   --->   "%sh_amt_4 = select i1 %icmp_ln570_4, i12 %add_ln570_4, i12 %sub_ln570_4"   --->   Operation 265 'select' 'sh_amt_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln570_4 = sext i12 %sh_amt_4"   --->   Operation 266 'sext' 'sext_ln570_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.62ns)   --->   "%icmp_ln571_4 = icmp_eq  i12 %F2_4, i12 6"   --->   Operation 267 'icmp' 'icmp_ln571_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln572_4 = trunc i54 %man_V_25"   --->   Operation 268 'trunc' 'trunc_ln572_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.62ns)   --->   "%icmp_ln574_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 269 'icmp' 'icmp_ln574_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 159"   --->   Operation 270 'bitselect' 'tmp_218' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%select_ln577_4 = select i1 %tmp_218, i19 524287, i19 0"   --->   Operation 271 'select' 'select_ln577_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%zext_ln575_4 = zext i32 %sext_ln570_4"   --->   Operation 272 'zext' 'zext_ln575_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%ashr_ln575_4 = ashr i54 %man_V_25, i54 %zext_ln575_4"   --->   Operation 273 'ashr' 'ashr_ln575_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%trunc_ln575_4 = trunc i54 %ashr_ln575_4"   --->   Operation 274 'trunc' 'trunc_ln575_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_4 = select i1 %icmp_ln574_4, i19 %trunc_ln575_4, i19 %select_ln577_4"   --->   Operation 275 'select' 'select_ln574_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.62ns)   --->   "%icmp_ln580_4 = icmp_sgt  i12 %add_ln570_4, i12 54"   --->   Operation 276 'icmp' 'icmp_ln580_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.62ns)   --->   "%icmp_ln592_4 = icmp_ult  i12 %sh_amt_4, i12 19"   --->   Operation 277 'icmp' 'icmp_ln592_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%sext_ln570_4cast = trunc i32 %sext_ln570_4"   --->   Operation 278 'trunc' 'sext_ln570_4cast' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%shl_ln593_4 = shl i19 %trunc_ln572_4, i19 %sext_ln570_4cast"   --->   Operation 279 'shl' 'shl_ln593_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%select_ln592_4 = select i1 %icmp_ln592_4, i19 %shl_ln593_4, i19 0"   --->   Operation 280 'select' 'select_ln592_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.74ns)   --->   "%add_ln580_4 = add i12 %F2_4, i12 4089"   --->   Operation 281 'add' 'add_ln580_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_131)   --->   "%sext_ln580_4 = sext i12 %add_ln580_4"   --->   Operation 282 'sext' 'sext_ln580_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_131)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_25, i32 %sext_ln580_4"   --->   Operation 283 'bitselect' 'p_Result_175' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_131)   --->   "%qb_4 = select i1 %icmp_ln580_4, i1 %p_Result_191, i1 %p_Result_175"   --->   Operation 284 'select' 'qb_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_131)   --->   "%zext_ln377_4 = zext i1 %qb_4"   --->   Operation 285 'zext' 'zext_ln377_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_131 = add i19 %select_ln574_4, i19 %zext_ln377_4"   --->   Operation 286 'add' 'add_ln377_131' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%xor_ln560_4 = xor i1 %icmp_ln560_4, i1 1"   --->   Operation 287 'xor' 'xor_ln560_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%and_ln571_4 = and i1 %icmp_ln571_4, i1 %xor_ln560_4"   --->   Operation 288 'and' 'and_ln571_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %and_ln571_4, i19 %trunc_ln572_4, i19 %select_ln592_4"   --->   Operation 289 'select' 'select_ln571_4' <Predicate = (!icmp_ln43 & !icmp_ln560_4)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.4.case.12, void %arrayidx22.4.case.4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 290 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_190 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5"   --->   Operation 291 'bitconcatenate' 'p_Result_190' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln558_5 = zext i53 %p_Result_190"   --->   Operation 292 'zext' 'zext_ln558_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.99ns)   --->   "%man_V_17 = sub i54 0, i54 %zext_ln558_5"   --->   Operation 293 'sub' 'man_V_17' <Predicate = (!icmp_ln43 & p_Result_189 & !icmp_ln560_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.26ns)   --->   "%man_V_24 = select i1 %p_Result_189, i54 %man_V_17, i54 %zext_ln558_5"   --->   Operation 294 'select' 'man_V_24' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.62ns)   --->   "%icmp_ln570_5 = icmp_sgt  i12 %F2_5, i12 6"   --->   Operation 295 'icmp' 'icmp_ln570_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.74ns)   --->   "%add_ln570_5 = add i12 %F2_5, i12 4090"   --->   Operation 296 'add' 'add_ln570_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.74ns)   --->   "%sub_ln570_5 = sub i12 6, i12 %F2_5"   --->   Operation 297 'sub' 'sub_ln570_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.29ns)   --->   "%sh_amt_5 = select i1 %icmp_ln570_5, i12 %add_ln570_5, i12 %sub_ln570_5"   --->   Operation 298 'select' 'sh_amt_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln570_5 = sext i12 %sh_amt_5"   --->   Operation 299 'sext' 'sext_ln570_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.62ns)   --->   "%icmp_ln571_5 = icmp_eq  i12 %F2_5, i12 6"   --->   Operation 300 'icmp' 'icmp_ln571_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln572_5 = trunc i54 %man_V_24"   --->   Operation 301 'trunc' 'trunc_ln572_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.62ns)   --->   "%icmp_ln574_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 302 'icmp' 'icmp_ln574_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 191"   --->   Operation 303 'bitselect' 'tmp_220' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%select_ln577_5 = select i1 %tmp_220, i19 524287, i19 0"   --->   Operation 304 'select' 'select_ln577_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%zext_ln575_5 = zext i32 %sext_ln570_5"   --->   Operation 305 'zext' 'zext_ln575_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%ashr_ln575_5 = ashr i54 %man_V_24, i54 %zext_ln575_5"   --->   Operation 306 'ashr' 'ashr_ln575_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%trunc_ln575_5 = trunc i54 %ashr_ln575_5"   --->   Operation 307 'trunc' 'trunc_ln575_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_5 = select i1 %icmp_ln574_5, i19 %trunc_ln575_5, i19 %select_ln577_5"   --->   Operation 308 'select' 'select_ln574_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.62ns)   --->   "%icmp_ln580_5 = icmp_sgt  i12 %add_ln570_5, i12 54"   --->   Operation 309 'icmp' 'icmp_ln580_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.62ns)   --->   "%icmp_ln592_5 = icmp_ult  i12 %sh_amt_5, i12 19"   --->   Operation 310 'icmp' 'icmp_ln592_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%sext_ln570_5cast = trunc i32 %sext_ln570_5"   --->   Operation 311 'trunc' 'sext_ln570_5cast' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%shl_ln593_5 = shl i19 %trunc_ln572_5, i19 %sext_ln570_5cast"   --->   Operation 312 'shl' 'shl_ln593_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%select_ln592_5 = select i1 %icmp_ln592_5, i19 %shl_ln593_5, i19 0"   --->   Operation 313 'select' 'select_ln592_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.74ns)   --->   "%add_ln580_5 = add i12 %F2_5, i12 4089"   --->   Operation 314 'add' 'add_ln580_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_132)   --->   "%sext_ln580_5 = sext i12 %add_ln580_5"   --->   Operation 315 'sext' 'sext_ln580_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_132)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_24, i32 %sext_ln580_5"   --->   Operation 316 'bitselect' 'p_Result_178' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_132)   --->   "%qb_5 = select i1 %icmp_ln580_5, i1 %p_Result_189, i1 %p_Result_178"   --->   Operation 317 'select' 'qb_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_132)   --->   "%zext_ln377_5 = zext i1 %qb_5"   --->   Operation 318 'zext' 'zext_ln377_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_132 = add i19 %select_ln574_5, i19 %zext_ln377_5"   --->   Operation 319 'add' 'add_ln377_132' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%xor_ln560_5 = xor i1 %icmp_ln560_5, i1 1"   --->   Operation 320 'xor' 'xor_ln560_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%and_ln571_5 = and i1 %icmp_ln571_5, i1 %xor_ln560_5"   --->   Operation 321 'and' 'and_ln571_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_5 = select i1 %and_ln571_5, i19 %trunc_ln572_5, i19 %select_ln592_5"   --->   Operation 322 'select' 'select_ln571_5' <Predicate = (!icmp_ln43 & !icmp_ln560_5)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.5.case.13, void %arrayidx22.5.case.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 323 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_188 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6"   --->   Operation 324 'bitconcatenate' 'p_Result_188' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln558_6 = zext i53 %p_Result_188"   --->   Operation 325 'zext' 'zext_ln558_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.99ns)   --->   "%man_V_18 = sub i54 0, i54 %zext_ln558_6"   --->   Operation 326 'sub' 'man_V_18' <Predicate = (!icmp_ln43 & p_Result_187 & !icmp_ln560_6)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.26ns)   --->   "%man_V = select i1 %p_Result_187, i54 %man_V_18, i54 %zext_ln558_6"   --->   Operation 327 'select' 'man_V' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.62ns)   --->   "%icmp_ln570_6 = icmp_sgt  i12 %F2_6, i12 6"   --->   Operation 328 'icmp' 'icmp_ln570_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.74ns)   --->   "%add_ln570_6 = add i12 %F2_6, i12 4090"   --->   Operation 329 'add' 'add_ln570_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.74ns)   --->   "%sub_ln570_6 = sub i12 6, i12 %F2_6"   --->   Operation 330 'sub' 'sub_ln570_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.29ns)   --->   "%sh_amt_6 = select i1 %icmp_ln570_6, i12 %add_ln570_6, i12 %sub_ln570_6"   --->   Operation 331 'select' 'sh_amt_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln570_6 = sext i12 %sh_amt_6"   --->   Operation 332 'sext' 'sext_ln570_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.62ns)   --->   "%icmp_ln571_6 = icmp_eq  i12 %F2_6, i12 6"   --->   Operation 333 'icmp' 'icmp_ln571_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln572_6 = trunc i54 %man_V"   --->   Operation 334 'trunc' 'trunc_ln572_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.62ns)   --->   "%icmp_ln574_6 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 335 'icmp' 'icmp_ln574_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 223"   --->   Operation 336 'bitselect' 'tmp_222' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%select_ln577_6 = select i1 %tmp_222, i19 524287, i19 0"   --->   Operation 337 'select' 'select_ln577_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%zext_ln575_6 = zext i32 %sext_ln570_6"   --->   Operation 338 'zext' 'zext_ln575_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%ashr_ln575_6 = ashr i54 %man_V, i54 %zext_ln575_6"   --->   Operation 339 'ashr' 'ashr_ln575_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%trunc_ln575_6 = trunc i54 %ashr_ln575_6"   --->   Operation 340 'trunc' 'trunc_ln575_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_6 = select i1 %icmp_ln574_6, i19 %trunc_ln575_6, i19 %select_ln577_6"   --->   Operation 341 'select' 'select_ln574_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.62ns)   --->   "%icmp_ln580_6 = icmp_sgt  i12 %add_ln570_6, i12 54"   --->   Operation 342 'icmp' 'icmp_ln580_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.62ns)   --->   "%icmp_ln592_6 = icmp_ult  i12 %sh_amt_6, i12 19"   --->   Operation 343 'icmp' 'icmp_ln592_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%sext_ln570_6cast = trunc i32 %sext_ln570_6"   --->   Operation 344 'trunc' 'sext_ln570_6cast' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%shl_ln593_6 = shl i19 %trunc_ln572_6, i19 %sext_ln570_6cast"   --->   Operation 345 'shl' 'shl_ln593_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%select_ln592_6 = select i1 %icmp_ln592_6, i19 %shl_ln593_6, i19 0"   --->   Operation 346 'select' 'select_ln592_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.74ns)   --->   "%add_ln580_6 = add i12 %F2_6, i12 4089"   --->   Operation 347 'add' 'add_ln580_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_133)   --->   "%sext_ln580_6 = sext i12 %add_ln580_6"   --->   Operation 348 'sext' 'sext_ln580_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_133)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln580_6"   --->   Operation 349 'bitselect' 'p_Result_181' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_133)   --->   "%qb_6 = select i1 %icmp_ln580_6, i1 %p_Result_187, i1 %p_Result_181"   --->   Operation 350 'select' 'qb_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_133)   --->   "%zext_ln377_6 = zext i1 %qb_6"   --->   Operation 351 'zext' 'zext_ln377_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_133 = add i19 %select_ln574_6, i19 %zext_ln377_6"   --->   Operation 352 'add' 'add_ln377_133' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%xor_ln560_6 = xor i1 %icmp_ln560_6, i1 1"   --->   Operation 353 'xor' 'xor_ln560_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%and_ln571_6 = and i1 %icmp_ln571_6, i1 %xor_ln560_6"   --->   Operation 354 'and' 'and_ln571_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_6 = select i1 %and_ln571_6, i19 %trunc_ln572_6, i19 %select_ln592_6"   --->   Operation 355 'select' 'select_ln571_6' <Predicate = (!icmp_ln43 & !icmp_ln560_6)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.6.case.14, void %arrayidx22.6.case.6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 356 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_186 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_7"   --->   Operation 357 'bitconcatenate' 'p_Result_186' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln558_7 = zext i53 %p_Result_186"   --->   Operation 358 'zext' 'zext_ln558_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.99ns)   --->   "%man_V_21 = sub i54 0, i54 %zext_ln558_7"   --->   Operation 359 'sub' 'man_V_21' <Predicate = (!icmp_ln43 & p_Result_185 & !icmp_ln560_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.26ns)   --->   "%man_V_23 = select i1 %p_Result_185, i54 %man_V_21, i54 %zext_ln558_7"   --->   Operation 360 'select' 'man_V_23' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.62ns)   --->   "%icmp_ln570_7 = icmp_sgt  i12 %F2_7, i12 6"   --->   Operation 361 'icmp' 'icmp_ln570_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.74ns)   --->   "%add_ln570_7 = add i12 %F2_7, i12 4090"   --->   Operation 362 'add' 'add_ln570_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.74ns)   --->   "%sub_ln570_7 = sub i12 6, i12 %F2_7"   --->   Operation 363 'sub' 'sub_ln570_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.29ns)   --->   "%sh_amt_7 = select i1 %icmp_ln570_7, i12 %add_ln570_7, i12 %sub_ln570_7"   --->   Operation 364 'select' 'sh_amt_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln570_7 = sext i12 %sh_amt_7"   --->   Operation 365 'sext' 'sext_ln570_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.62ns)   --->   "%icmp_ln571_7 = icmp_eq  i12 %F2_7, i12 6"   --->   Operation 366 'icmp' 'icmp_ln571_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln572_7 = trunc i54 %man_V_23"   --->   Operation 367 'trunc' 'trunc_ln572_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.62ns)   --->   "%icmp_ln574_7 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 368 'icmp' 'icmp_ln574_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %t_142, i32 255"   --->   Operation 369 'bitselect' 'tmp_224' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%select_ln577_7 = select i1 %tmp_224, i19 524287, i19 0"   --->   Operation 370 'select' 'select_ln577_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%zext_ln575_7 = zext i32 %sext_ln570_7"   --->   Operation 371 'zext' 'zext_ln575_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%ashr_ln575_7 = ashr i54 %man_V_23, i54 %zext_ln575_7"   --->   Operation 372 'ashr' 'ashr_ln575_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%trunc_ln575_7 = trunc i54 %ashr_ln575_7"   --->   Operation 373 'trunc' 'trunc_ln575_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_7 = select i1 %icmp_ln574_7, i19 %trunc_ln575_7, i19 %select_ln577_7"   --->   Operation 374 'select' 'select_ln574_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.62ns)   --->   "%icmp_ln580_7 = icmp_sgt  i12 %add_ln570_7, i12 54"   --->   Operation 375 'icmp' 'icmp_ln580_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.62ns)   --->   "%icmp_ln592_7 = icmp_ult  i12 %sh_amt_7, i12 19"   --->   Operation 376 'icmp' 'icmp_ln592_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%sext_ln570_7cast = trunc i32 %sext_ln570_7"   --->   Operation 377 'trunc' 'sext_ln570_7cast' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%shl_ln593_7 = shl i19 %trunc_ln572_7, i19 %sext_ln570_7cast"   --->   Operation 378 'shl' 'shl_ln593_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%select_ln592_7 = select i1 %icmp_ln592_7, i19 %shl_ln593_7, i19 0"   --->   Operation 379 'select' 'select_ln592_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.74ns)   --->   "%add_ln580_7 = add i12 %F2_7, i12 4089"   --->   Operation 380 'add' 'add_ln580_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_134)   --->   "%sext_ln580_7 = sext i12 %add_ln580_7"   --->   Operation 381 'sext' 'sext_ln580_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_134)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_23, i32 %sext_ln580_7"   --->   Operation 382 'bitselect' 'p_Result_184' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_134)   --->   "%qb_7 = select i1 %icmp_ln580_7, i1 %p_Result_185, i1 %p_Result_184"   --->   Operation 383 'select' 'qb_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_134)   --->   "%zext_ln377_7 = zext i1 %qb_7"   --->   Operation 384 'zext' 'zext_ln377_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln377_134 = add i19 %select_ln574_7, i19 %zext_ln377_7"   --->   Operation 385 'add' 'add_ln377_134' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%xor_ln560_7 = xor i1 %icmp_ln560_7, i1 1"   --->   Operation 386 'xor' 'xor_ln560_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%and_ln571_7 = and i1 %icmp_ln571_7, i1 %xor_ln560_7"   --->   Operation 387 'and' 'and_ln571_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln571_7 = select i1 %and_ln571_7, i19 %trunc_ln572_7, i19 %select_ln592_7"   --->   Operation 388 'select' 'select_ln571_7' <Predicate = (!icmp_ln43 & !icmp_ln560_7)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayidx22.7.case.15, void %arrayidx22.7.case.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 389 'br' 'br_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.80ns)   --->   "%add_ln53 = add i19 %counter_1, i19 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53]   --->   Operation 390 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.38ns)   --->   "%store_ln43 = store i19 %add_ln53, i19 %counter" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 391 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 392 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 484 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.56>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44]   --->   Operation 393 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43]   --->   Operation 394 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571"   --->   Operation 395 'or' 'or_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%xor_ln571 = xor i1 %or_ln571, i1 1"   --->   Operation 396 'xor' 'xor_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 397 'and' 'and_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%select_ln570 = select i1 %and_ln570, i19 %add_ln377, i19 %select_ln571"   --->   Operation 398 'select' 'select_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560 = select i1 %icmp_ln560, i19 0, i19 %select_ln570"   --->   Operation 399 'select' 'select_ln560' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i14 %lshr_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 400 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 401 'getelementptr' 'in_local_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%in_local_V_8_addr = getelementptr i19 %in_local_V_8, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 402 'getelementptr' 'in_local_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560, i14 %in_local_V_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 403 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 404 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560, i14 %in_local_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 405 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 406 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1"   --->   Operation 407 'or' 'or_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%xor_ln571_1 = xor i1 %or_ln571_1, i1 1"   --->   Operation 408 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1"   --->   Operation 409 'and' 'and_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%select_ln570_2 = select i1 %and_ln570_1, i19 %add_ln377_128, i19 %select_ln571_1"   --->   Operation 410 'select' 'select_ln570_2' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %icmp_ln560_1, i19 0, i19 %select_ln570_2"   --->   Operation 411 'select' 'select_ln560_1' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%in_local_V_1_addr = getelementptr i19 %in_local_V_1, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 412 'getelementptr' 'in_local_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%in_local_V_9_addr = getelementptr i19 %in_local_V_9, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 413 'getelementptr' 'in_local_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_1, i14 %in_local_V_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 414 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.1.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 415 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_1, i14 %in_local_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 416 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.1.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 417 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%or_ln571_2 = or i1 %icmp_ln560_2, i1 %icmp_ln571_2"   --->   Operation 418 'or' 'or_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%xor_ln571_2 = xor i1 %or_ln571_2, i1 1"   --->   Operation 419 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%and_ln570_2 = and i1 %icmp_ln570_2, i1 %xor_ln571_2"   --->   Operation 420 'and' 'and_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln570_4 = select i1 %and_ln570_2, i19 %add_ln377_129, i19 %select_ln571_2"   --->   Operation 421 'select' 'select_ln570_4' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_2 = select i1 %icmp_ln560_2, i19 0, i19 %select_ln570_4"   --->   Operation 422 'select' 'select_ln560_2' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%in_local_V_2_addr = getelementptr i19 %in_local_V_2, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 423 'getelementptr' 'in_local_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%in_local_V_10_addr = getelementptr i19 %in_local_V_10, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 424 'getelementptr' 'in_local_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_2, i14 %in_local_V_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 425 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.2.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 426 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_2, i14 %in_local_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 427 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.2.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 428 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%or_ln571_3 = or i1 %icmp_ln560_3, i1 %icmp_ln571_3"   --->   Operation 429 'or' 'or_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%xor_ln571_3 = xor i1 %or_ln571_3, i1 1"   --->   Operation 430 'xor' 'xor_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%and_ln570_3 = and i1 %icmp_ln570_3, i1 %xor_ln571_3"   --->   Operation 431 'and' 'and_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%select_ln570_6 = select i1 %and_ln570_3, i19 %add_ln377_130, i19 %select_ln571_3"   --->   Operation 432 'select' 'select_ln570_6' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_3 = select i1 %icmp_ln560_3, i19 0, i19 %select_ln570_6"   --->   Operation 433 'select' 'select_ln560_3' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%in_local_V_3_addr = getelementptr i19 %in_local_V_3, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 434 'getelementptr' 'in_local_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%in_local_V_11_addr = getelementptr i19 %in_local_V_11, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 435 'getelementptr' 'in_local_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_3, i14 %in_local_V_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 436 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.3.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 437 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_3, i14 %in_local_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 438 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.3.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 439 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_4)   --->   "%or_ln571_4 = or i1 %icmp_ln560_4, i1 %icmp_ln571_4"   --->   Operation 440 'or' 'or_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_4)   --->   "%xor_ln571_4 = xor i1 %or_ln571_4, i1 1"   --->   Operation 441 'xor' 'xor_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_4)   --->   "%and_ln570_4 = and i1 %icmp_ln570_4, i1 %xor_ln571_4"   --->   Operation 442 'and' 'and_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_4)   --->   "%select_ln570_8 = select i1 %and_ln570_4, i19 %add_ln377_131, i19 %select_ln571_4"   --->   Operation 443 'select' 'select_ln570_8' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_4 = select i1 %icmp_ln560_4, i19 0, i19 %select_ln570_8"   --->   Operation 444 'select' 'select_ln560_4' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%in_local_V_4_addr = getelementptr i19 %in_local_V_4, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 445 'getelementptr' 'in_local_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%in_local_V_12_addr = getelementptr i19 %in_local_V_12, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 446 'getelementptr' 'in_local_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_4, i14 %in_local_V_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 447 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.4.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 448 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_4, i14 %in_local_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 449 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.4.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 450 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%or_ln571_5 = or i1 %icmp_ln560_5, i1 %icmp_ln571_5"   --->   Operation 451 'or' 'or_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%xor_ln571_5 = xor i1 %or_ln571_5, i1 1"   --->   Operation 452 'xor' 'xor_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%and_ln570_5 = and i1 %icmp_ln570_5, i1 %xor_ln571_5"   --->   Operation 453 'and' 'and_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_5)   --->   "%select_ln570_10 = select i1 %and_ln570_5, i19 %add_ln377_132, i19 %select_ln571_5"   --->   Operation 454 'select' 'select_ln570_10' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_5 = select i1 %icmp_ln560_5, i19 0, i19 %select_ln570_10"   --->   Operation 455 'select' 'select_ln560_5' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%in_local_V_5_addr = getelementptr i19 %in_local_V_5, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 456 'getelementptr' 'in_local_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%in_local_V_13_addr = getelementptr i19 %in_local_V_13, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 457 'getelementptr' 'in_local_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_5, i14 %in_local_V_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 458 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.5.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 459 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_5, i14 %in_local_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 460 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.5.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 461 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_6)   --->   "%or_ln571_6 = or i1 %icmp_ln560_6, i1 %icmp_ln571_6"   --->   Operation 462 'or' 'or_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_6)   --->   "%xor_ln571_6 = xor i1 %or_ln571_6, i1 1"   --->   Operation 463 'xor' 'xor_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_6)   --->   "%and_ln570_6 = and i1 %icmp_ln570_6, i1 %xor_ln571_6"   --->   Operation 464 'and' 'and_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_6)   --->   "%select_ln570_12 = select i1 %and_ln570_6, i19 %add_ln377_133, i19 %select_ln571_6"   --->   Operation 465 'select' 'select_ln570_12' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 466 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_6 = select i1 %icmp_ln560_6, i19 0, i19 %select_ln570_12"   --->   Operation 466 'select' 'select_ln560_6' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%in_local_V_6_addr = getelementptr i19 %in_local_V_6, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 467 'getelementptr' 'in_local_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%in_local_V_14_addr = getelementptr i19 %in_local_V_14, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 468 'getelementptr' 'in_local_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_6, i14 %in_local_V_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 469 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.6.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 470 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_6, i14 %in_local_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 471 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.6.exit_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 472 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%or_ln571_7 = or i1 %icmp_ln560_7, i1 %icmp_ln571_7"   --->   Operation 473 'or' 'or_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%xor_ln571_7 = xor i1 %or_ln571_7, i1 1"   --->   Operation 474 'xor' 'xor_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%and_ln570_7 = and i1 %icmp_ln570_7, i1 %xor_ln571_7"   --->   Operation 475 'and' 'and_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_7)   --->   "%select_ln570_14 = select i1 %and_ln570_7, i19 %add_ln377_134, i19 %select_ln571_7"   --->   Operation 476 'select' 'select_ln570_14' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln560_7 = select i1 %icmp_ln560_7, i19 0, i19 %select_ln570_14"   --->   Operation 477 'select' 'select_ln560_7' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%in_local_V_7_addr = getelementptr i19 %in_local_V_7, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 478 'getelementptr' 'in_local_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%in_local_V_15_addr = getelementptr i19 %in_local_V_15, i64 0, i64 %zext_ln51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 479 'getelementptr' 'in_local_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_7, i14 %in_local_V_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 480 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.7.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 481 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (1.24ns)   --->   "%store_ln51 = store i19 %select_ln560_7, i14 %in_local_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 482 'store' 'store_ln51' <Predicate = (icmp_ln51)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx22.7.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51]   --->   Operation 483 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) on local variable 'i' [29]  (0 ns)
	'add' operation ('add_ln43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) [34]  (0.785 ns)
	'store' operation ('store_ln43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) of variable 'add_ln43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43 on local variable 'i' [509]  (0.387 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) [31]  (0 ns)
	bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) [39]  (3.65 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [104]  (1.54 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'fpext' operation ('d') [278]  (1.54 ns)
	'icmp' operation ('icmp_ln560_4') [289]  (1.06 ns)

 <State 5>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln570_5') [350]  (0.745 ns)
	'select' operation ('sh_amt') [352]  (0.299 ns)
	'icmp' operation ('icmp_ln574_5') [356]  (0.629 ns)
	'select' operation ('select_ln574_5') [362]  (1.13 ns)
	'add' operation ('add_ln377_132') [373]  (0.803 ns)

 <State 6>: 1.57ns
The critical path consists of the following:
	'or' operation ('or_ln571') [83]  (0 ns)
	'xor' operation ('xor_ln571') [84]  (0 ns)
	'and' operation ('and_ln570') [85]  (0 ns)
	'select' operation ('select_ln570') [86]  (0 ns)
	'select' operation ('select_ln560') [87]  (0.319 ns)
	'store' operation ('store_ln51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51) of variable 'select_ln560' on array 'in_local_V_8' [96]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
