{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 16:30:01 2022 " "Info: Processing started: Thu Mar 17 16:30:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkm " "Info: Assuming node \"clkm\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkm" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register phase:inst1\|N\[1\] register phase:inst1\|N\[19\] 115.11 MHz 8.687 ns Internal " "Info: Clock \"clk\" has Internal fmax of 115.11 MHz between source register \"phase:inst1\|N\[1\]\" and destination register \"phase:inst1\|N\[19\]\" (period= 8.687 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.426 ns + Longest register register " "Info: + Longest register to register delay is 8.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase:inst1\|N\[1\] 1 REG LCFF_X22_Y3_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 5; REG Node = 'phase:inst1\|N\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase:inst1|N[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.706 ns) 1.895 ns phase:inst1\|Add0~1 2 COMB LCCOMB_X21_Y6_N14 2 " "Info: 2: + IC(1.189 ns) + CELL(0.706 ns) = 1.895 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'phase:inst1\|Add0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { phase:inst1|N[1] phase:inst1|Add0~1 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.981 ns phase:inst1\|Add0~3 3 COMB LCCOMB_X21_Y6_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.981 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'phase:inst1\|Add0~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~1 phase:inst1|Add0~3 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.067 ns phase:inst1\|Add0~5 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.067 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'phase:inst1\|Add0~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~3 phase:inst1|Add0~5 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.153 ns phase:inst1\|Add0~7 5 COMB LCCOMB_X21_Y6_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.153 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'phase:inst1\|Add0~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~5 phase:inst1|Add0~7 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.239 ns phase:inst1\|Add0~9 6 COMB LCCOMB_X21_Y6_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.239 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 2; COMB Node = 'phase:inst1\|Add0~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~7 phase:inst1|Add0~9 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.325 ns phase:inst1\|Add0~11 7 COMB LCCOMB_X21_Y6_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.325 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 2; COMB Node = 'phase:inst1\|Add0~11'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~9 phase:inst1|Add0~11 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.411 ns phase:inst1\|Add0~13 8 COMB LCCOMB_X21_Y6_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.411 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 2; COMB Node = 'phase:inst1\|Add0~13'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~11 phase:inst1|Add0~13 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.497 ns phase:inst1\|Add0~15 9 COMB LCCOMB_X21_Y6_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.497 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 2; COMB Node = 'phase:inst1\|Add0~15'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~13 phase:inst1|Add0~15 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.672 ns phase:inst1\|Add0~17 10 COMB LCCOMB_X21_Y6_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.672 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 2; COMB Node = 'phase:inst1\|Add0~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { phase:inst1|Add0~15 phase:inst1|Add0~17 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.758 ns phase:inst1\|Add0~19 11 COMB LCCOMB_X21_Y5_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.758 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 2; COMB Node = 'phase:inst1\|Add0~19'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~17 phase:inst1|Add0~19 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.844 ns phase:inst1\|Add0~21 12 COMB LCCOMB_X21_Y5_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.844 ns; Loc. = LCCOMB_X21_Y5_N2; Fanout = 2; COMB Node = 'phase:inst1\|Add0~21'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~19 phase:inst1|Add0~21 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.930 ns phase:inst1\|Add0~23 13 COMB LCCOMB_X21_Y5_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.930 ns; Loc. = LCCOMB_X21_Y5_N4; Fanout = 2; COMB Node = 'phase:inst1\|Add0~23'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~21 phase:inst1|Add0~23 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.016 ns phase:inst1\|Add0~25 14 COMB LCCOMB_X21_Y5_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.016 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 2; COMB Node = 'phase:inst1\|Add0~25'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~23 phase:inst1|Add0~25 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.102 ns phase:inst1\|Add0~27 15 COMB LCCOMB_X21_Y5_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.102 ns; Loc. = LCCOMB_X21_Y5_N8; Fanout = 2; COMB Node = 'phase:inst1\|Add0~27'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~25 phase:inst1|Add0~27 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.188 ns phase:inst1\|Add0~29 16 COMB LCCOMB_X21_Y5_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.188 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'phase:inst1\|Add0~29'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~27 phase:inst1|Add0~29 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.274 ns phase:inst1\|Add0~31 17 COMB LCCOMB_X21_Y5_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.274 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'phase:inst1\|Add0~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~29 phase:inst1|Add0~31 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.464 ns phase:inst1\|Add0~33 18 COMB LCCOMB_X21_Y5_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.464 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = 'phase:inst1\|Add0~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase:inst1|Add0~31 phase:inst1|Add0~33 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.550 ns phase:inst1\|Add0~35 19 COMB LCCOMB_X21_Y5_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.550 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 1; COMB Node = 'phase:inst1\|Add0~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add0~33 phase:inst1|Add0~35 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.056 ns phase:inst1\|Add0~36 20 COMB LCCOMB_X21_Y5_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.056 ns; Loc. = LCCOMB_X21_Y5_N18; Fanout = 1; COMB Node = 'phase:inst1\|Add0~36'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase:inst1|Add0~35 phase:inst1|Add0~36 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.206 ns) 5.342 ns phase:inst1\|Mux0~5 21 COMB LCCOMB_X20_Y6_N26 1 " "Info: 21: + IC(1.080 ns) + CELL(0.206 ns) = 5.342 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 1; COMB Node = 'phase:inst1\|Mux0~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { phase:inst1|Add0~36 phase:inst1|Mux0~5 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 5.907 ns phase:inst1\|Mux0~6 22 COMB LCCOMB_X20_Y6_N28 1 " "Info: 22: + IC(0.359 ns) + CELL(0.206 ns) = 5.907 ns; Loc. = LCCOMB_X20_Y6_N28; Fanout = 1; COMB Node = 'phase:inst1\|Mux0~6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { phase:inst1|Mux0~5 phase:inst1|Mux0~6 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.366 ns) 7.753 ns phase:inst1\|Mux0~7 23 COMB LCCOMB_X22_Y2_N22 1 " "Info: 23: + IC(1.480 ns) + CELL(0.366 ns) = 7.753 ns; Loc. = LCCOMB_X22_Y2_N22; Fanout = 1; COMB Node = 'phase:inst1\|Mux0~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { phase:inst1|Mux0~6 phase:inst1|Mux0~7 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 8.318 ns phase:inst1\|Mux0~8 24 COMB LCCOMB_X22_Y2_N28 1 " "Info: 24: + IC(0.359 ns) + CELL(0.206 ns) = 8.318 ns; Loc. = LCCOMB_X22_Y2_N28; Fanout = 1; COMB Node = 'phase:inst1\|Mux0~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { phase:inst1|Mux0~7 phase:inst1|Mux0~8 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.426 ns phase:inst1\|N\[19\] 25 REG LCFF_X22_Y2_N29 15 " "Info: 25: + IC(0.000 ns) + CELL(0.108 ns) = 8.426 ns; Loc. = LCFF_X22_Y2_N29; Fanout = 15; REG Node = 'phase:inst1\|N\[19\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase:inst1|Mux0~8 phase:inst1|N[19] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.959 ns ( 46.99 % ) " "Info: Total cell delay = 3.959 ns ( 46.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 53.01 % ) " "Info: Total interconnect delay = 4.467 ns ( 53.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.426 ns" { phase:inst1|N[1] phase:inst1|Add0~1 phase:inst1|Add0~3 phase:inst1|Add0~5 phase:inst1|Add0~7 phase:inst1|Add0~9 phase:inst1|Add0~11 phase:inst1|Add0~13 phase:inst1|Add0~15 phase:inst1|Add0~17 phase:inst1|Add0~19 phase:inst1|Add0~21 phase:inst1|Add0~23 phase:inst1|Add0~25 phase:inst1|Add0~27 phase:inst1|Add0~29 phase:inst1|Add0~31 phase:inst1|Add0~33 phase:inst1|Add0~35 phase:inst1|Add0~36 phase:inst1|Mux0~5 phase:inst1|Mux0~6 phase:inst1|Mux0~7 phase:inst1|Mux0~8 phase:inst1|N[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.426 ns" { phase:inst1|N[1] {} phase:inst1|Add0~1 {} phase:inst1|Add0~3 {} phase:inst1|Add0~5 {} phase:inst1|Add0~7 {} phase:inst1|Add0~9 {} phase:inst1|Add0~11 {} phase:inst1|Add0~13 {} phase:inst1|Add0~15 {} phase:inst1|Add0~17 {} phase:inst1|Add0~19 {} phase:inst1|Add0~21 {} phase:inst1|Add0~23 {} phase:inst1|Add0~25 {} phase:inst1|Add0~27 {} phase:inst1|Add0~29 {} phase:inst1|Add0~31 {} phase:inst1|Add0~33 {} phase:inst1|Add0~35 {} phase:inst1|Add0~36 {} phase:inst1|Mux0~5 {} phase:inst1|Mux0~6 {} phase:inst1|Mux0~7 {} phase:inst1|Mux0~8 {} phase:inst1|N[19] {} } { 0.000ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.080ns 0.359ns 1.480ns 0.359ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.756 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.756 ns phase:inst1\|N\[19\] 3 REG LCFF_X22_Y2_N29 15 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X22_Y2_N29; Fanout = 15; REG Node = 'phase:inst1\|N\[19\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk~clkctrl phase:inst1|N[19] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.08 % ) " "Info: Total cell delay = 1.766 ns ( 64.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.92 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[19] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns phase:inst1\|N\[1\] 3 REG LCFF_X22_Y3_N13 5 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 5; REG Node = 'phase:inst1\|N\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl phase:inst1|N[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl phase:inst1|N[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[19] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl phase:inst1|N[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.426 ns" { phase:inst1|N[1] phase:inst1|Add0~1 phase:inst1|Add0~3 phase:inst1|Add0~5 phase:inst1|Add0~7 phase:inst1|Add0~9 phase:inst1|Add0~11 phase:inst1|Add0~13 phase:inst1|Add0~15 phase:inst1|Add0~17 phase:inst1|Add0~19 phase:inst1|Add0~21 phase:inst1|Add0~23 phase:inst1|Add0~25 phase:inst1|Add0~27 phase:inst1|Add0~29 phase:inst1|Add0~31 phase:inst1|Add0~33 phase:inst1|Add0~35 phase:inst1|Add0~36 phase:inst1|Mux0~5 phase:inst1|Mux0~6 phase:inst1|Mux0~7 phase:inst1|Mux0~8 phase:inst1|N[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.426 ns" { phase:inst1|N[1] {} phase:inst1|Add0~1 {} phase:inst1|Add0~3 {} phase:inst1|Add0~5 {} phase:inst1|Add0~7 {} phase:inst1|Add0~9 {} phase:inst1|Add0~11 {} phase:inst1|Add0~13 {} phase:inst1|Add0~15 {} phase:inst1|Add0~17 {} phase:inst1|Add0~19 {} phase:inst1|Add0~21 {} phase:inst1|Add0~23 {} phase:inst1|Add0~25 {} phase:inst1|Add0~27 {} phase:inst1|Add0~29 {} phase:inst1|Add0~31 {} phase:inst1|Add0~33 {} phase:inst1|Add0~35 {} phase:inst1|Add0~36 {} phase:inst1|Mux0~5 {} phase:inst1|Mux0~6 {} phase:inst1|Mux0~7 {} phase:inst1|Mux0~8 {} phase:inst1|N[19] {} } { 0.000ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.080ns 0.359ns 1.480ns 0.359ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[19] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl phase:inst1|N[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clkm register register count:inst2\|num\[0\] count:inst2\|num\[3\] 340.02 MHz Internal " "Info: Clock \"clkm\" Internal fmax is restricted to 340.02 MHz between source register \"count:inst2\|num\[0\]\" and destination register \"count:inst2\|num\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.254 ns + Longest register register " "Info: + Longest register to register delay is 1.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|num\[0\] 1 REG LCFF_X21_Y4_N7 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 67; REG Node = 'count:inst2\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.651 ns) 1.146 ns count:inst2\|num\[3\]~0 2 COMB LCCOMB_X21_Y4_N24 1 " "Info: 2: + IC(0.495 ns) + CELL(0.651 ns) = 1.146 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 1; COMB Node = 'count:inst2\|num\[3\]~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { count:inst2|num[0] count:inst2|num[3]~0 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.254 ns count:inst2\|num\[3\] 3 REG LCFF_X21_Y4_N25 59 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.254 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 60.53 % ) " "Info: Total cell delay = 0.759 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.495 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.495 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { count:inst2|num[0] count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.254 ns" { count:inst2|num[0] {} count:inst2|num[3]~0 {} count:inst2|num[3] {} } { 0.000ns 0.495ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 2.738 ns + Shortest register " "Info: + Shortest clock path from clock \"clkm\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkm 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkm~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'clkm~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkm clkm~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.738 ns count:inst2\|num\[3\] 3 REG LCFF_X21_Y4_N25 59 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.13 % ) " "Info: Total cell delay = 1.756 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.87 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 2.738 ns - Longest register " "Info: - Longest clock path from clock \"clkm\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkm 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkm~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'clkm~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkm clkm~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.738 ns count:inst2\|num\[0\] 3 REG LCFF_X21_Y4_N7 67 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 67; REG Node = 'count:inst2\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clkm~clkctrl count:inst2|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.13 % ) " "Info: Total cell delay = 1.756 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.87 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { count:inst2|num[0] count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.254 ns" { count:inst2|num[0] {} count:inst2|num[3]~0 {} count:inst2|num[3] {} } { 0.000ns 0.495ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { count:inst2|num[3] {} } {  } {  } "" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "phase:inst1\|fre\[0\] rst clk 1.442 ns register " "Info: tsu for register \"phase:inst1\|fre\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is 1.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.237 ns + Longest pin register " "Info: + Longest pin to register delay is 4.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns rst 1 PIN PIN_21 9 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 9; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 152 16 184 168 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.282 ns) + CELL(0.855 ns) 4.237 ns phase:inst1\|fre\[0\] 2 REG LCFF_X25_Y3_N29 1 " "Info: 2: + IC(2.282 ns) + CELL(0.855 ns) = 4.237 ns; Loc. = LCFF_X25_Y3_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 46.14 % ) " "Info: Total cell delay = 1.955 ns ( 46.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.282 ns ( 53.86 % ) " "Info: Total interconnect delay = 2.282 ns ( 53.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { rst {} rst~combout {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 2.282ns } { 0.000ns 1.100ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.755 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns phase:inst1\|fre\[0\] 3 REG LCFF_X25_Y3_N29 1 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X25_Y3_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { rst {} rst~combout {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 2.282ns } { 0.000ns 1.100ns 0.855ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkm M\[3\] count:inst2\|num\[3\] 8.583 ns register " "Info: tco from clock \"clkm\" to destination pin \"M\[3\]\" through register \"count:inst2\|num\[3\]\" is 8.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 2.738 ns + Longest register " "Info: + Longest clock path from clock \"clkm\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkm 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkm~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'clkm~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkm clkm~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.738 ns count:inst2\|num\[3\] 3 REG LCFF_X21_Y4_N25 59 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.13 % ) " "Info: Total cell delay = 1.756 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.87 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.541 ns + Longest register pin " "Info: + Longest register to pin delay is 5.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|num\[3\] 1 REG LCFF_X21_Y4_N25 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(3.236 ns) 5.541 ns M\[3\] 2 PIN PIN_120 0 " "Info: 2: + IC(2.305 ns) + CELL(3.236 ns) = 5.541 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'M\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { count:inst2|num[3] M[3] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 232 424 600 248 "M\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 58.40 % ) " "Info: Total cell delay = 3.236 ns ( 58.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.305 ns ( 41.60 % ) " "Info: Total interconnect delay = 2.305 ns ( 41.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { count:inst2|num[3] M[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { count:inst2|num[3] {} M[3] {} } { 0.000ns 2.305ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clkm clkm~clkctrl count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clkm {} clkm~combout {} clkm~clkctrl {} count:inst2|num[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { count:inst2|num[3] M[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { count:inst2|num[3] {} M[3] {} } { 0.000ns 2.305ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "phase:inst1\|fre\[1\] rst clk -0.416 ns register " "Info: th for register \"phase:inst1\|fre\[1\]\" (data pin = \"rst\", clock pin = \"clk\") is -0.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.732 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns phase:inst1\|fre\[1\] 3 REG LCFF_X22_Y6_N13 1 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N13; Fanout = 1; REG Node = 'phase:inst1\|fre\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns rst 1 PIN PIN_21 9 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 9; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 152 16 184 168 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.855 ns) 3.454 ns phase:inst1\|fre\[1\] 2 REG LCFF_X22_Y6_N13 1 " "Info: 2: + IC(1.499 ns) + CELL(0.855 ns) = 3.454 ns; Loc. = LCFF_X22_Y6_N13; Fanout = 1; REG Node = 'phase:inst1\|fre\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 56.60 % ) " "Info: Total cell delay = 1.955 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.499 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.499 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { rst {} rst~combout {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 1.499ns } { 0.000ns 1.100ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { rst {} rst~combout {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 1.499ns } { 0.000ns 1.100ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 16:30:01 2022 " "Info: Processing ended: Thu Mar 17 16:30:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
