Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
