Reading netlist file: "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\gwsynthesis\#1 hdl-bits.vg"
Parsing netlist file "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\gwsynthesis\#1 hdl-bits.vg" completed
Processing netlist completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\pnr\#1 hdl-bits.pin.html" completed
Generate file "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\pnr\#1 hdl-bits.rpt.html" completed
Generate file "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\pnr\#1 hdl-bits.rpt.txt" completed
Generate file "C:\Users\User Name\OneDrive\Escritorio\Verilog\Sistemas-Digitales\Tareas\#1 hdl-bits\impl\pnr\#1 hdl-bits.tr.html" completed
Mon Jun 10 16:31:55 2024

