

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Wed Dec 20 21:42:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.865 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     284|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     284|      95|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_88_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln28_fu_82_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12    |   9|          2|    7|         14|
    |i_fu_36                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |activations1_addr_reg_120         |   6|   0|    6|          0|
    |activations1_load_reg_131         |  64|   0|   64|          0|
    |add_i_i_reg_146                   |  64|   0|   64|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |biases1_load_reg_136              |  64|   0|   64|          0|
    |i_fu_36                           |   7|   0|    7|          0|
    |activations1_addr_reg_120         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 284|  32|  226|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|grp_fu_6768_p_din0     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|grp_fu_6768_p_din1     |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|grp_fu_6768_p_opcode   |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|grp_fu_6768_p_dout0    |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|grp_fu_6768_p_ce       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_1|  return value|
|activations1_address0  |  out|    6|   ap_memory|                       activations1|         array|
|activations1_ce0       |  out|    1|   ap_memory|                       activations1|         array|
|activations1_we0       |  out|    1|   ap_memory|                       activations1|         array|
|activations1_d0        |  out|   64|   ap_memory|                       activations1|         array|
|activations1_address1  |  out|    6|   ap_memory|                       activations1|         array|
|activations1_ce1       |  out|    1|   ap_memory|                       activations1|         array|
|activations1_q1        |   in|   64|   ap_memory|                       activations1|         array|
|biases1_address0       |  out|    6|   ap_memory|                            biases1|         array|
|biases1_ce0            |  out|    1|   ap_memory|                            biases1|         array|
|biases1_q0             |   in|   64|   ap_memory|                            biases1|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

