Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: que1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "que1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "que1"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : que1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\cs221_lab\cs224_lab7\que1.v" into library work
Parsing module <que1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <que1>.
WARNING:HDLCompiler:413 - "C:\cs221_lab\cs224_lab7\que1.v" Line 40: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\cs221_lab\cs224_lab7\que1.v" Line 69: Result of 32-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <que1>.
    Related source file is "C:\cs221_lab\cs224_lab7\que1.v".
        T0 = 2'b00
        T1 = 2'b01
        T2 = 2'b10
        T3 = 2'b11
        numBits = 4
    Found 2-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT<2:0>> created at line 69.
    Found 1-bit 3-to-1 multiplexer for signal <curstate[1]_C[1]_Mux_21_o> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <C<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <C<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <C<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <C<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <P<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <P<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <P<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Latch(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <que1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit subtractor                                      : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit subtractor                                      : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <que1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block que1, actual ratio is 0.
Latch C_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch C_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : que1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20
#      LUT2                        : 9
#      LUT3                        : 8
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 1
# FlipFlops/Latches                : 20
#      FDC                         : 2
#      LD                          : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 10
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  126800     0%  
 Number of Slice LUTs:                   20  out of  63400     0%  
    Number used as Logic:                20  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:       3  out of     21    14%  
   Number with an unused LUT:             1  out of     21     4%  
   Number of fully used LUT-FF pairs:    17  out of     21    80%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    210     7%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
curstate[1]_PWR_6_o_Mux_22_o(curstate__n0107<1>1:O) | NONE(*)(C_0)           | 2     |
curstate[1]_GND_15_o_Mux_42_o(curstate__n0107<2>1:O)| NONE(*)(P_0)           | 3     |
curstate_FSM_FFd2                                   | NONE(A_3)              | 13    |
clk                                                 | BUFGP                  | 2     |
----------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.084ns (Maximum Frequency: 922.084MHz)
   Minimum input arrival time before clock: 0.633ns
   Maximum output required time after clock: 0.755ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'curstate[1]_GND_15_o_Mux_42_o'
  Clock period: 1.084ns (frequency: 922.084MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.084ns (Levels of Logic = 1)
  Source:            P_2 (LATCH)
  Destination:       P_2 (LATCH)
  Source Clock:      curstate[1]_GND_15_o_Mux_42_o falling
  Destination Clock: curstate[1]_GND_15_o_Mux_42_o falling

  Data Path: P_2 to P_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.515  P_2 (P_2)
     LUT4:I1->O            1   0.097   0.000  Mmux_curstate[1]_P[2]_Mux_41_o11 (curstate[1]_P[2]_Mux_41_o)
     LD:D                     -0.028          P_2
    ----------------------------------------
    Total                      1.084ns (0.569ns logic, 0.515ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'curstate_FSM_FFd2'
  Clock period: 0.868ns (frequency: 1151.411MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               0.868ns (Levels of Logic = 1)
  Source:            i (LATCH)
  Destination:       i (LATCH)
  Source Clock:      curstate_FSM_FFd2 falling
  Destination Clock: curstate_FSM_FFd2 falling

  Data Path: i to i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  i (i)
     LUT2:I1->O            1   0.097   0.000  Mmux_curstate[1]_i_Mux_39_o11 (curstate[1]_i_Mux_39_o)
     LD:D                     -0.028          i
    ----------------------------------------
    Total                      0.868ns (0.569ns logic, 0.299ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.924ns (frequency: 1082.603MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               0.924ns (Levels of Logic = 1)
  Source:            curstate_FSM_FFd2 (FF)
  Destination:       curstate_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curstate_FSM_FFd2 to curstate_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.458  curstate_FSM_FFd2 (curstate_FSM_FFd2)
     LUT5:I3->O            1   0.097   0.000  curstate_FSM_FFd1-In1 (curstate_FSM_FFd1-In)
     FDC:D                     0.008          curstate_FSM_FFd1
    ----------------------------------------
    Total                      0.924ns (0.466ns logic, 0.458ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'curstate_FSM_FFd2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.477ns (Levels of Logic = 2)
  Source:            Ain<2> (PAD)
  Destination:       A_2 (LATCH)
  Destination Clock: curstate_FSM_FFd2 falling

  Data Path: Ain<2> to A_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.379  Ain_2_IBUF (Ain_2_IBUF)
     LUT3:I1->O            1   0.097   0.000  Mmux_curstate[1]_A[3]_Mux_25_o11 (curstate[1]_A[3]_Mux_25_o)
     LD:D                     -0.028          A_2
    ----------------------------------------
    Total                      0.477ns (0.098ns logic, 0.379ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.633ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       curstate_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: reset to curstate_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          curstate_FSM_FFd2
    ----------------------------------------
    Total                      0.633ns (0.350ns logic, 0.283ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'curstate_FSM_FFd2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            C_2 (LATCH)
  Destination:       C<2> (PAD)
  Source Clock:      curstate_FSM_FFd2 falling

  Data Path: C_2 to C<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  C_2 (C_2)
     OBUF:I->O                 0.000          C_2_OBUF (C<2>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'curstate[1]_PWR_6_o_Mux_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            C_0_1 (LATCH)
  Destination:       C<0> (PAD)
  Source Clock:      curstate[1]_PWR_6_o_Mux_22_o falling

  Data Path: C_0_1 to C<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  C_0_1 (C_0_1)
     OBUF:I->O                 0.000          C_0_OBUF (C<0>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    0.924|         |         |         |
curstate[1]_GND_15_o_Mux_42_o|         |    1.265|         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate[1]_GND_15_o_Mux_42_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.102|         |
curstate[1]_GND_15_o_Mux_42_o|         |         |    1.084|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate[1]_PWR_6_o_Mux_22_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |         |         |    1.239|         |
curstate_FSM_FFd2|         |         |    1.125|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock curstate_FSM_FFd2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |         |         |    1.057|         |
curstate[1]_PWR_6_o_Mux_22_o|         |         |    0.864|         |
curstate_FSM_FFd2           |         |         |    0.868|         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.88 secs
 
--> 

Total memory usage is 4613688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

