verilog xil_defaultlib --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_i2s_transmitter_0_0/sim/design_1_i2s_transmitter_0_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZYBO_PROJET_S4.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
