{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424383055714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424383055715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 16:57:35 2015 " "Processing started: Thu Feb 19 16:57:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424383055715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424383055715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Negator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Negator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424383055715 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424383056354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8.v 1 1 " "Found 1 design units, including 1 entities, in source file rca8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA8 " "Found entity 1: RCA8" {  } { { "RCA8.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/RCA8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_testbench.v 3 3 " "Found 3 design units, including 3 entities, in source file bin2bcd_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD4_testbench " "Found entity 1: Bin2BCD4_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056551 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bin2BCD8_testbench " "Found entity 2: Bin2BCD8_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056551 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bin2BCD16_testbench " "Found entity 3: Bin2BCD16_testbench" {  } { { "Bin2BCD_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD_testbench.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 3 3 " "Found 3 design units, including 3 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD4 " "Found entity 1: Bin2BCD4" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bin2BCD8 " "Found entity 2: Bin2BCD8" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056567 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bin2BCD16 " "Found entity 3: Bin2BCD16" {  } { { "Bin2BCD.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Bin2BCD.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_testbench " "Found entity 1: AddSub_testbench" {  } { { "AddSub_testbench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AddSub_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 2 2 " "Found 2 design units, including 2 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add3 " "Found entity 1: Add3" {  } { { "Add3.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056591 ""} { "Info" "ISGN_ENTITY_NAME" "2 Add3b " "Found entity 2: Add3b" {  } { { "Add3.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Add3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negator.v 1 1 " "Found 1 design units, including 1 entities, in source file negator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negator " "Found entity 1: Negator" {  } { { "Negator.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/Negator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negatortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file negatortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NegatorTestBench " "Found entity 1: NegatorTestBench" {  } { { "NegatorTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/NegatorTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056613 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.v " "Entity \"BusMux\" obtained from \"BusMux.v\" instead of from Quartus II megafunction library" {  } { { "BusMux.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1424383056624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMuxTestBench " "Found entity 1: BusMuxTestBench" {  } { { "BusMuxTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMuxTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abssign.v 1 1 " "Found 1 design units, including 1 entities, in source file abssign.v" { { "Info" "ISGN_ENTITY_NAME" "1 AbsSign " "Found entity 1: AbsSign" {  } { { "AbsSign.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424383056645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\" AbsSignTestBench.v(11) " "Verilog HDL syntax error at AbsSignTestBench.v(11) near text \"-\"" {  } { { "AbsSignTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSignTestBench.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424383056655 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AbsSignTestBench AbsSignTestBench.v(2) " "Ignored design unit \"AbsSignTestBench\" at AbsSignTestBench.v(2) due to previous errors" {  } { { "AbsSignTestBench.v" "" { Text "C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/AbsSignTestBench.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1424383056655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abssigntestbench.v 0 0 " "Found 0 design units, including 0 entities, in source file abssigntestbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424383056656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424383056907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 19 16:57:36 2015 " "Processing ended: Thu Feb 19 16:57:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424383056907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424383056907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424383056907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424383056907 ""}
