
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033057                       # Number of seconds simulated
sim_ticks                                 33057191500                       # Number of ticks simulated
final_tick                                33057191500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236544                       # Simulator instruction rate (inst/s)
host_op_rate                                   390647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89000949                       # Simulator tick rate (ticks/s)
host_mem_usage                                 718804                       # Number of bytes of host memory used
host_seconds                                   371.43                       # Real time elapsed on the host
sim_insts                                    87858217                       # Number of instructions simulated
sim_ops                                     145096100                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5136704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5251200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2670656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2670656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3463573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155388397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158851970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3463573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3463573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80788956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80788956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80788956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3463573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155388397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            239640927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019336956500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207586                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41729                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5251072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2669504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5251200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2670656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2629                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   33057172500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.970273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.289830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.205171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2449     16.70%     16.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2378     16.21%     32.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1443      9.84%     42.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1155      7.87%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          890      6.07%     56.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          865      5.90%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          530      3.61%     66.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          565      3.85%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4392     29.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.056406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.971993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    606.188795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2478     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.805399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.774536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1510     60.84%     60.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      1.61%     62.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              838     33.76%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      3.75%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2482                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       114496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5136576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2669504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3463573.122961761430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155384525.028389066458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 80754107.619820028543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     88983500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2926208750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 531246183750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49739.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36458.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12730863.04                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1476792250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3015192250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  410240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17999.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36749.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       158.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71648                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37438                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     267066.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 58576560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 31122795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               294903420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              109666980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            948487980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             73808640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5399655030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       685140480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4272882300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13124015985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            397.009407                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          30783084250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     96577250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     528320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  17157550250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1784339000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1649180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11841224250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 46188660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 24538470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               290919300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108064440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1067015040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            887003790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             63938400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4713083190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       437499840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4817047740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12456614790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            376.820118                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          30942498500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     89587250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     451360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  19467528750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1139339250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1573697750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10335678500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                16622936                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16622936                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            315934                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13802749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1319176                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        13802749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10988781                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2813968                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        22514                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    36290075                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    11756537                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         73732                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          8736                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    14544761                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           666                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         66114384                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14800077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      111542524                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16622936                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12307957                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50762695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  803994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  480                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2878                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  14544240                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                141475                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           65968305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.709202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.342868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35631327     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1026493      1.56%     55.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2947686      4.47%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2412367      3.66%     63.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3784930      5.74%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1664020      2.52%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2113992      3.20%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2681186      4.06%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 13706304     20.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             65968305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.251427                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.687114                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11309165                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              27340270                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  23633402                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3283471                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 401997                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              171380278                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 401997                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12731592                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10556143                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1800                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  25317676                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16959097                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              169123266                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9468                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5744833                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5502459                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6661903                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           197602146                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             436952167                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        281999196                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7161                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             168395202                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 29206944                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 56                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             56                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18277658                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39147123                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12737629                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          16172073                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2919565                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  166968217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              165441                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 157708729                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             13150                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        22037557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     31516524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          42726                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      65968305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.390674                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.189489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19599097     29.71%     29.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8112767     12.30%     42.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8865999     13.44%     55.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9521355     14.43%     69.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7226738     10.95%     80.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5229901      7.93%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4537169      6.88%     95.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1981804      3.00%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              893475      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        65968305                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1289180     56.47%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     75      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     56.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 922490     40.41%     96.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 71055      3.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2453      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             108904485     69.05%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               501518      0.32%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  17      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  436      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  696      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  344      0.00%     69.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 451      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36469973     23.12%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11827006      7.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             545      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            561      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              157708729                       # Type of FU issued
system.cpu.iq.rate                           2.385392                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2282862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014475                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          383673984                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         189252866                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    156668582                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7791                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4948                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3662                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              159985178                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3960                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         15850815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6492358                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        87165                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1960987                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            93                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 401997                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5781696                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2688069                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           167133658                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6098                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39147123                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12737629                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              54053                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  83476                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2535733                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          87165                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         198200                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       144563                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               342763                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             157131545                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36290276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            577184                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48046807                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15013444                       # Number of branches executed
system.cpu.iew.exec_stores                   11756531                       # Number of stores executed
system.cpu.iew.exec_rate                     2.376662                       # Inst execution rate
system.cpu.iew.wb_sent                      156903806                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     156672244                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 122288979                       # num instructions producing a value
system.cpu.iew.wb_consumers                 175556524                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.369715                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696579                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        22070221                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          122715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            316358                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     62902068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.306698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.877478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25814931     41.04%     41.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11125253     17.69%     58.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4125530      6.56%     65.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6243535      9.93%     75.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1998127      3.18%     78.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2411877      3.83%     82.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       803411      1.28%     83.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       918409      1.46%     84.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9460995     15.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     62902068                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87858217                       # Number of instructions committed
system.cpu.commit.committedOps              145096100                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       43431407                       # Number of memory references committed
system.cpu.commit.loads                      32654765                       # Number of loads committed
system.cpu.commit.membars                       81784                       # Number of memory barriers committed
system.cpu.commit.branches                   14402923                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3364                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 145011560                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1131173                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          456      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        101176251     69.73%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485956      0.33%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             648      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             322      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            428      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        32654413     22.51%     92.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10776160      7.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          352      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          482      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         145096100                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9460995                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    220607394                       # The number of ROB reads
system.cpu.rob.rob_writes                   337443810                       # The number of ROB writes
system.cpu.timesIdled                            1113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          146079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87858217                       # Number of Instructions Simulated
system.cpu.committedOps                     145096100                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.752512                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.752512                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.328882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.328882                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                257682908                       # number of integer regfile reads
system.cpu.int_regfile_writes               130534633                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6462                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2908                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  65969759                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50848876                       # number of cc regfile writes
system.cpu.misc_regfile_reads                77576509                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.798804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31134175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            381648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.578247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.798804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          895                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62811482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62811482                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     20066499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20066499                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     10686018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10686018                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     30752517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30752517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30752523                       # number of overall hits
system.cpu.dcache.overall_hits::total        30752523                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       371765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        371765                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        90629                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90629                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       462394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         462394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       462394                       # number of overall misses
system.cpu.dcache.overall_misses::total        462394                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8386422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8386422500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5763226497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5763226497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  14149648997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14149648997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14149648997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14149648997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20438264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20438264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31214911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31214911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31214917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31214917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018190                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014813                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22558.397106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22558.397106                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63591.416622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63591.416622                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30600.849053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30600.849053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30600.849053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30600.849053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.640625                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       370537                       # number of writebacks
system.cpu.dcache.writebacks::total            370537                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80688                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        80742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        80742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80742                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       291077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       291077                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        90575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        90575                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       381652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       381652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       381652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       381652                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5091870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5091870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5671949498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5671949498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10763819998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10763819998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10763819998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10763819998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012227                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012227                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17493.207983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17493.207983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62621.578780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62621.578780                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28203.232259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28203.232259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28203.232259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28203.232259                       # average overall mshr miss latency
system.cpu.dcache.replacements                 380624                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.828106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14543662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7025.923671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.828106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29090548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29090548                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     14541592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14541592                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     14541592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14541592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14541592                       # number of overall hits
system.cpu.icache.overall_hits::total        14541592                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2647                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2647                       # number of overall misses
system.cpu.icache.overall_misses::total          2647                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232017498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232017498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    232017498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232017498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232017498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232017498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14544239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14544239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     14544239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14544239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14544239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14544239                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000182                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000182                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87653.002645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87653.002645                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87653.002645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87653.002645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87653.002645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87653.002645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2476                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1553                       # number of writebacks
system.cpu.icache.writebacks::total              1553                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          575                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          575                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          575                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          575                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          575                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          575                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2072                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2072                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2072                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2072                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2072                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186726998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186726998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186726998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186726998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186726998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186726998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90119.207529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90119.207529                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90119.207529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90119.207529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90119.207529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90119.207529                       # average overall mshr miss latency
system.cpu.icache.replacements                   1553                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26508.713160                       # Cycle average of tags in use
system.l2.tags.total_refs                      765859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.279765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.793631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       427.428663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26017.490866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.793991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.808982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6209426                       # Number of tag accesses
system.l2.tags.data_accesses                  6209426                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       370537                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370537                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1549                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1549                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             29557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29557                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                278                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        271830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271830                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301387                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301665                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 278                       # number of overall hits
system.l2.overall_hits::.cpu.data              301387                       # number of overall hits
system.l2.overall_hits::total                  301665                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           61019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61019                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1790                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19242                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1790                       # number of overall misses
system.l2.overall_misses::.cpu.data             80261                       # number of overall misses
system.l2.overall_misses::total                 82051                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5225399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5225399000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180637500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180637500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1799764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1799764000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    180637500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7025163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7205800500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180637500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7025163000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7205800500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       370537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1549                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1549                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         90576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             90576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       291072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        291072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           381648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               383716                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          381648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              383716                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.673677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.673677                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.865571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.865571                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066107                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.865571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.210301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.865571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.210301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213833                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85635.605303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85635.605303                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100914.804469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100914.804469                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93533.104667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93533.104667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 100914.804469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87528.974222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87820.995478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100914.804469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87528.974222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87820.995478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41729                       # number of writebacks
system.l2.writebacks::total                     41729                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        61019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61019                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19242                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82051                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4615209000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4615209000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    162757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    162757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1607344000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1607344000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    162757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6222553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6385310500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    162757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6222553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6385310500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.673677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.673677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.865571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.865571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066107                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.865571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.210301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.865571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.210301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213833                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75635.605303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75635.605303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90925.977654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90925.977654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83533.104667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83533.104667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90925.977654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77528.974222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77821.239229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90925.977654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77528.974222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77821.239229                       # average overall mshr miss latency
system.l2.replacements                          49762                       # number of replacements
system.membus.snoop_filter.tot_requests        131232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41729                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7453                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       213282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7921856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7921856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7921856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82050                       # Request fanout histogram
system.membus.reqLayer2.occupancy           321453500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          433404500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       765901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       382186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            582                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          580                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  33057191500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            293142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       412266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18120                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            90576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           90576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2072                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       291072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1143928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1149619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       231616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48371456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49766                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2670912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           433486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 432798     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    686      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             433486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          755040500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3106996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         572474000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
