$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  8 $ shr [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
0#
b00000000 $
#10
1#
b00000001 $
#15
0#
#18
#20
1#
b00000011 $
#25
0#
#28
#30
1#
b00000111 $
#35
0#
#38
#40
1#
b00001111 $
#45
0#
#48
#50
1#
b00011111 $
#55
0#
